==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.209 seconds; current allocated memory: 0.355 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.873 seconds; peak allocated memory: 89.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.992 seconds; peak allocated memory: 88.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 0.445 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.391 seconds; peak allocated memory: 89.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.252 seconds; current allocated memory: 0.328 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.336 seconds; peak allocated memory: 88.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.067 seconds; peak allocated memory: 89.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.5 seconds; peak allocated memory: 87.977 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.932 seconds; peak allocated memory: 89.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.116 seconds; current allocated memory: 88.340 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.481 seconds; current allocated memory: 89.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.907 seconds; current allocated memory: 89.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 89.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 95.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.773 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:4) in function 'stencil_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_8_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:4) in function 'stencil_2d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_10_3' (../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:4) in function 'stencil_2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_11_4' (../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:4) in function 'stencil_2d' completely with a factor of 3.
INFO: [XFORM 203-11] Balancing expressions in function 'stencil_2d' (../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:3:21)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 118.910 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_7_1' (../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7:26) in function 'stencil_2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 121.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stencil_2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'.
WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('orig_load_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'orig'.
WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('orig_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'orig'.
WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('orig_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'orig'.
WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('orig_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'orig'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 16, loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 126.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 128.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 128.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 128.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' pipeline 'VITIS_LOOP_7_1_VITIS_LOOP_8_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 131.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil_2d/orig' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil_2d/sol' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil_2d/filter' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stencil_2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 134.746 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.588 seconds; current allocated memory: 139.918 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 143.328 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for stencil_2d.
INFO: [VLOG 209-307] Generating Verilog RTL for stencil_2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.295 seconds; current allocated memory: 55.012 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 22.333 seconds; peak allocated memory: 143.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 21.917 seconds; current allocated memory: 5.316 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 34.724 seconds; peak allocated memory: 94.168 MB.
