$date
	Mon Sep 11 15:14:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module synchronous_ram_tb $end
$var wire 8 ! dataOut [7:0] $end
$var reg 1 " CS $end
$var reg 1 # RD $end
$var reg 1 $ WE $end
$var reg 2 % addr [1:0] $end
$var reg 1 & clk $end
$var reg 8 ' dataIn [7:0] $end
$var reg 1 ( reset $end
$scope module dut $end
$var wire 1 " CS $end
$var wire 1 # RD $end
$var wire 1 $ WE $end
$var wire 2 ) addr [1:0] $end
$var wire 1 & clk $end
$var wire 8 * dataIn [7:0] $end
$var wire 1 ( reset $end
$var wire 8 + dataOut [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
1(
b0 '
0&
b0 %
0$
0#
0"
b0 !
$end
#5
1&
#10
0&
b11001100 '
b11001100 *
1"
1$
b1 %
b1 )
0(
#15
1&
#20
b11001100 !
b11001100 +
0&
1#
0$
#25
1&
#30
b0 !
b0 +
0&
b11110000 '
b11110000 *
1$
b10 %
b10 )
0#
#35
1&
#40
b11110000 !
b11110000 +
0&
1#
0$
#45
1&
#50
b0 !
b0 +
0&
0#
