module correr_derecha_aritmetico #(parameter N = 8)(input logic [N-1:0] A,
													  output logic [N-1:0] shift_right_out);

assign shift_right_out = signed(A) >>> 1;


endmodule 