// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1_AR72944 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Sat Feb 20 13:13:25 2021
// Host        : TATE running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/jsteward/work/vu9p-mb-playground/vu9p-mb-playground.srcs/sources_1/bd/design_1/ip/design_1_sparseDemo_0_0/design_1_sparseDemo_0_0_sim_netlist.v
// Design      : design_1_sparseDemo_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcvu9p-flga2104-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sparseDemo_0_0,sparseDemo,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "sparseDemo,Vivado 2019.1_AR72944" *) 
(* NotValidForBitStream *)
module design_1_sparseDemo_0_0
   (B_id_address0,
    B_id_ce0,
    B_id_q0,
    B_val_address0,
    B_val_ce0,
    B_val_q0,
    C_address0,
    C_ce0,
    C_we0,
    C_d0,
    C_q0,
    clk,
    rst,
    start_in,
    start_valid,
    start_ready,
    end_out,
    end_valid,
    end_ready,
    A_ptr_address0,
    A_ptr_ce0,
    A_ptr_we0,
    A_ptr_dout0,
    A_ptr_din0,
    A_ptr_address1,
    A_ptr_ce1,
    A_ptr_we1,
    A_ptr_dout1,
    A_ptr_din1,
    A_id_address0,
    A_id_ce0,
    A_id_we0,
    A_id_dout0,
    A_id_din0,
    A_id_address1,
    A_id_ce1,
    A_id_we1,
    A_id_dout1,
    A_id_din1,
    A_val_address0,
    A_val_ce0,
    A_val_we0,
    A_val_dout0,
    A_val_din0,
    A_val_address1,
    A_val_ce1,
    A_val_we1,
    A_val_dout1,
    A_val_din1,
    B_ptr_address0,
    B_ptr_ce0,
    B_ptr_we0,
    B_ptr_dout0,
    B_ptr_din0,
    B_ptr_address1,
    B_ptr_ce1,
    B_ptr_we1,
    B_ptr_dout1,
    B_ptr_din1);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_id0 ADDR" *) output [10:0]B_id_address0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_id0 EN" *) output B_id_ce0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_id0 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME B_id0, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]B_id_q0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_val0 ADDR" *) output [10:0]B_val_address0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_val0 EN" *) output B_val_ce0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_val0 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME B_val0, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]B_val_q0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 C0 ADDR" *) output [13:0]C_address0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 C0 EN" *) output C_ce0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 C0 WE" *) output C_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 C0 DIN" *) output [31:0]C_d0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 C0 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME C0, MEM_SIZE 65536, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]C_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input rst;
  input [0:0]start_in;
  input start_valid;
  output start_ready;
  output [31:0]end_out;
  output end_valid;
  input end_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr0 ADDR" *) output [31:0]A_ptr_address0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr0 EN" *) output A_ptr_ce0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr0 WE" *) output A_ptr_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr0 DIN" *) output [31:0]A_ptr_dout0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr0 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME A_ptr0, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]A_ptr_din0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr1 ADDR" *) output [31:0]A_ptr_address1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr1 EN" *) output A_ptr_ce1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr1 WE" *) output A_ptr_we1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr1 DIN" *) output [31:0]A_ptr_dout1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_ptr1 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME A_ptr1, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]A_ptr_din1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id0 ADDR" *) output [31:0]A_id_address0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id0 EN" *) output A_id_ce0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id0 WE" *) output A_id_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id0 DIN" *) output [31:0]A_id_dout0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id0 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME A_id0, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]A_id_din0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id1 ADDR" *) output [31:0]A_id_address1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id1 EN" *) output A_id_ce1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id1 WE" *) output A_id_we1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id1 DIN" *) output [31:0]A_id_dout1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_id1 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME A_id1, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]A_id_din1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val0 ADDR" *) output [31:0]A_val_address0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val0 EN" *) output A_val_ce0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val0 WE" *) output A_val_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val0 DIN" *) output [31:0]A_val_dout0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val0 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME A_val0, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]A_val_din0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val1 ADDR" *) output [31:0]A_val_address1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val1 EN" *) output A_val_ce1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val1 WE" *) output A_val_we1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val1 DIN" *) output [31:0]A_val_dout1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 A_val1 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME A_val1, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]A_val_din1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr0 ADDR" *) output [31:0]B_ptr_address0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr0 EN" *) output B_ptr_ce0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr0 WE" *) output B_ptr_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr0 DIN" *) output [31:0]B_ptr_dout0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr0 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME B_ptr0, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]B_ptr_din0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr1 ADDR" *) output [31:0]B_ptr_address1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr1 EN" *) output B_ptr_ce1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr1 WE" *) output B_ptr_we1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr1 DIN" *) output [31:0]B_ptr_dout1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 B_ptr1 DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME B_ptr1, MEM_SIZE 16384, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]B_ptr_din1;

  wire \<const0> ;
  wire [31:0]A_id_address1;
  wire A_id_ce1;
  wire [31:0]A_id_din1;
  wire [31:0]A_ptr_address1;
  wire A_ptr_ce1;
  wire [31:0]A_ptr_din1;
  wire [31:0]A_val_address1;
  wire A_val_ce1;
  wire [31:0]A_val_din1;
  wire [31:0]B_id_q0;
  wire [31:0]B_ptr_address1;
  wire B_ptr_ce1;
  wire [31:0]B_ptr_din1;
  wire [10:0]B_val_address0;
  wire B_val_ce0;
  wire [31:0]B_val_q0;
  wire [13:0]C_address0;
  wire C_ce0;
  wire [31:0]C_d0;
  wire [31:0]C_q0;
  wire C_we0;
  wire clk;
  wire end_ready;
  wire end_valid;
  wire rst;
  wire start_ready;
  wire start_valid;

  assign A_id_address0[31] = \<const0> ;
  assign A_id_address0[30] = \<const0> ;
  assign A_id_address0[29] = \<const0> ;
  assign A_id_address0[28] = \<const0> ;
  assign A_id_address0[27] = \<const0> ;
  assign A_id_address0[26] = \<const0> ;
  assign A_id_address0[25] = \<const0> ;
  assign A_id_address0[24] = \<const0> ;
  assign A_id_address0[23] = \<const0> ;
  assign A_id_address0[22] = \<const0> ;
  assign A_id_address0[21] = \<const0> ;
  assign A_id_address0[20] = \<const0> ;
  assign A_id_address0[19] = \<const0> ;
  assign A_id_address0[18] = \<const0> ;
  assign A_id_address0[17] = \<const0> ;
  assign A_id_address0[16] = \<const0> ;
  assign A_id_address0[15] = \<const0> ;
  assign A_id_address0[14] = \<const0> ;
  assign A_id_address0[13] = \<const0> ;
  assign A_id_address0[12] = \<const0> ;
  assign A_id_address0[11] = \<const0> ;
  assign A_id_address0[10] = \<const0> ;
  assign A_id_address0[9] = \<const0> ;
  assign A_id_address0[8] = \<const0> ;
  assign A_id_address0[7] = \<const0> ;
  assign A_id_address0[6] = \<const0> ;
  assign A_id_address0[5] = \<const0> ;
  assign A_id_address0[4] = \<const0> ;
  assign A_id_address0[3] = \<const0> ;
  assign A_id_address0[2] = \<const0> ;
  assign A_id_address0[1] = \<const0> ;
  assign A_id_address0[0] = \<const0> ;
  assign A_id_ce0 = \<const0> ;
  assign A_id_dout0[31] = \<const0> ;
  assign A_id_dout0[30] = \<const0> ;
  assign A_id_dout0[29] = \<const0> ;
  assign A_id_dout0[28] = \<const0> ;
  assign A_id_dout0[27] = \<const0> ;
  assign A_id_dout0[26] = \<const0> ;
  assign A_id_dout0[25] = \<const0> ;
  assign A_id_dout0[24] = \<const0> ;
  assign A_id_dout0[23] = \<const0> ;
  assign A_id_dout0[22] = \<const0> ;
  assign A_id_dout0[21] = \<const0> ;
  assign A_id_dout0[20] = \<const0> ;
  assign A_id_dout0[19] = \<const0> ;
  assign A_id_dout0[18] = \<const0> ;
  assign A_id_dout0[17] = \<const0> ;
  assign A_id_dout0[16] = \<const0> ;
  assign A_id_dout0[15] = \<const0> ;
  assign A_id_dout0[14] = \<const0> ;
  assign A_id_dout0[13] = \<const0> ;
  assign A_id_dout0[12] = \<const0> ;
  assign A_id_dout0[11] = \<const0> ;
  assign A_id_dout0[10] = \<const0> ;
  assign A_id_dout0[9] = \<const0> ;
  assign A_id_dout0[8] = \<const0> ;
  assign A_id_dout0[7] = \<const0> ;
  assign A_id_dout0[6] = \<const0> ;
  assign A_id_dout0[5] = \<const0> ;
  assign A_id_dout0[4] = \<const0> ;
  assign A_id_dout0[3] = \<const0> ;
  assign A_id_dout0[2] = \<const0> ;
  assign A_id_dout0[1] = \<const0> ;
  assign A_id_dout0[0] = \<const0> ;
  assign A_id_dout1[31] = \<const0> ;
  assign A_id_dout1[30] = \<const0> ;
  assign A_id_dout1[29] = \<const0> ;
  assign A_id_dout1[28] = \<const0> ;
  assign A_id_dout1[27] = \<const0> ;
  assign A_id_dout1[26] = \<const0> ;
  assign A_id_dout1[25] = \<const0> ;
  assign A_id_dout1[24] = \<const0> ;
  assign A_id_dout1[23] = \<const0> ;
  assign A_id_dout1[22] = \<const0> ;
  assign A_id_dout1[21] = \<const0> ;
  assign A_id_dout1[20] = \<const0> ;
  assign A_id_dout1[19] = \<const0> ;
  assign A_id_dout1[18] = \<const0> ;
  assign A_id_dout1[17] = \<const0> ;
  assign A_id_dout1[16] = \<const0> ;
  assign A_id_dout1[15] = \<const0> ;
  assign A_id_dout1[14] = \<const0> ;
  assign A_id_dout1[13] = \<const0> ;
  assign A_id_dout1[12] = \<const0> ;
  assign A_id_dout1[11] = \<const0> ;
  assign A_id_dout1[10] = \<const0> ;
  assign A_id_dout1[9] = \<const0> ;
  assign A_id_dout1[8] = \<const0> ;
  assign A_id_dout1[7] = \<const0> ;
  assign A_id_dout1[6] = \<const0> ;
  assign A_id_dout1[5] = \<const0> ;
  assign A_id_dout1[4] = \<const0> ;
  assign A_id_dout1[3] = \<const0> ;
  assign A_id_dout1[2] = \<const0> ;
  assign A_id_dout1[1] = \<const0> ;
  assign A_id_dout1[0] = \<const0> ;
  assign A_id_we0 = \<const0> ;
  assign A_id_we1 = \<const0> ;
  assign A_ptr_address0[31] = \<const0> ;
  assign A_ptr_address0[30] = \<const0> ;
  assign A_ptr_address0[29] = \<const0> ;
  assign A_ptr_address0[28] = \<const0> ;
  assign A_ptr_address0[27] = \<const0> ;
  assign A_ptr_address0[26] = \<const0> ;
  assign A_ptr_address0[25] = \<const0> ;
  assign A_ptr_address0[24] = \<const0> ;
  assign A_ptr_address0[23] = \<const0> ;
  assign A_ptr_address0[22] = \<const0> ;
  assign A_ptr_address0[21] = \<const0> ;
  assign A_ptr_address0[20] = \<const0> ;
  assign A_ptr_address0[19] = \<const0> ;
  assign A_ptr_address0[18] = \<const0> ;
  assign A_ptr_address0[17] = \<const0> ;
  assign A_ptr_address0[16] = \<const0> ;
  assign A_ptr_address0[15] = \<const0> ;
  assign A_ptr_address0[14] = \<const0> ;
  assign A_ptr_address0[13] = \<const0> ;
  assign A_ptr_address0[12] = \<const0> ;
  assign A_ptr_address0[11] = \<const0> ;
  assign A_ptr_address0[10] = \<const0> ;
  assign A_ptr_address0[9] = \<const0> ;
  assign A_ptr_address0[8] = \<const0> ;
  assign A_ptr_address0[7] = \<const0> ;
  assign A_ptr_address0[6] = \<const0> ;
  assign A_ptr_address0[5] = \<const0> ;
  assign A_ptr_address0[4] = \<const0> ;
  assign A_ptr_address0[3] = \<const0> ;
  assign A_ptr_address0[2] = \<const0> ;
  assign A_ptr_address0[1] = \<const0> ;
  assign A_ptr_address0[0] = \<const0> ;
  assign A_ptr_ce0 = \<const0> ;
  assign A_ptr_dout0[31] = \<const0> ;
  assign A_ptr_dout0[30] = \<const0> ;
  assign A_ptr_dout0[29] = \<const0> ;
  assign A_ptr_dout0[28] = \<const0> ;
  assign A_ptr_dout0[27] = \<const0> ;
  assign A_ptr_dout0[26] = \<const0> ;
  assign A_ptr_dout0[25] = \<const0> ;
  assign A_ptr_dout0[24] = \<const0> ;
  assign A_ptr_dout0[23] = \<const0> ;
  assign A_ptr_dout0[22] = \<const0> ;
  assign A_ptr_dout0[21] = \<const0> ;
  assign A_ptr_dout0[20] = \<const0> ;
  assign A_ptr_dout0[19] = \<const0> ;
  assign A_ptr_dout0[18] = \<const0> ;
  assign A_ptr_dout0[17] = \<const0> ;
  assign A_ptr_dout0[16] = \<const0> ;
  assign A_ptr_dout0[15] = \<const0> ;
  assign A_ptr_dout0[14] = \<const0> ;
  assign A_ptr_dout0[13] = \<const0> ;
  assign A_ptr_dout0[12] = \<const0> ;
  assign A_ptr_dout0[11] = \<const0> ;
  assign A_ptr_dout0[10] = \<const0> ;
  assign A_ptr_dout0[9] = \<const0> ;
  assign A_ptr_dout0[8] = \<const0> ;
  assign A_ptr_dout0[7] = \<const0> ;
  assign A_ptr_dout0[6] = \<const0> ;
  assign A_ptr_dout0[5] = \<const0> ;
  assign A_ptr_dout0[4] = \<const0> ;
  assign A_ptr_dout0[3] = \<const0> ;
  assign A_ptr_dout0[2] = \<const0> ;
  assign A_ptr_dout0[1] = \<const0> ;
  assign A_ptr_dout0[0] = \<const0> ;
  assign A_ptr_dout1[31] = \<const0> ;
  assign A_ptr_dout1[30] = \<const0> ;
  assign A_ptr_dout1[29] = \<const0> ;
  assign A_ptr_dout1[28] = \<const0> ;
  assign A_ptr_dout1[27] = \<const0> ;
  assign A_ptr_dout1[26] = \<const0> ;
  assign A_ptr_dout1[25] = \<const0> ;
  assign A_ptr_dout1[24] = \<const0> ;
  assign A_ptr_dout1[23] = \<const0> ;
  assign A_ptr_dout1[22] = \<const0> ;
  assign A_ptr_dout1[21] = \<const0> ;
  assign A_ptr_dout1[20] = \<const0> ;
  assign A_ptr_dout1[19] = \<const0> ;
  assign A_ptr_dout1[18] = \<const0> ;
  assign A_ptr_dout1[17] = \<const0> ;
  assign A_ptr_dout1[16] = \<const0> ;
  assign A_ptr_dout1[15] = \<const0> ;
  assign A_ptr_dout1[14] = \<const0> ;
  assign A_ptr_dout1[13] = \<const0> ;
  assign A_ptr_dout1[12] = \<const0> ;
  assign A_ptr_dout1[11] = \<const0> ;
  assign A_ptr_dout1[10] = \<const0> ;
  assign A_ptr_dout1[9] = \<const0> ;
  assign A_ptr_dout1[8] = \<const0> ;
  assign A_ptr_dout1[7] = \<const0> ;
  assign A_ptr_dout1[6] = \<const0> ;
  assign A_ptr_dout1[5] = \<const0> ;
  assign A_ptr_dout1[4] = \<const0> ;
  assign A_ptr_dout1[3] = \<const0> ;
  assign A_ptr_dout1[2] = \<const0> ;
  assign A_ptr_dout1[1] = \<const0> ;
  assign A_ptr_dout1[0] = \<const0> ;
  assign A_ptr_we0 = \<const0> ;
  assign A_ptr_we1 = \<const0> ;
  assign A_val_address0[31] = \<const0> ;
  assign A_val_address0[30] = \<const0> ;
  assign A_val_address0[29] = \<const0> ;
  assign A_val_address0[28] = \<const0> ;
  assign A_val_address0[27] = \<const0> ;
  assign A_val_address0[26] = \<const0> ;
  assign A_val_address0[25] = \<const0> ;
  assign A_val_address0[24] = \<const0> ;
  assign A_val_address0[23] = \<const0> ;
  assign A_val_address0[22] = \<const0> ;
  assign A_val_address0[21] = \<const0> ;
  assign A_val_address0[20] = \<const0> ;
  assign A_val_address0[19] = \<const0> ;
  assign A_val_address0[18] = \<const0> ;
  assign A_val_address0[17] = \<const0> ;
  assign A_val_address0[16] = \<const0> ;
  assign A_val_address0[15] = \<const0> ;
  assign A_val_address0[14] = \<const0> ;
  assign A_val_address0[13] = \<const0> ;
  assign A_val_address0[12] = \<const0> ;
  assign A_val_address0[11] = \<const0> ;
  assign A_val_address0[10] = \<const0> ;
  assign A_val_address0[9] = \<const0> ;
  assign A_val_address0[8] = \<const0> ;
  assign A_val_address0[7] = \<const0> ;
  assign A_val_address0[6] = \<const0> ;
  assign A_val_address0[5] = \<const0> ;
  assign A_val_address0[4] = \<const0> ;
  assign A_val_address0[3] = \<const0> ;
  assign A_val_address0[2] = \<const0> ;
  assign A_val_address0[1] = \<const0> ;
  assign A_val_address0[0] = \<const0> ;
  assign A_val_ce0 = \<const0> ;
  assign A_val_dout0[31] = \<const0> ;
  assign A_val_dout0[30] = \<const0> ;
  assign A_val_dout0[29] = \<const0> ;
  assign A_val_dout0[28] = \<const0> ;
  assign A_val_dout0[27] = \<const0> ;
  assign A_val_dout0[26] = \<const0> ;
  assign A_val_dout0[25] = \<const0> ;
  assign A_val_dout0[24] = \<const0> ;
  assign A_val_dout0[23] = \<const0> ;
  assign A_val_dout0[22] = \<const0> ;
  assign A_val_dout0[21] = \<const0> ;
  assign A_val_dout0[20] = \<const0> ;
  assign A_val_dout0[19] = \<const0> ;
  assign A_val_dout0[18] = \<const0> ;
  assign A_val_dout0[17] = \<const0> ;
  assign A_val_dout0[16] = \<const0> ;
  assign A_val_dout0[15] = \<const0> ;
  assign A_val_dout0[14] = \<const0> ;
  assign A_val_dout0[13] = \<const0> ;
  assign A_val_dout0[12] = \<const0> ;
  assign A_val_dout0[11] = \<const0> ;
  assign A_val_dout0[10] = \<const0> ;
  assign A_val_dout0[9] = \<const0> ;
  assign A_val_dout0[8] = \<const0> ;
  assign A_val_dout0[7] = \<const0> ;
  assign A_val_dout0[6] = \<const0> ;
  assign A_val_dout0[5] = \<const0> ;
  assign A_val_dout0[4] = \<const0> ;
  assign A_val_dout0[3] = \<const0> ;
  assign A_val_dout0[2] = \<const0> ;
  assign A_val_dout0[1] = \<const0> ;
  assign A_val_dout0[0] = \<const0> ;
  assign A_val_dout1[31] = \<const0> ;
  assign A_val_dout1[30] = \<const0> ;
  assign A_val_dout1[29] = \<const0> ;
  assign A_val_dout1[28] = \<const0> ;
  assign A_val_dout1[27] = \<const0> ;
  assign A_val_dout1[26] = \<const0> ;
  assign A_val_dout1[25] = \<const0> ;
  assign A_val_dout1[24] = \<const0> ;
  assign A_val_dout1[23] = \<const0> ;
  assign A_val_dout1[22] = \<const0> ;
  assign A_val_dout1[21] = \<const0> ;
  assign A_val_dout1[20] = \<const0> ;
  assign A_val_dout1[19] = \<const0> ;
  assign A_val_dout1[18] = \<const0> ;
  assign A_val_dout1[17] = \<const0> ;
  assign A_val_dout1[16] = \<const0> ;
  assign A_val_dout1[15] = \<const0> ;
  assign A_val_dout1[14] = \<const0> ;
  assign A_val_dout1[13] = \<const0> ;
  assign A_val_dout1[12] = \<const0> ;
  assign A_val_dout1[11] = \<const0> ;
  assign A_val_dout1[10] = \<const0> ;
  assign A_val_dout1[9] = \<const0> ;
  assign A_val_dout1[8] = \<const0> ;
  assign A_val_dout1[7] = \<const0> ;
  assign A_val_dout1[6] = \<const0> ;
  assign A_val_dout1[5] = \<const0> ;
  assign A_val_dout1[4] = \<const0> ;
  assign A_val_dout1[3] = \<const0> ;
  assign A_val_dout1[2] = \<const0> ;
  assign A_val_dout1[1] = \<const0> ;
  assign A_val_dout1[0] = \<const0> ;
  assign A_val_we0 = \<const0> ;
  assign A_val_we1 = \<const0> ;
  assign B_id_address0[10:0] = B_val_address0;
  assign B_id_ce0 = B_val_ce0;
  assign B_ptr_address0[31] = \<const0> ;
  assign B_ptr_address0[30] = \<const0> ;
  assign B_ptr_address0[29] = \<const0> ;
  assign B_ptr_address0[28] = \<const0> ;
  assign B_ptr_address0[27] = \<const0> ;
  assign B_ptr_address0[26] = \<const0> ;
  assign B_ptr_address0[25] = \<const0> ;
  assign B_ptr_address0[24] = \<const0> ;
  assign B_ptr_address0[23] = \<const0> ;
  assign B_ptr_address0[22] = \<const0> ;
  assign B_ptr_address0[21] = \<const0> ;
  assign B_ptr_address0[20] = \<const0> ;
  assign B_ptr_address0[19] = \<const0> ;
  assign B_ptr_address0[18] = \<const0> ;
  assign B_ptr_address0[17] = \<const0> ;
  assign B_ptr_address0[16] = \<const0> ;
  assign B_ptr_address0[15] = \<const0> ;
  assign B_ptr_address0[14] = \<const0> ;
  assign B_ptr_address0[13] = \<const0> ;
  assign B_ptr_address0[12] = \<const0> ;
  assign B_ptr_address0[11] = \<const0> ;
  assign B_ptr_address0[10] = \<const0> ;
  assign B_ptr_address0[9] = \<const0> ;
  assign B_ptr_address0[8] = \<const0> ;
  assign B_ptr_address0[7] = \<const0> ;
  assign B_ptr_address0[6] = \<const0> ;
  assign B_ptr_address0[5] = \<const0> ;
  assign B_ptr_address0[4] = \<const0> ;
  assign B_ptr_address0[3] = \<const0> ;
  assign B_ptr_address0[2] = \<const0> ;
  assign B_ptr_address0[1] = \<const0> ;
  assign B_ptr_address0[0] = \<const0> ;
  assign B_ptr_ce0 = \<const0> ;
  assign B_ptr_dout0[31] = \<const0> ;
  assign B_ptr_dout0[30] = \<const0> ;
  assign B_ptr_dout0[29] = \<const0> ;
  assign B_ptr_dout0[28] = \<const0> ;
  assign B_ptr_dout0[27] = \<const0> ;
  assign B_ptr_dout0[26] = \<const0> ;
  assign B_ptr_dout0[25] = \<const0> ;
  assign B_ptr_dout0[24] = \<const0> ;
  assign B_ptr_dout0[23] = \<const0> ;
  assign B_ptr_dout0[22] = \<const0> ;
  assign B_ptr_dout0[21] = \<const0> ;
  assign B_ptr_dout0[20] = \<const0> ;
  assign B_ptr_dout0[19] = \<const0> ;
  assign B_ptr_dout0[18] = \<const0> ;
  assign B_ptr_dout0[17] = \<const0> ;
  assign B_ptr_dout0[16] = \<const0> ;
  assign B_ptr_dout0[15] = \<const0> ;
  assign B_ptr_dout0[14] = \<const0> ;
  assign B_ptr_dout0[13] = \<const0> ;
  assign B_ptr_dout0[12] = \<const0> ;
  assign B_ptr_dout0[11] = \<const0> ;
  assign B_ptr_dout0[10] = \<const0> ;
  assign B_ptr_dout0[9] = \<const0> ;
  assign B_ptr_dout0[8] = \<const0> ;
  assign B_ptr_dout0[7] = \<const0> ;
  assign B_ptr_dout0[6] = \<const0> ;
  assign B_ptr_dout0[5] = \<const0> ;
  assign B_ptr_dout0[4] = \<const0> ;
  assign B_ptr_dout0[3] = \<const0> ;
  assign B_ptr_dout0[2] = \<const0> ;
  assign B_ptr_dout0[1] = \<const0> ;
  assign B_ptr_dout0[0] = \<const0> ;
  assign B_ptr_dout1[31] = \<const0> ;
  assign B_ptr_dout1[30] = \<const0> ;
  assign B_ptr_dout1[29] = \<const0> ;
  assign B_ptr_dout1[28] = \<const0> ;
  assign B_ptr_dout1[27] = \<const0> ;
  assign B_ptr_dout1[26] = \<const0> ;
  assign B_ptr_dout1[25] = \<const0> ;
  assign B_ptr_dout1[24] = \<const0> ;
  assign B_ptr_dout1[23] = \<const0> ;
  assign B_ptr_dout1[22] = \<const0> ;
  assign B_ptr_dout1[21] = \<const0> ;
  assign B_ptr_dout1[20] = \<const0> ;
  assign B_ptr_dout1[19] = \<const0> ;
  assign B_ptr_dout1[18] = \<const0> ;
  assign B_ptr_dout1[17] = \<const0> ;
  assign B_ptr_dout1[16] = \<const0> ;
  assign B_ptr_dout1[15] = \<const0> ;
  assign B_ptr_dout1[14] = \<const0> ;
  assign B_ptr_dout1[13] = \<const0> ;
  assign B_ptr_dout1[12] = \<const0> ;
  assign B_ptr_dout1[11] = \<const0> ;
  assign B_ptr_dout1[10] = \<const0> ;
  assign B_ptr_dout1[9] = \<const0> ;
  assign B_ptr_dout1[8] = \<const0> ;
  assign B_ptr_dout1[7] = \<const0> ;
  assign B_ptr_dout1[6] = \<const0> ;
  assign B_ptr_dout1[5] = \<const0> ;
  assign B_ptr_dout1[4] = \<const0> ;
  assign B_ptr_dout1[3] = \<const0> ;
  assign B_ptr_dout1[2] = \<const0> ;
  assign B_ptr_dout1[1] = \<const0> ;
  assign B_ptr_dout1[0] = \<const0> ;
  assign B_ptr_we0 = \<const0> ;
  assign B_ptr_we1 = \<const0> ;
  assign end_out[31] = \<const0> ;
  assign end_out[30] = \<const0> ;
  assign end_out[29] = \<const0> ;
  assign end_out[28] = \<const0> ;
  assign end_out[27] = \<const0> ;
  assign end_out[26] = \<const0> ;
  assign end_out[25] = \<const0> ;
  assign end_out[24] = \<const0> ;
  assign end_out[23] = \<const0> ;
  assign end_out[22] = \<const0> ;
  assign end_out[21] = \<const0> ;
  assign end_out[20] = \<const0> ;
  assign end_out[19] = \<const0> ;
  assign end_out[18] = \<const0> ;
  assign end_out[17] = \<const0> ;
  assign end_out[16] = \<const0> ;
  assign end_out[15] = \<const0> ;
  assign end_out[14] = \<const0> ;
  assign end_out[13] = \<const0> ;
  assign end_out[12] = \<const0> ;
  assign end_out[11] = \<const0> ;
  assign end_out[10] = \<const0> ;
  assign end_out[9] = \<const0> ;
  assign end_out[8] = \<const0> ;
  assign end_out[7] = \<const0> ;
  assign end_out[6] = \<const0> ;
  assign end_out[5] = \<const0> ;
  assign end_out[4] = \<const0> ;
  assign end_out[3] = \<const0> ;
  assign end_out[2] = \<const0> ;
  assign end_out[1] = \<const0> ;
  assign end_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_sparseDemo_0_0_sparseDemo inst
       (.A_id_address1(A_id_address1),
        .A_id_ce1(A_id_ce1),
        .A_id_din1(A_id_din1),
        .A_ptr_address1(A_ptr_address1),
        .A_ptr_ce1(A_ptr_ce1),
        .A_ptr_din1(A_ptr_din1),
        .A_val_address1(A_val_address1),
        .A_val_ce1(A_val_ce1),
        .A_val_din1(A_val_din1),
        .B_id_q0(B_id_q0[13:0]),
        .B_ptr_address1(B_ptr_address1),
        .B_ptr_ce1(B_ptr_ce1),
        .B_ptr_din1(B_ptr_din1),
        .B_val_address0(B_val_address0),
        .B_val_ce0(B_val_ce0),
        .B_val_q0(B_val_q0),
        .C_address0(C_address0),
        .C_ce0(C_ce0),
        .C_d0(C_d0),
        .C_q0(C_q0),
        .C_we0(C_we0),
        .clk(clk),
        .end_ready(end_ready),
        .end_valid(end_valid),
        .rst(rst),
        .start_ready(start_ready),
        .start_valid(start_valid));
endmodule

(* ORIG_REF_NAME = "MemCont" *) 
module design_1_sparseDemo_0_0_MemCont
   (sel_prev,
    Q,
    D,
    MC_A_id_validArray_0,
    E,
    clk,
    rst,
    A_id_din1,
    \valid_reg[0] );
  output sel_prev;
  output [31:0]Q;
  output [31:0]D;
  output MC_A_id_validArray_0;
  input [0:0]E;
  input clk;
  input rst;
  input [31:0]A_id_din1;
  input \valid_reg[0] ;

  wire [31:0]A_id_din1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire [31:0]Q;
  wire clk;
  wire rst;
  wire sel_prev;
  wire \valid_reg[0] ;

  design_1_sparseDemo_0_0_read_memory_arbiter_151 read_arbiter
       (.A_id_din1(A_id_din1),
        .D(D),
        .E(E),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .Q(Q),
        .clk(clk),
        .rst(rst),
        .\sel_prev_reg[0] (sel_prev),
        .\valid_reg[0] (\valid_reg[0] ));
endmodule

(* ORIG_REF_NAME = "MemCont" *) 
module design_1_sparseDemo_0_0_MemCont_22
   (sel_prev,
    MC_A_ptr_validArray_0,
    \valid_reg[0] ,
    fork_2_pValidArray_0,
    Q,
    D,
    E,
    clk,
    rst,
    \valid_reg[0]_0 ,
    \data_reg_reg[31] ,
    blockStopArray,
    full_reg,
    A_ptr_din1);
  output sel_prev;
  output MC_A_ptr_validArray_0;
  output [0:0]\valid_reg[0] ;
  output fork_2_pValidArray_0;
  output [31:0]Q;
  output [31:0]D;
  input [0:0]E;
  input clk;
  input rst;
  input \valid_reg[0]_0 ;
  input \data_reg_reg[31] ;
  input [0:0]blockStopArray;
  input full_reg;
  input [31:0]A_ptr_din1;

  wire [31:0]A_ptr_din1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_ptr_validArray_0;
  wire [31:0]Q;
  wire [0:0]blockStopArray;
  wire clk;
  wire \data_reg_reg[31] ;
  wire fork_2_pValidArray_0;
  wire full_reg;
  wire rst;
  wire sel_prev;
  wire [0:0]\valid_reg[0] ;
  wire \valid_reg[0]_0 ;

  design_1_sparseDemo_0_0_read_memory_arbiter_149 read_arbiter
       (.A_ptr_din1(A_ptr_din1),
        .D(D),
        .E(E),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .Q(Q),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .fork_2_pValidArray_0(fork_2_pValidArray_0),
        .full_reg(full_reg),
        .rst(rst),
        .\sel_prev_reg[0] (sel_prev),
        .\valid_reg[0] (\valid_reg[0] ),
        .\valid_reg[0]_0 (\valid_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "MemCont" *) 
module design_1_sparseDemo_0_0_MemCont_23
   (\valid_reg[0] ,
    MC_A_val_validArray_0,
    call_0_pValidArray_2,
    sel_prev,
    \out_reg_reg[0][31] ,
    D,
    full_reg,
    CO,
    Q,
    ap_ce,
    E,
    clk,
    rst,
    A_val_din1,
    \valid_reg[0]_0 );
  output \valid_reg[0] ;
  output MC_A_val_validArray_0;
  output call_0_pValidArray_2;
  output sel_prev;
  output [31:0]\out_reg_reg[0][31] ;
  output [31:0]D;
  input full_reg;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input [0:0]E;
  input clk;
  input rst;
  input [31:0]A_val_din1;
  input \valid_reg[0]_0 ;

  wire [31:0]A_val_din1;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_val_validArray_0;
  wire [0:0]Q;
  wire ap_ce;
  wire call_0_pValidArray_2;
  wire clk;
  wire full_reg;
  wire [31:0]\out_reg_reg[0][31] ;
  wire rst;
  wire sel_prev;
  wire \valid_reg[0] ;
  wire \valid_reg[0]_0 ;

  design_1_sparseDemo_0_0_read_memory_arbiter read_arbiter
       (.A_val_din1(A_val_din1),
        .CO(CO),
        .D(D),
        .E(E),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .Q(Q),
        .ap_ce(ap_ce),
        .call_0_pValidArray_2(call_0_pValidArray_2),
        .clk(clk),
        .full_reg(full_reg),
        .\out_reg_reg[0][31] (\out_reg_reg[0][31] ),
        .rst(rst),
        .\sel_prev_reg[0] (sel_prev),
        .\valid_reg[0] (\valid_reg[0] ),
        .\valid_reg[0]_0 (\valid_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "MemCont" *) 
module design_1_sparseDemo_0_0_MemCont__parameterized0
   (MC_B_ptr_validArray_1,
    load_21_pValidArray_0,
    \valid_reg[0] ,
    call_0_pValidArray_0,
    \valid_reg[0]_0 ,
    \sel_prev_reg[0] ,
    \out_reg_reg[0][31] ,
    D,
    \B_ptr_din1[31] ,
    \valid_reg[1] ,
    clk,
    rst,
    \valid_reg[0]_1 ,
    full_reg,
    CO,
    Q,
    ap_ce,
    MC_A_val_validArray_0,
    full_reg_0,
    full_reg_1,
    priorityOut,
    \sel_prev_reg[0]_0 ,
    B_ptr_din1);
  output MC_B_ptr_validArray_1;
  output load_21_pValidArray_0;
  output \valid_reg[0] ;
  output call_0_pValidArray_0;
  output \valid_reg[0]_0 ;
  output [0:0]\sel_prev_reg[0] ;
  output [31:0]\out_reg_reg[0][31] ;
  output [31:0]D;
  output [31:0]\B_ptr_din1[31] ;
  input \valid_reg[1] ;
  input clk;
  input rst;
  input \valid_reg[0]_1 ;
  input full_reg;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input MC_A_val_validArray_0;
  input full_reg_0;
  input full_reg_1;
  input [0:0]priorityOut;
  input \sel_prev_reg[0]_0 ;
  input [31:0]B_ptr_din1;

  wire [31:0]B_ptr_din1;
  wire [31:0]\B_ptr_din1[31] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire MC_A_val_validArray_0;
  wire MC_B_ptr_validArray_1;
  wire [0:0]Q;
  wire ap_ce;
  wire call_0_pValidArray_0;
  wire clk;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire load_21_pValidArray_0;
  wire [31:0]\out_reg_reg[0][31] ;
  wire [0:0]priorityOut;
  wire rst;
  wire [0:0]\sel_prev_reg[0] ;
  wire \sel_prev_reg[0]_0 ;
  wire \valid_reg[0] ;
  wire \valid_reg[0]_0 ;
  wire \valid_reg[0]_1 ;
  wire \valid_reg[1] ;

  design_1_sparseDemo_0_0_read_memory_arbiter__parameterized0 read_arbiter
       (.B_ptr_din1(B_ptr_din1),
        .\B_ptr_din1[31] (D),
        .\B_ptr_din1[31]_0 (\B_ptr_din1[31] ),
        .CO(CO),
        .D({priorityOut,\sel_prev_reg[0]_0 }),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .MC_B_ptr_validArray_1(MC_B_ptr_validArray_1),
        .Q(Q),
        .ap_ce(ap_ce),
        .call_0_pValidArray_0(call_0_pValidArray_0),
        .clk(clk),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .\out_reg_reg[0][31] (\out_reg_reg[0][31] ),
        .rst(rst),
        .\sel_prev_reg[0] (\sel_prev_reg[0] ),
        .\valid_reg[0] (load_21_pValidArray_0),
        .\valid_reg[0]_0 (\valid_reg[0] ),
        .\valid_reg[0]_1 (\valid_reg[0]_0 ),
        .\valid_reg[0]_2 (\valid_reg[0]_1 ),
        .\valid_reg[1] (\valid_reg[1] ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB
   (start_0_validArray_0,
    validArray0,
    clk,
    rst);
  output start_0_validArray_0;
  input validArray0;
  input clk;
  input rst;

  wire clk;
  wire rst;
  wire start_0_validArray_0;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(start_0_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB_167
   (Buffer_25_validArray_0,
    full_reg0,
    oehb1_valid,
    phi_C1_validArray,
    full_reg0_0,
    validArray0,
    clk,
    rst,
    forkStop,
    \dataOutArray[0] ,
    reg_value,
    reg_value_0,
    icmp_31_pValidArray_0,
    Buffer_21_validArray_0,
    full_reg_reg,
    reg_value_1,
    icmp_9_validArray_0,
    Buffer_22_validArray_0,
    full_reg_2,
    tehb1_valid);
  output Buffer_25_validArray_0;
  output full_reg0;
  output oehb1_valid;
  output phi_C1_validArray;
  output full_reg0_0;
  input validArray0;
  input clk;
  input rst;
  input forkStop;
  input [0:0]\dataOutArray[0] ;
  input reg_value;
  input reg_value_0;
  input icmp_31_pValidArray_0;
  input Buffer_21_validArray_0;
  input [0:0]full_reg_reg;
  input reg_value_1;
  input icmp_9_validArray_0;
  input Buffer_22_validArray_0;
  input full_reg_2;
  input tehb1_valid;

  wire Buffer_21_validArray_0;
  wire Buffer_22_validArray_0;
  wire Buffer_25_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire full_reg0;
  wire full_reg0_0;
  wire full_reg_2;
  wire [0:0]full_reg_reg;
  wire icmp_31_pValidArray_0;
  wire icmp_9_validArray_0;
  wire oehb1_valid;
  wire phi_C1_validArray;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire rst;
  wire tehb1_valid;
  wire validArray0;

  LUT3 #(
    .INIT(8'h80)) 
    full_reg_i_1__11
       (.I0(Buffer_25_validArray_0),
        .I1(full_reg_2),
        .I2(tehb1_valid),
        .O(full_reg0_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_1__6
       (.I0(oehb1_valid),
        .I1(forkStop),
        .O(full_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    full_reg_i_2__23
       (.I0(oehb1_valid),
        .I1(\dataOutArray[0] ),
        .I2(reg_value),
        .I3(reg_value_0),
        .I4(icmp_31_pValidArray_0),
        .I5(Buffer_21_validArray_0),
        .O(phi_C1_validArray));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    full_reg_i_2__24
       (.I0(Buffer_25_validArray_0),
        .I1(full_reg_reg),
        .I2(reg_value_1),
        .I3(icmp_9_validArray_0),
        .I4(Buffer_22_validArray_0),
        .I5(full_reg_2),
        .O(oehb1_valid));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_25_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB_169
   (Buffer_24_validArray_0,
    validArray0,
    clk,
    rst);
  output Buffer_24_validArray_0;
  input validArray0;
  input clk;
  input rst;

  wire Buffer_24_validArray_0;
  wire clk;
  wire rst;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_24_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB_171
   (\validArray_reg[0]_0 ,
    reg_in,
    \validArray_reg[0]_1 ,
    full_reg0,
    phiC_11_validArray_0,
    clk,
    rst,
    full_reg_0,
    reg_value,
    full_reg_1,
    reg_value_2,
    reg_value_3,
    forkStop,
    full_reg,
    fork_12_validArray_5,
    \dataOutArray[0] ,
    Buffer_22_validArray_0);
  output \validArray_reg[0]_0 ;
  output reg_in;
  output \validArray_reg[0]_1 ;
  output full_reg0;
  output phiC_11_validArray_0;
  input clk;
  input rst;
  input full_reg_0;
  input reg_value;
  input full_reg_1;
  input reg_value_2;
  input reg_value_3;
  input forkStop;
  input full_reg;
  input fork_12_validArray_5;
  input [0:0]\dataOutArray[0] ;
  input Buffer_22_validArray_0;

  wire Buffer_22_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_12_validArray_5;
  wire full_reg;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_1;
  wire phiC_11_validArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_3;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0]_0 ;
  wire \validArray_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h8880808080808080)) 
    full_reg_i_1__8
       (.I0(\validArray_reg[0]_0 ),
        .I1(full_reg_1),
        .I2(full_reg),
        .I3(fork_12_validArray_5),
        .I4(\dataOutArray[0] ),
        .I5(Buffer_22_validArray_0),
        .O(full_reg0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_reg_i_3__22
       (.I0(\validArray_reg[0]_0 ),
        .I1(full_reg_1),
        .O(phiC_11_validArray_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBF0000)) 
    reg_value_i_1__14
       (.I0(full_reg_0),
        .I1(reg_value),
        .I2(full_reg_1),
        .I3(\validArray_reg[0]_0 ),
        .I4(reg_value_2),
        .I5(\validArray_reg[0]_1 ),
        .O(reg_in));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    reg_value_i_2__1
       (.I0(\validArray_reg[0]_0 ),
        .I1(full_reg_1),
        .I2(reg_value_3),
        .I3(forkStop),
        .O(\validArray_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    \validArray[0]_i_1__18 
       (.I0(full_reg_1),
        .I1(\validArray_reg[0]_0 ),
        .I2(full_reg),
        .I3(fork_12_validArray_5),
        .I4(\dataOutArray[0] ),
        .I5(Buffer_22_validArray_0),
        .O(validArray0));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB_173
   (Buffer_22_validArray_0,
    reg_in,
    validArray0,
    clk,
    rst,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    reg_value,
    pValidAndForkStop);
  output Buffer_22_validArray_0;
  output reg_in;
  input validArray0;
  input clk;
  input rst;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input reg_value;
  input pValidAndForkStop;

  wire Buffer_22_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg_0;
  wire full_reg_1;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value;
  wire rst;
  wire validArray0;

  LUT6 #(
    .INIT(64'hFD5D0000FFFFFFFF)) 
    reg_value_i_1__9
       (.I0(Buffer_22_validArray_0),
        .I1(full_reg_0),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_1),
        .I4(reg_value),
        .I5(pValidAndForkStop),
        .O(reg_in));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_22_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB_175
   (Buffer_21_validArray_0,
    full_reg0,
    validArray0,
    clk,
    rst,
    full_reg_0,
    tehb1_valid);
  output Buffer_21_validArray_0;
  output full_reg0;
  input validArray0;
  input clk;
  input rst;
  input full_reg_0;
  input tehb1_valid;

  wire Buffer_21_validArray_0;
  wire clk;
  wire full_reg0;
  wire full_reg_0;
  wire rst;
  wire tehb1_valid;
  wire validArray0;

  LUT3 #(
    .INIT(8'h80)) 
    full_reg_i_1__4
       (.I0(Buffer_21_validArray_0),
        .I1(full_reg_0),
        .I2(tehb1_valid),
        .O(full_reg0));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_21_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB_83
   (mul_8_validArray_0,
    validArray0,
    clk,
    rst);
  output mul_8_validArray_0;
  input validArray0;
  input clk;
  input rst;

  wire clk;
  wire mul_8_validArray_0;
  wire rst;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(mul_8_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0
   (validArray,
    reg_in,
    \validArray_reg[0]_0 ,
    clk,
    rst,
    full_reg_1,
    \dataOutArray[0] ,
    reg_value,
    pValidAndForkStop);
  output [0:0]validArray;
  output reg_in;
  input \validArray_reg[0]_0 ;
  input clk;
  input rst;
  input full_reg_1;
  input [0:0]\dataOutArray[0] ;
  input reg_value;
  input pValidAndForkStop;

  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg_1;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value;
  wire rst;
  wire [0:0]validArray;
  wire \validArray_reg[0]_0 ;

  LUT5 #(
    .INIT(32'h5D00FFFF)) 
    reg_value_i_1__19
       (.I0(validArray),
        .I1(full_reg_1),
        .I2(\dataOutArray[0] ),
        .I3(reg_value),
        .I4(pValidAndForkStop),
        .O(reg_in));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\validArray_reg[0]_0 ),
        .Q(validArray));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_153
   (ValidArray,
    validArray0,
    clk,
    rst);
  output [0:0]ValidArray;
  input validArray0;
  input clk;
  input rst;

  wire [0:0]ValidArray;
  wire clk;
  wire rst;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(ValidArray));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_155
   (\validArray_reg[0]_0 ,
    E,
    phi_12_dataOutArray_0,
    \validArray_reg[0]_1 ,
    D,
    \data_reg_reg[31]_0 ,
    icmp_27_validArray_0,
    phi_12_pValidArray_2,
    validArray0,
    clk,
    rst,
    blockStopArray,
    \data_reg_reg[0]_0 ,
    reg_value,
    phi_12_validArray_0,
    \data_reg_reg[0]_1 ,
    phiC_12_validArray_1,
    \dataOutArray[0] ,
    phi_n2_dataOutArray_0,
    full_reg_0,
    Q,
    \data_reg_reg[31]_1 ,
    \data_reg_reg[31]_2 ,
    full_reg_1,
    reg_value_2,
    reg_value_3,
    \data_reg_reg[0]_2 ,
    phi_12_dataInArray_0,
    reg_value_4,
    reg_value_reg,
    reg_value_5,
    \data_reg_reg[31]_3 );
  output \validArray_reg[0]_0 ;
  output [0:0]E;
  output [31:0]phi_12_dataOutArray_0;
  output \validArray_reg[0]_1 ;
  output [31:0]D;
  output [31:0]\data_reg_reg[31]_0 ;
  output icmp_27_validArray_0;
  output phi_12_pValidArray_2;
  input validArray0;
  input clk;
  input rst;
  input [0:0]blockStopArray;
  input \data_reg_reg[0]_0 ;
  input reg_value;
  input phi_12_validArray_0;
  input \data_reg_reg[0]_1 ;
  input phiC_12_validArray_1;
  input [30:0]\dataOutArray[0] ;
  input [31:0]phi_n2_dataOutArray_0;
  input full_reg_0;
  input [31:0]Q;
  input [31:0]\data_reg_reg[31]_1 ;
  input [31:0]\data_reg_reg[31]_2 ;
  input full_reg_1;
  input reg_value_2;
  input reg_value_3;
  input [0:0]\data_reg_reg[0]_2 ;
  input phi_12_dataInArray_0;
  input reg_value_4;
  input [0:0]reg_value_reg;
  input reg_value_5;
  input [31:0]\data_reg_reg[31]_3 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]blockStopArray;
  wire clk;
  wire [30:0]\dataOutArray[0] ;
  wire \data_reg_reg[0]_0 ;
  wire \data_reg_reg[0]_1 ;
  wire [0:0]\data_reg_reg[0]_2 ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire [31:0]\data_reg_reg[31]_2 ;
  wire [31:0]\data_reg_reg[31]_3 ;
  wire full_reg_0;
  wire full_reg_1;
  wire icmp_27_validArray_0;
  wire phiC_12_validArray_1;
  wire phi_12_dataInArray_0;
  wire [31:0]phi_12_dataOutArray_0;
  wire phi_12_pValidArray_2;
  wire phi_12_validArray_0;
  wire [31:0]phi_n2_dataOutArray_0;
  wire reg_en;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_3;
  wire reg_value_4;
  wire reg_value_5;
  wire [0:0]reg_value_reg;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0]_0 ;
  wire \validArray_reg[0]_1 ;

  LUT6 #(
    .INIT(64'hFFFFBF040000BF04)) 
    \A_id_address1[0]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_0 [0]),
        .I3(phi_n2_dataOutArray_0[0]),
        .I4(full_reg_0),
        .I5(Q[0]),
        .O(phi_12_dataOutArray_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[10]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [9]),
        .I3(phi_n2_dataOutArray_0[10]),
        .I4(full_reg_0),
        .I5(Q[10]),
        .O(phi_12_dataOutArray_0[10]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[11]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [10]),
        .I3(phi_n2_dataOutArray_0[11]),
        .I4(full_reg_0),
        .I5(Q[11]),
        .O(phi_12_dataOutArray_0[11]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[12]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [11]),
        .I3(phi_n2_dataOutArray_0[12]),
        .I4(full_reg_0),
        .I5(Q[12]),
        .O(phi_12_dataOutArray_0[12]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[13]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [12]),
        .I3(phi_n2_dataOutArray_0[13]),
        .I4(full_reg_0),
        .I5(Q[13]),
        .O(phi_12_dataOutArray_0[13]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[14]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [13]),
        .I3(phi_n2_dataOutArray_0[14]),
        .I4(full_reg_0),
        .I5(Q[14]),
        .O(phi_12_dataOutArray_0[14]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[15]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [14]),
        .I3(phi_n2_dataOutArray_0[15]),
        .I4(full_reg_0),
        .I5(Q[15]),
        .O(phi_12_dataOutArray_0[15]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[16]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [15]),
        .I3(phi_n2_dataOutArray_0[16]),
        .I4(full_reg_0),
        .I5(Q[16]),
        .O(phi_12_dataOutArray_0[16]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[17]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [16]),
        .I3(phi_n2_dataOutArray_0[17]),
        .I4(full_reg_0),
        .I5(Q[17]),
        .O(phi_12_dataOutArray_0[17]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[18]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [17]),
        .I3(phi_n2_dataOutArray_0[18]),
        .I4(full_reg_0),
        .I5(Q[18]),
        .O(phi_12_dataOutArray_0[18]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[19]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [18]),
        .I3(phi_n2_dataOutArray_0[19]),
        .I4(full_reg_0),
        .I5(Q[19]),
        .O(phi_12_dataOutArray_0[19]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[1]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [0]),
        .I3(phi_n2_dataOutArray_0[1]),
        .I4(full_reg_0),
        .I5(Q[1]),
        .O(phi_12_dataOutArray_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[20]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [19]),
        .I3(phi_n2_dataOutArray_0[20]),
        .I4(full_reg_0),
        .I5(Q[20]),
        .O(phi_12_dataOutArray_0[20]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[21]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [20]),
        .I3(phi_n2_dataOutArray_0[21]),
        .I4(full_reg_0),
        .I5(Q[21]),
        .O(phi_12_dataOutArray_0[21]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[22]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [21]),
        .I3(phi_n2_dataOutArray_0[22]),
        .I4(full_reg_0),
        .I5(Q[22]),
        .O(phi_12_dataOutArray_0[22]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[23]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [22]),
        .I3(phi_n2_dataOutArray_0[23]),
        .I4(full_reg_0),
        .I5(Q[23]),
        .O(phi_12_dataOutArray_0[23]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[24]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [23]),
        .I3(phi_n2_dataOutArray_0[24]),
        .I4(full_reg_0),
        .I5(Q[24]),
        .O(phi_12_dataOutArray_0[24]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[25]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [24]),
        .I3(phi_n2_dataOutArray_0[25]),
        .I4(full_reg_0),
        .I5(Q[25]),
        .O(phi_12_dataOutArray_0[25]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[26]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [25]),
        .I3(phi_n2_dataOutArray_0[26]),
        .I4(full_reg_0),
        .I5(Q[26]),
        .O(phi_12_dataOutArray_0[26]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[27]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [26]),
        .I3(phi_n2_dataOutArray_0[27]),
        .I4(full_reg_0),
        .I5(Q[27]),
        .O(phi_12_dataOutArray_0[27]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[28]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [27]),
        .I3(phi_n2_dataOutArray_0[28]),
        .I4(full_reg_0),
        .I5(Q[28]),
        .O(phi_12_dataOutArray_0[28]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[29]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [28]),
        .I3(phi_n2_dataOutArray_0[29]),
        .I4(full_reg_0),
        .I5(Q[29]),
        .O(phi_12_dataOutArray_0[29]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[2]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [1]),
        .I3(phi_n2_dataOutArray_0[2]),
        .I4(full_reg_0),
        .I5(Q[2]),
        .O(phi_12_dataOutArray_0[2]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[30]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [29]),
        .I3(phi_n2_dataOutArray_0[30]),
        .I4(full_reg_0),
        .I5(Q[30]),
        .O(phi_12_dataOutArray_0[30]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[31]_INST_0_i_2 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [30]),
        .I3(phi_n2_dataOutArray_0[31]),
        .I4(full_reg_0),
        .I5(Q[31]),
        .O(phi_12_dataOutArray_0[31]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \A_id_address1[31]_INST_0_i_3 
       (.I0(\validArray_reg[0]_0 ),
        .I1(reg_value_2),
        .I2(icmp_27_validArray_0),
        .I3(reg_value_3),
        .I4(\data_reg_reg[0]_2 ),
        .I5(phi_12_dataInArray_0),
        .O(\validArray_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[3]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [2]),
        .I3(phi_n2_dataOutArray_0[3]),
        .I4(full_reg_0),
        .I5(Q[3]),
        .O(phi_12_dataOutArray_0[3]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[4]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [3]),
        .I3(phi_n2_dataOutArray_0[4]),
        .I4(full_reg_0),
        .I5(Q[4]),
        .O(phi_12_dataOutArray_0[4]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[5]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [4]),
        .I3(phi_n2_dataOutArray_0[5]),
        .I4(full_reg_0),
        .I5(Q[5]),
        .O(phi_12_dataOutArray_0[5]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[6]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [5]),
        .I3(phi_n2_dataOutArray_0[6]),
        .I4(full_reg_0),
        .I5(Q[6]),
        .O(phi_12_dataOutArray_0[6]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[7]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [6]),
        .I3(phi_n2_dataOutArray_0[7]),
        .I4(full_reg_0),
        .I5(Q[7]),
        .O(phi_12_dataOutArray_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[8]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [7]),
        .I3(phi_n2_dataOutArray_0[8]),
        .I4(full_reg_0),
        .I5(Q[8]),
        .O(phi_12_dataOutArray_0[8]));
  LUT6 #(
    .INIT(64'hFFFFFB400000FB40)) 
    \A_id_address1[9]_INST_0_i_1 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\dataOutArray[0] [8]),
        .I3(phi_n2_dataOutArray_0[9]),
        .I4(full_reg_0),
        .I5(Q[9]),
        .O(phi_12_dataOutArray_0[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    B_val_ce0_INST_0_i_3
       (.I0(\validArray_reg[0]_0 ),
        .I1(reg_value_4),
        .I2(reg_value_reg),
        .I3(reg_value_5),
        .O(icmp_27_validArray_0));
  LUT6 #(
    .INIT(64'hB0B0BB00F4F4FF44)) 
    \data_reg[0]_i_1__12 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [0]),
        .I3(\data_reg_reg[31]_2 [0]),
        .I4(full_reg_1),
        .I5(\data_reg_reg[31]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[10]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [10]),
        .I3(\data_reg_reg[31]_2 [10]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [9]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[11]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [11]),
        .I3(\data_reg_reg[31]_2 [11]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [10]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[12]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [12]),
        .I3(\data_reg_reg[31]_2 [12]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [11]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[13]_i_1__13 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [13]),
        .I3(\data_reg_reg[31]_2 [13]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [12]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[14]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [14]),
        .I3(\data_reg_reg[31]_2 [14]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [13]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[15]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [15]),
        .I3(\data_reg_reg[31]_2 [15]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [14]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[16]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [16]),
        .I3(\data_reg_reg[31]_2 [16]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [15]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[17]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [17]),
        .I3(\data_reg_reg[31]_2 [17]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [16]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[18]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [18]),
        .I3(\data_reg_reg[31]_2 [18]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [17]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[19]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [19]),
        .I3(\data_reg_reg[31]_2 [19]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [18]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[1]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [1]),
        .I3(\data_reg_reg[31]_2 [1]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[20]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [20]),
        .I3(\data_reg_reg[31]_2 [20]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [19]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[21]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [21]),
        .I3(\data_reg_reg[31]_2 [21]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [20]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[22]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [22]),
        .I3(\data_reg_reg[31]_2 [22]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [21]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[23]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [23]),
        .I3(\data_reg_reg[31]_2 [23]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [22]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[24]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [24]),
        .I3(\data_reg_reg[31]_2 [24]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [23]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[25]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [25]),
        .I3(\data_reg_reg[31]_2 [25]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [24]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[26]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [26]),
        .I3(\data_reg_reg[31]_2 [26]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [25]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[27]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [27]),
        .I3(\data_reg_reg[31]_2 [27]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [26]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[28]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [28]),
        .I3(\data_reg_reg[31]_2 [28]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [27]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[29]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [29]),
        .I3(\data_reg_reg[31]_2 [29]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [28]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[2]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [2]),
        .I3(\data_reg_reg[31]_2 [2]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[30]_i_1__7 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [30]),
        .I3(\data_reg_reg[31]_2 [30]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [29]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h00000000A8000000)) 
    \data_reg[31]_i_1__24 
       (.I0(\validArray_reg[0]_0 ),
        .I1(blockStopArray),
        .I2(\data_reg_reg[0]_0 ),
        .I3(reg_value),
        .I4(phi_12_validArray_0),
        .I5(\data_reg_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h1F1F1F001F001F00)) 
    \data_reg[31]_i_1__8 
       (.I0(\data_reg_reg[0]_0 ),
        .I1(blockStopArray),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[0]_1 ),
        .I4(reg_value),
        .I5(phi_12_validArray_0),
        .O(reg_en));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[31]_i_2__9 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [31]),
        .I3(\data_reg_reg[31]_2 [31]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [30]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[3]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [3]),
        .I3(\data_reg_reg[31]_2 [3]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[4]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [4]),
        .I3(\data_reg_reg[31]_2 [4]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[5]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [5]),
        .I3(\data_reg_reg[31]_2 [5]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[6]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [6]),
        .I3(\data_reg_reg[31]_2 [6]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[7]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [7]),
        .I3(\data_reg_reg[31]_2 [7]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[8]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [8]),
        .I3(\data_reg_reg[31]_2 [8]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF4F4FF44B0B0BB00)) 
    \data_reg[9]_i_1__8 
       (.I0(\validArray_reg[0]_1 ),
        .I1(phiC_12_validArray_1),
        .I2(\data_reg_reg[31]_1 [9]),
        .I3(\data_reg_reg[31]_2 [9]),
        .I4(full_reg_1),
        .I5(\dataOutArray[0] [8]),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [0]),
        .Q(\data_reg_reg[31]_0 [0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [10]),
        .Q(\data_reg_reg[31]_0 [10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [11]),
        .Q(\data_reg_reg[31]_0 [11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [12]),
        .Q(\data_reg_reg[31]_0 [12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [13]),
        .Q(\data_reg_reg[31]_0 [13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [14]),
        .Q(\data_reg_reg[31]_0 [14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [15]),
        .Q(\data_reg_reg[31]_0 [15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [16]),
        .Q(\data_reg_reg[31]_0 [16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [17]),
        .Q(\data_reg_reg[31]_0 [17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [18]),
        .Q(\data_reg_reg[31]_0 [18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [19]),
        .Q(\data_reg_reg[31]_0 [19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [1]),
        .Q(\data_reg_reg[31]_0 [1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [20]),
        .Q(\data_reg_reg[31]_0 [20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [21]),
        .Q(\data_reg_reg[31]_0 [21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [22]),
        .Q(\data_reg_reg[31]_0 [22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [23]),
        .Q(\data_reg_reg[31]_0 [23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [24]),
        .Q(\data_reg_reg[31]_0 [24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [25]),
        .Q(\data_reg_reg[31]_0 [25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [26]),
        .Q(\data_reg_reg[31]_0 [26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [27]),
        .Q(\data_reg_reg[31]_0 [27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [28]),
        .Q(\data_reg_reg[31]_0 [28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [29]),
        .Q(\data_reg_reg[31]_0 [29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [2]),
        .Q(\data_reg_reg[31]_0 [2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [30]),
        .Q(\data_reg_reg[31]_0 [30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [31]),
        .Q(\data_reg_reg[31]_0 [31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [3]),
        .Q(\data_reg_reg[31]_0 [3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [4]),
        .Q(\data_reg_reg[31]_0 [4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [5]),
        .Q(\data_reg_reg[31]_0 [5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [6]),
        .Q(\data_reg_reg[31]_0 [6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [7]),
        .Q(\data_reg_reg[31]_0 [7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [8]),
        .Q(\data_reg_reg[31]_0 [8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [9]),
        .Q(\data_reg_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    reg_value_i_4__3
       (.I0(\data_reg_reg[0]_2 ),
        .I1(reg_value_3),
        .I2(icmp_27_validArray_0),
        .I3(reg_value_2),
        .I4(\validArray_reg[0]_0 ),
        .O(phi_12_pValidArray_2));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_157
   (Buffer_7_validArray_0,
    reg_in,
    Q,
    validArray0,
    clk,
    rst,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    reg_value_2,
    pValidAndForkStop,
    \data_reg_reg[0]_0 ,
    D);
  output Buffer_7_validArray_0;
  output reg_in;
  output [31:0]Q;
  input validArray0;
  input clk;
  input rst;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input reg_value_2;
  input pValidAndForkStop;
  input [0:0]\data_reg_reg[0]_0 ;
  input [31:0]D;

  wire Buffer_7_validArray_0;
  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire full_reg_0;
  wire full_reg_1;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value_2;
  wire rst;
  wire validArray0;

  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hFD5D0000FFFFFFFF)) 
    reg_value_i_1__6
       (.I0(Buffer_7_validArray_0),
        .I1(full_reg_0),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_1),
        .I4(reg_value_2),
        .I5(pValidAndForkStop),
        .O(reg_in));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_7_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_159
   (\validArray_reg[0]_0 ,
    reg_in,
    Q,
    validArray0,
    clk,
    rst,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    reg_value,
    pValidAndForkStop,
    \data_reg_reg[0]_0 ,
    D);
  output [0:0]\validArray_reg[0]_0 ;
  output reg_in;
  output [31:0]Q;
  input validArray0;
  input clk;
  input rst;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input reg_value;
  input pValidAndForkStop;
  input [0:0]\data_reg_reg[0]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire full_reg_0;
  wire full_reg_1;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value;
  wire rst;
  wire validArray0;
  wire [0:0]\validArray_reg[0]_0 ;

  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hFD5D0000FFFFFFFF)) 
    reg_value_i_1__16
       (.I0(\validArray_reg[0]_0 ),
        .I1(full_reg_0),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_1),
        .I4(reg_value),
        .I5(pValidAndForkStop),
        .O(reg_in));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_161
   (\validArray_reg[0]_0 ,
    E,
    reg_value_reg,
    full_reg_reg,
    \validArray_reg[0]_1 ,
    \validArray_reg[0]_2 ,
    \ap_CS_fsm_reg[1] ,
    full_reg_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    full_reg_reg_1,
    tehb1_valid,
    B_val_ce0,
    C_we0,
    \ap_CS_fsm_reg[3] ,
    reg_in,
    reg_value_reg_0,
    validArray0,
    tehb1_valid_0,
    phi_n6_pValidArray_1,
    phi_n8_pValidArray_1,
    \data_reg_reg[31]_0 ,
    clk,
    rst,
    joinValid,
    full_reg_0,
    full_reg,
    blockStopArray,
    \validArray_reg[0]_3 ,
    Q,
    CO,
    MC_A_val_validArray_0,
    full_reg_1,
    load_21_pValidArray_0,
    full_reg_2,
    full_reg_3,
    Buffer_18_validArray_0,
    \dataOutArray[0] ,
    full_reg_4,
    reg_value,
    icmp_27_validArray_0,
    validArray,
    pValidAndForkStop,
    reg_value_5,
    full_reg_6,
    reg_value_7,
    reg_value_8,
    reg_value_9,
    oehb1_valid,
    full_reg_10,
    reg_value_11,
    reg_value_12,
    Buffer_4_validArray_0,
    reg_value_13,
    \validArray_reg[0]_4 ,
    D);
  output \validArray_reg[0]_0 ;
  output [0:0]E;
  output reg_value_reg;
  output full_reg_reg;
  output [0:0]\validArray_reg[0]_1 ;
  output \validArray_reg[0]_2 ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output full_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output full_reg_reg_1;
  output tehb1_valid;
  output B_val_ce0;
  output C_we0;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output reg_in;
  output reg_value_reg_0;
  output validArray0;
  output tehb1_valid_0;
  output phi_n6_pValidArray_1;
  output phi_n8_pValidArray_1;
  output [31:0]\data_reg_reg[31]_0 ;
  input clk;
  input rst;
  input joinValid;
  input full_reg_0;
  input full_reg;
  input [0:0]blockStopArray;
  input \validArray_reg[0]_3 ;
  input [2:0]Q;
  input [0:0]CO;
  input MC_A_val_validArray_0;
  input full_reg_1;
  input load_21_pValidArray_0;
  input full_reg_2;
  input full_reg_3;
  input Buffer_18_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_4;
  input reg_value;
  input icmp_27_validArray_0;
  input [0:0]validArray;
  input pValidAndForkStop;
  input reg_value_5;
  input full_reg_6;
  input reg_value_7;
  input reg_value_8;
  input reg_value_9;
  input oehb1_valid;
  input full_reg_10;
  input reg_value_11;
  input reg_value_12;
  input Buffer_4_validArray_0;
  input reg_value_13;
  input [0:0]\validArray_reg[0]_4 ;
  input [31:0]D;

  wire B_val_ce0;
  wire Buffer_18_validArray_0;
  wire Buffer_4_validArray_0;
  wire [0:0]CO;
  wire C_we0;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_val_validArray_0;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_10;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_4;
  wire full_reg_6;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire icmp_27_validArray_0;
  wire joinValid;
  wire load_21_pValidArray_0;
  wire oehb1_valid;
  wire pValidAndForkStop;
  wire phi_n6_pValidArray_1;
  wire phi_n7_validArray_0;
  wire phi_n8_pValidArray_1;
  wire reg_en;
  wire reg_in;
  wire reg_value;
  wire reg_value_11;
  wire reg_value_12;
  wire reg_value_13;
  wire reg_value_5;
  wire reg_value_7;
  wire reg_value_8;
  wire reg_value_9;
  wire reg_value_reg;
  wire reg_value_reg_0;
  wire rst;
  wire tehb1_valid;
  wire tehb1_valid_0;
  wire tehb1_valid_1;
  wire [0:0]validArray;
  wire validArray0;
  wire validArray0_0;
  wire \validArray_reg[0]_0 ;
  wire [0:0]\validArray_reg[0]_1 ;
  wire \validArray_reg[0]_2 ;
  wire \validArray_reg[0]_3 ;
  wire [0:0]\validArray_reg[0]_4 ;

  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    B_val_ce0_INST_0
       (.I0(full_reg_reg_0),
        .I1(Q[0]),
        .O(B_val_ce0));
  LUT5 #(
    .INIT(32'hB000FFFF)) 
    B_val_ce0_INST_0_i_1
       (.I0(\dataOutArray[0] ),
        .I1(full_reg_4),
        .I2(reg_value),
        .I3(icmp_27_validArray_0),
        .I4(validArray),
        .O(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    C_we0_INST_0
       (.I0(full_reg_reg_0),
        .I1(Q[2]),
        .O(C_we0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \data_reg[31]_i_1__26 
       (.I0(joinValid),
        .I1(reg_value_reg),
        .I2(full_reg_0),
        .I3(full_reg),
        .O(E));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \data_reg[31]_i_1__27 
       (.I0(\validArray_reg[0]_0 ),
        .I1(blockStopArray),
        .I2(\validArray_reg[0]_3 ),
        .I3(phi_n7_validArray_0),
        .I4(full_reg_0),
        .O(\validArray_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    \data_reg[31]_i_1__33 
       (.I0(full_reg_reg_0),
        .I1(Q[0]),
        .I2(CO),
        .I3(MC_A_val_validArray_0),
        .I4(full_reg_1),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \data_reg[31]_i_1__34 
       (.I0(full_reg_reg_0),
        .I1(Q[0]),
        .I2(CO),
        .I3(load_21_pValidArray_0),
        .I4(full_reg_2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h1F00)) 
    \data_reg[31]_i_1__6 
       (.I0(\validArray_reg[0]_3 ),
        .I1(blockStopArray),
        .I2(\validArray_reg[0]_0 ),
        .I3(tehb1_valid_1),
        .O(reg_en));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data_reg[31]_i_3__1 
       (.I0(reg_value_reg),
        .I1(joinValid),
        .I2(full_reg),
        .O(phi_n7_validArray_0));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[0]),
        .Q(\data_reg_reg[31]_0 [0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[10]),
        .Q(\data_reg_reg[31]_0 [10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[11]),
        .Q(\data_reg_reg[31]_0 [11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[12]),
        .Q(\data_reg_reg[31]_0 [12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[13]),
        .Q(\data_reg_reg[31]_0 [13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[14]),
        .Q(\data_reg_reg[31]_0 [14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[15]),
        .Q(\data_reg_reg[31]_0 [15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[16]),
        .Q(\data_reg_reg[31]_0 [16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[17]),
        .Q(\data_reg_reg[31]_0 [17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[18]),
        .Q(\data_reg_reg[31]_0 [18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[19]),
        .Q(\data_reg_reg[31]_0 [19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[1]),
        .Q(\data_reg_reg[31]_0 [1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[20]),
        .Q(\data_reg_reg[31]_0 [20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[21]),
        .Q(\data_reg_reg[31]_0 [21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[22]),
        .Q(\data_reg_reg[31]_0 [22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[23]),
        .Q(\data_reg_reg[31]_0 [23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[24]),
        .Q(\data_reg_reg[31]_0 [24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[25]),
        .Q(\data_reg_reg[31]_0 [25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[26]),
        .Q(\data_reg_reg[31]_0 [26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[27]),
        .Q(\data_reg_reg[31]_0 [27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[28]),
        .Q(\data_reg_reg[31]_0 [28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[29]),
        .Q(\data_reg_reg[31]_0 [29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[2]),
        .Q(\data_reg_reg[31]_0 [2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[30]),
        .Q(\data_reg_reg[31]_0 [30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[31]),
        .Q(\data_reg_reg[31]_0 [31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[3]),
        .Q(\data_reg_reg[31]_0 [3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[4]),
        .Q(\data_reg_reg[31]_0 [4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[5]),
        .Q(\data_reg_reg[31]_0 [5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[6]),
        .Q(\data_reg_reg[31]_0 [6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[7]),
        .Q(\data_reg_reg[31]_0 [7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[8]),
        .Q(\data_reg_reg[31]_0 [8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[9]),
        .Q(\data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    full_reg_i_1__39
       (.I0(full_reg),
        .I1(joinValid),
        .I2(reg_value_reg),
        .I3(full_reg_0),
        .O(full_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    full_reg_i_1__40
       (.I0(tehb1_valid_1),
        .I1(\validArray_reg[0]_3 ),
        .I2(blockStopArray),
        .I3(\validArray_reg[0]_0 ),
        .O(\validArray_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_reg_i_1__49
       (.I0(tehb1_valid),
        .I1(full_reg_3),
        .I2(Buffer_18_validArray_0),
        .O(full_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_reg_i_2__13
       (.I0(full_reg),
        .I1(joinValid),
        .I2(reg_value_reg),
        .I3(full_reg_0),
        .O(tehb1_valid_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    full_reg_i_2__16
       (.I0(\dataOutArray[0] ),
        .I1(reg_value_7),
        .I2(\validArray_reg[0]_0 ),
        .I3(icmp_27_validArray_0),
        .I4(reg_value_5),
        .I5(full_reg_6),
        .O(tehb1_valid));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    full_reg_i_2__31
       (.I0(\dataOutArray[0] ),
        .I1(reg_value_8),
        .I2(reg_value_9),
        .I3(icmp_27_validArray_0),
        .I4(oehb1_valid),
        .I5(full_reg_10),
        .O(tehb1_valid_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    full_reg_i_3__18
       (.I0(\dataOutArray[0] ),
        .I1(reg_value_11),
        .I2(icmp_27_validArray_0),
        .I3(reg_value_12),
        .I4(Buffer_4_validArray_0),
        .O(phi_n6_pValidArray_1));
  LUT5 #(
    .INIT(32'h80000000)) 
    full_reg_i_3__19
       (.I0(\dataOutArray[0] ),
        .I1(reg_value_5),
        .I2(icmp_27_validArray_0),
        .I3(\validArray_reg[0]_0 ),
        .I4(reg_value_7),
        .O(reg_value_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    full_reg_i_3__20
       (.I0(\dataOutArray[0] ),
        .I1(reg_value_13),
        .I2(icmp_27_validArray_0),
        .I3(\validArray_reg[0]_4 ),
        .O(phi_n8_pValidArray_1));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln9_fu_130_p2_i_1
       (.I0(full_reg_reg_0),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT2 #(
    .INIT(4'hB)) 
    reg_value_i_1__17
       (.I0(reg_value_reg_0),
        .I1(pValidAndForkStop),
        .O(reg_in));
  LUT6 #(
    .INIT(64'h8A80AAAAAAAAAAAA)) 
    reg_value_i_2__5
       (.I0(reg_value_5),
        .I1(full_reg),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_6),
        .I4(\validArray_reg[0]_0 ),
        .I5(reg_value_7),
        .O(reg_value_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \validArray[0]_i_1__10 
       (.I0(tehb1_valid_1),
        .I1(\validArray_reg[0]_3 ),
        .I2(blockStopArray),
        .I3(\validArray_reg[0]_0 ),
        .O(validArray0_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \validArray[0]_i_1__14 
       (.I0(tehb1_valid),
        .I1(full_reg_3),
        .I2(Buffer_18_validArray_0),
        .O(validArray0));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0_0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_163
   (\validArray_reg[0]_0 ,
    S,
    Q,
    D,
    \B_id_q0[7] ,
    validArray0,
    clk,
    rst,
    B_id_q0,
    \buf_in_reg[3]_7 ,
    reg_value,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[13]_0 );
  output \validArray_reg[0]_0 ;
  output [5:0]S;
  output [13:0]Q;
  output [0:0]D;
  output [7:0]\B_id_q0[7] ;
  input validArray0;
  input clk;
  input rst;
  input [13:0]B_id_q0;
  input [13:0]\buf_in_reg[3]_7 ;
  input reg_value;
  input [0:0]\data_reg_reg[0]_0 ;
  input [13:0]\data_reg_reg[13]_0 ;

  wire [13:0]B_id_q0;
  wire [7:0]\B_id_q0[7] ;
  wire [0:0]D;
  wire [13:0]Q;
  wire [5:0]S;
  wire [13:0]\buf_in_reg[3]_7 ;
  wire clk;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire [13:0]\data_reg_reg[13]_0 ;
  wire reg_value;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0]_0 ;

  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry__0_i_1
       (.I0(B_id_q0[13]),
        .I1(\buf_in_reg[3]_7 [13]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[13]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry__0_i_2
       (.I0(B_id_q0[12]),
        .I1(\buf_in_reg[3]_7 [12]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[12]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry__0_i_3
       (.I0(B_id_q0[11]),
        .I1(\buf_in_reg[3]_7 [11]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[11]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry__0_i_4
       (.I0(B_id_q0[10]),
        .I1(\buf_in_reg[3]_7 [10]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[10]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry__0_i_5
       (.I0(B_id_q0[9]),
        .I1(\buf_in_reg[3]_7 [9]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[9]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry__0_i_6
       (.I0(B_id_q0[8]),
        .I1(\buf_in_reg[3]_7 [8]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[8]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry_i_1
       (.I0(B_id_q0[7]),
        .I1(\buf_in_reg[3]_7 [7]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[7]),
        .O(\B_id_q0[7] [7]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry_i_2
       (.I0(B_id_q0[6]),
        .I1(\buf_in_reg[3]_7 [6]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[6]),
        .O(\B_id_q0[7] [6]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry_i_3
       (.I0(B_id_q0[5]),
        .I1(\buf_in_reg[3]_7 [5]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[5]),
        .O(\B_id_q0[7] [5]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry_i_4
       (.I0(B_id_q0[4]),
        .I1(\buf_in_reg[3]_7 [4]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[4]),
        .O(\B_id_q0[7] [4]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry_i_5
       (.I0(B_id_q0[3]),
        .I1(\buf_in_reg[3]_7 [3]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[3]),
        .O(\B_id_q0[7] [3]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry_i_6
       (.I0(B_id_q0[2]),
        .I1(\buf_in_reg[3]_7 [2]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[2]),
        .O(\B_id_q0[7] [2]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry_i_7
       (.I0(B_id_q0[1]),
        .I1(\buf_in_reg[3]_7 [1]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[1]),
        .O(\B_id_q0[7] [1]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    add_ln9_fu_120_p2_carry_i_8
       (.I0(B_id_q0[0]),
        .I1(\buf_in_reg[3]_7 [0]),
        .I2(\validArray_reg[0]_0 ),
        .I3(reg_value),
        .I4(Q[0]),
        .O(\B_id_q0[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \buf_in[3][13]_i_1 
       (.I0(Q[13]),
        .I1(reg_value),
        .I2(\validArray_reg[0]_0 ),
        .I3(\buf_in_reg[3]_7 [13]),
        .O(D));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [9]),
        .Q(Q[9]));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_165
   (\validArray_reg[0]_0 ,
    E,
    full_reg_reg,
    tehb1_valid,
    \validArray_reg[0]_1 ,
    validArray0,
    Buffer_16_validArray_0,
    Buffer_14_pValidArray_0,
    Q,
    validArray0_0,
    clk,
    rst,
    blockStopArray,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[0]_1 ,
    full_reg_1,
    \data_reg_reg[0]_2 ,
    full_reg_2,
    Buffer_14_validArray_0,
    reg_value,
    MC_A_ptr_validArray_0,
    full_reg_3,
    reg_value_4,
    reg_value_5,
    \dataOutArray[0] ,
    reg_value_6,
    full_reg_7,
    reg_value_8,
    full_reg_9,
    \data_reg_reg[0]_3 ,
    D);
  output \validArray_reg[0]_0 ;
  output [0:0]E;
  output full_reg_reg;
  output tehb1_valid;
  output \validArray_reg[0]_1 ;
  output validArray0;
  output Buffer_16_validArray_0;
  output Buffer_14_pValidArray_0;
  output [31:0]Q;
  input validArray0_0;
  input clk;
  input rst;
  input [0:0]blockStopArray;
  input \data_reg_reg[0]_0 ;
  input \data_reg_reg[0]_1 ;
  input full_reg_1;
  input \data_reg_reg[0]_2 ;
  input full_reg_2;
  input Buffer_14_validArray_0;
  input reg_value;
  input MC_A_ptr_validArray_0;
  input full_reg_3;
  input reg_value_4;
  input reg_value_5;
  input [0:0]\dataOutArray[0] ;
  input reg_value_6;
  input full_reg_7;
  input reg_value_8;
  input full_reg_9;
  input [0:0]\data_reg_reg[0]_3 ;
  input [31:0]D;

  wire Buffer_14_pValidArray_0;
  wire Buffer_14_validArray_0;
  wire Buffer_16_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_ptr_validArray_0;
  wire [31:0]Q;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg_reg[0]_0 ;
  wire \data_reg_reg[0]_1 ;
  wire \data_reg_reg[0]_2 ;
  wire [0:0]\data_reg_reg[0]_3 ;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_7;
  wire full_reg_9;
  wire full_reg_reg;
  wire reg_value;
  wire reg_value_4;
  wire reg_value_5;
  wire reg_value_6;
  wire reg_value_8;
  wire rst;
  wire tehb1_valid;
  wire validArray0;
  wire validArray0_0;
  wire \validArray_reg[0]_0 ;
  wire \validArray_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h00000000A8A8A800)) 
    \data_reg[31]_i_1__15 
       (.I0(\validArray_reg[0]_0 ),
        .I1(blockStopArray),
        .I2(\data_reg_reg[0]_0 ),
        .I3(\data_reg_reg[0]_1 ),
        .I4(full_reg_1),
        .I5(\data_reg_reg[0]_2 ),
        .O(E));
  LUT5 #(
    .INIT(32'h80000000)) 
    \data_reg[31]_i_2__7 
       (.I0(reg_value_6),
        .I1(\validArray_reg[0]_1 ),
        .I2(\dataOutArray[0] ),
        .I3(reg_value_5),
        .I4(\validArray_reg[0]_0 ),
        .O(Buffer_14_pValidArray_0));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_3 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_reg_i_1__28
       (.I0(tehb1_valid),
        .I1(full_reg_2),
        .I2(Buffer_14_validArray_0),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    full_reg_i_2__9
       (.I0(\validArray_reg[0]_0 ),
        .I1(reg_value_5),
        .I2(\dataOutArray[0] ),
        .I3(\validArray_reg[0]_1 ),
        .I4(reg_value_6),
        .I5(full_reg_7),
        .O(tehb1_valid));
  LUT5 #(
    .INIT(32'h88800000)) 
    full_reg_i_4__0
       (.I0(\validArray_reg[0]_0 ),
        .I1(reg_value),
        .I2(MC_A_ptr_validArray_0),
        .I3(full_reg_3),
        .I4(reg_value_4),
        .O(\validArray_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_assignements[1].other_assignments.regs[1]_i_2 
       (.I0(\validArray_reg[0]_1 ),
        .I1(reg_value_8),
        .I2(full_reg_9),
        .O(Buffer_16_validArray_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \validArray[0]_i_1__7 
       (.I0(tehb1_valid),
        .I1(full_reg_2),
        .I2(Buffer_14_validArray_0),
        .O(validArray0));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0_0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_177
   (ValidArray,
    validArray0,
    clk,
    rst);
  output [0:0]ValidArray;
  input validArray0;
  input clk;
  input rst;

  wire [0:0]ValidArray;
  wire clk;
  wire rst;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(ValidArray));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_179
   (Buffer_2_validArray_0,
    validArray0,
    clk,
    rst);
  output Buffer_2_validArray_0;
  input validArray0;
  input clk;
  input rst;

  wire Buffer_2_validArray_0;
  wire clk;
  wire rst;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_2_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_181
   (\validArray_reg[0]_0 ,
    E,
    phi_n0_validArray_0,
    Q,
    \data_reg_reg[31]_0 ,
    validArray0,
    clk,
    rst,
    full_reg_0,
    \dataOutArray[0] ,
    branch_16_pValidArray_1,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[0]_1 ,
    full_reg_i_3__12,
    reg_value,
    icmp_9_validArray_0,
    Buffer_7_validArray_0,
    D,
    branch_5_validArray_1,
    \data_reg_reg[31]_1 );
  output \validArray_reg[0]_0 ;
  output [0:0]E;
  output phi_n0_validArray_0;
  output [31:0]Q;
  output [31:0]\data_reg_reg[31]_0 ;
  input validArray0;
  input clk;
  input rst;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input branch_16_pValidArray_1;
  input [0:0]\data_reg_reg[0]_0 ;
  input \data_reg_reg[0]_1 ;
  input [0:0]full_reg_i_3__12;
  input reg_value;
  input icmp_9_validArray_0;
  input Buffer_7_validArray_0;
  input [31:0]D;
  input branch_5_validArray_1;
  input [31:0]\data_reg_reg[31]_1 ;

  wire Buffer_7_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire branch_16_pValidArray_1;
  wire branch_5_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire \data_reg_reg[0]_1 ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire full_reg_0;
  wire [0:0]full_reg_i_3__12;
  wire icmp_9_validArray_0;
  wire phi_n0_validArray_0;
  wire reg_en;
  wire reg_value;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[0]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[0]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [0]),
        .O(\data_reg_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[10]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[10]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [10]),
        .O(\data_reg_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[11]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[11]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [11]),
        .O(\data_reg_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[12]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[12]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [12]),
        .O(\data_reg_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[13]_i_1__7 
       (.I0(branch_5_validArray_1),
        .I1(Q[13]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [13]),
        .O(\data_reg_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[14]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[14]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [14]),
        .O(\data_reg_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[15]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[15]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [15]),
        .O(\data_reg_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[16]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[16]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [16]),
        .O(\data_reg_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[17]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[17]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [17]),
        .O(\data_reg_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[18]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[18]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [18]),
        .O(\data_reg_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[19]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[19]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [19]),
        .O(\data_reg_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[1]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[1]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [1]),
        .O(\data_reg_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[20]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[20]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [20]),
        .O(\data_reg_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[21]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[21]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [21]),
        .O(\data_reg_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[22]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[22]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [22]),
        .O(\data_reg_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[23]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[23]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [23]),
        .O(\data_reg_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[24]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[24]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [24]),
        .O(\data_reg_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[25]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[25]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [25]),
        .O(\data_reg_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[26]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[26]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [26]),
        .O(\data_reg_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[27]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[27]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [27]),
        .O(\data_reg_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[28]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[28]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [28]),
        .O(\data_reg_reg[31]_0 [28]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[29]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[29]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [29]),
        .O(\data_reg_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[2]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[2]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [2]),
        .O(\data_reg_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[30]_i_1__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[30]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [30]),
        .O(\data_reg_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'h7077707070707070)) 
    \data_reg[31]_i_1__10 
       (.I0(full_reg_0),
        .I1(\validArray_reg[0]_0 ),
        .I2(\data_reg_reg[0]_1 ),
        .I3(\dataOutArray[0] ),
        .I4(branch_16_pValidArray_1),
        .I5(\data_reg_reg[0]_0 ),
        .O(reg_en));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \data_reg[31]_i_1__37 
       (.I0(\validArray_reg[0]_0 ),
        .I1(full_reg_0),
        .I2(\dataOutArray[0] ),
        .I3(branch_16_pValidArray_1),
        .I4(\data_reg_reg[0]_0 ),
        .I5(\data_reg_reg[0]_1 ),
        .O(E));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[31]_i_2__5 
       (.I0(branch_5_validArray_1),
        .I1(Q[31]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [31]),
        .O(\data_reg_reg[31]_0 [31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[3]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[3]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [3]),
        .O(\data_reg_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[4]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[4]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [4]),
        .O(\data_reg_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[5]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[5]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [5]),
        .O(\data_reg_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[6]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[6]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [6]),
        .O(\data_reg_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[7]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[7]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [7]),
        .O(\data_reg_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[8]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[8]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [8]),
        .O(\data_reg_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[9]_i_1__6 
       (.I0(branch_5_validArray_1),
        .I1(Q[9]),
        .I2(\validArray_reg[0]_0 ),
        .I3(\data_reg_reg[31]_1 [9]),
        .O(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    full_reg_i_4__2
       (.I0(\validArray_reg[0]_0 ),
        .I1(full_reg_i_3__12),
        .I2(reg_value),
        .I3(icmp_9_validArray_0),
        .I4(Buffer_7_validArray_0),
        .I5(full_reg_0),
        .O(phi_n0_validArray_0));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_183
   (\validArray_reg[0]_0 ,
    reg_value_reg,
    E,
    reg_in,
    blockStopArray,
    phi_3_pValidArray_2,
    Q,
    validArray0,
    clk,
    rst,
    reg_value,
    icmp_31_pValidArray_0,
    full_reg_reg,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    joinValid,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[0]_1 ,
    branch_7_validArray_1,
    forkStop,
    reg_value_2,
    full_reg_3,
    branch_5_validArray_1,
    ValidArray,
    \data_reg_reg[0]_2 ,
    D);
  output \validArray_reg[0]_0 ;
  output reg_value_reg;
  output [0:0]E;
  output reg_in;
  output [0:0]blockStopArray;
  output phi_3_pValidArray_2;
  output [31:0]Q;
  input validArray0;
  input clk;
  input rst;
  input reg_value;
  input icmp_31_pValidArray_0;
  input full_reg_reg;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input joinValid;
  input [0:0]\data_reg_reg[0]_0 ;
  input \data_reg_reg[0]_1 ;
  input branch_7_validArray_1;
  input forkStop;
  input reg_value_2;
  input full_reg_3;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input [0:0]\data_reg_reg[0]_2 ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire branch_5_validArray_1;
  wire branch_7_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire \data_reg_reg[0]_1 ;
  wire [0:0]\data_reg_reg[0]_2 ;
  wire forkStop;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_3;
  wire full_reg_reg;
  wire icmp_31_pValidArray_0;
  wire joinValid;
  wire phi_3_pValidArray_2;
  wire phi_n1_validArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_reg;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0]_0 ;

  LUT5 #(
    .INIT(32'h00000080)) 
    \data_reg[31]_i_1__36 
       (.I0(\validArray_reg[0]_0 ),
        .I1(full_reg_1),
        .I2(joinValid),
        .I3(\data_reg_reg[0]_0 ),
        .I4(\data_reg_reg[0]_1 ),
        .O(E));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_2 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hAAAA2AAA2A2A2A2A)) 
    full_reg_i_1__20
       (.I0(phi_n1_validArray_0),
        .I1(reg_value),
        .I2(icmp_31_pValidArray_0),
        .I3(full_reg_reg),
        .I4(full_reg_0),
        .I5(\dataOutArray[0] ),
        .O(reg_value_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    full_reg_i_2__18
       (.I0(\validArray_reg[0]_0 ),
        .I1(branch_7_validArray_1),
        .I2(full_reg_1),
        .O(phi_n1_validArray_0));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    full_reg_i_4__5
       (.I0(\validArray_reg[0]_0 ),
        .I1(branch_7_validArray_1),
        .I2(full_reg_1),
        .I3(\dataOutArray[0] ),
        .I4(reg_value),
        .I5(icmp_31_pValidArray_0),
        .O(phi_3_pValidArray_2));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBFFF)) 
    reg_value_i_1__26
       (.I0(blockStopArray),
        .I1(forkStop),
        .I2(reg_value_2),
        .I3(full_reg_3),
        .I4(branch_5_validArray_1),
        .I5(ValidArray),
        .O(reg_in));
  LUT6 #(
    .INIT(64'hC4C444C444444444)) 
    reg_value_i_2__10
       (.I0(phi_n1_validArray_0),
        .I1(reg_value),
        .I2(icmp_31_pValidArray_0),
        .I3(full_reg_reg),
        .I4(full_reg_0),
        .I5(\dataOutArray[0] ),
        .O(blockStopArray));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_185
   (Buffer_17_validArray_0,
    validArray0,
    clk,
    rst);
  output Buffer_17_validArray_0;
  input validArray0;
  input clk;
  input rst;

  wire Buffer_17_validArray_0;
  wire clk;
  wire rst;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_17_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_187
   (Buffer_15_validArray_0,
    E,
    Q,
    validArray0,
    clk,
    rst,
    full_reg_0,
    \dataOutArray[0] ,
    joinValid,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[0]_1 ,
    D);
  output Buffer_15_validArray_0;
  output [0:0]E;
  output [31:0]Q;
  input validArray0;
  input clk;
  input rst;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input joinValid;
  input \data_reg_reg[0]_0 ;
  input [0:0]\data_reg_reg[0]_1 ;
  input [31:0]D;

  wire Buffer_15_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg_reg[0]_0 ;
  wire [0:0]\data_reg_reg[0]_1 ;
  wire full_reg_0;
  wire joinValid;
  wire rst;
  wire validArray0;

  LUT5 #(
    .INIT(32'h00008000)) 
    \data_reg[31]_i_1__21 
       (.I0(Buffer_15_validArray_0),
        .I1(full_reg_0),
        .I2(\dataOutArray[0] ),
        .I3(joinValid),
        .I4(\data_reg_reg[0]_0 ),
        .O(E));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_15_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_189
   (Buffer_14_validArray_0,
    E,
    Q,
    validArray0,
    clk,
    rst,
    full_reg_0,
    Buffer_14_pValidArray_0,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[0]_1 ,
    D);
  output Buffer_14_validArray_0;
  output [0:0]E;
  output [31:0]Q;
  input validArray0;
  input clk;
  input rst;
  input full_reg_0;
  input Buffer_14_pValidArray_0;
  input \data_reg_reg[0]_0 ;
  input [0:0]\data_reg_reg[0]_1 ;
  input [31:0]D;

  wire Buffer_14_pValidArray_0;
  wire Buffer_14_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire \data_reg_reg[0]_0 ;
  wire [0:0]\data_reg_reg[0]_1 ;
  wire full_reg_0;
  wire rst;
  wire validArray0;

  LUT4 #(
    .INIT(16'h0080)) 
    \data_reg[31]_i_1__20 
       (.I0(Buffer_14_validArray_0),
        .I1(full_reg_0),
        .I2(Buffer_14_pValidArray_0),
        .I3(\data_reg_reg[0]_0 ),
        .O(E));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_14_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_191
   (\validArray_reg[0]_0 ,
    E,
    \data_reg_reg[31]_0 ,
    validArray0,
    clk,
    rst,
    full_reg_1,
    fork_12_validArray_2,
    \dataOutArray[0] ,
    Buffer_7_validArray_0,
    \data_reg_reg[0]_0 ,
    D);
  output \validArray_reg[0]_0 ;
  output [0:0]E;
  output [31:0]\data_reg_reg[31]_0 ;
  input validArray0;
  input clk;
  input rst;
  input full_reg_1;
  input fork_12_validArray_2;
  input [0:0]\dataOutArray[0] ;
  input Buffer_7_validArray_0;
  input \data_reg_reg[0]_0 ;
  input [31:0]D;

  wire Buffer_7_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg_reg[0]_0 ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire fork_12_validArray_2;
  wire full_reg_1;
  wire reg_en;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \data_reg[31]_i_1__19 
       (.I0(\validArray_reg[0]_0 ),
        .I1(full_reg_1),
        .I2(fork_12_validArray_2),
        .I3(\dataOutArray[0] ),
        .I4(Buffer_7_validArray_0),
        .I5(\data_reg_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h7770707070707070)) 
    \data_reg[31]_i_1__3 
       (.I0(full_reg_1),
        .I1(\validArray_reg[0]_0 ),
        .I2(\data_reg_reg[0]_0 ),
        .I3(fork_12_validArray_2),
        .I4(\dataOutArray[0] ),
        .I5(Buffer_7_validArray_0),
        .O(reg_en));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[0]),
        .Q(\data_reg_reg[31]_0 [0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[10]),
        .Q(\data_reg_reg[31]_0 [10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[11]),
        .Q(\data_reg_reg[31]_0 [11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[12]),
        .Q(\data_reg_reg[31]_0 [12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[13]),
        .Q(\data_reg_reg[31]_0 [13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[14]),
        .Q(\data_reg_reg[31]_0 [14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[15]),
        .Q(\data_reg_reg[31]_0 [15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[16]),
        .Q(\data_reg_reg[31]_0 [16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[17]),
        .Q(\data_reg_reg[31]_0 [17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[18]),
        .Q(\data_reg_reg[31]_0 [18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[19]),
        .Q(\data_reg_reg[31]_0 [19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[1]),
        .Q(\data_reg_reg[31]_0 [1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[20]),
        .Q(\data_reg_reg[31]_0 [20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[21]),
        .Q(\data_reg_reg[31]_0 [21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[22]),
        .Q(\data_reg_reg[31]_0 [22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[23]),
        .Q(\data_reg_reg[31]_0 [23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[24]),
        .Q(\data_reg_reg[31]_0 [24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[25]),
        .Q(\data_reg_reg[31]_0 [25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[26]),
        .Q(\data_reg_reg[31]_0 [26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[27]),
        .Q(\data_reg_reg[31]_0 [27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[28]),
        .Q(\data_reg_reg[31]_0 [28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[29]),
        .Q(\data_reg_reg[31]_0 [29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[2]),
        .Q(\data_reg_reg[31]_0 [2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[30]),
        .Q(\data_reg_reg[31]_0 [30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[31]),
        .Q(\data_reg_reg[31]_0 [31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[3]),
        .Q(\data_reg_reg[31]_0 [3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[4]),
        .Q(\data_reg_reg[31]_0 [4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[5]),
        .Q(\data_reg_reg[31]_0 [5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[6]),
        .Q(\data_reg_reg[31]_0 [6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[7]),
        .Q(\data_reg_reg[31]_0 [7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[8]),
        .Q(\data_reg_reg[31]_0 [8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(reg_en),
        .CLR(rst),
        .D(D[9]),
        .Q(\data_reg_reg[31]_0 [9]));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_193
   (Buffer_12_validArray_0,
    E,
    Q,
    validArray0,
    clk,
    rst,
    full_reg_0,
    Buffer_12_pValidArray_0,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[0]_1 ,
    D);
  output Buffer_12_validArray_0;
  output [0:0]E;
  output [13:0]Q;
  input validArray0;
  input clk;
  input rst;
  input full_reg_0;
  input Buffer_12_pValidArray_0;
  input \data_reg_reg[0]_0 ;
  input [0:0]\data_reg_reg[0]_1 ;
  input [13:0]D;

  wire Buffer_12_pValidArray_0;
  wire Buffer_12_validArray_0;
  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire clk;
  wire \data_reg_reg[0]_0 ;
  wire [0:0]\data_reg_reg[0]_1 ;
  wire full_reg_0;
  wire rst;
  wire validArray0;

  LUT4 #(
    .INIT(16'h0080)) 
    \data_reg[13]_i_1__9 
       (.I0(Buffer_12_validArray_0),
        .I1(full_reg_0),
        .I2(Buffer_12_pValidArray_0),
        .I3(\data_reg_reg[0]_0 ),
        .O(E));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_1 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(Buffer_12_validArray_0));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_195
   (ValidArray,
    validArray0,
    clk,
    rst);
  output [0:0]ValidArray;
  input validArray0;
  input clk;
  input rst;

  wire [0:0]ValidArray;
  wire clk;
  wire rst;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(ValidArray));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_197
   (ValidArray,
    validArray0,
    clk,
    rst);
  output [0:0]ValidArray;
  input validArray0;
  input clk;
  input rst;

  wire [0:0]ValidArray;
  wire clk;
  wire rst;
  wire validArray0;

  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(ValidArray));
endmodule

(* ORIG_REF_NAME = "OEHB" *) 
module design_1_sparseDemo_0_0_OEHB__parameterized0_199
   (ValidArray,
    Q,
    validArray0,
    clk,
    rst,
    \data_reg_reg[0]_0 ,
    D);
  output [0:0]ValidArray;
  output [31:0]Q;
  input validArray0;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[0]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire clk;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire rst;
  wire validArray0;

  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  FDCE \validArray_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(validArray0),
        .Q(ValidArray));
endmodule

(* ORIG_REF_NAME = "Static" *) 
module design_1_sparseDemo_0_0_Static
   (CO,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    \k_0_reg_94_reg[31]_0 ,
    C_ce0,
    C_address0,
    C_d0,
    E,
    clk,
    B_val_q0,
    a,
    DI,
    \ap_CS_fsm_reg[2]_0 ,
    B_id_q0,
    \C_addr_reg_182_reg[7]_0 ,
    S,
    ap_ce,
    D,
    ap_NS_fsm4_carry__0_i_9_0,
    full_reg,
    MC_B_ptr_validArray_1,
    ap_NS_fsm4_carry__0_i_9_1,
    ap_NS_fsm4_carry__0_i_9_2,
    load_21_pValidArray_0,
    full_reg_0,
    \buf_in_reg[0]_5 ,
    load_21_dataOutArray_0,
    ap_ready,
    \k_0_reg_94_reg[0]_0 ,
    call_0_pValidArray_3,
    rst,
    C_q0);
  output [0:0]CO;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]Q;
  output [31:0]\k_0_reg_94_reg[31]_0 ;
  output C_ce0;
  output [13:0]C_address0;
  output [31:0]C_d0;
  input [0:0]E;
  input clk;
  input [31:0]B_val_q0;
  input [31:0]a;
  input [7:0]DI;
  input [7:0]\ap_CS_fsm_reg[2]_0 ;
  input [12:0]B_id_q0;
  input [7:0]\C_addr_reg_182_reg[7]_0 ;
  input [5:0]S;
  input ap_ce;
  input [15:0]D;
  input [15:0]ap_NS_fsm4_carry__0_i_9_0;
  input full_reg;
  input MC_B_ptr_validArray_1;
  input [15:0]ap_NS_fsm4_carry__0_i_9_1;
  input [15:0]ap_NS_fsm4_carry__0_i_9_2;
  input load_21_pValidArray_0;
  input full_reg_0;
  input [31:0]\buf_in_reg[0]_5 ;
  input [31:0]load_21_dataOutArray_0;
  input ap_ready;
  input \k_0_reg_94_reg[0]_0 ;
  input call_0_pValidArray_3;
  input rst;
  input [31:0]C_q0;

  wire [12:0]B_id_q0;
  wire [31:0]B_val_q0;
  wire [0:0]CO;
  wire C_addr_reg_1820;
  wire [7:0]\C_addr_reg_182_reg[7]_0 ;
  wire [13:0]C_address0;
  wire C_ce0;
  wire [31:0]C_d0;
  wire [31:0]C_q0;
  wire [15:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire MC_B_ptr_validArray_1;
  wire [2:0]Q;
  wire [5:0]S;
  wire [31:0]a;
  wire [31:0]add_ln9_1_fu_134_p2;
  wire add_ln9_1_fu_134_p2_carry__0_i_1_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_i_2_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_i_3_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_i_4_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_i_5_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_i_6_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_i_7_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_i_8_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_n_0;
  wire add_ln9_1_fu_134_p2_carry__0_n_1;
  wire add_ln9_1_fu_134_p2_carry__0_n_2;
  wire add_ln9_1_fu_134_p2_carry__0_n_3;
  wire add_ln9_1_fu_134_p2_carry__0_n_4;
  wire add_ln9_1_fu_134_p2_carry__0_n_5;
  wire add_ln9_1_fu_134_p2_carry__0_n_6;
  wire add_ln9_1_fu_134_p2_carry__0_n_7;
  wire add_ln9_1_fu_134_p2_carry__1_i_1_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_i_2_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_i_3_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_i_4_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_i_5_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_i_6_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_i_7_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_i_8_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_n_0;
  wire add_ln9_1_fu_134_p2_carry__1_n_1;
  wire add_ln9_1_fu_134_p2_carry__1_n_2;
  wire add_ln9_1_fu_134_p2_carry__1_n_3;
  wire add_ln9_1_fu_134_p2_carry__1_n_4;
  wire add_ln9_1_fu_134_p2_carry__1_n_5;
  wire add_ln9_1_fu_134_p2_carry__1_n_6;
  wire add_ln9_1_fu_134_p2_carry__1_n_7;
  wire add_ln9_1_fu_134_p2_carry__2_i_1_n_0;
  wire add_ln9_1_fu_134_p2_carry__2_i_2_n_0;
  wire add_ln9_1_fu_134_p2_carry__2_i_3_n_0;
  wire add_ln9_1_fu_134_p2_carry__2_i_4_n_0;
  wire add_ln9_1_fu_134_p2_carry__2_i_5_n_0;
  wire add_ln9_1_fu_134_p2_carry__2_i_6_n_0;
  wire add_ln9_1_fu_134_p2_carry__2_i_7_n_0;
  wire add_ln9_1_fu_134_p2_carry__2_i_8_n_0;
  wire add_ln9_1_fu_134_p2_carry__2_n_1;
  wire add_ln9_1_fu_134_p2_carry__2_n_2;
  wire add_ln9_1_fu_134_p2_carry__2_n_3;
  wire add_ln9_1_fu_134_p2_carry__2_n_4;
  wire add_ln9_1_fu_134_p2_carry__2_n_5;
  wire add_ln9_1_fu_134_p2_carry__2_n_6;
  wire add_ln9_1_fu_134_p2_carry__2_n_7;
  wire add_ln9_1_fu_134_p2_carry_i_1_n_0;
  wire add_ln9_1_fu_134_p2_carry_i_2_n_0;
  wire add_ln9_1_fu_134_p2_carry_i_3_n_0;
  wire add_ln9_1_fu_134_p2_carry_i_4_n_0;
  wire add_ln9_1_fu_134_p2_carry_i_5_n_0;
  wire add_ln9_1_fu_134_p2_carry_i_6_n_0;
  wire add_ln9_1_fu_134_p2_carry_i_7_n_0;
  wire add_ln9_1_fu_134_p2_carry_i_8_n_0;
  wire add_ln9_1_fu_134_p2_carry_n_0;
  wire add_ln9_1_fu_134_p2_carry_n_1;
  wire add_ln9_1_fu_134_p2_carry_n_2;
  wire add_ln9_1_fu_134_p2_carry_n_3;
  wire add_ln9_1_fu_134_p2_carry_n_4;
  wire add_ln9_1_fu_134_p2_carry_n_5;
  wire add_ln9_1_fu_134_p2_carry_n_6;
  wire add_ln9_1_fu_134_p2_carry_n_7;
  wire add_ln9_1_reg_1920;
  wire [13:0]add_ln9_fu_120_p2;
  wire add_ln9_fu_120_p2_carry__0_n_3;
  wire add_ln9_fu_120_p2_carry__0_n_4;
  wire add_ln9_fu_120_p2_carry__0_n_5;
  wire add_ln9_fu_120_p2_carry__0_n_6;
  wire add_ln9_fu_120_p2_carry__0_n_7;
  wire add_ln9_fu_120_p2_carry_n_0;
  wire add_ln9_fu_120_p2_carry_n_1;
  wire add_ln9_fu_120_p2_carry_n_2;
  wire add_ln9_fu_120_p2_carry_n_3;
  wire add_ln9_fu_120_p2_carry_n_4;
  wire add_ln9_fu_120_p2_carry_n_5;
  wire add_ln9_fu_120_p2_carry_n_6;
  wire add_ln9_fu_120_p2_carry_n_7;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [7:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm4_carry__0_i_10_n_0;
  wire ap_NS_fsm4_carry__0_i_11_n_0;
  wire ap_NS_fsm4_carry__0_i_12_n_0;
  wire ap_NS_fsm4_carry__0_i_13_n_0;
  wire ap_NS_fsm4_carry__0_i_14_n_0;
  wire ap_NS_fsm4_carry__0_i_15_n_0;
  wire ap_NS_fsm4_carry__0_i_16_n_0;
  wire ap_NS_fsm4_carry__0_i_17_n_0;
  wire ap_NS_fsm4_carry__0_i_18_n_0;
  wire ap_NS_fsm4_carry__0_i_19_n_0;
  wire ap_NS_fsm4_carry__0_i_20_n_0;
  wire ap_NS_fsm4_carry__0_i_21_n_0;
  wire ap_NS_fsm4_carry__0_i_22_n_0;
  wire ap_NS_fsm4_carry__0_i_23_n_0;
  wire ap_NS_fsm4_carry__0_i_24_n_0;
  wire [15:0]ap_NS_fsm4_carry__0_i_9_0;
  wire [15:0]ap_NS_fsm4_carry__0_i_9_1;
  wire [15:0]ap_NS_fsm4_carry__0_i_9_2;
  wire ap_NS_fsm4_carry__0_i_9_n_0;
  wire ap_NS_fsm4_carry__0_n_1;
  wire ap_NS_fsm4_carry__0_n_2;
  wire ap_NS_fsm4_carry__0_n_3;
  wire ap_NS_fsm4_carry__0_n_4;
  wire ap_NS_fsm4_carry__0_n_5;
  wire ap_NS_fsm4_carry__0_n_6;
  wire ap_NS_fsm4_carry__0_n_7;
  wire ap_NS_fsm4_carry_i_10_n_0;
  wire ap_NS_fsm4_carry_i_11_n_0;
  wire ap_NS_fsm4_carry_i_12_n_0;
  wire ap_NS_fsm4_carry_i_13_n_0;
  wire ap_NS_fsm4_carry_i_14_n_0;
  wire ap_NS_fsm4_carry_i_15_n_0;
  wire ap_NS_fsm4_carry_i_16_n_0;
  wire ap_NS_fsm4_carry_i_17_n_0;
  wire ap_NS_fsm4_carry_i_18_n_0;
  wire ap_NS_fsm4_carry_i_19_n_0;
  wire ap_NS_fsm4_carry_i_20_n_0;
  wire ap_NS_fsm4_carry_i_21_n_0;
  wire ap_NS_fsm4_carry_i_22_n_0;
  wire ap_NS_fsm4_carry_i_23_n_0;
  wire ap_NS_fsm4_carry_i_24_n_0;
  wire ap_NS_fsm4_carry_i_9_n_0;
  wire ap_NS_fsm4_carry_n_0;
  wire ap_NS_fsm4_carry_n_1;
  wire ap_NS_fsm4_carry_n_2;
  wire ap_NS_fsm4_carry_n_3;
  wire ap_NS_fsm4_carry_n_4;
  wire ap_NS_fsm4_carry_n_5;
  wire ap_NS_fsm4_carry_n_6;
  wire ap_NS_fsm4_carry_n_7;
  wire ap_ce;
  wire ap_ready;
  wire [31:0]\buf_in_reg[0]_5 ;
  wire call_0_pValidArray_3;
  wire clk;
  wire full_reg;
  wire full_reg_0;
  wire k_0_reg_94;
  wire \k_0_reg_94[10]_i_3_n_0 ;
  wire \k_0_reg_94_reg[0]_0 ;
  wire [31:0]\k_0_reg_94_reg[31]_0 ;
  wire [31:0]k_fu_114_p2;
  wire [31:0]k_reg_172;
  wire k_reg_1720;
  wire \k_reg_172_reg[16]_i_1_n_0 ;
  wire \k_reg_172_reg[16]_i_1_n_1 ;
  wire \k_reg_172_reg[16]_i_1_n_2 ;
  wire \k_reg_172_reg[16]_i_1_n_3 ;
  wire \k_reg_172_reg[16]_i_1_n_4 ;
  wire \k_reg_172_reg[16]_i_1_n_5 ;
  wire \k_reg_172_reg[16]_i_1_n_6 ;
  wire \k_reg_172_reg[16]_i_1_n_7 ;
  wire \k_reg_172_reg[24]_i_1_n_0 ;
  wire \k_reg_172_reg[24]_i_1_n_1 ;
  wire \k_reg_172_reg[24]_i_1_n_2 ;
  wire \k_reg_172_reg[24]_i_1_n_3 ;
  wire \k_reg_172_reg[24]_i_1_n_4 ;
  wire \k_reg_172_reg[24]_i_1_n_5 ;
  wire \k_reg_172_reg[24]_i_1_n_6 ;
  wire \k_reg_172_reg[24]_i_1_n_7 ;
  wire \k_reg_172_reg[31]_i_2_n_2 ;
  wire \k_reg_172_reg[31]_i_2_n_3 ;
  wire \k_reg_172_reg[31]_i_2_n_4 ;
  wire \k_reg_172_reg[31]_i_2_n_5 ;
  wire \k_reg_172_reg[31]_i_2_n_6 ;
  wire \k_reg_172_reg[31]_i_2_n_7 ;
  wire \k_reg_172_reg[8]_i_1_n_0 ;
  wire \k_reg_172_reg[8]_i_1_n_1 ;
  wire \k_reg_172_reg[8]_i_1_n_2 ;
  wire \k_reg_172_reg[8]_i_1_n_3 ;
  wire \k_reg_172_reg[8]_i_1_n_4 ;
  wire \k_reg_172_reg[8]_i_1_n_5 ;
  wire \k_reg_172_reg[8]_i_1_n_6 ;
  wire \k_reg_172_reg[8]_i_1_n_7 ;
  wire [31:0]load_21_dataOutArray_0;
  wire load_21_pValidArray_0;
  wire mul_ln9_fu_130_p2__0_n_100;
  wire mul_ln9_fu_130_p2__0_n_101;
  wire mul_ln9_fu_130_p2__0_n_102;
  wire mul_ln9_fu_130_p2__0_n_103;
  wire mul_ln9_fu_130_p2__0_n_104;
  wire mul_ln9_fu_130_p2__0_n_105;
  wire mul_ln9_fu_130_p2__0_n_106;
  wire mul_ln9_fu_130_p2__0_n_107;
  wire mul_ln9_fu_130_p2__0_n_108;
  wire mul_ln9_fu_130_p2__0_n_109;
  wire mul_ln9_fu_130_p2__0_n_110;
  wire mul_ln9_fu_130_p2__0_n_111;
  wire mul_ln9_fu_130_p2__0_n_112;
  wire mul_ln9_fu_130_p2__0_n_113;
  wire mul_ln9_fu_130_p2__0_n_114;
  wire mul_ln9_fu_130_p2__0_n_115;
  wire mul_ln9_fu_130_p2__0_n_116;
  wire mul_ln9_fu_130_p2__0_n_117;
  wire mul_ln9_fu_130_p2__0_n_118;
  wire mul_ln9_fu_130_p2__0_n_119;
  wire mul_ln9_fu_130_p2__0_n_120;
  wire mul_ln9_fu_130_p2__0_n_121;
  wire mul_ln9_fu_130_p2__0_n_122;
  wire mul_ln9_fu_130_p2__0_n_123;
  wire mul_ln9_fu_130_p2__0_n_124;
  wire mul_ln9_fu_130_p2__0_n_125;
  wire mul_ln9_fu_130_p2__0_n_126;
  wire mul_ln9_fu_130_p2__0_n_127;
  wire mul_ln9_fu_130_p2__0_n_128;
  wire mul_ln9_fu_130_p2__0_n_129;
  wire mul_ln9_fu_130_p2__0_n_130;
  wire mul_ln9_fu_130_p2__0_n_131;
  wire mul_ln9_fu_130_p2__0_n_132;
  wire mul_ln9_fu_130_p2__0_n_133;
  wire mul_ln9_fu_130_p2__0_n_134;
  wire mul_ln9_fu_130_p2__0_n_135;
  wire mul_ln9_fu_130_p2__0_n_136;
  wire mul_ln9_fu_130_p2__0_n_137;
  wire mul_ln9_fu_130_p2__0_n_138;
  wire mul_ln9_fu_130_p2__0_n_139;
  wire mul_ln9_fu_130_p2__0_n_140;
  wire mul_ln9_fu_130_p2__0_n_141;
  wire mul_ln9_fu_130_p2__0_n_142;
  wire mul_ln9_fu_130_p2__0_n_143;
  wire mul_ln9_fu_130_p2__0_n_144;
  wire mul_ln9_fu_130_p2__0_n_145;
  wire mul_ln9_fu_130_p2__0_n_146;
  wire mul_ln9_fu_130_p2__0_n_147;
  wire mul_ln9_fu_130_p2__0_n_148;
  wire mul_ln9_fu_130_p2__0_n_149;
  wire mul_ln9_fu_130_p2__0_n_150;
  wire mul_ln9_fu_130_p2__0_n_151;
  wire mul_ln9_fu_130_p2__0_n_152;
  wire mul_ln9_fu_130_p2__0_n_153;
  wire mul_ln9_fu_130_p2__0_n_24;
  wire mul_ln9_fu_130_p2__0_n_25;
  wire mul_ln9_fu_130_p2__0_n_26;
  wire mul_ln9_fu_130_p2__0_n_27;
  wire mul_ln9_fu_130_p2__0_n_28;
  wire mul_ln9_fu_130_p2__0_n_29;
  wire mul_ln9_fu_130_p2__0_n_30;
  wire mul_ln9_fu_130_p2__0_n_31;
  wire mul_ln9_fu_130_p2__0_n_32;
  wire mul_ln9_fu_130_p2__0_n_33;
  wire mul_ln9_fu_130_p2__0_n_34;
  wire mul_ln9_fu_130_p2__0_n_35;
  wire mul_ln9_fu_130_p2__0_n_36;
  wire mul_ln9_fu_130_p2__0_n_37;
  wire mul_ln9_fu_130_p2__0_n_38;
  wire mul_ln9_fu_130_p2__0_n_39;
  wire mul_ln9_fu_130_p2__0_n_40;
  wire mul_ln9_fu_130_p2__0_n_41;
  wire mul_ln9_fu_130_p2__0_n_42;
  wire mul_ln9_fu_130_p2__0_n_43;
  wire mul_ln9_fu_130_p2__0_n_44;
  wire mul_ln9_fu_130_p2__0_n_45;
  wire mul_ln9_fu_130_p2__0_n_46;
  wire mul_ln9_fu_130_p2__0_n_47;
  wire mul_ln9_fu_130_p2__0_n_48;
  wire mul_ln9_fu_130_p2__0_n_49;
  wire mul_ln9_fu_130_p2__0_n_50;
  wire mul_ln9_fu_130_p2__0_n_51;
  wire mul_ln9_fu_130_p2__0_n_52;
  wire mul_ln9_fu_130_p2__0_n_53;
  wire mul_ln9_fu_130_p2__0_n_58;
  wire mul_ln9_fu_130_p2__0_n_59;
  wire mul_ln9_fu_130_p2__0_n_60;
  wire mul_ln9_fu_130_p2__0_n_61;
  wire mul_ln9_fu_130_p2__0_n_62;
  wire mul_ln9_fu_130_p2__0_n_63;
  wire mul_ln9_fu_130_p2__0_n_64;
  wire mul_ln9_fu_130_p2__0_n_65;
  wire mul_ln9_fu_130_p2__0_n_66;
  wire mul_ln9_fu_130_p2__0_n_67;
  wire mul_ln9_fu_130_p2__0_n_68;
  wire mul_ln9_fu_130_p2__0_n_69;
  wire mul_ln9_fu_130_p2__0_n_70;
  wire mul_ln9_fu_130_p2__0_n_71;
  wire mul_ln9_fu_130_p2__0_n_72;
  wire mul_ln9_fu_130_p2__0_n_73;
  wire mul_ln9_fu_130_p2__0_n_74;
  wire mul_ln9_fu_130_p2__0_n_75;
  wire mul_ln9_fu_130_p2__0_n_76;
  wire mul_ln9_fu_130_p2__0_n_77;
  wire mul_ln9_fu_130_p2__0_n_78;
  wire mul_ln9_fu_130_p2__0_n_79;
  wire mul_ln9_fu_130_p2__0_n_80;
  wire mul_ln9_fu_130_p2__0_n_81;
  wire mul_ln9_fu_130_p2__0_n_82;
  wire mul_ln9_fu_130_p2__0_n_83;
  wire mul_ln9_fu_130_p2__0_n_84;
  wire mul_ln9_fu_130_p2__0_n_85;
  wire mul_ln9_fu_130_p2__0_n_86;
  wire mul_ln9_fu_130_p2__0_n_87;
  wire mul_ln9_fu_130_p2__0_n_88;
  wire mul_ln9_fu_130_p2__0_n_89;
  wire mul_ln9_fu_130_p2__0_n_90;
  wire mul_ln9_fu_130_p2__0_n_91;
  wire mul_ln9_fu_130_p2__0_n_92;
  wire mul_ln9_fu_130_p2__0_n_93;
  wire mul_ln9_fu_130_p2__0_n_94;
  wire mul_ln9_fu_130_p2__0_n_95;
  wire mul_ln9_fu_130_p2__0_n_96;
  wire mul_ln9_fu_130_p2__0_n_97;
  wire mul_ln9_fu_130_p2__0_n_98;
  wire mul_ln9_fu_130_p2__0_n_99;
  wire mul_ln9_fu_130_p2_carry__0_i_1_n_0;
  wire mul_ln9_fu_130_p2_carry__0_i_2_n_0;
  wire mul_ln9_fu_130_p2_carry__0_i_3_n_0;
  wire mul_ln9_fu_130_p2_carry__0_i_4_n_0;
  wire mul_ln9_fu_130_p2_carry__0_i_5_n_0;
  wire mul_ln9_fu_130_p2_carry__0_i_6_n_0;
  wire mul_ln9_fu_130_p2_carry__0_i_7_n_0;
  wire mul_ln9_fu_130_p2_carry__0_i_8_n_0;
  wire mul_ln9_fu_130_p2_carry__0_n_1;
  wire mul_ln9_fu_130_p2_carry__0_n_2;
  wire mul_ln9_fu_130_p2_carry__0_n_3;
  wire mul_ln9_fu_130_p2_carry__0_n_4;
  wire mul_ln9_fu_130_p2_carry__0_n_5;
  wire mul_ln9_fu_130_p2_carry__0_n_6;
  wire mul_ln9_fu_130_p2_carry__0_n_7;
  wire mul_ln9_fu_130_p2_carry_i_1_n_0;
  wire mul_ln9_fu_130_p2_carry_i_2_n_0;
  wire mul_ln9_fu_130_p2_carry_i_3_n_0;
  wire mul_ln9_fu_130_p2_carry_i_4_n_0;
  wire mul_ln9_fu_130_p2_carry_i_5_n_0;
  wire mul_ln9_fu_130_p2_carry_i_6_n_0;
  wire mul_ln9_fu_130_p2_carry_i_7_n_0;
  wire mul_ln9_fu_130_p2_carry_n_0;
  wire mul_ln9_fu_130_p2_carry_n_1;
  wire mul_ln9_fu_130_p2_carry_n_2;
  wire mul_ln9_fu_130_p2_carry_n_3;
  wire mul_ln9_fu_130_p2_carry_n_4;
  wire mul_ln9_fu_130_p2_carry_n_5;
  wire mul_ln9_fu_130_p2_carry_n_6;
  wire mul_ln9_fu_130_p2_carry_n_7;
  wire mul_ln9_fu_130_p2_n_100;
  wire mul_ln9_fu_130_p2_n_101;
  wire mul_ln9_fu_130_p2_n_102;
  wire mul_ln9_fu_130_p2_n_103;
  wire mul_ln9_fu_130_p2_n_104;
  wire mul_ln9_fu_130_p2_n_105;
  wire mul_ln9_fu_130_p2_n_106;
  wire mul_ln9_fu_130_p2_n_107;
  wire mul_ln9_fu_130_p2_n_108;
  wire mul_ln9_fu_130_p2_n_109;
  wire mul_ln9_fu_130_p2_n_110;
  wire mul_ln9_fu_130_p2_n_111;
  wire mul_ln9_fu_130_p2_n_112;
  wire mul_ln9_fu_130_p2_n_113;
  wire mul_ln9_fu_130_p2_n_114;
  wire mul_ln9_fu_130_p2_n_115;
  wire mul_ln9_fu_130_p2_n_116;
  wire mul_ln9_fu_130_p2_n_117;
  wire mul_ln9_fu_130_p2_n_118;
  wire mul_ln9_fu_130_p2_n_119;
  wire mul_ln9_fu_130_p2_n_120;
  wire mul_ln9_fu_130_p2_n_121;
  wire mul_ln9_fu_130_p2_n_122;
  wire mul_ln9_fu_130_p2_n_123;
  wire mul_ln9_fu_130_p2_n_124;
  wire mul_ln9_fu_130_p2_n_125;
  wire mul_ln9_fu_130_p2_n_126;
  wire mul_ln9_fu_130_p2_n_127;
  wire mul_ln9_fu_130_p2_n_128;
  wire mul_ln9_fu_130_p2_n_129;
  wire mul_ln9_fu_130_p2_n_130;
  wire mul_ln9_fu_130_p2_n_131;
  wire mul_ln9_fu_130_p2_n_132;
  wire mul_ln9_fu_130_p2_n_133;
  wire mul_ln9_fu_130_p2_n_134;
  wire mul_ln9_fu_130_p2_n_135;
  wire mul_ln9_fu_130_p2_n_136;
  wire mul_ln9_fu_130_p2_n_137;
  wire mul_ln9_fu_130_p2_n_138;
  wire mul_ln9_fu_130_p2_n_139;
  wire mul_ln9_fu_130_p2_n_140;
  wire mul_ln9_fu_130_p2_n_141;
  wire mul_ln9_fu_130_p2_n_142;
  wire mul_ln9_fu_130_p2_n_143;
  wire mul_ln9_fu_130_p2_n_144;
  wire mul_ln9_fu_130_p2_n_145;
  wire mul_ln9_fu_130_p2_n_146;
  wire mul_ln9_fu_130_p2_n_147;
  wire mul_ln9_fu_130_p2_n_148;
  wire mul_ln9_fu_130_p2_n_149;
  wire mul_ln9_fu_130_p2_n_150;
  wire mul_ln9_fu_130_p2_n_151;
  wire mul_ln9_fu_130_p2_n_152;
  wire mul_ln9_fu_130_p2_n_153;
  wire mul_ln9_fu_130_p2_n_58;
  wire mul_ln9_fu_130_p2_n_59;
  wire mul_ln9_fu_130_p2_n_60;
  wire mul_ln9_fu_130_p2_n_61;
  wire mul_ln9_fu_130_p2_n_62;
  wire mul_ln9_fu_130_p2_n_63;
  wire mul_ln9_fu_130_p2_n_64;
  wire mul_ln9_fu_130_p2_n_65;
  wire mul_ln9_fu_130_p2_n_66;
  wire mul_ln9_fu_130_p2_n_67;
  wire mul_ln9_fu_130_p2_n_68;
  wire mul_ln9_fu_130_p2_n_69;
  wire mul_ln9_fu_130_p2_n_70;
  wire mul_ln9_fu_130_p2_n_71;
  wire mul_ln9_fu_130_p2_n_72;
  wire mul_ln9_fu_130_p2_n_73;
  wire mul_ln9_fu_130_p2_n_74;
  wire mul_ln9_fu_130_p2_n_75;
  wire mul_ln9_fu_130_p2_n_76;
  wire mul_ln9_fu_130_p2_n_77;
  wire mul_ln9_fu_130_p2_n_78;
  wire mul_ln9_fu_130_p2_n_79;
  wire mul_ln9_fu_130_p2_n_80;
  wire mul_ln9_fu_130_p2_n_81;
  wire mul_ln9_fu_130_p2_n_82;
  wire mul_ln9_fu_130_p2_n_83;
  wire mul_ln9_fu_130_p2_n_84;
  wire mul_ln9_fu_130_p2_n_85;
  wire mul_ln9_fu_130_p2_n_86;
  wire mul_ln9_fu_130_p2_n_87;
  wire mul_ln9_fu_130_p2_n_88;
  wire mul_ln9_fu_130_p2_n_89;
  wire mul_ln9_fu_130_p2_n_90;
  wire mul_ln9_fu_130_p2_n_91;
  wire mul_ln9_fu_130_p2_n_92;
  wire mul_ln9_fu_130_p2_n_93;
  wire mul_ln9_fu_130_p2_n_94;
  wire mul_ln9_fu_130_p2_n_95;
  wire mul_ln9_fu_130_p2_n_96;
  wire mul_ln9_fu_130_p2_n_97;
  wire mul_ln9_fu_130_p2_n_98;
  wire mul_ln9_fu_130_p2_n_99;
  wire \mul_ln9_reg_187_reg[0]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[10]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[11]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[12]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[13]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[14]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[15]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[16]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[1]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[2]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[3]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[4]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[5]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[6]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[7]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[8]__0_n_0 ;
  wire \mul_ln9_reg_187_reg[9]__0_n_0 ;
  wire [31:16]mul_ln9_reg_187_reg__1;
  wire mul_ln9_reg_187_reg_n_100;
  wire mul_ln9_reg_187_reg_n_101;
  wire mul_ln9_reg_187_reg_n_102;
  wire mul_ln9_reg_187_reg_n_103;
  wire mul_ln9_reg_187_reg_n_104;
  wire mul_ln9_reg_187_reg_n_105;
  wire mul_ln9_reg_187_reg_n_58;
  wire mul_ln9_reg_187_reg_n_59;
  wire mul_ln9_reg_187_reg_n_60;
  wire mul_ln9_reg_187_reg_n_61;
  wire mul_ln9_reg_187_reg_n_62;
  wire mul_ln9_reg_187_reg_n_63;
  wire mul_ln9_reg_187_reg_n_64;
  wire mul_ln9_reg_187_reg_n_65;
  wire mul_ln9_reg_187_reg_n_66;
  wire mul_ln9_reg_187_reg_n_67;
  wire mul_ln9_reg_187_reg_n_68;
  wire mul_ln9_reg_187_reg_n_69;
  wire mul_ln9_reg_187_reg_n_70;
  wire mul_ln9_reg_187_reg_n_71;
  wire mul_ln9_reg_187_reg_n_72;
  wire mul_ln9_reg_187_reg_n_73;
  wire mul_ln9_reg_187_reg_n_74;
  wire mul_ln9_reg_187_reg_n_75;
  wire mul_ln9_reg_187_reg_n_76;
  wire mul_ln9_reg_187_reg_n_77;
  wire mul_ln9_reg_187_reg_n_78;
  wire mul_ln9_reg_187_reg_n_79;
  wire mul_ln9_reg_187_reg_n_80;
  wire mul_ln9_reg_187_reg_n_81;
  wire mul_ln9_reg_187_reg_n_82;
  wire mul_ln9_reg_187_reg_n_83;
  wire mul_ln9_reg_187_reg_n_84;
  wire mul_ln9_reg_187_reg_n_85;
  wire mul_ln9_reg_187_reg_n_86;
  wire mul_ln9_reg_187_reg_n_87;
  wire mul_ln9_reg_187_reg_n_88;
  wire mul_ln9_reg_187_reg_n_89;
  wire mul_ln9_reg_187_reg_n_90;
  wire mul_ln9_reg_187_reg_n_91;
  wire mul_ln9_reg_187_reg_n_92;
  wire mul_ln9_reg_187_reg_n_93;
  wire mul_ln9_reg_187_reg_n_94;
  wire mul_ln9_reg_187_reg_n_95;
  wire mul_ln9_reg_187_reg_n_96;
  wire mul_ln9_reg_187_reg_n_97;
  wire mul_ln9_reg_187_reg_n_98;
  wire mul_ln9_reg_187_reg_n_99;
  wire [31:0]p_0_in;
  wire rst;
  wire [7:7]NLW_add_ln9_1_fu_134_p2_carry__2_CO_UNCONNECTED;
  wire [7:5]NLW_add_ln9_fu_120_p2_carry__0_CO_UNCONNECTED;
  wire [7:6]NLW_add_ln9_fu_120_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_ap_NS_fsm4_carry_O_UNCONNECTED;
  wire [7:0]NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED;
  wire [7:6]\NLW_k_reg_172_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_k_reg_172_reg[31]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln9_fu_130_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln9_fu_130_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln9_fu_130_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln9_fu_130_p2_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln9_fu_130_p2_XOROUT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2__0_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln9_fu_130_p2__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_mul_ln9_fu_130_p2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln9_fu_130_p2__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln9_fu_130_p2__0_XOROUT_UNCONNECTED;
  wire [7:7]NLW_mul_ln9_fu_130_p2_carry__0_CO_UNCONNECTED;
  wire NLW_mul_ln9_reg_187_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln9_reg_187_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln9_reg_187_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln9_reg_187_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln9_reg_187_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln9_reg_187_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln9_reg_187_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln9_reg_187_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln9_reg_187_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln9_reg_187_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln9_reg_187_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \C_addr_reg_182[13]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_ce),
        .O(C_addr_reg_1820));
  FDRE \C_addr_reg_182_reg[0] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[0]),
        .Q(C_address0[0]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[10] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[10]),
        .Q(C_address0[10]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[11] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[11]),
        .Q(C_address0[11]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[12] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[12]),
        .Q(C_address0[12]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[13] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[13]),
        .Q(C_address0[13]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[1] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[1]),
        .Q(C_address0[1]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[2] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[2]),
        .Q(C_address0[2]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[3] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[3]),
        .Q(C_address0[3]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[4] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[4]),
        .Q(C_address0[4]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[5] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[5]),
        .Q(C_address0[5]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[6] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[6]),
        .Q(C_address0[6]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[7] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[7]),
        .Q(C_address0[7]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[8] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[8]),
        .Q(C_address0[8]),
        .R(1'b0));
  FDRE \C_addr_reg_182_reg[9] 
       (.C(clk),
        .CE(C_addr_reg_1820),
        .D(add_ln9_fu_120_p2[9]),
        .Q(C_address0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    C_ce0_INST_0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(ap_ce),
        .O(C_ce0));
  CARRY8 add_ln9_1_fu_134_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln9_1_fu_134_p2_carry_n_0,add_ln9_1_fu_134_p2_carry_n_1,add_ln9_1_fu_134_p2_carry_n_2,add_ln9_1_fu_134_p2_carry_n_3,add_ln9_1_fu_134_p2_carry_n_4,add_ln9_1_fu_134_p2_carry_n_5,add_ln9_1_fu_134_p2_carry_n_6,add_ln9_1_fu_134_p2_carry_n_7}),
        .DI(C_q0[7:0]),
        .O(add_ln9_1_fu_134_p2[7:0]),
        .S({add_ln9_1_fu_134_p2_carry_i_1_n_0,add_ln9_1_fu_134_p2_carry_i_2_n_0,add_ln9_1_fu_134_p2_carry_i_3_n_0,add_ln9_1_fu_134_p2_carry_i_4_n_0,add_ln9_1_fu_134_p2_carry_i_5_n_0,add_ln9_1_fu_134_p2_carry_i_6_n_0,add_ln9_1_fu_134_p2_carry_i_7_n_0,add_ln9_1_fu_134_p2_carry_i_8_n_0}));
  CARRY8 add_ln9_1_fu_134_p2_carry__0
       (.CI(add_ln9_1_fu_134_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln9_1_fu_134_p2_carry__0_n_0,add_ln9_1_fu_134_p2_carry__0_n_1,add_ln9_1_fu_134_p2_carry__0_n_2,add_ln9_1_fu_134_p2_carry__0_n_3,add_ln9_1_fu_134_p2_carry__0_n_4,add_ln9_1_fu_134_p2_carry__0_n_5,add_ln9_1_fu_134_p2_carry__0_n_6,add_ln9_1_fu_134_p2_carry__0_n_7}),
        .DI(C_q0[15:8]),
        .O(add_ln9_1_fu_134_p2[15:8]),
        .S({add_ln9_1_fu_134_p2_carry__0_i_1_n_0,add_ln9_1_fu_134_p2_carry__0_i_2_n_0,add_ln9_1_fu_134_p2_carry__0_i_3_n_0,add_ln9_1_fu_134_p2_carry__0_i_4_n_0,add_ln9_1_fu_134_p2_carry__0_i_5_n_0,add_ln9_1_fu_134_p2_carry__0_i_6_n_0,add_ln9_1_fu_134_p2_carry__0_i_7_n_0,add_ln9_1_fu_134_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__0_i_1
       (.I0(C_q0[15]),
        .I1(\mul_ln9_reg_187_reg[15]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__0_i_2
       (.I0(C_q0[14]),
        .I1(\mul_ln9_reg_187_reg[14]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__0_i_3
       (.I0(C_q0[13]),
        .I1(\mul_ln9_reg_187_reg[13]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__0_i_4
       (.I0(C_q0[12]),
        .I1(\mul_ln9_reg_187_reg[12]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__0_i_5
       (.I0(C_q0[11]),
        .I1(\mul_ln9_reg_187_reg[11]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__0_i_6
       (.I0(C_q0[10]),
        .I1(\mul_ln9_reg_187_reg[10]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__0_i_7
       (.I0(C_q0[9]),
        .I1(\mul_ln9_reg_187_reg[9]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__0_i_8
       (.I0(C_q0[8]),
        .I1(\mul_ln9_reg_187_reg[8]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry__0_i_8_n_0));
  CARRY8 add_ln9_1_fu_134_p2_carry__1
       (.CI(add_ln9_1_fu_134_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln9_1_fu_134_p2_carry__1_n_0,add_ln9_1_fu_134_p2_carry__1_n_1,add_ln9_1_fu_134_p2_carry__1_n_2,add_ln9_1_fu_134_p2_carry__1_n_3,add_ln9_1_fu_134_p2_carry__1_n_4,add_ln9_1_fu_134_p2_carry__1_n_5,add_ln9_1_fu_134_p2_carry__1_n_6,add_ln9_1_fu_134_p2_carry__1_n_7}),
        .DI(C_q0[23:16]),
        .O(add_ln9_1_fu_134_p2[23:16]),
        .S({add_ln9_1_fu_134_p2_carry__1_i_1_n_0,add_ln9_1_fu_134_p2_carry__1_i_2_n_0,add_ln9_1_fu_134_p2_carry__1_i_3_n_0,add_ln9_1_fu_134_p2_carry__1_i_4_n_0,add_ln9_1_fu_134_p2_carry__1_i_5_n_0,add_ln9_1_fu_134_p2_carry__1_i_6_n_0,add_ln9_1_fu_134_p2_carry__1_i_7_n_0,add_ln9_1_fu_134_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__1_i_1
       (.I0(C_q0[23]),
        .I1(mul_ln9_reg_187_reg__1[23]),
        .O(add_ln9_1_fu_134_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__1_i_2
       (.I0(C_q0[22]),
        .I1(mul_ln9_reg_187_reg__1[22]),
        .O(add_ln9_1_fu_134_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__1_i_3
       (.I0(C_q0[21]),
        .I1(mul_ln9_reg_187_reg__1[21]),
        .O(add_ln9_1_fu_134_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__1_i_4
       (.I0(C_q0[20]),
        .I1(mul_ln9_reg_187_reg__1[20]),
        .O(add_ln9_1_fu_134_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__1_i_5
       (.I0(C_q0[19]),
        .I1(mul_ln9_reg_187_reg__1[19]),
        .O(add_ln9_1_fu_134_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__1_i_6
       (.I0(C_q0[18]),
        .I1(mul_ln9_reg_187_reg__1[18]),
        .O(add_ln9_1_fu_134_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__1_i_7
       (.I0(C_q0[17]),
        .I1(mul_ln9_reg_187_reg__1[17]),
        .O(add_ln9_1_fu_134_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__1_i_8
       (.I0(C_q0[16]),
        .I1(mul_ln9_reg_187_reg__1[16]),
        .O(add_ln9_1_fu_134_p2_carry__1_i_8_n_0));
  CARRY8 add_ln9_1_fu_134_p2_carry__2
       (.CI(add_ln9_1_fu_134_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln9_1_fu_134_p2_carry__2_CO_UNCONNECTED[7],add_ln9_1_fu_134_p2_carry__2_n_1,add_ln9_1_fu_134_p2_carry__2_n_2,add_ln9_1_fu_134_p2_carry__2_n_3,add_ln9_1_fu_134_p2_carry__2_n_4,add_ln9_1_fu_134_p2_carry__2_n_5,add_ln9_1_fu_134_p2_carry__2_n_6,add_ln9_1_fu_134_p2_carry__2_n_7}),
        .DI({1'b0,C_q0[30:24]}),
        .O(add_ln9_1_fu_134_p2[31:24]),
        .S({add_ln9_1_fu_134_p2_carry__2_i_1_n_0,add_ln9_1_fu_134_p2_carry__2_i_2_n_0,add_ln9_1_fu_134_p2_carry__2_i_3_n_0,add_ln9_1_fu_134_p2_carry__2_i_4_n_0,add_ln9_1_fu_134_p2_carry__2_i_5_n_0,add_ln9_1_fu_134_p2_carry__2_i_6_n_0,add_ln9_1_fu_134_p2_carry__2_i_7_n_0,add_ln9_1_fu_134_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__2_i_1
       (.I0(C_q0[31]),
        .I1(mul_ln9_reg_187_reg__1[31]),
        .O(add_ln9_1_fu_134_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__2_i_2
       (.I0(C_q0[30]),
        .I1(mul_ln9_reg_187_reg__1[30]),
        .O(add_ln9_1_fu_134_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__2_i_3
       (.I0(C_q0[29]),
        .I1(mul_ln9_reg_187_reg__1[29]),
        .O(add_ln9_1_fu_134_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__2_i_4
       (.I0(C_q0[28]),
        .I1(mul_ln9_reg_187_reg__1[28]),
        .O(add_ln9_1_fu_134_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__2_i_5
       (.I0(C_q0[27]),
        .I1(mul_ln9_reg_187_reg__1[27]),
        .O(add_ln9_1_fu_134_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__2_i_6
       (.I0(C_q0[26]),
        .I1(mul_ln9_reg_187_reg__1[26]),
        .O(add_ln9_1_fu_134_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__2_i_7
       (.I0(C_q0[25]),
        .I1(mul_ln9_reg_187_reg__1[25]),
        .O(add_ln9_1_fu_134_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry__2_i_8
       (.I0(C_q0[24]),
        .I1(mul_ln9_reg_187_reg__1[24]),
        .O(add_ln9_1_fu_134_p2_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry_i_1
       (.I0(C_q0[7]),
        .I1(\mul_ln9_reg_187_reg[7]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry_i_2
       (.I0(C_q0[6]),
        .I1(\mul_ln9_reg_187_reg[6]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry_i_3
       (.I0(C_q0[5]),
        .I1(\mul_ln9_reg_187_reg[5]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry_i_4
       (.I0(C_q0[4]),
        .I1(\mul_ln9_reg_187_reg[4]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry_i_5
       (.I0(C_q0[3]),
        .I1(\mul_ln9_reg_187_reg[3]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry_i_6
       (.I0(C_q0[2]),
        .I1(\mul_ln9_reg_187_reg[2]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry_i_7
       (.I0(C_q0[1]),
        .I1(\mul_ln9_reg_187_reg[1]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln9_1_fu_134_p2_carry_i_8
       (.I0(C_q0[0]),
        .I1(\mul_ln9_reg_187_reg[0]__0_n_0 ),
        .O(add_ln9_1_fu_134_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln9_1_reg_192[31]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_ce),
        .O(add_ln9_1_reg_1920));
  FDRE \add_ln9_1_reg_192_reg[0] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[0]),
        .Q(C_d0[0]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[10] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[10]),
        .Q(C_d0[10]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[11] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[11]),
        .Q(C_d0[11]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[12] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[12]),
        .Q(C_d0[12]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[13] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[13]),
        .Q(C_d0[13]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[14] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[14]),
        .Q(C_d0[14]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[15] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[15]),
        .Q(C_d0[15]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[16] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[16]),
        .Q(C_d0[16]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[17] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[17]),
        .Q(C_d0[17]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[18] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[18]),
        .Q(C_d0[18]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[19] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[19]),
        .Q(C_d0[19]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[1] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[1]),
        .Q(C_d0[1]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[20] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[20]),
        .Q(C_d0[20]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[21] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[21]),
        .Q(C_d0[21]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[22] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[22]),
        .Q(C_d0[22]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[23] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[23]),
        .Q(C_d0[23]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[24] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[24]),
        .Q(C_d0[24]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[25] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[25]),
        .Q(C_d0[25]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[26] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[26]),
        .Q(C_d0[26]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[27] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[27]),
        .Q(C_d0[27]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[28] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[28]),
        .Q(C_d0[28]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[29] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[29]),
        .Q(C_d0[29]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[2] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[2]),
        .Q(C_d0[2]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[30] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[30]),
        .Q(C_d0[30]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[31] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[31]),
        .Q(C_d0[31]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[3] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[3]),
        .Q(C_d0[3]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[4] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[4]),
        .Q(C_d0[4]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[5] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[5]),
        .Q(C_d0[5]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[6] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[6]),
        .Q(C_d0[6]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[7] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[7]),
        .Q(C_d0[7]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[8] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[8]),
        .Q(C_d0[8]),
        .R(1'b0));
  FDRE \add_ln9_1_reg_192_reg[9] 
       (.C(clk),
        .CE(add_ln9_1_reg_1920),
        .D(add_ln9_1_fu_134_p2[9]),
        .Q(C_d0[9]),
        .R(1'b0));
  CARRY8 add_ln9_fu_120_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln9_fu_120_p2_carry_n_0,add_ln9_fu_120_p2_carry_n_1,add_ln9_fu_120_p2_carry_n_2,add_ln9_fu_120_p2_carry_n_3,add_ln9_fu_120_p2_carry_n_4,add_ln9_fu_120_p2_carry_n_5,add_ln9_fu_120_p2_carry_n_6,add_ln9_fu_120_p2_carry_n_7}),
        .DI(B_id_q0[7:0]),
        .O(add_ln9_fu_120_p2[7:0]),
        .S(\C_addr_reg_182_reg[7]_0 ));
  CARRY8 add_ln9_fu_120_p2_carry__0
       (.CI(add_ln9_fu_120_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln9_fu_120_p2_carry__0_CO_UNCONNECTED[7:5],add_ln9_fu_120_p2_carry__0_n_3,add_ln9_fu_120_p2_carry__0_n_4,add_ln9_fu_120_p2_carry__0_n_5,add_ln9_fu_120_p2_carry__0_n_6,add_ln9_fu_120_p2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,B_id_q0[12:8]}),
        .O({NLW_add_ln9_fu_120_p2_carry__0_O_UNCONNECTED[7:6],add_ln9_fu_120_p2[13:8]}),
        .S({1'b0,1'b0,S}));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0A0AC)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\k_0_reg_94[10]_i_3_n_0 ),
        .I1(ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state5),
        .I5(\ap_CS_fsm[0]_i_3_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\k_0_reg_94[10]_i_3_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(clk),
        .CE(ap_ce),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(clk),
        .CE(ap_ce),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(clk),
        .CE(ap_ce),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(clk),
        .CE(ap_ce),
        .D(ap_CS_fsm_state3),
        .Q(Q[1]),
        .R(rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(clk),
        .CE(ap_ce),
        .D(Q[1]),
        .Q(ap_CS_fsm_state5),
        .R(rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(clk),
        .CE(ap_ce),
        .D(ap_CS_fsm_state5),
        .Q(Q[2]),
        .R(rst));
  CARRY8 ap_NS_fsm4_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ap_NS_fsm4_carry_n_0,ap_NS_fsm4_carry_n_1,ap_NS_fsm4_carry_n_2,ap_NS_fsm4_carry_n_3,ap_NS_fsm4_carry_n_4,ap_NS_fsm4_carry_n_5,ap_NS_fsm4_carry_n_6,ap_NS_fsm4_carry_n_7}),
        .DI(DI),
        .O(NLW_ap_NS_fsm4_carry_O_UNCONNECTED[7:0]),
        .S({ap_NS_fsm4_carry_i_9_n_0,ap_NS_fsm4_carry_i_10_n_0,ap_NS_fsm4_carry_i_11_n_0,ap_NS_fsm4_carry_i_12_n_0,ap_NS_fsm4_carry_i_13_n_0,ap_NS_fsm4_carry_i_14_n_0,ap_NS_fsm4_carry_i_15_n_0,ap_NS_fsm4_carry_i_16_n_0}));
  CARRY8 ap_NS_fsm4_carry__0
       (.CI(ap_NS_fsm4_carry_n_0),
        .CI_TOP(1'b0),
        .CO({CO,ap_NS_fsm4_carry__0_n_1,ap_NS_fsm4_carry__0_n_2,ap_NS_fsm4_carry__0_n_3,ap_NS_fsm4_carry__0_n_4,ap_NS_fsm4_carry__0_n_5,ap_NS_fsm4_carry__0_n_6,ap_NS_fsm4_carry__0_n_7}),
        .DI(\ap_CS_fsm_reg[2]_0 ),
        .O(NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED[7:0]),
        .S({ap_NS_fsm4_carry__0_i_9_n_0,ap_NS_fsm4_carry__0_i_10_n_0,ap_NS_fsm4_carry__0_i_11_n_0,ap_NS_fsm4_carry__0_i_12_n_0,ap_NS_fsm4_carry__0_i_13_n_0,ap_NS_fsm4_carry__0_i_14_n_0,ap_NS_fsm4_carry__0_i_15_n_0,ap_NS_fsm4_carry__0_i_16_n_0}));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry__0_i_10
       (.I0(ap_NS_fsm4_carry__0_i_18_n_0),
        .I1(D[14]),
        .I2(\k_0_reg_94_reg[31]_0 [28]),
        .O(ap_NS_fsm4_carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry__0_i_11
       (.I0(ap_NS_fsm4_carry__0_i_19_n_0),
        .I1(D[13]),
        .I2(\k_0_reg_94_reg[31]_0 [26]),
        .O(ap_NS_fsm4_carry__0_i_11_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry__0_i_12
       (.I0(ap_NS_fsm4_carry__0_i_20_n_0),
        .I1(D[12]),
        .I2(\k_0_reg_94_reg[31]_0 [24]),
        .O(ap_NS_fsm4_carry__0_i_12_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry__0_i_13
       (.I0(ap_NS_fsm4_carry__0_i_21_n_0),
        .I1(D[11]),
        .I2(\k_0_reg_94_reg[31]_0 [22]),
        .O(ap_NS_fsm4_carry__0_i_13_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry__0_i_14
       (.I0(ap_NS_fsm4_carry__0_i_22_n_0),
        .I1(D[10]),
        .I2(\k_0_reg_94_reg[31]_0 [20]),
        .O(ap_NS_fsm4_carry__0_i_14_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry__0_i_15
       (.I0(ap_NS_fsm4_carry__0_i_23_n_0),
        .I1(D[9]),
        .I2(\k_0_reg_94_reg[31]_0 [18]),
        .O(ap_NS_fsm4_carry__0_i_15_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry__0_i_16
       (.I0(ap_NS_fsm4_carry__0_i_24_n_0),
        .I1(D[8]),
        .I2(\k_0_reg_94_reg[31]_0 [16]),
        .O(ap_NS_fsm4_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'hFECE32020131CDFD)) 
    ap_NS_fsm4_carry__0_i_17
       (.I0(ap_NS_fsm4_carry__0_i_9_0[15]),
        .I1(full_reg),
        .I2(MC_B_ptr_validArray_1),
        .I3(ap_NS_fsm4_carry__0_i_9_1[15]),
        .I4(ap_NS_fsm4_carry__0_i_9_2[15]),
        .I5(\k_0_reg_94_reg[31]_0 [31]),
        .O(ap_NS_fsm4_carry__0_i_17_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry__0_i_18
       (.I0(\k_0_reg_94_reg[31]_0 [29]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[14]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[14]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[14]),
        .O(ap_NS_fsm4_carry__0_i_18_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry__0_i_19
       (.I0(\k_0_reg_94_reg[31]_0 [27]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[13]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[13]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[13]),
        .O(ap_NS_fsm4_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry__0_i_20
       (.I0(\k_0_reg_94_reg[31]_0 [25]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[12]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[12]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[12]),
        .O(ap_NS_fsm4_carry__0_i_20_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry__0_i_21
       (.I0(\k_0_reg_94_reg[31]_0 [23]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[11]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[11]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[11]),
        .O(ap_NS_fsm4_carry__0_i_21_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry__0_i_22
       (.I0(\k_0_reg_94_reg[31]_0 [21]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[10]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[10]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[10]),
        .O(ap_NS_fsm4_carry__0_i_22_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry__0_i_23
       (.I0(\k_0_reg_94_reg[31]_0 [19]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[9]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[9]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[9]),
        .O(ap_NS_fsm4_carry__0_i_23_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry__0_i_24
       (.I0(\k_0_reg_94_reg[31]_0 [17]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[8]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[8]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[8]),
        .O(ap_NS_fsm4_carry__0_i_24_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry__0_i_9
       (.I0(ap_NS_fsm4_carry__0_i_17_n_0),
        .I1(D[15]),
        .I2(\k_0_reg_94_reg[31]_0 [30]),
        .O(ap_NS_fsm4_carry__0_i_9_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry_i_10
       (.I0(ap_NS_fsm4_carry_i_18_n_0),
        .I1(D[6]),
        .I2(\k_0_reg_94_reg[31]_0 [12]),
        .O(ap_NS_fsm4_carry_i_10_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry_i_11
       (.I0(ap_NS_fsm4_carry_i_19_n_0),
        .I1(D[5]),
        .I2(\k_0_reg_94_reg[31]_0 [10]),
        .O(ap_NS_fsm4_carry_i_11_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry_i_12
       (.I0(ap_NS_fsm4_carry_i_20_n_0),
        .I1(D[4]),
        .I2(\k_0_reg_94_reg[31]_0 [8]),
        .O(ap_NS_fsm4_carry_i_12_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry_i_13
       (.I0(ap_NS_fsm4_carry_i_21_n_0),
        .I1(D[3]),
        .I2(\k_0_reg_94_reg[31]_0 [6]),
        .O(ap_NS_fsm4_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry_i_14
       (.I0(ap_NS_fsm4_carry_i_22_n_0),
        .I1(D[2]),
        .I2(\k_0_reg_94_reg[31]_0 [4]),
        .O(ap_NS_fsm4_carry_i_14_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry_i_15
       (.I0(ap_NS_fsm4_carry_i_23_n_0),
        .I1(D[1]),
        .I2(\k_0_reg_94_reg[31]_0 [2]),
        .O(ap_NS_fsm4_carry_i_15_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry_i_16
       (.I0(ap_NS_fsm4_carry_i_24_n_0),
        .I1(D[0]),
        .I2(\k_0_reg_94_reg[31]_0 [0]),
        .O(ap_NS_fsm4_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry_i_17
       (.I0(\k_0_reg_94_reg[31]_0 [15]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[7]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[7]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[7]),
        .O(ap_NS_fsm4_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry_i_18
       (.I0(\k_0_reg_94_reg[31]_0 [13]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[6]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[6]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[6]),
        .O(ap_NS_fsm4_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry_i_19
       (.I0(\k_0_reg_94_reg[31]_0 [11]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[5]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[5]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[5]),
        .O(ap_NS_fsm4_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry_i_20
       (.I0(\k_0_reg_94_reg[31]_0 [9]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[4]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[4]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[4]),
        .O(ap_NS_fsm4_carry_i_20_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry_i_21
       (.I0(\k_0_reg_94_reg[31]_0 [7]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[3]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[3]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[3]),
        .O(ap_NS_fsm4_carry_i_21_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry_i_22
       (.I0(\k_0_reg_94_reg[31]_0 [5]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[2]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[2]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[2]),
        .O(ap_NS_fsm4_carry_i_22_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry_i_23
       (.I0(\k_0_reg_94_reg[31]_0 [3]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[1]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[1]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[1]),
        .O(ap_NS_fsm4_carry_i_23_n_0));
  LUT6 #(
    .INIT(64'hAAA9A5A95A595559)) 
    ap_NS_fsm4_carry_i_24
       (.I0(\k_0_reg_94_reg[31]_0 [1]),
        .I1(ap_NS_fsm4_carry__0_i_9_0[0]),
        .I2(full_reg),
        .I3(MC_B_ptr_validArray_1),
        .I4(ap_NS_fsm4_carry__0_i_9_1[0]),
        .I5(ap_NS_fsm4_carry__0_i_9_2[0]),
        .O(ap_NS_fsm4_carry_i_24_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ap_NS_fsm4_carry_i_9
       (.I0(ap_NS_fsm4_carry_i_17_n_0),
        .I1(D[7]),
        .I2(\k_0_reg_94_reg[31]_0 [14]),
        .O(ap_NS_fsm4_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[0]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [0]),
        .I3(load_21_dataOutArray_0[0]),
        .I4(Q[2]),
        .I5(k_reg_172[0]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h8F)) 
    \k_0_reg_94[10]_i_1 
       (.I0(ap_ce),
        .I1(Q[2]),
        .I2(\k_0_reg_94[10]_i_3_n_0 ),
        .O(k_0_reg_94));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[10]_i_2 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [10]),
        .I3(load_21_dataOutArray_0[10]),
        .I4(Q[2]),
        .I5(k_reg_172[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h4FFFFFFFFFFFFFFF)) 
    \k_0_reg_94[10]_i_3 
       (.I0(CO),
        .I1(Q[0]),
        .I2(\k_0_reg_94_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(call_0_pValidArray_3),
        .I5(ap_ce),
        .O(\k_0_reg_94[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[11]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [11]),
        .I3(load_21_dataOutArray_0[11]),
        .I4(Q[2]),
        .I5(k_reg_172[11]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[12]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [12]),
        .I3(load_21_dataOutArray_0[12]),
        .I4(Q[2]),
        .I5(k_reg_172[12]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[13]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [13]),
        .I3(load_21_dataOutArray_0[13]),
        .I4(Q[2]),
        .I5(k_reg_172[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[14]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [14]),
        .I3(load_21_dataOutArray_0[14]),
        .I4(Q[2]),
        .I5(k_reg_172[14]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[15]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [15]),
        .I3(load_21_dataOutArray_0[15]),
        .I4(Q[2]),
        .I5(k_reg_172[15]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[16]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [16]),
        .I3(load_21_dataOutArray_0[16]),
        .I4(Q[2]),
        .I5(k_reg_172[16]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[17]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [17]),
        .I3(load_21_dataOutArray_0[17]),
        .I4(Q[2]),
        .I5(k_reg_172[17]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[18]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [18]),
        .I3(load_21_dataOutArray_0[18]),
        .I4(Q[2]),
        .I5(k_reg_172[18]),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[19]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [19]),
        .I3(load_21_dataOutArray_0[19]),
        .I4(Q[2]),
        .I5(k_reg_172[19]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[1]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [1]),
        .I3(load_21_dataOutArray_0[1]),
        .I4(Q[2]),
        .I5(k_reg_172[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[20]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [20]),
        .I3(load_21_dataOutArray_0[20]),
        .I4(Q[2]),
        .I5(k_reg_172[20]),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[21]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [21]),
        .I3(load_21_dataOutArray_0[21]),
        .I4(Q[2]),
        .I5(k_reg_172[21]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[22]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [22]),
        .I3(load_21_dataOutArray_0[22]),
        .I4(Q[2]),
        .I5(k_reg_172[22]),
        .O(p_0_in[22]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[23]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [23]),
        .I3(load_21_dataOutArray_0[23]),
        .I4(Q[2]),
        .I5(k_reg_172[23]),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[24]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [24]),
        .I3(load_21_dataOutArray_0[24]),
        .I4(Q[2]),
        .I5(k_reg_172[24]),
        .O(p_0_in[24]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[25]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [25]),
        .I3(load_21_dataOutArray_0[25]),
        .I4(Q[2]),
        .I5(k_reg_172[25]),
        .O(p_0_in[25]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[26]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [26]),
        .I3(load_21_dataOutArray_0[26]),
        .I4(Q[2]),
        .I5(k_reg_172[26]),
        .O(p_0_in[26]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[27]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [27]),
        .I3(load_21_dataOutArray_0[27]),
        .I4(Q[2]),
        .I5(k_reg_172[27]),
        .O(p_0_in[27]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[28]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [28]),
        .I3(load_21_dataOutArray_0[28]),
        .I4(Q[2]),
        .I5(k_reg_172[28]),
        .O(p_0_in[28]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[29]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [29]),
        .I3(load_21_dataOutArray_0[29]),
        .I4(Q[2]),
        .I5(k_reg_172[29]),
        .O(p_0_in[29]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[2]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [2]),
        .I3(load_21_dataOutArray_0[2]),
        .I4(Q[2]),
        .I5(k_reg_172[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[30]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [30]),
        .I3(load_21_dataOutArray_0[30]),
        .I4(Q[2]),
        .I5(k_reg_172[30]),
        .O(p_0_in[30]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[31]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [31]),
        .I3(load_21_dataOutArray_0[31]),
        .I4(Q[2]),
        .I5(k_reg_172[31]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[3]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [3]),
        .I3(load_21_dataOutArray_0[3]),
        .I4(Q[2]),
        .I5(k_reg_172[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[4]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [4]),
        .I3(load_21_dataOutArray_0[4]),
        .I4(Q[2]),
        .I5(k_reg_172[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[5]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [5]),
        .I3(load_21_dataOutArray_0[5]),
        .I4(Q[2]),
        .I5(k_reg_172[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[6]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [6]),
        .I3(load_21_dataOutArray_0[6]),
        .I4(Q[2]),
        .I5(k_reg_172[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[7]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [7]),
        .I3(load_21_dataOutArray_0[7]),
        .I4(Q[2]),
        .I5(k_reg_172[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[8]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [8]),
        .I3(load_21_dataOutArray_0[8]),
        .I4(Q[2]),
        .I5(k_reg_172[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFE100000FE10)) 
    \k_0_reg_94[9]_i_1 
       (.I0(load_21_pValidArray_0),
        .I1(full_reg_0),
        .I2(\buf_in_reg[0]_5 [9]),
        .I3(load_21_dataOutArray_0[9]),
        .I4(Q[2]),
        .I5(k_reg_172[9]),
        .O(p_0_in[9]));
  FDRE \k_0_reg_94_reg[0] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[0]),
        .Q(\k_0_reg_94_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[10] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[10]),
        .Q(\k_0_reg_94_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[11] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[11]),
        .Q(\k_0_reg_94_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[12] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[12]),
        .Q(\k_0_reg_94_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[13] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[13]),
        .Q(\k_0_reg_94_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[14] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[14]),
        .Q(\k_0_reg_94_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[15] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[15]),
        .Q(\k_0_reg_94_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[16] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[16]),
        .Q(\k_0_reg_94_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[17] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[17]),
        .Q(\k_0_reg_94_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[18] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[18]),
        .Q(\k_0_reg_94_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[19] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[19]),
        .Q(\k_0_reg_94_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[1] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[1]),
        .Q(\k_0_reg_94_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[20] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[20]),
        .Q(\k_0_reg_94_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[21] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[21]),
        .Q(\k_0_reg_94_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[22] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[22]),
        .Q(\k_0_reg_94_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[23] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[23]),
        .Q(\k_0_reg_94_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[24] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[24]),
        .Q(\k_0_reg_94_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[25] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[25]),
        .Q(\k_0_reg_94_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[26] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[26]),
        .Q(\k_0_reg_94_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[27] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[27]),
        .Q(\k_0_reg_94_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[28] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[28]),
        .Q(\k_0_reg_94_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[29] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[29]),
        .Q(\k_0_reg_94_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[2] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[2]),
        .Q(\k_0_reg_94_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[30] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[30]),
        .Q(\k_0_reg_94_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[31] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[31]),
        .Q(\k_0_reg_94_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[3] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[3]),
        .Q(\k_0_reg_94_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[4] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[4]),
        .Q(\k_0_reg_94_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[5] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[5]),
        .Q(\k_0_reg_94_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[6] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[6]),
        .Q(\k_0_reg_94_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[7] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[7]),
        .Q(\k_0_reg_94_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[8] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[8]),
        .Q(\k_0_reg_94_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \k_0_reg_94_reg[9] 
       (.C(clk),
        .CE(k_0_reg_94),
        .D(p_0_in[9]),
        .Q(\k_0_reg_94_reg[31]_0 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \k_reg_172[0]_i_1 
       (.I0(\k_0_reg_94_reg[31]_0 [0]),
        .O(k_fu_114_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \k_reg_172[31]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(ap_ce),
        .O(k_reg_1720));
  FDRE \k_reg_172_reg[0] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[0]),
        .Q(k_reg_172[0]),
        .R(1'b0));
  FDRE \k_reg_172_reg[10] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[10]),
        .Q(k_reg_172[10]),
        .R(1'b0));
  FDRE \k_reg_172_reg[11] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[11]),
        .Q(k_reg_172[11]),
        .R(1'b0));
  FDRE \k_reg_172_reg[12] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[12]),
        .Q(k_reg_172[12]),
        .R(1'b0));
  FDRE \k_reg_172_reg[13] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[13]),
        .Q(k_reg_172[13]),
        .R(1'b0));
  FDRE \k_reg_172_reg[14] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[14]),
        .Q(k_reg_172[14]),
        .R(1'b0));
  FDRE \k_reg_172_reg[15] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[15]),
        .Q(k_reg_172[15]),
        .R(1'b0));
  FDRE \k_reg_172_reg[16] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[16]),
        .Q(k_reg_172[16]),
        .R(1'b0));
  CARRY8 \k_reg_172_reg[16]_i_1 
       (.CI(\k_reg_172_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\k_reg_172_reg[16]_i_1_n_0 ,\k_reg_172_reg[16]_i_1_n_1 ,\k_reg_172_reg[16]_i_1_n_2 ,\k_reg_172_reg[16]_i_1_n_3 ,\k_reg_172_reg[16]_i_1_n_4 ,\k_reg_172_reg[16]_i_1_n_5 ,\k_reg_172_reg[16]_i_1_n_6 ,\k_reg_172_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(k_fu_114_p2[16:9]),
        .S(\k_0_reg_94_reg[31]_0 [16:9]));
  FDRE \k_reg_172_reg[17] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[17]),
        .Q(k_reg_172[17]),
        .R(1'b0));
  FDRE \k_reg_172_reg[18] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[18]),
        .Q(k_reg_172[18]),
        .R(1'b0));
  FDRE \k_reg_172_reg[19] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[19]),
        .Q(k_reg_172[19]),
        .R(1'b0));
  FDRE \k_reg_172_reg[1] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[1]),
        .Q(k_reg_172[1]),
        .R(1'b0));
  FDRE \k_reg_172_reg[20] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[20]),
        .Q(k_reg_172[20]),
        .R(1'b0));
  FDRE \k_reg_172_reg[21] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[21]),
        .Q(k_reg_172[21]),
        .R(1'b0));
  FDRE \k_reg_172_reg[22] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[22]),
        .Q(k_reg_172[22]),
        .R(1'b0));
  FDRE \k_reg_172_reg[23] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[23]),
        .Q(k_reg_172[23]),
        .R(1'b0));
  FDRE \k_reg_172_reg[24] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[24]),
        .Q(k_reg_172[24]),
        .R(1'b0));
  CARRY8 \k_reg_172_reg[24]_i_1 
       (.CI(\k_reg_172_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\k_reg_172_reg[24]_i_1_n_0 ,\k_reg_172_reg[24]_i_1_n_1 ,\k_reg_172_reg[24]_i_1_n_2 ,\k_reg_172_reg[24]_i_1_n_3 ,\k_reg_172_reg[24]_i_1_n_4 ,\k_reg_172_reg[24]_i_1_n_5 ,\k_reg_172_reg[24]_i_1_n_6 ,\k_reg_172_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(k_fu_114_p2[24:17]),
        .S(\k_0_reg_94_reg[31]_0 [24:17]));
  FDRE \k_reg_172_reg[25] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[25]),
        .Q(k_reg_172[25]),
        .R(1'b0));
  FDRE \k_reg_172_reg[26] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[26]),
        .Q(k_reg_172[26]),
        .R(1'b0));
  FDRE \k_reg_172_reg[27] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[27]),
        .Q(k_reg_172[27]),
        .R(1'b0));
  FDRE \k_reg_172_reg[28] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[28]),
        .Q(k_reg_172[28]),
        .R(1'b0));
  FDRE \k_reg_172_reg[29] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[29]),
        .Q(k_reg_172[29]),
        .R(1'b0));
  FDRE \k_reg_172_reg[2] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[2]),
        .Q(k_reg_172[2]),
        .R(1'b0));
  FDRE \k_reg_172_reg[30] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[30]),
        .Q(k_reg_172[30]),
        .R(1'b0));
  FDRE \k_reg_172_reg[31] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[31]),
        .Q(k_reg_172[31]),
        .R(1'b0));
  CARRY8 \k_reg_172_reg[31]_i_2 
       (.CI(\k_reg_172_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_k_reg_172_reg[31]_i_2_CO_UNCONNECTED [7:6],\k_reg_172_reg[31]_i_2_n_2 ,\k_reg_172_reg[31]_i_2_n_3 ,\k_reg_172_reg[31]_i_2_n_4 ,\k_reg_172_reg[31]_i_2_n_5 ,\k_reg_172_reg[31]_i_2_n_6 ,\k_reg_172_reg[31]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg_172_reg[31]_i_2_O_UNCONNECTED [7],k_fu_114_p2[31:25]}),
        .S({1'b0,\k_0_reg_94_reg[31]_0 [31:25]}));
  FDRE \k_reg_172_reg[3] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[3]),
        .Q(k_reg_172[3]),
        .R(1'b0));
  FDRE \k_reg_172_reg[4] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[4]),
        .Q(k_reg_172[4]),
        .R(1'b0));
  FDRE \k_reg_172_reg[5] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[5]),
        .Q(k_reg_172[5]),
        .R(1'b0));
  FDRE \k_reg_172_reg[6] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[6]),
        .Q(k_reg_172[6]),
        .R(1'b0));
  FDRE \k_reg_172_reg[7] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[7]),
        .Q(k_reg_172[7]),
        .R(1'b0));
  FDRE \k_reg_172_reg[8] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[8]),
        .Q(k_reg_172[8]),
        .R(1'b0));
  CARRY8 \k_reg_172_reg[8]_i_1 
       (.CI(\k_0_reg_94_reg[31]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\k_reg_172_reg[8]_i_1_n_0 ,\k_reg_172_reg[8]_i_1_n_1 ,\k_reg_172_reg[8]_i_1_n_2 ,\k_reg_172_reg[8]_i_1_n_3 ,\k_reg_172_reg[8]_i_1_n_4 ,\k_reg_172_reg[8]_i_1_n_5 ,\k_reg_172_reg[8]_i_1_n_6 ,\k_reg_172_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(k_fu_114_p2[8:1]),
        .S(\k_0_reg_94_reg[31]_0 [8:1]));
  FDRE \k_reg_172_reg[9] 
       (.C(clk),
        .CE(k_reg_1720),
        .D(k_fu_114_p2[9]),
        .Q(k_reg_172[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln9_fu_130_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln9_fu_130_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B_val_q0[31],B_val_q0[31],B_val_q0[31],B_val_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln9_fu_130_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln9_fu_130_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln9_fu_130_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(C_addr_reg_1820),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln9_fu_130_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln9_fu_130_p2_OVERFLOW_UNCONNECTED),
        .P({mul_ln9_fu_130_p2_n_58,mul_ln9_fu_130_p2_n_59,mul_ln9_fu_130_p2_n_60,mul_ln9_fu_130_p2_n_61,mul_ln9_fu_130_p2_n_62,mul_ln9_fu_130_p2_n_63,mul_ln9_fu_130_p2_n_64,mul_ln9_fu_130_p2_n_65,mul_ln9_fu_130_p2_n_66,mul_ln9_fu_130_p2_n_67,mul_ln9_fu_130_p2_n_68,mul_ln9_fu_130_p2_n_69,mul_ln9_fu_130_p2_n_70,mul_ln9_fu_130_p2_n_71,mul_ln9_fu_130_p2_n_72,mul_ln9_fu_130_p2_n_73,mul_ln9_fu_130_p2_n_74,mul_ln9_fu_130_p2_n_75,mul_ln9_fu_130_p2_n_76,mul_ln9_fu_130_p2_n_77,mul_ln9_fu_130_p2_n_78,mul_ln9_fu_130_p2_n_79,mul_ln9_fu_130_p2_n_80,mul_ln9_fu_130_p2_n_81,mul_ln9_fu_130_p2_n_82,mul_ln9_fu_130_p2_n_83,mul_ln9_fu_130_p2_n_84,mul_ln9_fu_130_p2_n_85,mul_ln9_fu_130_p2_n_86,mul_ln9_fu_130_p2_n_87,mul_ln9_fu_130_p2_n_88,mul_ln9_fu_130_p2_n_89,mul_ln9_fu_130_p2_n_90,mul_ln9_fu_130_p2_n_91,mul_ln9_fu_130_p2_n_92,mul_ln9_fu_130_p2_n_93,mul_ln9_fu_130_p2_n_94,mul_ln9_fu_130_p2_n_95,mul_ln9_fu_130_p2_n_96,mul_ln9_fu_130_p2_n_97,mul_ln9_fu_130_p2_n_98,mul_ln9_fu_130_p2_n_99,mul_ln9_fu_130_p2_n_100,mul_ln9_fu_130_p2_n_101,mul_ln9_fu_130_p2_n_102,mul_ln9_fu_130_p2_n_103,mul_ln9_fu_130_p2_n_104,mul_ln9_fu_130_p2_n_105}),
        .PATTERNBDETECT(NLW_mul_ln9_fu_130_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln9_fu_130_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln9_fu_130_p2_n_106,mul_ln9_fu_130_p2_n_107,mul_ln9_fu_130_p2_n_108,mul_ln9_fu_130_p2_n_109,mul_ln9_fu_130_p2_n_110,mul_ln9_fu_130_p2_n_111,mul_ln9_fu_130_p2_n_112,mul_ln9_fu_130_p2_n_113,mul_ln9_fu_130_p2_n_114,mul_ln9_fu_130_p2_n_115,mul_ln9_fu_130_p2_n_116,mul_ln9_fu_130_p2_n_117,mul_ln9_fu_130_p2_n_118,mul_ln9_fu_130_p2_n_119,mul_ln9_fu_130_p2_n_120,mul_ln9_fu_130_p2_n_121,mul_ln9_fu_130_p2_n_122,mul_ln9_fu_130_p2_n_123,mul_ln9_fu_130_p2_n_124,mul_ln9_fu_130_p2_n_125,mul_ln9_fu_130_p2_n_126,mul_ln9_fu_130_p2_n_127,mul_ln9_fu_130_p2_n_128,mul_ln9_fu_130_p2_n_129,mul_ln9_fu_130_p2_n_130,mul_ln9_fu_130_p2_n_131,mul_ln9_fu_130_p2_n_132,mul_ln9_fu_130_p2_n_133,mul_ln9_fu_130_p2_n_134,mul_ln9_fu_130_p2_n_135,mul_ln9_fu_130_p2_n_136,mul_ln9_fu_130_p2_n_137,mul_ln9_fu_130_p2_n_138,mul_ln9_fu_130_p2_n_139,mul_ln9_fu_130_p2_n_140,mul_ln9_fu_130_p2_n_141,mul_ln9_fu_130_p2_n_142,mul_ln9_fu_130_p2_n_143,mul_ln9_fu_130_p2_n_144,mul_ln9_fu_130_p2_n_145,mul_ln9_fu_130_p2_n_146,mul_ln9_fu_130_p2_n_147,mul_ln9_fu_130_p2_n_148,mul_ln9_fu_130_p2_n_149,mul_ln9_fu_130_p2_n_150,mul_ln9_fu_130_p2_n_151,mul_ln9_fu_130_p2_n_152,mul_ln9_fu_130_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln9_fu_130_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln9_fu_130_p2_XOROUT_UNCONNECTED[7:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln9_fu_130_p2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_val_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({mul_ln9_fu_130_p2__0_n_24,mul_ln9_fu_130_p2__0_n_25,mul_ln9_fu_130_p2__0_n_26,mul_ln9_fu_130_p2__0_n_27,mul_ln9_fu_130_p2__0_n_28,mul_ln9_fu_130_p2__0_n_29,mul_ln9_fu_130_p2__0_n_30,mul_ln9_fu_130_p2__0_n_31,mul_ln9_fu_130_p2__0_n_32,mul_ln9_fu_130_p2__0_n_33,mul_ln9_fu_130_p2__0_n_34,mul_ln9_fu_130_p2__0_n_35,mul_ln9_fu_130_p2__0_n_36,mul_ln9_fu_130_p2__0_n_37,mul_ln9_fu_130_p2__0_n_38,mul_ln9_fu_130_p2__0_n_39,mul_ln9_fu_130_p2__0_n_40,mul_ln9_fu_130_p2__0_n_41,mul_ln9_fu_130_p2__0_n_42,mul_ln9_fu_130_p2__0_n_43,mul_ln9_fu_130_p2__0_n_44,mul_ln9_fu_130_p2__0_n_45,mul_ln9_fu_130_p2__0_n_46,mul_ln9_fu_130_p2__0_n_47,mul_ln9_fu_130_p2__0_n_48,mul_ln9_fu_130_p2__0_n_49,mul_ln9_fu_130_p2__0_n_50,mul_ln9_fu_130_p2__0_n_51,mul_ln9_fu_130_p2__0_n_52,mul_ln9_fu_130_p2__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,a[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln9_fu_130_p2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln9_fu_130_p2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln9_fu_130_p2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(C_addr_reg_1820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln9_fu_130_p2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln9_fu_130_p2__0_OVERFLOW_UNCONNECTED),
        .P({mul_ln9_fu_130_p2__0_n_58,mul_ln9_fu_130_p2__0_n_59,mul_ln9_fu_130_p2__0_n_60,mul_ln9_fu_130_p2__0_n_61,mul_ln9_fu_130_p2__0_n_62,mul_ln9_fu_130_p2__0_n_63,mul_ln9_fu_130_p2__0_n_64,mul_ln9_fu_130_p2__0_n_65,mul_ln9_fu_130_p2__0_n_66,mul_ln9_fu_130_p2__0_n_67,mul_ln9_fu_130_p2__0_n_68,mul_ln9_fu_130_p2__0_n_69,mul_ln9_fu_130_p2__0_n_70,mul_ln9_fu_130_p2__0_n_71,mul_ln9_fu_130_p2__0_n_72,mul_ln9_fu_130_p2__0_n_73,mul_ln9_fu_130_p2__0_n_74,mul_ln9_fu_130_p2__0_n_75,mul_ln9_fu_130_p2__0_n_76,mul_ln9_fu_130_p2__0_n_77,mul_ln9_fu_130_p2__0_n_78,mul_ln9_fu_130_p2__0_n_79,mul_ln9_fu_130_p2__0_n_80,mul_ln9_fu_130_p2__0_n_81,mul_ln9_fu_130_p2__0_n_82,mul_ln9_fu_130_p2__0_n_83,mul_ln9_fu_130_p2__0_n_84,mul_ln9_fu_130_p2__0_n_85,mul_ln9_fu_130_p2__0_n_86,mul_ln9_fu_130_p2__0_n_87,mul_ln9_fu_130_p2__0_n_88,mul_ln9_fu_130_p2__0_n_89,mul_ln9_fu_130_p2__0_n_90,mul_ln9_fu_130_p2__0_n_91,mul_ln9_fu_130_p2__0_n_92,mul_ln9_fu_130_p2__0_n_93,mul_ln9_fu_130_p2__0_n_94,mul_ln9_fu_130_p2__0_n_95,mul_ln9_fu_130_p2__0_n_96,mul_ln9_fu_130_p2__0_n_97,mul_ln9_fu_130_p2__0_n_98,mul_ln9_fu_130_p2__0_n_99,mul_ln9_fu_130_p2__0_n_100,mul_ln9_fu_130_p2__0_n_101,mul_ln9_fu_130_p2__0_n_102,mul_ln9_fu_130_p2__0_n_103,mul_ln9_fu_130_p2__0_n_104,mul_ln9_fu_130_p2__0_n_105}),
        .PATTERNBDETECT(NLW_mul_ln9_fu_130_p2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln9_fu_130_p2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln9_fu_130_p2__0_n_106,mul_ln9_fu_130_p2__0_n_107,mul_ln9_fu_130_p2__0_n_108,mul_ln9_fu_130_p2__0_n_109,mul_ln9_fu_130_p2__0_n_110,mul_ln9_fu_130_p2__0_n_111,mul_ln9_fu_130_p2__0_n_112,mul_ln9_fu_130_p2__0_n_113,mul_ln9_fu_130_p2__0_n_114,mul_ln9_fu_130_p2__0_n_115,mul_ln9_fu_130_p2__0_n_116,mul_ln9_fu_130_p2__0_n_117,mul_ln9_fu_130_p2__0_n_118,mul_ln9_fu_130_p2__0_n_119,mul_ln9_fu_130_p2__0_n_120,mul_ln9_fu_130_p2__0_n_121,mul_ln9_fu_130_p2__0_n_122,mul_ln9_fu_130_p2__0_n_123,mul_ln9_fu_130_p2__0_n_124,mul_ln9_fu_130_p2__0_n_125,mul_ln9_fu_130_p2__0_n_126,mul_ln9_fu_130_p2__0_n_127,mul_ln9_fu_130_p2__0_n_128,mul_ln9_fu_130_p2__0_n_129,mul_ln9_fu_130_p2__0_n_130,mul_ln9_fu_130_p2__0_n_131,mul_ln9_fu_130_p2__0_n_132,mul_ln9_fu_130_p2__0_n_133,mul_ln9_fu_130_p2__0_n_134,mul_ln9_fu_130_p2__0_n_135,mul_ln9_fu_130_p2__0_n_136,mul_ln9_fu_130_p2__0_n_137,mul_ln9_fu_130_p2__0_n_138,mul_ln9_fu_130_p2__0_n_139,mul_ln9_fu_130_p2__0_n_140,mul_ln9_fu_130_p2__0_n_141,mul_ln9_fu_130_p2__0_n_142,mul_ln9_fu_130_p2__0_n_143,mul_ln9_fu_130_p2__0_n_144,mul_ln9_fu_130_p2__0_n_145,mul_ln9_fu_130_p2__0_n_146,mul_ln9_fu_130_p2__0_n_147,mul_ln9_fu_130_p2__0_n_148,mul_ln9_fu_130_p2__0_n_149,mul_ln9_fu_130_p2__0_n_150,mul_ln9_fu_130_p2__0_n_151,mul_ln9_fu_130_p2__0_n_152,mul_ln9_fu_130_p2__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln9_fu_130_p2__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln9_fu_130_p2__0_XOROUT_UNCONNECTED[7:0]));
  CARRY8 mul_ln9_fu_130_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({mul_ln9_fu_130_p2_carry_n_0,mul_ln9_fu_130_p2_carry_n_1,mul_ln9_fu_130_p2_carry_n_2,mul_ln9_fu_130_p2_carry_n_3,mul_ln9_fu_130_p2_carry_n_4,mul_ln9_fu_130_p2_carry_n_5,mul_ln9_fu_130_p2_carry_n_6,mul_ln9_fu_130_p2_carry_n_7}),
        .DI({mul_ln9_reg_187_reg_n_99,mul_ln9_reg_187_reg_n_100,mul_ln9_reg_187_reg_n_101,mul_ln9_reg_187_reg_n_102,mul_ln9_reg_187_reg_n_103,mul_ln9_reg_187_reg_n_104,mul_ln9_reg_187_reg_n_105,1'b0}),
        .O(mul_ln9_reg_187_reg__1[23:16]),
        .S({mul_ln9_fu_130_p2_carry_i_1_n_0,mul_ln9_fu_130_p2_carry_i_2_n_0,mul_ln9_fu_130_p2_carry_i_3_n_0,mul_ln9_fu_130_p2_carry_i_4_n_0,mul_ln9_fu_130_p2_carry_i_5_n_0,mul_ln9_fu_130_p2_carry_i_6_n_0,mul_ln9_fu_130_p2_carry_i_7_n_0,\mul_ln9_reg_187_reg[16]__0_n_0 }));
  CARRY8 mul_ln9_fu_130_p2_carry__0
       (.CI(mul_ln9_fu_130_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_mul_ln9_fu_130_p2_carry__0_CO_UNCONNECTED[7],mul_ln9_fu_130_p2_carry__0_n_1,mul_ln9_fu_130_p2_carry__0_n_2,mul_ln9_fu_130_p2_carry__0_n_3,mul_ln9_fu_130_p2_carry__0_n_4,mul_ln9_fu_130_p2_carry__0_n_5,mul_ln9_fu_130_p2_carry__0_n_6,mul_ln9_fu_130_p2_carry__0_n_7}),
        .DI({1'b0,mul_ln9_reg_187_reg_n_92,mul_ln9_reg_187_reg_n_93,mul_ln9_reg_187_reg_n_94,mul_ln9_reg_187_reg_n_95,mul_ln9_reg_187_reg_n_96,mul_ln9_reg_187_reg_n_97,mul_ln9_reg_187_reg_n_98}),
        .O(mul_ln9_reg_187_reg__1[31:24]),
        .S({mul_ln9_fu_130_p2_carry__0_i_1_n_0,mul_ln9_fu_130_p2_carry__0_i_2_n_0,mul_ln9_fu_130_p2_carry__0_i_3_n_0,mul_ln9_fu_130_p2_carry__0_i_4_n_0,mul_ln9_fu_130_p2_carry__0_i_5_n_0,mul_ln9_fu_130_p2_carry__0_i_6_n_0,mul_ln9_fu_130_p2_carry__0_i_7_n_0,mul_ln9_fu_130_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry__0_i_1
       (.I0(mul_ln9_reg_187_reg_n_91),
        .I1(mul_ln9_fu_130_p2_n_91),
        .O(mul_ln9_fu_130_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry__0_i_2
       (.I0(mul_ln9_reg_187_reg_n_92),
        .I1(mul_ln9_fu_130_p2_n_92),
        .O(mul_ln9_fu_130_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry__0_i_3
       (.I0(mul_ln9_reg_187_reg_n_93),
        .I1(mul_ln9_fu_130_p2_n_93),
        .O(mul_ln9_fu_130_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry__0_i_4
       (.I0(mul_ln9_reg_187_reg_n_94),
        .I1(mul_ln9_fu_130_p2_n_94),
        .O(mul_ln9_fu_130_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry__0_i_5
       (.I0(mul_ln9_reg_187_reg_n_95),
        .I1(mul_ln9_fu_130_p2_n_95),
        .O(mul_ln9_fu_130_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry__0_i_6
       (.I0(mul_ln9_reg_187_reg_n_96),
        .I1(mul_ln9_fu_130_p2_n_96),
        .O(mul_ln9_fu_130_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry__0_i_7
       (.I0(mul_ln9_reg_187_reg_n_97),
        .I1(mul_ln9_fu_130_p2_n_97),
        .O(mul_ln9_fu_130_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry__0_i_8
       (.I0(mul_ln9_reg_187_reg_n_98),
        .I1(mul_ln9_fu_130_p2_n_98),
        .O(mul_ln9_fu_130_p2_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry_i_1
       (.I0(mul_ln9_reg_187_reg_n_99),
        .I1(mul_ln9_fu_130_p2_n_99),
        .O(mul_ln9_fu_130_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry_i_2
       (.I0(mul_ln9_reg_187_reg_n_100),
        .I1(mul_ln9_fu_130_p2_n_100),
        .O(mul_ln9_fu_130_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry_i_3
       (.I0(mul_ln9_reg_187_reg_n_101),
        .I1(mul_ln9_fu_130_p2_n_101),
        .O(mul_ln9_fu_130_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry_i_4
       (.I0(mul_ln9_reg_187_reg_n_102),
        .I1(mul_ln9_fu_130_p2_n_102),
        .O(mul_ln9_fu_130_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry_i_5
       (.I0(mul_ln9_reg_187_reg_n_103),
        .I1(mul_ln9_fu_130_p2_n_103),
        .O(mul_ln9_fu_130_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry_i_6
       (.I0(mul_ln9_reg_187_reg_n_104),
        .I1(mul_ln9_fu_130_p2_n_104),
        .O(mul_ln9_fu_130_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln9_fu_130_p2_carry_i_7
       (.I0(mul_ln9_reg_187_reg_n_105),
        .I1(mul_ln9_fu_130_p2_n_105),
        .O(mul_ln9_fu_130_p2_carry_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln9_reg_187_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({mul_ln9_fu_130_p2__0_n_24,mul_ln9_fu_130_p2__0_n_25,mul_ln9_fu_130_p2__0_n_26,mul_ln9_fu_130_p2__0_n_27,mul_ln9_fu_130_p2__0_n_28,mul_ln9_fu_130_p2__0_n_29,mul_ln9_fu_130_p2__0_n_30,mul_ln9_fu_130_p2__0_n_31,mul_ln9_fu_130_p2__0_n_32,mul_ln9_fu_130_p2__0_n_33,mul_ln9_fu_130_p2__0_n_34,mul_ln9_fu_130_p2__0_n_35,mul_ln9_fu_130_p2__0_n_36,mul_ln9_fu_130_p2__0_n_37,mul_ln9_fu_130_p2__0_n_38,mul_ln9_fu_130_p2__0_n_39,mul_ln9_fu_130_p2__0_n_40,mul_ln9_fu_130_p2__0_n_41,mul_ln9_fu_130_p2__0_n_42,mul_ln9_fu_130_p2__0_n_43,mul_ln9_fu_130_p2__0_n_44,mul_ln9_fu_130_p2__0_n_45,mul_ln9_fu_130_p2__0_n_46,mul_ln9_fu_130_p2__0_n_47,mul_ln9_fu_130_p2__0_n_48,mul_ln9_fu_130_p2__0_n_49,mul_ln9_fu_130_p2__0_n_50,mul_ln9_fu_130_p2__0_n_51,mul_ln9_fu_130_p2__0_n_52,mul_ln9_fu_130_p2__0_n_53}),
        .ACOUT(NLW_mul_ln9_reg_187_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a[31],a[31],a[31],a[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln9_reg_187_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln9_reg_187_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln9_reg_187_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln9_reg_187_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln9_reg_187_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln9_reg_187_reg_n_58,mul_ln9_reg_187_reg_n_59,mul_ln9_reg_187_reg_n_60,mul_ln9_reg_187_reg_n_61,mul_ln9_reg_187_reg_n_62,mul_ln9_reg_187_reg_n_63,mul_ln9_reg_187_reg_n_64,mul_ln9_reg_187_reg_n_65,mul_ln9_reg_187_reg_n_66,mul_ln9_reg_187_reg_n_67,mul_ln9_reg_187_reg_n_68,mul_ln9_reg_187_reg_n_69,mul_ln9_reg_187_reg_n_70,mul_ln9_reg_187_reg_n_71,mul_ln9_reg_187_reg_n_72,mul_ln9_reg_187_reg_n_73,mul_ln9_reg_187_reg_n_74,mul_ln9_reg_187_reg_n_75,mul_ln9_reg_187_reg_n_76,mul_ln9_reg_187_reg_n_77,mul_ln9_reg_187_reg_n_78,mul_ln9_reg_187_reg_n_79,mul_ln9_reg_187_reg_n_80,mul_ln9_reg_187_reg_n_81,mul_ln9_reg_187_reg_n_82,mul_ln9_reg_187_reg_n_83,mul_ln9_reg_187_reg_n_84,mul_ln9_reg_187_reg_n_85,mul_ln9_reg_187_reg_n_86,mul_ln9_reg_187_reg_n_87,mul_ln9_reg_187_reg_n_88,mul_ln9_reg_187_reg_n_89,mul_ln9_reg_187_reg_n_90,mul_ln9_reg_187_reg_n_91,mul_ln9_reg_187_reg_n_92,mul_ln9_reg_187_reg_n_93,mul_ln9_reg_187_reg_n_94,mul_ln9_reg_187_reg_n_95,mul_ln9_reg_187_reg_n_96,mul_ln9_reg_187_reg_n_97,mul_ln9_reg_187_reg_n_98,mul_ln9_reg_187_reg_n_99,mul_ln9_reg_187_reg_n_100,mul_ln9_reg_187_reg_n_101,mul_ln9_reg_187_reg_n_102,mul_ln9_reg_187_reg_n_103,mul_ln9_reg_187_reg_n_104,mul_ln9_reg_187_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln9_reg_187_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln9_reg_187_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_ln9_fu_130_p2__0_n_106,mul_ln9_fu_130_p2__0_n_107,mul_ln9_fu_130_p2__0_n_108,mul_ln9_fu_130_p2__0_n_109,mul_ln9_fu_130_p2__0_n_110,mul_ln9_fu_130_p2__0_n_111,mul_ln9_fu_130_p2__0_n_112,mul_ln9_fu_130_p2__0_n_113,mul_ln9_fu_130_p2__0_n_114,mul_ln9_fu_130_p2__0_n_115,mul_ln9_fu_130_p2__0_n_116,mul_ln9_fu_130_p2__0_n_117,mul_ln9_fu_130_p2__0_n_118,mul_ln9_fu_130_p2__0_n_119,mul_ln9_fu_130_p2__0_n_120,mul_ln9_fu_130_p2__0_n_121,mul_ln9_fu_130_p2__0_n_122,mul_ln9_fu_130_p2__0_n_123,mul_ln9_fu_130_p2__0_n_124,mul_ln9_fu_130_p2__0_n_125,mul_ln9_fu_130_p2__0_n_126,mul_ln9_fu_130_p2__0_n_127,mul_ln9_fu_130_p2__0_n_128,mul_ln9_fu_130_p2__0_n_129,mul_ln9_fu_130_p2__0_n_130,mul_ln9_fu_130_p2__0_n_131,mul_ln9_fu_130_p2__0_n_132,mul_ln9_fu_130_p2__0_n_133,mul_ln9_fu_130_p2__0_n_134,mul_ln9_fu_130_p2__0_n_135,mul_ln9_fu_130_p2__0_n_136,mul_ln9_fu_130_p2__0_n_137,mul_ln9_fu_130_p2__0_n_138,mul_ln9_fu_130_p2__0_n_139,mul_ln9_fu_130_p2__0_n_140,mul_ln9_fu_130_p2__0_n_141,mul_ln9_fu_130_p2__0_n_142,mul_ln9_fu_130_p2__0_n_143,mul_ln9_fu_130_p2__0_n_144,mul_ln9_fu_130_p2__0_n_145,mul_ln9_fu_130_p2__0_n_146,mul_ln9_fu_130_p2__0_n_147,mul_ln9_fu_130_p2__0_n_148,mul_ln9_fu_130_p2__0_n_149,mul_ln9_fu_130_p2__0_n_150,mul_ln9_fu_130_p2__0_n_151,mul_ln9_fu_130_p2__0_n_152,mul_ln9_fu_130_p2__0_n_153}),
        .PCOUT(NLW_mul_ln9_reg_187_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln9_reg_187_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln9_reg_187_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \mul_ln9_reg_187_reg[0]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_105),
        .Q(\mul_ln9_reg_187_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[10]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_95),
        .Q(\mul_ln9_reg_187_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[11]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_94),
        .Q(\mul_ln9_reg_187_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[12]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_93),
        .Q(\mul_ln9_reg_187_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[13]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_92),
        .Q(\mul_ln9_reg_187_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[14]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_91),
        .Q(\mul_ln9_reg_187_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[15]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_90),
        .Q(\mul_ln9_reg_187_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[16]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_89),
        .Q(\mul_ln9_reg_187_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[1]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_104),
        .Q(\mul_ln9_reg_187_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[2]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_103),
        .Q(\mul_ln9_reg_187_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[3]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_102),
        .Q(\mul_ln9_reg_187_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[4]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_101),
        .Q(\mul_ln9_reg_187_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[5]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_100),
        .Q(\mul_ln9_reg_187_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[6]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_99),
        .Q(\mul_ln9_reg_187_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[7]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_98),
        .Q(\mul_ln9_reg_187_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[8]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_97),
        .Q(\mul_ln9_reg_187_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln9_reg_187_reg[9]__0 
       (.C(clk),
        .CE(E),
        .D(mul_ln9_fu_130_p2__0_n_96),
        .Q(\mul_ln9_reg_187_reg[9]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \validArray[0]_i_1__23 
       (.I0(Q[0]),
        .I1(CO),
        .I2(ap_ce),
        .O(\ap_CS_fsm_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB
   (full_reg,
    full_reg_reg_0,
    tehb1_valid,
    reg_in,
    validArray0,
    Buffer_12_pValidArray_0,
    oehb_ready,
    clk,
    rst,
    full_reg_0,
    Buffer_12_validArray_0,
    reg_value,
    pValidAndForkStop,
    Buffer_16_validArray_0,
    \dataOutArray[0] ,
    mul_8_validArray_0,
    full_reg_1,
    icmp_9_validArray_0,
    fork_12_validArray_4);
  output full_reg;
  output full_reg_reg_0;
  output tehb1_valid;
  output reg_in;
  output validArray0;
  output Buffer_12_pValidArray_0;
  output oehb_ready;
  input clk;
  input rst;
  input full_reg_0;
  input Buffer_12_validArray_0;
  input reg_value;
  input pValidAndForkStop;
  input Buffer_16_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input mul_8_validArray_0;
  input full_reg_1;
  input icmp_9_validArray_0;
  input fork_12_validArray_4;

  wire Buffer_12_pValidArray_0;
  wire Buffer_12_validArray_0;
  wire Buffer_16_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire data_reg;
  wire \data_reg[0]_i_1__9_n_0 ;
  wire fork_12_validArray_4;
  wire full_reg;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_reg_0;
  wire icmp_9_validArray_0;
  wire mul_8_validArray_0;
  wire oehb_ready;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value;
  wire rst;
  wire tehb1_valid;
  wire validArray0;

  LUT6 #(
    .INIT(64'hFFFF0080FFF500A0)) 
    \data_reg[0]_i_1__9 
       (.I0(fork_12_validArray_4),
        .I1(full_reg_1),
        .I2(\dataOutArray[0] ),
        .I3(full_reg),
        .I4(data_reg),
        .I5(mul_8_validArray_0),
        .O(\data_reg[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h88A0880088008800)) 
    \data_reg[13]_i_2__0 
       (.I0(mul_8_validArray_0),
        .I1(data_reg),
        .I2(\dataOutArray[0] ),
        .I3(full_reg),
        .I4(reg_value),
        .I5(icmp_9_validArray_0),
        .O(Buffer_12_pValidArray_0));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\data_reg[0]_i_1__9_n_0 ),
        .Q(data_reg));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_reg_i_1__25
       (.I0(tehb1_valid),
        .I1(full_reg_0),
        .I2(Buffer_12_validArray_0),
        .O(full_reg_reg_0));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    full_reg_i_1__9
       (.I0(Buffer_16_validArray_0),
        .I1(full_reg_1),
        .I2(\dataOutArray[0] ),
        .I3(full_reg),
        .I4(data_reg),
        .I5(mul_8_validArray_0),
        .O(full_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8080000)) 
    full_reg_i_2__8
       (.I0(Buffer_16_validArray_0),
        .I1(\dataOutArray[0] ),
        .I2(full_reg),
        .I3(data_reg),
        .I4(mul_8_validArray_0),
        .I5(full_reg_1),
        .O(tehb1_valid));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
  LUT6 #(
    .INIT(64'h57F70000FFFFFFFF)) 
    \gen_assignements[1].other_assignments.regs[1]_i_1 
       (.I0(full_reg_1),
        .I1(\dataOutArray[0] ),
        .I2(full_reg),
        .I3(data_reg),
        .I4(Buffer_16_validArray_0),
        .I5(mul_8_validArray_0),
        .O(oehb_ready));
  LUT3 #(
    .INIT(8'h8F)) 
    reg_value_i_1__8
       (.I0(full_reg),
        .I1(reg_value),
        .I2(pValidAndForkStop),
        .O(reg_in));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \validArray[0]_i_1__5 
       (.I0(tehb1_valid),
        .I1(full_reg_0),
        .I2(Buffer_12_validArray_0),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_168
   (full_reg,
    full_reg0,
    clk,
    rst);
  output full_reg;
  input full_reg0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_170
   (full_reg,
    full_reg0,
    clk,
    rst);
  output full_reg;
  input full_reg0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_172
   (full_reg,
    full_reg0,
    clk,
    rst);
  output full_reg;
  input full_reg0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_174
   (full_reg,
    full_reg0,
    clk,
    rst);
  output full_reg;
  input full_reg0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_176
   (full_reg,
    full_reg0,
    clk,
    rst);
  output full_reg;
  input full_reg0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_56
   (validArray0,
    start_ready,
    clk,
    rst,
    start_internal,
    full_reg_reg_0);
  output validArray0;
  output start_ready;
  input clk;
  input rst;
  input start_internal;
  input full_reg_reg_0;

  wire clk;
  wire full_reg;
  wire full_reg_i_1__14_n_0;
  wire full_reg_reg_0;
  wire rst;
  wire start_internal;
  wire start_ready;
  wire validArray0;

  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    full_reg_i_1__14
       (.I0(full_reg),
        .I1(start_internal),
        .I2(full_reg_reg_0),
        .O(full_reg_i_1__14_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__14_n_0),
        .Q(full_reg));
  LUT1 #(
    .INIT(2'h1)) 
    start_ready_INST_0
       (.I0(full_reg),
        .O(start_ready));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \validArray[0]_i_1__22 
       (.I0(full_reg),
        .I1(start_internal),
        .I2(full_reg_reg_0),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_72
   (full_reg_reg_0,
    oehb1_ready,
    \validArray_reg[0] ,
    phi_29_dataInArray_0,
    reg_value_reg,
    validArray0,
    full_reg0,
    clk,
    rst,
    full_reg_0,
    Buffer_17_validArray_0,
    reg_value,
    oehb1_valid,
    branch_4_validArray_1,
    Buffer_25_validArray_0,
    branchC_21_validArray_1,
    Buffer_22_validArray_0,
    icmp_9_validArray_0,
    reg_value_4,
    reg_value_i_2__11,
    tehb1_valid,
    forkStop);
  output full_reg_reg_0;
  output oehb1_ready;
  output \validArray_reg[0] ;
  output phi_29_dataInArray_0;
  output reg_value_reg;
  output validArray0;
  input full_reg0;
  input clk;
  input rst;
  input full_reg_0;
  input Buffer_17_validArray_0;
  input reg_value;
  input oehb1_valid;
  input branch_4_validArray_1;
  input Buffer_25_validArray_0;
  input branchC_21_validArray_1;
  input Buffer_22_validArray_0;
  input icmp_9_validArray_0;
  input reg_value_4;
  input [0:0]reg_value_i_2__11;
  input tehb1_valid;
  input forkStop;

  wire Buffer_17_validArray_0;
  wire Buffer_22_validArray_0;
  wire Buffer_25_validArray_0;
  wire branchC_21_validArray_1;
  wire branch_4_validArray_1;
  wire clk;
  wire data_reg;
  wire \data_reg[0]_i_1__8_n_0 ;
  wire forkStop;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_i_3__1_n_0;
  wire full_reg_reg_0;
  wire icmp_9_validArray_0;
  wire oehb1_ready;
  wire oehb1_valid;
  wire phi_29_dataInArray_0;
  wire reg_value;
  wire reg_value_4;
  wire [0:0]reg_value_i_2__11;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;
  wire validArray0;
  wire \validArray_reg[0] ;

  LUT5 #(
    .INIT(32'hBBFF1000)) 
    \data_reg[0]_i_1__8 
       (.I0(full_reg_reg_0),
        .I1(branchC_21_validArray_1),
        .I2(Buffer_25_validArray_0),
        .I3(forkStop),
        .I4(data_reg),
        .O(\data_reg[0]_i_1__8_n_0 ));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\data_reg[0]_i_1__8_n_0 ),
        .Q(data_reg));
  LUT3 #(
    .INIT(8'h2F)) 
    full_reg_i_2__15
       (.I0(full_reg_i_3__1_n_0),
        .I1(full_reg_0),
        .I2(Buffer_17_validArray_0),
        .O(oehb1_ready));
  LUT5 #(
    .INIT(32'hB0008000)) 
    full_reg_i_2__17
       (.I0(Buffer_17_validArray_0),
        .I1(phi_29_dataInArray_0),
        .I2(reg_value),
        .I3(oehb1_valid),
        .I4(branch_4_validArray_1),
        .O(\validArray_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hCC080008)) 
    full_reg_i_3__1
       (.I0(Buffer_25_validArray_0),
        .I1(reg_value),
        .I2(branchC_21_validArray_1),
        .I3(full_reg_reg_0),
        .I4(data_reg),
        .O(full_reg_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB8BBBBBBB)) 
    full_reg_i_4__4
       (.I0(data_reg),
        .I1(full_reg_reg_0),
        .I2(Buffer_22_validArray_0),
        .I3(icmp_9_validArray_0),
        .I4(reg_value_4),
        .I5(reg_value_i_2__11),
        .O(phi_29_dataInArray_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h08A8)) 
    reg_value_i_3__1
       (.I0(reg_value),
        .I1(branchC_21_validArray_1),
        .I2(full_reg_reg_0),
        .I3(data_reg),
        .O(reg_value_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    \validArray[0]_i_1__20 
       (.I0(full_reg_reg_0),
        .I1(Buffer_25_validArray_0),
        .I2(tehb1_valid),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_75
   (full_reg_reg_0,
    branchReady,
    phi_12_dataInArray_0,
    validArray0,
    full_reg0,
    full_reg0_0,
    clk,
    rst,
    phi_12_pValidArray_2,
    full_reg_2,
    phiC_12_validArray_1,
    \dataOutArray[0] ,
    phiC_11_validArray_0,
    reg_value_5,
    reg_value_6,
    reg_value_7,
    Buffer_24_validArray_0,
    tehb1_valid,
    joinValid_9,
    forkStop);
  output full_reg_reg_0;
  output branchReady;
  output phi_12_dataInArray_0;
  output validArray0;
  output full_reg0;
  input full_reg0_0;
  input clk;
  input rst;
  input phi_12_pValidArray_2;
  input full_reg_2;
  input phiC_12_validArray_1;
  input [0:0]\dataOutArray[0] ;
  input phiC_11_validArray_0;
  input reg_value_5;
  input reg_value_6;
  input reg_value_7;
  input Buffer_24_validArray_0;
  input tehb1_valid;
  input joinValid_9;
  input forkStop;

  wire Buffer_24_validArray_0;
  wire branchReady;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire data_reg;
  wire \data_reg[0]_i_1__10_n_0 ;
  wire forkStop;
  wire full_reg0;
  wire full_reg0_0;
  wire full_reg_2;
  wire full_reg_reg_0;
  wire joinValid_9;
  wire phiC_11_validArray_0;
  wire phiC_12_validArray_1;
  wire phi_12_dataInArray_0;
  wire phi_12_pValidArray_2;
  wire reg_value_5;
  wire reg_value_6;
  wire reg_value_7;
  wire rst;
  wire tehb1_valid;
  wire validArray0;

  LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
    \A_id_address1[31]_INST_0_i_6 
       (.I0(data_reg),
        .I1(full_reg_reg_0),
        .I2(phiC_11_validArray_0),
        .I3(reg_value_5),
        .I4(reg_value_6),
        .I5(reg_value_7),
        .O(phi_12_dataInArray_0));
  LUT5 #(
    .INIT(32'hBBFF1000)) 
    \data_reg[0]_i_1__10 
       (.I0(full_reg_reg_0),
        .I1(joinValid_9),
        .I2(Buffer_24_validArray_0),
        .I3(forkStop),
        .I4(data_reg),
        .O(\data_reg[0]_i_1__10_n_0 ));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\data_reg[0]_i_1__10_n_0 ),
        .Q(data_reg));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_reg_i_1__12
       (.I0(full_reg_reg_0),
        .I1(Buffer_24_validArray_0),
        .I2(tehb1_valid),
        .O(full_reg0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0_0),
        .Q(full_reg_reg_0));
  LUT5 #(
    .INIT(32'h7555FFFF)) 
    reg_value_i_3__5
       (.I0(phi_12_pValidArray_2),
        .I1(full_reg_2),
        .I2(phi_12_dataInArray_0),
        .I3(phiC_12_validArray_1),
        .I4(\dataOutArray[0] ),
        .O(branchReady));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \validArray[0]_i_1__21 
       (.I0(full_reg_reg_0),
        .I1(Buffer_24_validArray_0),
        .I2(tehb1_valid),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_78
   (full_reg,
    full_reg0,
    clk,
    rst);
  output full_reg;
  input full_reg0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB_80
   (full_reg_reg_0,
    D,
    reg_value_reg,
    oehb1_ready,
    oehb1_ready_1,
    oehb1_ready_2,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[0]_1 ,
    reg_value_reg_0,
    reg_value_reg_1,
    reg_value_reg_2,
    \data_reg_reg[0]_2 ,
    validArray0,
    validArray0_3,
    full_reg0,
    phiC_10_dataOutArray_1,
    clk,
    rst,
    add_30_dataInArray_0,
    \data_reg_reg[31] ,
    reg_value_4,
    Buffer_21_validArray_0,
    phi_1_pValidArray_2,
    phi_1_pValidArray_0,
    full_reg_5,
    ValidArray,
    fork_23_validArray_1,
    full_reg_6,
    full_reg_reg_1,
    fork_23_validArray_2,
    full_reg_7,
    \data_reg_reg[0]_3 ,
    \dataOutArray[0] ,
    phi_2_pValidArray_2,
    reg_value_8,
    phi_3_pValidArray_2,
    reg_value_9,
    tehb1_valid,
    phi_C1_validArray,
    forkStop,
    Buffer_22_validArray_0,
    fork_12_validArray_5,
    full_reg_11,
    full_reg_reg_2,
    full_reg_12,
    reg_value_0,
    full_reg_10);
  output full_reg_reg_0;
  output [31:0]D;
  output reg_value_reg;
  output oehb1_ready;
  output oehb1_ready_1;
  output oehb1_ready_2;
  output \data_reg_reg[0]_0 ;
  output \data_reg_reg[0]_1 ;
  output reg_value_reg_0;
  output reg_value_reg_1;
  output reg_value_reg_2;
  output \data_reg_reg[0]_2 ;
  output validArray0;
  output validArray0_3;
  output full_reg0;
  output phiC_10_dataOutArray_1;
  input clk;
  input rst;
  input [0:0]add_30_dataInArray_0;
  input \data_reg_reg[31] ;
  input reg_value_4;
  input Buffer_21_validArray_0;
  input phi_1_pValidArray_2;
  input phi_1_pValidArray_0;
  input full_reg_5;
  input [0:0]ValidArray;
  input fork_23_validArray_1;
  input full_reg_6;
  input [0:0]full_reg_reg_1;
  input fork_23_validArray_2;
  input full_reg_7;
  input [0:0]\data_reg_reg[0]_3 ;
  input [30:0]\dataOutArray[0] ;
  input phi_2_pValidArray_2;
  input reg_value_8;
  input phi_3_pValidArray_2;
  input reg_value_9;
  input tehb1_valid;
  input phi_C1_validArray;
  input forkStop;
  input Buffer_22_validArray_0;
  input fork_12_validArray_5;
  input full_reg_11;
  input [0:0]full_reg_reg_2;
  input full_reg_12;
  input reg_value_0;
  input full_reg_10;

  wire Buffer_21_validArray_0;
  wire \Buffer_22/tehb1_valid ;
  wire Buffer_22_validArray_0;
  wire [31:0]D;
  wire [0:0]ValidArray;
  wire [0:0]add_30_dataInArray_0;
  wire clk;
  wire [30:0]\dataOutArray[0] ;
  wire data_reg;
  wire \data_reg[0]_i_1__7_n_0 ;
  wire \data_reg_reg[0]_0 ;
  wire \data_reg_reg[0]_1 ;
  wire \data_reg_reg[0]_2 ;
  wire [0:0]\data_reg_reg[0]_3 ;
  wire \data_reg_reg[31] ;
  wire forkStop;
  wire fork_12_validArray_5;
  wire fork_23_validArray_1;
  wire fork_23_validArray_2;
  wire full_reg0;
  wire full_reg0_0;
  wire full_reg_10;
  wire full_reg_11;
  wire full_reg_12;
  wire full_reg_5;
  wire full_reg_6;
  wire full_reg_7;
  wire full_reg_reg_0;
  wire [0:0]full_reg_reg_1;
  wire [0:0]full_reg_reg_2;
  wire oehb1_ready;
  wire oehb1_ready_1;
  wire oehb1_ready_2;
  wire phiC_10_dataOutArray_1;
  wire phi_1_pValidArray_0;
  wire phi_1_pValidArray_2;
  wire phi_2_pValidArray_2;
  wire phi_3_pValidArray_2;
  wire phi_C1_validArray;
  wire reg_value_0;
  wire reg_value_4;
  wire reg_value_8;
  wire reg_value_9;
  wire reg_value_reg;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire rst;
  wire tehb1_valid;
  wire validArray0;
  wire validArray0_3;

  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0]_i_1__11 
       (.I0(reg_value_reg),
        .I1(add_30_dataInArray_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hDFFF1000)) 
    \data_reg[0]_i_1__7 
       (.I0(Buffer_21_validArray_0),
        .I1(full_reg_reg_0),
        .I2(forkStop),
        .I3(phi_C1_validArray),
        .I4(data_reg),
        .O(\data_reg[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[10]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[11]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[12]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[13]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[14]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[15]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[16]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[17]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[18]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[19]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[1]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[20]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[21]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[22]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[23]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[24]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[25]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[26]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[27]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[28]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[29]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[2]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[30]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[31]_i_2__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [30]),
        .O(D[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[31]_i_3 
       (.I0(reg_value_reg_2),
        .I1(phi_3_pValidArray_2),
        .O(reg_value_reg_1));
  LUT6 #(
    .INIT(64'hBFBA0000808A0000)) 
    \data_reg[31]_i_3__0 
       (.I0(phi_3_pValidArray_2),
        .I1(data_reg),
        .I2(full_reg_reg_0),
        .I3(Buffer_21_validArray_0),
        .I4(fork_23_validArray_2),
        .I5(\data_reg_reg[0]_3 ),
        .O(\data_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8808000800000000)) 
    \data_reg[31]_i_3__4 
       (.I0(\data_reg_reg[31] ),
        .I1(reg_value_4),
        .I2(Buffer_21_validArray_0),
        .I3(full_reg_reg_0),
        .I4(data_reg),
        .I5(phi_1_pValidArray_2),
        .O(reg_value_reg));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[3]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[4]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[5]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[6]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[7]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[8]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[9]_i_1__0 
       (.I0(reg_value_reg),
        .I1(\dataOutArray[0] [8]),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\data_reg[0]_i_1__7_n_0 ),
        .Q(data_reg));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    full_reg_i_1__5
       (.I0(full_reg_reg_0),
        .I1(phi_C1_validArray),
        .I2(forkStop),
        .O(full_reg0_0));
  LUT6 #(
    .INIT(64'h8888880808088808)) 
    full_reg_i_1__7
       (.I0(\Buffer_22/tehb1_valid ),
        .I1(Buffer_22_validArray_0),
        .I2(fork_12_validArray_5),
        .I3(full_reg_11),
        .I4(full_reg_reg_2),
        .I5(full_reg_12),
        .O(full_reg0));
  LUT6 #(
    .INIT(64'h000008A8FFFFFFFF)) 
    full_reg_i_2
       (.I0(phi_1_pValidArray_0),
        .I1(Buffer_21_validArray_0),
        .I2(full_reg_reg_0),
        .I3(data_reg),
        .I4(full_reg_5),
        .I5(ValidArray),
        .O(oehb1_ready));
  LUT6 #(
    .INIT(64'h000008A8FFFFFFFF)) 
    full_reg_i_2__0
       (.I0(fork_23_validArray_1),
        .I1(Buffer_21_validArray_0),
        .I2(full_reg_reg_0),
        .I3(data_reg),
        .I4(full_reg_6),
        .I5(full_reg_reg_1),
        .O(oehb1_ready_1));
  LUT6 #(
    .INIT(64'h000008A8FFFFFFFF)) 
    full_reg_i_2__1
       (.I0(fork_23_validArray_2),
        .I1(Buffer_21_validArray_0),
        .I2(full_reg_reg_0),
        .I3(data_reg),
        .I4(full_reg_7),
        .I5(\data_reg_reg[0]_3 ),
        .O(oehb1_ready_2));
  LUT6 #(
    .INIT(64'hBFBA0000808A0000)) 
    full_reg_i_2__2
       (.I0(phi_1_pValidArray_2),
        .I1(data_reg),
        .I2(full_reg_reg_0),
        .I3(Buffer_21_validArray_0),
        .I4(phi_1_pValidArray_0),
        .I5(ValidArray),
        .O(\data_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    full_reg_i_2__21
       (.I0(phi_C1_validArray),
        .I1(full_reg_reg_0),
        .I2(reg_value_0),
        .I3(full_reg_10),
        .O(\Buffer_22/tehb1_valid ));
  LUT6 #(
    .INIT(64'hBFBA0000808A0000)) 
    full_reg_i_2__3
       (.I0(phi_2_pValidArray_2),
        .I1(data_reg),
        .I2(full_reg_reg_0),
        .I3(Buffer_21_validArray_0),
        .I4(fork_23_validArray_1),
        .I5(full_reg_reg_1),
        .O(\data_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    full_reg_i_3__21
       (.I0(data_reg),
        .I1(full_reg_reg_0),
        .I2(Buffer_21_validArray_0),
        .O(phiC_10_dataOutArray_1));
  LUT5 #(
    .INIT(32'h88080008)) 
    full_reg_i_4
       (.I0(\data_reg_reg[31] ),
        .I1(reg_value_9),
        .I2(Buffer_21_validArray_0),
        .I3(full_reg_reg_0),
        .I4(data_reg),
        .O(reg_value_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h88080008)) 
    full_reg_i_7
       (.I0(\data_reg_reg[31] ),
        .I1(reg_value_8),
        .I2(Buffer_21_validArray_0),
        .I3(full_reg_reg_0),
        .I4(data_reg),
        .O(reg_value_reg_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0_0),
        .Q(full_reg_reg_0));
  LUT3 #(
    .INIT(8'hF8)) 
    \validArray[0]_i_1__16 
       (.I0(full_reg_reg_0),
        .I1(Buffer_21_validArray_0),
        .I2(tehb1_valid),
        .O(validArray0));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \validArray[0]_i_1__17 
       (.I0(\Buffer_22/tehb1_valid ),
        .I1(Buffer_22_validArray_0),
        .I2(fork_12_validArray_5),
        .I3(full_reg_11),
        .I4(full_reg_reg_2),
        .I5(full_reg_12),
        .O(validArray0_3));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0
   (full_reg,
    clk,
    rst,
    ValidArray,
    full_reg_0,
    end_ready);
  output full_reg;
  input clk;
  input rst;
  input [0:0]ValidArray;
  input full_reg_0;
  input end_ready;

  wire [0:0]ValidArray;
  wire clk;
  wire end_ready;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_i_1__51_n_0;
  wire rst;

  LUT4 #(
    .INIT(16'h00FE)) 
    full_reg_i_1__51
       (.I0(full_reg),
        .I1(ValidArray),
        .I2(full_reg_0),
        .I3(end_ready),
        .O(full_reg_i_1__51_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__51_n_0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_154
   (full_reg,
    full_reg_reg_0,
    clk,
    rst);
  output full_reg;
  input full_reg_reg_0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg_reg_0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_156
   (full_reg_reg_0,
    validArray0,
    \data_reg_reg[31]_0 ,
    clk,
    rst,
    reg_value,
    phi_12_validArray_0,
    \validArray_reg[0] ,
    blockStopArray,
    ValidArray,
    E,
    phi_12_dataOutArray_0);
  output full_reg_reg_0;
  output validArray0;
  output [31:0]\data_reg_reg[31]_0 ;
  input clk;
  input rst;
  input reg_value;
  input phi_12_validArray_0;
  input \validArray_reg[0] ;
  input [0:0]blockStopArray;
  input [0:0]ValidArray;
  input [0:0]E;
  input [31:0]phi_12_dataOutArray_0;

  wire [0:0]E;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg_i_1__34_n_0;
  wire full_reg_reg_0;
  wire [31:0]phi_12_dataOutArray_0;
  wire phi_12_validArray_0;
  wire reg_value;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__12 
       (.I0(data_reg[0]),
        .I1(phi_12_dataOutArray_0[0]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__12 
       (.I0(data_reg[10]),
        .I1(phi_12_dataOutArray_0[10]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__12 
       (.I0(data_reg[11]),
        .I1(phi_12_dataOutArray_0[11]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__12 
       (.I0(data_reg[12]),
        .I1(phi_12_dataOutArray_0[12]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__9 
       (.I0(data_reg[13]),
        .I1(phi_12_dataOutArray_0[13]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__9 
       (.I0(data_reg[14]),
        .I1(phi_12_dataOutArray_0[14]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__9 
       (.I0(data_reg[15]),
        .I1(phi_12_dataOutArray_0[15]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__9 
       (.I0(data_reg[16]),
        .I1(phi_12_dataOutArray_0[16]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__9 
       (.I0(data_reg[17]),
        .I1(phi_12_dataOutArray_0[17]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__9 
       (.I0(data_reg[18]),
        .I1(phi_12_dataOutArray_0[18]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__9 
       (.I0(data_reg[19]),
        .I1(phi_12_dataOutArray_0[19]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__12 
       (.I0(data_reg[1]),
        .I1(phi_12_dataOutArray_0[1]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__9 
       (.I0(data_reg[20]),
        .I1(phi_12_dataOutArray_0[20]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__9 
       (.I0(data_reg[21]),
        .I1(phi_12_dataOutArray_0[21]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__9 
       (.I0(data_reg[22]),
        .I1(phi_12_dataOutArray_0[22]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__9 
       (.I0(data_reg[23]),
        .I1(phi_12_dataOutArray_0[23]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__9 
       (.I0(data_reg[24]),
        .I1(phi_12_dataOutArray_0[24]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__9 
       (.I0(data_reg[25]),
        .I1(phi_12_dataOutArray_0[25]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__9 
       (.I0(data_reg[26]),
        .I1(phi_12_dataOutArray_0[26]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__9 
       (.I0(data_reg[27]),
        .I1(phi_12_dataOutArray_0[27]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__9 
       (.I0(data_reg[28]),
        .I1(phi_12_dataOutArray_0[28]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__9 
       (.I0(data_reg[29]),
        .I1(phi_12_dataOutArray_0[29]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__12 
       (.I0(data_reg[2]),
        .I1(phi_12_dataOutArray_0[2]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__9 
       (.I0(data_reg[30]),
        .I1(phi_12_dataOutArray_0[30]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__9 
       (.I0(data_reg[31]),
        .I1(phi_12_dataOutArray_0[31]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__12 
       (.I0(data_reg[3]),
        .I1(phi_12_dataOutArray_0[3]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__12 
       (.I0(data_reg[4]),
        .I1(phi_12_dataOutArray_0[4]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__12 
       (.I0(data_reg[5]),
        .I1(phi_12_dataOutArray_0[5]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__12 
       (.I0(data_reg[6]),
        .I1(phi_12_dataOutArray_0[6]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__12 
       (.I0(data_reg[7]),
        .I1(phi_12_dataOutArray_0[7]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__12 
       (.I0(data_reg[8]),
        .I1(phi_12_dataOutArray_0[8]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__12 
       (.I0(data_reg[9]),
        .I1(phi_12_dataOutArray_0[9]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(phi_12_dataOutArray_0[9]),
        .Q(data_reg[9]));
  LUT6 #(
    .INIT(64'hEAEAEA0000000000)) 
    full_reg_i_1__34
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\validArray_reg[0] ),
        .I4(blockStopArray),
        .I5(ValidArray),
        .O(full_reg_i_1__34_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__34_n_0),
        .Q(full_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFEAEAEAEAEA)) 
    \validArray[0]_i_1__12 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\validArray_reg[0] ),
        .I4(blockStopArray),
        .I5(ValidArray),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_158
   (full_reg_reg_0,
    validArray0,
    D,
    clk,
    rst,
    reg_value,
    ValidArray,
    oehb1_ready,
    E,
    \dataInArray[0] );
  output full_reg_reg_0;
  output validArray0;
  output [31:0]D;
  input clk;
  input rst;
  input reg_value;
  input [0:0]ValidArray;
  input oehb1_ready;
  input [0:0]E;
  input [31:0]\dataInArray[0] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]ValidArray;
  wire clk;
  wire [31:0]\dataInArray[0] ;
  wire [31:0]data_reg;
  wire full_reg_i_1__26_n_0;
  wire full_reg_reg_0;
  wire oehb1_ready;
  wire reg_value;
  wire rst;
  wire validArray0;

  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__1 
       (.I0(data_reg[0]),
        .I1(\dataInArray[0] [0]),
        .I2(full_reg_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__1 
       (.I0(data_reg[10]),
        .I1(\dataInArray[0] [10]),
        .I2(full_reg_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__1 
       (.I0(data_reg[11]),
        .I1(\dataInArray[0] [11]),
        .I2(full_reg_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__1 
       (.I0(data_reg[12]),
        .I1(\dataInArray[0] [12]),
        .I2(full_reg_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__1 
       (.I0(data_reg[13]),
        .I1(\dataInArray[0] [13]),
        .I2(full_reg_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__1 
       (.I0(data_reg[14]),
        .I1(\dataInArray[0] [14]),
        .I2(full_reg_reg_0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__1 
       (.I0(data_reg[15]),
        .I1(\dataInArray[0] [15]),
        .I2(full_reg_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__1 
       (.I0(data_reg[16]),
        .I1(\dataInArray[0] [16]),
        .I2(full_reg_reg_0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__1 
       (.I0(data_reg[17]),
        .I1(\dataInArray[0] [17]),
        .I2(full_reg_reg_0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__1 
       (.I0(data_reg[18]),
        .I1(\dataInArray[0] [18]),
        .I2(full_reg_reg_0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__1 
       (.I0(data_reg[19]),
        .I1(\dataInArray[0] [19]),
        .I2(full_reg_reg_0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__1 
       (.I0(data_reg[1]),
        .I1(\dataInArray[0] [1]),
        .I2(full_reg_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__1 
       (.I0(data_reg[20]),
        .I1(\dataInArray[0] [20]),
        .I2(full_reg_reg_0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__1 
       (.I0(data_reg[21]),
        .I1(\dataInArray[0] [21]),
        .I2(full_reg_reg_0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__1 
       (.I0(data_reg[22]),
        .I1(\dataInArray[0] [22]),
        .I2(full_reg_reg_0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__1 
       (.I0(data_reg[23]),
        .I1(\dataInArray[0] [23]),
        .I2(full_reg_reg_0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__1 
       (.I0(data_reg[24]),
        .I1(\dataInArray[0] [24]),
        .I2(full_reg_reg_0),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__1 
       (.I0(data_reg[25]),
        .I1(\dataInArray[0] [25]),
        .I2(full_reg_reg_0),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__1 
       (.I0(data_reg[26]),
        .I1(\dataInArray[0] [26]),
        .I2(full_reg_reg_0),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__1 
       (.I0(data_reg[27]),
        .I1(\dataInArray[0] [27]),
        .I2(full_reg_reg_0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__1 
       (.I0(data_reg[28]),
        .I1(\dataInArray[0] [28]),
        .I2(full_reg_reg_0),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__1 
       (.I0(data_reg[29]),
        .I1(\dataInArray[0] [29]),
        .I2(full_reg_reg_0),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__1 
       (.I0(data_reg[2]),
        .I1(\dataInArray[0] [2]),
        .I2(full_reg_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__1 
       (.I0(data_reg[30]),
        .I1(\dataInArray[0] [30]),
        .I2(full_reg_reg_0),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__1 
       (.I0(data_reg[31]),
        .I1(\dataInArray[0] [31]),
        .I2(full_reg_reg_0),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__1 
       (.I0(data_reg[3]),
        .I1(\dataInArray[0] [3]),
        .I2(full_reg_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__1 
       (.I0(data_reg[4]),
        .I1(\dataInArray[0] [4]),
        .I2(full_reg_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__1 
       (.I0(data_reg[5]),
        .I1(\dataInArray[0] [5]),
        .I2(full_reg_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__1 
       (.I0(data_reg[6]),
        .I1(\dataInArray[0] [6]),
        .I2(full_reg_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__1 
       (.I0(data_reg[7]),
        .I1(\dataInArray[0] [7]),
        .I2(full_reg_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__1 
       (.I0(data_reg[8]),
        .I1(\dataInArray[0] [8]),
        .I2(full_reg_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__1 
       (.I0(data_reg[9]),
        .I1(\dataInArray[0] [9]),
        .I2(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataInArray[0] [9]),
        .Q(data_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    full_reg_i_1__26
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(ValidArray),
        .I3(oehb1_ready),
        .O(full_reg_i_1__26_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__26_n_0),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \validArray[0]_i_1__4 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(ValidArray),
        .I3(oehb1_ready),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_160
   (full_reg_reg_0,
    \data_reg_reg[31]_0 ,
    full_reg_reg_1,
    clk,
    rst,
    E,
    D,
    \data_reg_reg[31]_1 ,
    \data_reg_reg[31]_2 ,
    full_reg_1);
  output full_reg_reg_0;
  output [31:0]\data_reg_reg[31]_0 ;
  input full_reg_reg_1;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]D;
  input [31:0]\data_reg_reg[31]_1 ;
  input [31:0]\data_reg_reg[31]_2 ;
  input full_reg_1;

  wire [31:0]D;
  wire [0:0]E;
  wire clk;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire [31:0]\data_reg_reg[31]_2 ;
  wire full_reg_1;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire rst;

  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[0]_i_1__11 
       (.I0(data_reg[0]),
        .I1(\data_reg_reg[31]_1 [0]),
        .I2(\data_reg_reg[31]_2 [0]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[10]_i_1__11 
       (.I0(data_reg[10]),
        .I1(\data_reg_reg[31]_1 [10]),
        .I2(\data_reg_reg[31]_2 [10]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[11]_i_1__11 
       (.I0(data_reg[11]),
        .I1(\data_reg_reg[31]_1 [11]),
        .I2(\data_reg_reg[31]_2 [11]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[12]_i_1__11 
       (.I0(data_reg[12]),
        .I1(\data_reg_reg[31]_1 [12]),
        .I2(\data_reg_reg[31]_2 [12]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[13]_i_1__8 
       (.I0(data_reg[13]),
        .I1(\data_reg_reg[31]_1 [13]),
        .I2(\data_reg_reg[31]_2 [13]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[14]_i_1__8 
       (.I0(data_reg[14]),
        .I1(\data_reg_reg[31]_1 [14]),
        .I2(\data_reg_reg[31]_2 [14]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[15]_i_1__8 
       (.I0(data_reg[15]),
        .I1(\data_reg_reg[31]_1 [15]),
        .I2(\data_reg_reg[31]_2 [15]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[16]_i_1__8 
       (.I0(data_reg[16]),
        .I1(\data_reg_reg[31]_1 [16]),
        .I2(\data_reg_reg[31]_2 [16]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[17]_i_1__8 
       (.I0(data_reg[17]),
        .I1(\data_reg_reg[31]_1 [17]),
        .I2(\data_reg_reg[31]_2 [17]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[18]_i_1__8 
       (.I0(data_reg[18]),
        .I1(\data_reg_reg[31]_1 [18]),
        .I2(\data_reg_reg[31]_2 [18]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[19]_i_1__8 
       (.I0(data_reg[19]),
        .I1(\data_reg_reg[31]_1 [19]),
        .I2(\data_reg_reg[31]_2 [19]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[1]_i_1__11 
       (.I0(data_reg[1]),
        .I1(\data_reg_reg[31]_1 [1]),
        .I2(\data_reg_reg[31]_2 [1]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[20]_i_1__8 
       (.I0(data_reg[20]),
        .I1(\data_reg_reg[31]_1 [20]),
        .I2(\data_reg_reg[31]_2 [20]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[21]_i_1__8 
       (.I0(data_reg[21]),
        .I1(\data_reg_reg[31]_1 [21]),
        .I2(\data_reg_reg[31]_2 [21]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[22]_i_1__8 
       (.I0(data_reg[22]),
        .I1(\data_reg_reg[31]_1 [22]),
        .I2(\data_reg_reg[31]_2 [22]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[23]_i_1__8 
       (.I0(data_reg[23]),
        .I1(\data_reg_reg[31]_1 [23]),
        .I2(\data_reg_reg[31]_2 [23]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[24]_i_1__8 
       (.I0(data_reg[24]),
        .I1(\data_reg_reg[31]_1 [24]),
        .I2(\data_reg_reg[31]_2 [24]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[25]_i_1__8 
       (.I0(data_reg[25]),
        .I1(\data_reg_reg[31]_1 [25]),
        .I2(\data_reg_reg[31]_2 [25]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[26]_i_1__8 
       (.I0(data_reg[26]),
        .I1(\data_reg_reg[31]_1 [26]),
        .I2(\data_reg_reg[31]_2 [26]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[27]_i_1__8 
       (.I0(data_reg[27]),
        .I1(\data_reg_reg[31]_1 [27]),
        .I2(\data_reg_reg[31]_2 [27]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[28]_i_1__8 
       (.I0(data_reg[28]),
        .I1(\data_reg_reg[31]_1 [28]),
        .I2(\data_reg_reg[31]_2 [28]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[29]_i_1__8 
       (.I0(data_reg[29]),
        .I1(\data_reg_reg[31]_1 [29]),
        .I2(\data_reg_reg[31]_2 [29]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[2]_i_1__11 
       (.I0(data_reg[2]),
        .I1(\data_reg_reg[31]_1 [2]),
        .I2(\data_reg_reg[31]_2 [2]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[30]_i_1__8 
       (.I0(data_reg[30]),
        .I1(\data_reg_reg[31]_1 [30]),
        .I2(\data_reg_reg[31]_2 [30]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[31]_i_2__8 
       (.I0(data_reg[31]),
        .I1(\data_reg_reg[31]_1 [31]),
        .I2(\data_reg_reg[31]_2 [31]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [31]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[3]_i_1__11 
       (.I0(data_reg[3]),
        .I1(\data_reg_reg[31]_1 [3]),
        .I2(\data_reg_reg[31]_2 [3]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[4]_i_1__11 
       (.I0(data_reg[4]),
        .I1(\data_reg_reg[31]_1 [4]),
        .I2(\data_reg_reg[31]_2 [4]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[5]_i_1__11 
       (.I0(data_reg[5]),
        .I1(\data_reg_reg[31]_1 [5]),
        .I2(\data_reg_reg[31]_2 [5]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[6]_i_1__11 
       (.I0(data_reg[6]),
        .I1(\data_reg_reg[31]_1 [6]),
        .I2(\data_reg_reg[31]_2 [6]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[7]_i_1__11 
       (.I0(data_reg[7]),
        .I1(\data_reg_reg[31]_1 [7]),
        .I2(\data_reg_reg[31]_2 [7]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[8]_i_1__11 
       (.I0(data_reg[8]),
        .I1(\data_reg_reg[31]_1 [8]),
        .I2(\data_reg_reg[31]_2 [8]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[9]_i_1__11 
       (.I0(data_reg[9]),
        .I1(\data_reg_reg[31]_1 [9]),
        .I2(\data_reg_reg[31]_2 [9]),
        .I3(full_reg_1),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_162
   (full_reg_0,
    \data_reg_reg[31]_0 ,
    full_reg_reg_0,
    clk,
    rst,
    E,
    D,
    \data_reg_reg[31]_1 ,
    \data_reg_reg[31]_2 ,
    full_reg);
  output full_reg_0;
  output [31:0]\data_reg_reg[31]_0 ;
  input full_reg_reg_0;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]D;
  input [31:0]\data_reg_reg[31]_1 ;
  input [31:0]\data_reg_reg[31]_2 ;
  input full_reg;

  wire [31:0]D;
  wire [0:0]E;
  wire clk;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire [31:0]\data_reg_reg[31]_2 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_reg_0;
  wire rst;

  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[0]_i_1__10 
       (.I0(data_reg[0]),
        .I1(\data_reg_reg[31]_1 [0]),
        .I2(\data_reg_reg[31]_2 [0]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[10]_i_1__10 
       (.I0(data_reg[10]),
        .I1(\data_reg_reg[31]_1 [10]),
        .I2(\data_reg_reg[31]_2 [10]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[11]_i_1__10 
       (.I0(data_reg[11]),
        .I1(\data_reg_reg[31]_1 [11]),
        .I2(\data_reg_reg[31]_2 [11]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[12]_i_1__10 
       (.I0(data_reg[12]),
        .I1(\data_reg_reg[31]_1 [12]),
        .I2(\data_reg_reg[31]_2 [12]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[13]_i_1__7 
       (.I0(data_reg[13]),
        .I1(\data_reg_reg[31]_1 [13]),
        .I2(\data_reg_reg[31]_2 [13]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[14]_i_1__7 
       (.I0(data_reg[14]),
        .I1(\data_reg_reg[31]_1 [14]),
        .I2(\data_reg_reg[31]_2 [14]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[15]_i_1__7 
       (.I0(data_reg[15]),
        .I1(\data_reg_reg[31]_1 [15]),
        .I2(\data_reg_reg[31]_2 [15]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[16]_i_1__7 
       (.I0(data_reg[16]),
        .I1(\data_reg_reg[31]_1 [16]),
        .I2(\data_reg_reg[31]_2 [16]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[17]_i_1__7 
       (.I0(data_reg[17]),
        .I1(\data_reg_reg[31]_1 [17]),
        .I2(\data_reg_reg[31]_2 [17]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[18]_i_1__7 
       (.I0(data_reg[18]),
        .I1(\data_reg_reg[31]_1 [18]),
        .I2(\data_reg_reg[31]_2 [18]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[19]_i_1__7 
       (.I0(data_reg[19]),
        .I1(\data_reg_reg[31]_1 [19]),
        .I2(\data_reg_reg[31]_2 [19]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[1]_i_1__10 
       (.I0(data_reg[1]),
        .I1(\data_reg_reg[31]_1 [1]),
        .I2(\data_reg_reg[31]_2 [1]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[20]_i_1__7 
       (.I0(data_reg[20]),
        .I1(\data_reg_reg[31]_1 [20]),
        .I2(\data_reg_reg[31]_2 [20]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[21]_i_1__7 
       (.I0(data_reg[21]),
        .I1(\data_reg_reg[31]_1 [21]),
        .I2(\data_reg_reg[31]_2 [21]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[22]_i_1__7 
       (.I0(data_reg[22]),
        .I1(\data_reg_reg[31]_1 [22]),
        .I2(\data_reg_reg[31]_2 [22]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[23]_i_1__7 
       (.I0(data_reg[23]),
        .I1(\data_reg_reg[31]_1 [23]),
        .I2(\data_reg_reg[31]_2 [23]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[24]_i_1__7 
       (.I0(data_reg[24]),
        .I1(\data_reg_reg[31]_1 [24]),
        .I2(\data_reg_reg[31]_2 [24]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[25]_i_1__7 
       (.I0(data_reg[25]),
        .I1(\data_reg_reg[31]_1 [25]),
        .I2(\data_reg_reg[31]_2 [25]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[26]_i_1__7 
       (.I0(data_reg[26]),
        .I1(\data_reg_reg[31]_1 [26]),
        .I2(\data_reg_reg[31]_2 [26]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[27]_i_1__7 
       (.I0(data_reg[27]),
        .I1(\data_reg_reg[31]_1 [27]),
        .I2(\data_reg_reg[31]_2 [27]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[28]_i_1__7 
       (.I0(data_reg[28]),
        .I1(\data_reg_reg[31]_1 [28]),
        .I2(\data_reg_reg[31]_2 [28]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[29]_i_1__7 
       (.I0(data_reg[29]),
        .I1(\data_reg_reg[31]_1 [29]),
        .I2(\data_reg_reg[31]_2 [29]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[2]_i_1__10 
       (.I0(data_reg[2]),
        .I1(\data_reg_reg[31]_1 [2]),
        .I2(\data_reg_reg[31]_2 [2]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[30]_i_1__7 
       (.I0(data_reg[30]),
        .I1(\data_reg_reg[31]_1 [30]),
        .I2(\data_reg_reg[31]_2 [30]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[31]_i_2__7 
       (.I0(data_reg[31]),
        .I1(\data_reg_reg[31]_1 [31]),
        .I2(\data_reg_reg[31]_2 [31]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [31]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[3]_i_1__10 
       (.I0(data_reg[3]),
        .I1(\data_reg_reg[31]_1 [3]),
        .I2(\data_reg_reg[31]_2 [3]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[4]_i_1__10 
       (.I0(data_reg[4]),
        .I1(\data_reg_reg[31]_1 [4]),
        .I2(\data_reg_reg[31]_2 [4]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[5]_i_1__10 
       (.I0(data_reg[5]),
        .I1(\data_reg_reg[31]_1 [5]),
        .I2(\data_reg_reg[31]_2 [5]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[6]_i_1__10 
       (.I0(data_reg[6]),
        .I1(\data_reg_reg[31]_1 [6]),
        .I2(\data_reg_reg[31]_2 [6]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[7]_i_1__10 
       (.I0(data_reg[7]),
        .I1(\data_reg_reg[31]_1 [7]),
        .I2(\data_reg_reg[31]_2 [7]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[8]_i_1__10 
       (.I0(data_reg[8]),
        .I1(\data_reg_reg[31]_1 [8]),
        .I2(\data_reg_reg[31]_2 [8]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[9]_i_1__10 
       (.I0(data_reg[9]),
        .I1(\data_reg_reg[31]_1 [9]),
        .I2(\data_reg_reg[31]_2 [9]),
        .I3(full_reg),
        .I4(full_reg_0),
        .O(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_0),
        .Q(full_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_164
   (full_reg_reg_0,
    validArray0,
    \data_reg_reg[13]_0 ,
    clk,
    rst,
    phi_n6_pValidArray_1,
    joinValid,
    full_reg_0,
    \validArray_reg[0] ,
    E,
    \data_reg_reg[13]_1 ,
    \data_reg_reg[13]_2 ,
    \data_reg_reg[13]_3 );
  output full_reg_reg_0;
  output validArray0;
  output [13:0]\data_reg_reg[13]_0 ;
  input clk;
  input rst;
  input phi_n6_pValidArray_1;
  input joinValid;
  input full_reg_0;
  input \validArray_reg[0] ;
  input [0:0]E;
  input [13:0]\data_reg_reg[13]_1 ;
  input [13:0]\data_reg_reg[13]_2 ;
  input [13:0]\data_reg_reg[13]_3 ;

  wire [0:0]E;
  wire clk;
  wire [13:0]data_reg;
  wire [13:0]\data_reg_reg[13]_0 ;
  wire [13:0]\data_reg_reg[13]_1 ;
  wire [13:0]\data_reg_reg[13]_2 ;
  wire [13:0]\data_reg_reg[13]_3 ;
  wire full_reg_0;
  wire full_reg_i_1__37_n_0;
  wire full_reg_reg_0;
  wire joinValid;
  wire phi_n6_pValidArray_1;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0] ;

  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[0]_i_1__9 
       (.I0(data_reg[0]),
        .I1(\data_reg_reg[13]_2 [0]),
        .I2(\data_reg_reg[13]_3 [0]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[10]_i_1__9 
       (.I0(data_reg[10]),
        .I1(\data_reg_reg[13]_2 [10]),
        .I2(\data_reg_reg[13]_3 [10]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[11]_i_1__9 
       (.I0(data_reg[11]),
        .I1(\data_reg_reg[13]_2 [11]),
        .I2(\data_reg_reg[13]_3 [11]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[12]_i_1__9 
       (.I0(data_reg[12]),
        .I1(\data_reg_reg[13]_2 [12]),
        .I2(\data_reg_reg[13]_3 [12]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[13]_i_2__1 
       (.I0(data_reg[13]),
        .I1(\data_reg_reg[13]_2 [13]),
        .I2(\data_reg_reg[13]_3 [13]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[1]_i_1__9 
       (.I0(data_reg[1]),
        .I1(\data_reg_reg[13]_2 [1]),
        .I2(\data_reg_reg[13]_3 [1]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[2]_i_1__9 
       (.I0(data_reg[2]),
        .I1(\data_reg_reg[13]_2 [2]),
        .I2(\data_reg_reg[13]_3 [2]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[3]_i_1__9 
       (.I0(data_reg[3]),
        .I1(\data_reg_reg[13]_2 [3]),
        .I2(\data_reg_reg[13]_3 [3]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[4]_i_1__9 
       (.I0(data_reg[4]),
        .I1(\data_reg_reg[13]_2 [4]),
        .I2(\data_reg_reg[13]_3 [4]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[5]_i_1__9 
       (.I0(data_reg[5]),
        .I1(\data_reg_reg[13]_2 [5]),
        .I2(\data_reg_reg[13]_3 [5]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[6]_i_1__9 
       (.I0(data_reg[6]),
        .I1(\data_reg_reg[13]_2 [6]),
        .I2(\data_reg_reg[13]_3 [6]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[7]_i_1__9 
       (.I0(data_reg[7]),
        .I1(\data_reg_reg[13]_2 [7]),
        .I2(\data_reg_reg[13]_3 [7]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[8]_i_1__9 
       (.I0(data_reg[8]),
        .I1(\data_reg_reg[13]_2 [8]),
        .I2(\data_reg_reg[13]_3 [8]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [8]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[9]_i_1__9 
       (.I0(data_reg[9]),
        .I1(\data_reg_reg[13]_2 [9]),
        .I2(\data_reg_reg[13]_3 [9]),
        .I3(full_reg_0),
        .I4(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[13]_1 [9]),
        .Q(data_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    full_reg_i_1__37
       (.I0(full_reg_reg_0),
        .I1(phi_n6_pValidArray_1),
        .I2(joinValid),
        .I3(full_reg_0),
        .I4(\validArray_reg[0] ),
        .O(full_reg_i_1__37_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__37_n_0),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \validArray[0]_i_1__9 
       (.I0(full_reg_reg_0),
        .I1(phi_n6_pValidArray_1),
        .I2(joinValid),
        .I3(full_reg_0),
        .I4(\validArray_reg[0] ),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_166
   (full_reg_reg_0,
    E,
    \data_reg_reg[31]_0 ,
    full_reg_reg_1,
    clk,
    rst,
    phi_3_pValidArray_2,
    phiC_10_dataOutArray_1,
    fork_23_validArray_2,
    ValidArray,
    full_reg_1,
    \data_reg_reg[0]_0 ,
    D);
  output full_reg_reg_0;
  output [0:0]E;
  output [31:0]\data_reg_reg[31]_0 ;
  input full_reg_reg_1;
  input clk;
  input rst;
  input phi_3_pValidArray_2;
  input phiC_10_dataOutArray_1;
  input fork_23_validArray_2;
  input [0:0]ValidArray;
  input full_reg_1;
  input [0:0]\data_reg_reg[0]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]ValidArray;
  wire clk;
  wire [31:0]data_reg;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire fork_23_validArray_2;
  wire full_reg_1;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire phiC_10_dataOutArray_1;
  wire phi_3_pValidArray_2;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__0 
       (.I0(data_reg[0]),
        .I1(D[0]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__0 
       (.I0(data_reg[10]),
        .I1(D[10]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__0 
       (.I0(data_reg[11]),
        .I1(D[11]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__0 
       (.I0(data_reg[12]),
        .I1(D[12]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__0 
       (.I0(data_reg[13]),
        .I1(D[13]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__0 
       (.I0(data_reg[14]),
        .I1(D[14]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__0 
       (.I0(data_reg[15]),
        .I1(D[15]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__0 
       (.I0(data_reg[16]),
        .I1(D[16]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__0 
       (.I0(data_reg[17]),
        .I1(D[17]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__0 
       (.I0(data_reg[18]),
        .I1(D[18]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__0 
       (.I0(data_reg[19]),
        .I1(D[19]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__0 
       (.I0(data_reg[1]),
        .I1(D[1]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__0 
       (.I0(data_reg[20]),
        .I1(D[20]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__0 
       (.I0(data_reg[21]),
        .I1(D[21]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__0 
       (.I0(data_reg[22]),
        .I1(D[22]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__0 
       (.I0(data_reg[23]),
        .I1(D[23]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__0 
       (.I0(data_reg[24]),
        .I1(D[24]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__0 
       (.I0(data_reg[25]),
        .I1(D[25]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__0 
       (.I0(data_reg[26]),
        .I1(D[26]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__0 
       (.I0(data_reg[27]),
        .I1(D[27]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__0 
       (.I0(data_reg[28]),
        .I1(D[28]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__0 
       (.I0(data_reg[29]),
        .I1(D[29]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__0 
       (.I0(data_reg[2]),
        .I1(D[2]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__0 
       (.I0(data_reg[30]),
        .I1(D[30]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'h000000008A008000)) 
    \data_reg[31]_i_1__0 
       (.I0(full_reg_reg_0),
        .I1(phi_3_pValidArray_2),
        .I2(phiC_10_dataOutArray_1),
        .I3(fork_23_validArray_2),
        .I4(ValidArray),
        .I5(full_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__0 
       (.I0(data_reg[31]),
        .I1(D[31]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__0 
       (.I0(data_reg[3]),
        .I1(D[3]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__0 
       (.I0(data_reg[4]),
        .I1(D[4]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__0 
       (.I0(data_reg[5]),
        .I1(D[5]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__0 
       (.I0(data_reg[6]),
        .I1(D[6]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__0 
       (.I0(data_reg[7]),
        .I1(D[7]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__0 
       (.I0(data_reg[8]),
        .I1(D[8]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__0 
       (.I0(data_reg[9]),
        .I1(D[9]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_178
   (full_reg,
    validArray0,
    clk,
    rst,
    \dataOutArray[0] ,
    joinValid,
    full_reg_0,
    ValidArray);
  output full_reg;
  output validArray0;
  input clk;
  input rst;
  input [0:0]\dataOutArray[0] ;
  input joinValid;
  input full_reg_0;
  input [0:0]ValidArray;

  wire [0:0]ValidArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_i_1__53_n_0;
  wire joinValid;
  wire rst;
  wire validArray0;

  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hF4000000)) 
    full_reg_i_1__53
       (.I0(\dataOutArray[0] ),
        .I1(joinValid),
        .I2(full_reg),
        .I3(full_reg_0),
        .I4(ValidArray),
        .O(full_reg_i_1__53_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__53_n_0),
        .Q(full_reg));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \validArray[0]_i_1__25 
       (.I0(\dataOutArray[0] ),
        .I1(joinValid),
        .I2(full_reg),
        .I3(full_reg_0),
        .I4(ValidArray),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_180
   (full_reg,
    validArray0,
    clk,
    rst,
    \validArray_reg[0] ,
    full_reg_0,
    oehb1_ready);
  output full_reg;
  output validArray0;
  input clk;
  input rst;
  input \validArray_reg[0] ;
  input full_reg_0;
  input oehb1_ready;

  wire clk;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_i_1__19_n_0;
  wire oehb1_ready;
  wire rst;
  wire validArray0;
  wire \validArray_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    full_reg_i_1__19
       (.I0(full_reg),
        .I1(\validArray_reg[0] ),
        .I2(full_reg_0),
        .I3(oehb1_ready),
        .O(full_reg_i_1__19_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__19_n_0),
        .Q(full_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \validArray[0]_i_1__2 
       (.I0(full_reg),
        .I1(\validArray_reg[0] ),
        .I2(full_reg_0),
        .I3(oehb1_ready),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_182
   (full_reg_reg_0,
    validArray0,
    D,
    clk,
    rst,
    \dataOutArray[0] ,
    branch_16_pValidArray_1,
    \validArray_reg[0] ,
    full_reg_0,
    ValidArray,
    E,
    \data_reg_reg[31]_0 );
  output full_reg_reg_0;
  output validArray0;
  output [31:0]D;
  input clk;
  input rst;
  input [0:0]\dataOutArray[0] ;
  input branch_16_pValidArray_1;
  input [0:0]\validArray_reg[0] ;
  input full_reg_0;
  input [0:0]ValidArray;
  input [0:0]E;
  input [31:0]\data_reg_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]ValidArray;
  wire branch_16_pValidArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg_0;
  wire full_reg_i_1__50_n_0;
  wire full_reg_reg_0;
  wire rst;
  wire validArray0;
  wire [0:0]\validArray_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__14 
       (.I0(data_reg[0]),
        .I1(\data_reg_reg[31]_0 [0]),
        .I2(full_reg_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__14 
       (.I0(data_reg[10]),
        .I1(\data_reg_reg[31]_0 [10]),
        .I2(full_reg_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__14 
       (.I0(data_reg[11]),
        .I1(\data_reg_reg[31]_0 [11]),
        .I2(full_reg_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__14 
       (.I0(data_reg[12]),
        .I1(\data_reg_reg[31]_0 [12]),
        .I2(full_reg_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__11 
       (.I0(data_reg[13]),
        .I1(\data_reg_reg[31]_0 [13]),
        .I2(full_reg_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__11 
       (.I0(data_reg[14]),
        .I1(\data_reg_reg[31]_0 [14]),
        .I2(full_reg_reg_0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__11 
       (.I0(data_reg[15]),
        .I1(\data_reg_reg[31]_0 [15]),
        .I2(full_reg_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__11 
       (.I0(data_reg[16]),
        .I1(\data_reg_reg[31]_0 [16]),
        .I2(full_reg_reg_0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__11 
       (.I0(data_reg[17]),
        .I1(\data_reg_reg[31]_0 [17]),
        .I2(full_reg_reg_0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__11 
       (.I0(data_reg[18]),
        .I1(\data_reg_reg[31]_0 [18]),
        .I2(full_reg_reg_0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__11 
       (.I0(data_reg[19]),
        .I1(\data_reg_reg[31]_0 [19]),
        .I2(full_reg_reg_0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__14 
       (.I0(data_reg[1]),
        .I1(\data_reg_reg[31]_0 [1]),
        .I2(full_reg_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__11 
       (.I0(data_reg[20]),
        .I1(\data_reg_reg[31]_0 [20]),
        .I2(full_reg_reg_0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__11 
       (.I0(data_reg[21]),
        .I1(\data_reg_reg[31]_0 [21]),
        .I2(full_reg_reg_0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__11 
       (.I0(data_reg[22]),
        .I1(\data_reg_reg[31]_0 [22]),
        .I2(full_reg_reg_0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__11 
       (.I0(data_reg[23]),
        .I1(\data_reg_reg[31]_0 [23]),
        .I2(full_reg_reg_0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__11 
       (.I0(data_reg[24]),
        .I1(\data_reg_reg[31]_0 [24]),
        .I2(full_reg_reg_0),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__11 
       (.I0(data_reg[25]),
        .I1(\data_reg_reg[31]_0 [25]),
        .I2(full_reg_reg_0),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__11 
       (.I0(data_reg[26]),
        .I1(\data_reg_reg[31]_0 [26]),
        .I2(full_reg_reg_0),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__11 
       (.I0(data_reg[27]),
        .I1(\data_reg_reg[31]_0 [27]),
        .I2(full_reg_reg_0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__11 
       (.I0(data_reg[28]),
        .I1(\data_reg_reg[31]_0 [28]),
        .I2(full_reg_reg_0),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__11 
       (.I0(data_reg[29]),
        .I1(\data_reg_reg[31]_0 [29]),
        .I2(full_reg_reg_0),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__14 
       (.I0(data_reg[2]),
        .I1(\data_reg_reg[31]_0 [2]),
        .I2(full_reg_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__11 
       (.I0(data_reg[30]),
        .I1(\data_reg_reg[31]_0 [30]),
        .I2(full_reg_reg_0),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__11 
       (.I0(data_reg[31]),
        .I1(\data_reg_reg[31]_0 [31]),
        .I2(full_reg_reg_0),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__14 
       (.I0(data_reg[3]),
        .I1(\data_reg_reg[31]_0 [3]),
        .I2(full_reg_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__14 
       (.I0(data_reg[4]),
        .I1(\data_reg_reg[31]_0 [4]),
        .I2(full_reg_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__14 
       (.I0(data_reg[5]),
        .I1(\data_reg_reg[31]_0 [5]),
        .I2(full_reg_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__14 
       (.I0(data_reg[6]),
        .I1(\data_reg_reg[31]_0 [6]),
        .I2(full_reg_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__14 
       (.I0(data_reg[7]),
        .I1(\data_reg_reg[31]_0 [7]),
        .I2(full_reg_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__14 
       (.I0(data_reg[8]),
        .I1(\data_reg_reg[31]_0 [8]),
        .I2(full_reg_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__14 
       (.I0(data_reg[9]),
        .I1(\data_reg_reg[31]_0 [9]),
        .I2(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [9]),
        .Q(data_reg[9]));
  LUT6 #(
    .INIT(64'hBAAA000000000000)) 
    full_reg_i_1__50
       (.I0(full_reg_reg_0),
        .I1(\dataOutArray[0] ),
        .I2(branch_16_pValidArray_1),
        .I3(\validArray_reg[0] ),
        .I4(full_reg_0),
        .I5(ValidArray),
        .O(full_reg_i_1__50_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__50_n_0),
        .Q(full_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \validArray[0]_i_1__15 
       (.I0(full_reg_reg_0),
        .I1(\dataOutArray[0] ),
        .I2(branch_16_pValidArray_1),
        .I3(\validArray_reg[0] ),
        .I4(full_reg_0),
        .I5(ValidArray),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_184
   (full_reg_reg_0,
    D,
    full_reg_reg_1,
    clk,
    rst,
    E,
    \data_reg_reg[31]_0 );
  output full_reg_reg_0;
  output [31:0]D;
  input full_reg_reg_1;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]\data_reg_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire clk;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__13 
       (.I0(data_reg[0]),
        .I1(\data_reg_reg[31]_0 [0]),
        .I2(full_reg_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__13 
       (.I0(data_reg[10]),
        .I1(\data_reg_reg[31]_0 [10]),
        .I2(full_reg_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__13 
       (.I0(data_reg[11]),
        .I1(\data_reg_reg[31]_0 [11]),
        .I2(full_reg_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__13 
       (.I0(data_reg[12]),
        .I1(\data_reg_reg[31]_0 [12]),
        .I2(full_reg_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__10 
       (.I0(data_reg[13]),
        .I1(\data_reg_reg[31]_0 [13]),
        .I2(full_reg_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__10 
       (.I0(data_reg[14]),
        .I1(\data_reg_reg[31]_0 [14]),
        .I2(full_reg_reg_0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__10 
       (.I0(data_reg[15]),
        .I1(\data_reg_reg[31]_0 [15]),
        .I2(full_reg_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__10 
       (.I0(data_reg[16]),
        .I1(\data_reg_reg[31]_0 [16]),
        .I2(full_reg_reg_0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__10 
       (.I0(data_reg[17]),
        .I1(\data_reg_reg[31]_0 [17]),
        .I2(full_reg_reg_0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__10 
       (.I0(data_reg[18]),
        .I1(\data_reg_reg[31]_0 [18]),
        .I2(full_reg_reg_0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__10 
       (.I0(data_reg[19]),
        .I1(\data_reg_reg[31]_0 [19]),
        .I2(full_reg_reg_0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__13 
       (.I0(data_reg[1]),
        .I1(\data_reg_reg[31]_0 [1]),
        .I2(full_reg_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__10 
       (.I0(data_reg[20]),
        .I1(\data_reg_reg[31]_0 [20]),
        .I2(full_reg_reg_0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__10 
       (.I0(data_reg[21]),
        .I1(\data_reg_reg[31]_0 [21]),
        .I2(full_reg_reg_0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__10 
       (.I0(data_reg[22]),
        .I1(\data_reg_reg[31]_0 [22]),
        .I2(full_reg_reg_0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__10 
       (.I0(data_reg[23]),
        .I1(\data_reg_reg[31]_0 [23]),
        .I2(full_reg_reg_0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__10 
       (.I0(data_reg[24]),
        .I1(\data_reg_reg[31]_0 [24]),
        .I2(full_reg_reg_0),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__10 
       (.I0(data_reg[25]),
        .I1(\data_reg_reg[31]_0 [25]),
        .I2(full_reg_reg_0),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__10 
       (.I0(data_reg[26]),
        .I1(\data_reg_reg[31]_0 [26]),
        .I2(full_reg_reg_0),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__10 
       (.I0(data_reg[27]),
        .I1(\data_reg_reg[31]_0 [27]),
        .I2(full_reg_reg_0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__10 
       (.I0(data_reg[28]),
        .I1(\data_reg_reg[31]_0 [28]),
        .I2(full_reg_reg_0),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__10 
       (.I0(data_reg[29]),
        .I1(\data_reg_reg[31]_0 [29]),
        .I2(full_reg_reg_0),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__13 
       (.I0(data_reg[2]),
        .I1(\data_reg_reg[31]_0 [2]),
        .I2(full_reg_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__10 
       (.I0(data_reg[30]),
        .I1(\data_reg_reg[31]_0 [30]),
        .I2(full_reg_reg_0),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__10 
       (.I0(data_reg[31]),
        .I1(\data_reg_reg[31]_0 [31]),
        .I2(full_reg_reg_0),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__13 
       (.I0(data_reg[3]),
        .I1(\data_reg_reg[31]_0 [3]),
        .I2(full_reg_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__13 
       (.I0(data_reg[4]),
        .I1(\data_reg_reg[31]_0 [4]),
        .I2(full_reg_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__13 
       (.I0(data_reg[5]),
        .I1(\data_reg_reg[31]_0 [5]),
        .I2(full_reg_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__13 
       (.I0(data_reg[6]),
        .I1(\data_reg_reg[31]_0 [6]),
        .I2(full_reg_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__13 
       (.I0(data_reg[7]),
        .I1(\data_reg_reg[31]_0 [7]),
        .I2(full_reg_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__13 
       (.I0(data_reg[8]),
        .I1(\data_reg_reg[31]_0 [8]),
        .I2(full_reg_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__13 
       (.I0(data_reg[9]),
        .I1(\data_reg_reg[31]_0 [9]),
        .I2(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_186
   (full_reg,
    validArray0,
    clk,
    rst,
    \dataOutArray[0] ,
    reg_value,
    icmp_27_validArray_0,
    validArray,
    oehb1_ready);
  output full_reg;
  output validArray0;
  input clk;
  input rst;
  input [0:0]\dataOutArray[0] ;
  input reg_value;
  input icmp_27_validArray_0;
  input [0:0]validArray;
  input oehb1_ready;

  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire full_reg_i_1__24_n_0;
  wire icmp_27_validArray_0;
  wire oehb1_ready;
  wire reg_value;
  wire rst;
  wire [0:0]validArray;
  wire validArray0;

  LUT6 #(
    .INIT(64'h00000000BAAAAAAA)) 
    full_reg_i_1__24
       (.I0(full_reg),
        .I1(\dataOutArray[0] ),
        .I2(reg_value),
        .I3(icmp_27_validArray_0),
        .I4(validArray),
        .I5(oehb1_ready),
        .O(full_reg_i_1__24_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__24_n_0),
        .Q(full_reg));
  LUT6 #(
    .INIT(64'hBAAAAAAAFFFFFFFF)) 
    \validArray[0]_i_1__13 
       (.I0(full_reg),
        .I1(\dataOutArray[0] ),
        .I2(reg_value),
        .I3(icmp_27_validArray_0),
        .I4(validArray),
        .I5(oehb1_ready),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_188
   (full_reg_reg_0,
    branchReady,
    D,
    full_reg_reg_1,
    clk,
    rst,
    \dataOutArray[0] ,
    full_reg_1,
    E,
    load_7_dataOutArray_0);
  output full_reg_reg_0;
  output branchReady;
  output [31:0]D;
  input full_reg_reg_1;
  input clk;
  input rst;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input [0:0]E;
  input [31:0]load_7_dataOutArray_0;

  wire [31:0]D;
  wire [0:0]E;
  wire branchReady;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]data_reg;
  wire full_reg_1;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire [31:0]load_7_dataOutArray_0;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__5 
       (.I0(data_reg[0]),
        .I1(load_7_dataOutArray_0[0]),
        .I2(full_reg_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__5 
       (.I0(data_reg[10]),
        .I1(load_7_dataOutArray_0[10]),
        .I2(full_reg_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__5 
       (.I0(data_reg[11]),
        .I1(load_7_dataOutArray_0[11]),
        .I2(full_reg_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__5 
       (.I0(data_reg[12]),
        .I1(load_7_dataOutArray_0[12]),
        .I2(full_reg_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__4 
       (.I0(data_reg[13]),
        .I1(load_7_dataOutArray_0[13]),
        .I2(full_reg_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__4 
       (.I0(data_reg[14]),
        .I1(load_7_dataOutArray_0[14]),
        .I2(full_reg_reg_0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__4 
       (.I0(data_reg[15]),
        .I1(load_7_dataOutArray_0[15]),
        .I2(full_reg_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__4 
       (.I0(data_reg[16]),
        .I1(load_7_dataOutArray_0[16]),
        .I2(full_reg_reg_0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__4 
       (.I0(data_reg[17]),
        .I1(load_7_dataOutArray_0[17]),
        .I2(full_reg_reg_0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__4 
       (.I0(data_reg[18]),
        .I1(load_7_dataOutArray_0[18]),
        .I2(full_reg_reg_0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__4 
       (.I0(data_reg[19]),
        .I1(load_7_dataOutArray_0[19]),
        .I2(full_reg_reg_0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__5 
       (.I0(data_reg[1]),
        .I1(load_7_dataOutArray_0[1]),
        .I2(full_reg_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__4 
       (.I0(data_reg[20]),
        .I1(load_7_dataOutArray_0[20]),
        .I2(full_reg_reg_0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__4 
       (.I0(data_reg[21]),
        .I1(load_7_dataOutArray_0[21]),
        .I2(full_reg_reg_0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__4 
       (.I0(data_reg[22]),
        .I1(load_7_dataOutArray_0[22]),
        .I2(full_reg_reg_0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__4 
       (.I0(data_reg[23]),
        .I1(load_7_dataOutArray_0[23]),
        .I2(full_reg_reg_0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__4 
       (.I0(data_reg[24]),
        .I1(load_7_dataOutArray_0[24]),
        .I2(full_reg_reg_0),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__4 
       (.I0(data_reg[25]),
        .I1(load_7_dataOutArray_0[25]),
        .I2(full_reg_reg_0),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__4 
       (.I0(data_reg[26]),
        .I1(load_7_dataOutArray_0[26]),
        .I2(full_reg_reg_0),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__4 
       (.I0(data_reg[27]),
        .I1(load_7_dataOutArray_0[27]),
        .I2(full_reg_reg_0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__4 
       (.I0(data_reg[28]),
        .I1(load_7_dataOutArray_0[28]),
        .I2(full_reg_reg_0),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__4 
       (.I0(data_reg[29]),
        .I1(load_7_dataOutArray_0[29]),
        .I2(full_reg_reg_0),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__5 
       (.I0(data_reg[2]),
        .I1(load_7_dataOutArray_0[2]),
        .I2(full_reg_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__4 
       (.I0(data_reg[30]),
        .I1(load_7_dataOutArray_0[30]),
        .I2(full_reg_reg_0),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__4 
       (.I0(data_reg[31]),
        .I1(load_7_dataOutArray_0[31]),
        .I2(full_reg_reg_0),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__5 
       (.I0(data_reg[3]),
        .I1(load_7_dataOutArray_0[3]),
        .I2(full_reg_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__5 
       (.I0(data_reg[4]),
        .I1(load_7_dataOutArray_0[4]),
        .I2(full_reg_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__5 
       (.I0(data_reg[5]),
        .I1(load_7_dataOutArray_0[5]),
        .I2(full_reg_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__5 
       (.I0(data_reg[6]),
        .I1(load_7_dataOutArray_0[6]),
        .I2(full_reg_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__5 
       (.I0(data_reg[7]),
        .I1(load_7_dataOutArray_0[7]),
        .I2(full_reg_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__5 
       (.I0(data_reg[8]),
        .I1(load_7_dataOutArray_0[8]),
        .I2(full_reg_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__5 
       (.I0(data_reg[9]),
        .I1(load_7_dataOutArray_0[9]),
        .I2(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_7_dataOutArray_0[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h47)) 
    reg_value_i_2__13
       (.I0(full_reg_reg_0),
        .I1(\dataOutArray[0] ),
        .I2(full_reg_1),
        .O(branchReady));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_190
   (full_reg_reg_0,
    D,
    full_reg_reg_1,
    clk,
    rst,
    E,
    \dataOutArray[0] );
  output full_reg_reg_0;
  output [31:0]D;
  input full_reg_reg_1;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]\dataOutArray[0] ;

  wire [31:0]D;
  wire [0:0]E;
  wire clk;
  wire [31:0]\dataOutArray[0] ;
  wire [31:0]data_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__4 
       (.I0(data_reg[0]),
        .I1(\dataOutArray[0] [0]),
        .I2(full_reg_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__4 
       (.I0(data_reg[10]),
        .I1(\dataOutArray[0] [10]),
        .I2(full_reg_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__4 
       (.I0(data_reg[11]),
        .I1(\dataOutArray[0] [11]),
        .I2(full_reg_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__4 
       (.I0(data_reg[12]),
        .I1(\dataOutArray[0] [12]),
        .I2(full_reg_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__3 
       (.I0(data_reg[13]),
        .I1(\dataOutArray[0] [13]),
        .I2(full_reg_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__3 
       (.I0(data_reg[14]),
        .I1(\dataOutArray[0] [14]),
        .I2(full_reg_reg_0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__3 
       (.I0(data_reg[15]),
        .I1(\dataOutArray[0] [15]),
        .I2(full_reg_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__3 
       (.I0(data_reg[16]),
        .I1(\dataOutArray[0] [16]),
        .I2(full_reg_reg_0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__3 
       (.I0(data_reg[17]),
        .I1(\dataOutArray[0] [17]),
        .I2(full_reg_reg_0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__3 
       (.I0(data_reg[18]),
        .I1(\dataOutArray[0] [18]),
        .I2(full_reg_reg_0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__3 
       (.I0(data_reg[19]),
        .I1(\dataOutArray[0] [19]),
        .I2(full_reg_reg_0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__4 
       (.I0(data_reg[1]),
        .I1(\dataOutArray[0] [1]),
        .I2(full_reg_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__3 
       (.I0(data_reg[20]),
        .I1(\dataOutArray[0] [20]),
        .I2(full_reg_reg_0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__3 
       (.I0(data_reg[21]),
        .I1(\dataOutArray[0] [21]),
        .I2(full_reg_reg_0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__3 
       (.I0(data_reg[22]),
        .I1(\dataOutArray[0] [22]),
        .I2(full_reg_reg_0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__3 
       (.I0(data_reg[23]),
        .I1(\dataOutArray[0] [23]),
        .I2(full_reg_reg_0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__3 
       (.I0(data_reg[24]),
        .I1(\dataOutArray[0] [24]),
        .I2(full_reg_reg_0),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__3 
       (.I0(data_reg[25]),
        .I1(\dataOutArray[0] [25]),
        .I2(full_reg_reg_0),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__3 
       (.I0(data_reg[26]),
        .I1(\dataOutArray[0] [26]),
        .I2(full_reg_reg_0),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__3 
       (.I0(data_reg[27]),
        .I1(\dataOutArray[0] [27]),
        .I2(full_reg_reg_0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__3 
       (.I0(data_reg[28]),
        .I1(\dataOutArray[0] [28]),
        .I2(full_reg_reg_0),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__3 
       (.I0(data_reg[29]),
        .I1(\dataOutArray[0] [29]),
        .I2(full_reg_reg_0),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__4 
       (.I0(data_reg[2]),
        .I1(\dataOutArray[0] [2]),
        .I2(full_reg_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__3 
       (.I0(data_reg[30]),
        .I1(\dataOutArray[0] [30]),
        .I2(full_reg_reg_0),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__3 
       (.I0(data_reg[31]),
        .I1(\dataOutArray[0] [31]),
        .I2(full_reg_reg_0),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__4 
       (.I0(data_reg[3]),
        .I1(\dataOutArray[0] [3]),
        .I2(full_reg_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__4 
       (.I0(data_reg[4]),
        .I1(\dataOutArray[0] [4]),
        .I2(full_reg_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__4 
       (.I0(data_reg[5]),
        .I1(\dataOutArray[0] [5]),
        .I2(full_reg_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__4 
       (.I0(data_reg[6]),
        .I1(\dataOutArray[0] [6]),
        .I2(full_reg_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__4 
       (.I0(data_reg[7]),
        .I1(\dataOutArray[0] [7]),
        .I2(full_reg_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__4 
       (.I0(data_reg[8]),
        .I1(\dataOutArray[0] [8]),
        .I2(full_reg_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__4 
       (.I0(data_reg[9]),
        .I1(\dataOutArray[0] [9]),
        .I2(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\dataOutArray[0] [9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_192
   (full_reg_reg_0,
    E,
    oehb1_ready,
    full_reg_reg_1,
    validArray0,
    D,
    clk,
    rst,
    reg_value,
    ValidArray,
    full_reg_0,
    fork_12_validArray_2,
    \dataOutArray[0] ,
    Buffer_7_validArray_0,
    full_reg_1,
    \validArray_reg[0] ,
    full_reg_2,
    reg_value_3,
    icmp_9_validArray_0,
    \data_reg_reg[0]_0 ,
    Q);
  output full_reg_reg_0;
  output [0:0]E;
  output oehb1_ready;
  output [0:0]full_reg_reg_1;
  output validArray0;
  output [31:0]D;
  input clk;
  input rst;
  input reg_value;
  input [0:0]ValidArray;
  input full_reg_0;
  input fork_12_validArray_2;
  input [0:0]\dataOutArray[0] ;
  input Buffer_7_validArray_0;
  input full_reg_1;
  input [0:0]\validArray_reg[0] ;
  input full_reg_2;
  input reg_value_3;
  input icmp_9_validArray_0;
  input [0:0]\data_reg_reg[0]_0 ;
  input [31:0]Q;

  wire Buffer_7_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]data_reg;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire fork_12_validArray_2;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_i_1__27_n_0;
  wire full_reg_reg_0;
  wire [0:0]full_reg_reg_1;
  wire icmp_9_validArray_0;
  wire oehb1_ready;
  wire reg_value;
  wire reg_value_3;
  wire rst;
  wire validArray0;
  wire [0:0]\validArray_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__3 
       (.I0(data_reg[0]),
        .I1(Q[0]),
        .I2(full_reg_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__3 
       (.I0(data_reg[10]),
        .I1(Q[10]),
        .I2(full_reg_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__3 
       (.I0(data_reg[11]),
        .I1(Q[11]),
        .I2(full_reg_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__3 
       (.I0(data_reg[12]),
        .I1(Q[12]),
        .I2(full_reg_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__2 
       (.I0(data_reg[13]),
        .I1(Q[13]),
        .I2(full_reg_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__2 
       (.I0(data_reg[14]),
        .I1(Q[14]),
        .I2(full_reg_reg_0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__2 
       (.I0(data_reg[15]),
        .I1(Q[15]),
        .I2(full_reg_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__2 
       (.I0(data_reg[16]),
        .I1(Q[16]),
        .I2(full_reg_reg_0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__2 
       (.I0(data_reg[17]),
        .I1(Q[17]),
        .I2(full_reg_reg_0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__2 
       (.I0(data_reg[18]),
        .I1(Q[18]),
        .I2(full_reg_reg_0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__2 
       (.I0(data_reg[19]),
        .I1(Q[19]),
        .I2(full_reg_reg_0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__3 
       (.I0(data_reg[1]),
        .I1(Q[1]),
        .I2(full_reg_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__2 
       (.I0(data_reg[20]),
        .I1(Q[20]),
        .I2(full_reg_reg_0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__2 
       (.I0(data_reg[21]),
        .I1(Q[21]),
        .I2(full_reg_reg_0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__2 
       (.I0(data_reg[22]),
        .I1(Q[22]),
        .I2(full_reg_reg_0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__2 
       (.I0(data_reg[23]),
        .I1(Q[23]),
        .I2(full_reg_reg_0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__2 
       (.I0(data_reg[24]),
        .I1(Q[24]),
        .I2(full_reg_reg_0),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__2 
       (.I0(data_reg[25]),
        .I1(Q[25]),
        .I2(full_reg_reg_0),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__2 
       (.I0(data_reg[26]),
        .I1(Q[26]),
        .I2(full_reg_reg_0),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__2 
       (.I0(data_reg[27]),
        .I1(Q[27]),
        .I2(full_reg_reg_0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__2 
       (.I0(data_reg[28]),
        .I1(Q[28]),
        .I2(full_reg_reg_0),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__2 
       (.I0(data_reg[29]),
        .I1(Q[29]),
        .I2(full_reg_reg_0),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__3 
       (.I0(data_reg[2]),
        .I1(Q[2]),
        .I2(full_reg_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__2 
       (.I0(data_reg[30]),
        .I1(Q[30]),
        .I2(full_reg_reg_0),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \data_reg[31]_i_1__18 
       (.I0(oehb1_ready),
        .I1(reg_value),
        .I2(ValidArray),
        .I3(full_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \data_reg[31]_i_1__2 
       (.I0(oehb1_ready),
        .I1(full_reg_0),
        .I2(reg_value),
        .I3(ValidArray),
        .O(full_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__2 
       (.I0(data_reg[31]),
        .I1(Q[31]),
        .I2(full_reg_reg_0),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__3 
       (.I0(data_reg[3]),
        .I1(Q[3]),
        .I2(full_reg_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__3 
       (.I0(data_reg[4]),
        .I1(Q[4]),
        .I2(full_reg_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__3 
       (.I0(data_reg[5]),
        .I1(Q[5]),
        .I2(full_reg_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__3 
       (.I0(data_reg[6]),
        .I1(Q[6]),
        .I2(full_reg_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__3 
       (.I0(data_reg[7]),
        .I1(Q[7]),
        .I2(full_reg_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__3 
       (.I0(data_reg[8]),
        .I1(Q[8]),
        .I2(full_reg_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__3 
       (.I0(data_reg[9]),
        .I1(Q[9]),
        .I2(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[0]_0 ),
        .CLR(rst),
        .D(Q[9]),
        .Q(data_reg[9]));
  LUT6 #(
    .INIT(64'hEAAA000000000000)) 
    full_reg_i_1__27
       (.I0(full_reg_reg_0),
        .I1(fork_12_validArray_2),
        .I2(\dataOutArray[0] ),
        .I3(Buffer_7_validArray_0),
        .I4(full_reg_1),
        .I5(\validArray_reg[0] ),
        .O(full_reg_i_1__27_n_0));
  LUT6 #(
    .INIT(64'h47000000FFFFFFFF)) 
    full_reg_i_2__7
       (.I0(full_reg_reg_0),
        .I1(\dataOutArray[0] ),
        .I2(full_reg_2),
        .I3(reg_value_3),
        .I4(icmp_9_validArray_0),
        .I5(Buffer_7_validArray_0),
        .O(oehb1_ready));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__27_n_0),
        .Q(full_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \validArray[0]_i_1__6 
       (.I0(full_reg_reg_0),
        .I1(fork_12_validArray_2),
        .I2(\dataOutArray[0] ),
        .I3(Buffer_7_validArray_0),
        .I4(full_reg_1),
        .I5(\validArray_reg[0] ),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_194
   (full_reg_reg_0,
    \data_reg_reg[13]_0 ,
    full_reg_reg_1,
    clk,
    rst,
    E,
    D);
  output full_reg_reg_0;
  output [13:0]\data_reg_reg[13]_0 ;
  input full_reg_reg_1;
  input clk;
  input rst;
  input [0:0]E;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire clk;
  wire [13:0]data_reg;
  wire [13:0]\data_reg_reg[13]_0 ;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__2 
       (.I0(data_reg[0]),
        .I1(D[0]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__2 
       (.I0(data_reg[10]),
        .I1(D[10]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__2 
       (.I0(data_reg[11]),
        .I1(D[11]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__2 
       (.I0(data_reg[12]),
        .I1(D[12]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_2 
       (.I0(data_reg[13]),
        .I1(D[13]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__2 
       (.I0(data_reg[1]),
        .I1(D[1]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__2 
       (.I0(data_reg[2]),
        .I1(D[2]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__2 
       (.I0(data_reg[3]),
        .I1(D[3]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__2 
       (.I0(data_reg[4]),
        .I1(D[4]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__2 
       (.I0(data_reg[5]),
        .I1(D[5]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__2 
       (.I0(data_reg[6]),
        .I1(D[6]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__2 
       (.I0(data_reg[7]),
        .I1(D[7]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__2 
       (.I0(data_reg[8]),
        .I1(D[8]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__2 
       (.I0(data_reg[9]),
        .I1(D[9]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_196
   (full_reg,
    full_reg_reg_0,
    clk,
    rst);
  output full_reg;
  input full_reg_reg_0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg_reg_0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_198
   (full_reg,
    full_reg_reg_0,
    clk,
    rst);
  output full_reg;
  input full_reg_reg_0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg_reg_0;
  wire rst;

  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_200
   (full_reg_reg_0,
    E,
    \data_reg_reg[31]_0 ,
    full_reg_reg_1,
    clk,
    rst,
    \data_reg_reg[0]_0 ,
    full_reg_0,
    \data_reg_reg[31]_1 ,
    D,
    \data_reg_reg[31]_2 ,
    \data_reg_reg[31]_3 ,
    add_30_dataInArray_0,
    \dataOutArray[0] );
  output full_reg_reg_0;
  output [0:0]E;
  output [31:0]\data_reg_reg[31]_0 ;
  input full_reg_reg_1;
  input clk;
  input rst;
  input \data_reg_reg[0]_0 ;
  input full_reg_0;
  input [0:0]\data_reg_reg[31]_1 ;
  input [31:0]D;
  input [31:0]\data_reg_reg[31]_2 ;
  input \data_reg_reg[31]_3 ;
  input [0:0]add_30_dataInArray_0;
  input [30:0]\dataOutArray[0] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]add_30_dataInArray_0;
  wire clk;
  wire [30:0]\dataOutArray[0] ;
  wire [31:0]data_reg;
  wire \data_reg_reg[0]_0 ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [0:0]\data_reg_reg[31]_1 ;
  wire [31:0]\data_reg_reg[31]_2 ;
  wire \data_reg_reg[31]_3 ;
  wire full_reg_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire rst;

  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_reg[0]_i_1 
       (.I0(data_reg[0]),
        .I1(\data_reg_reg[31]_2 [0]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(add_30_dataInArray_0),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[10]_i_1 
       (.I0(data_reg[10]),
        .I1(\data_reg_reg[31]_2 [10]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [9]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[11]_i_1 
       (.I0(data_reg[11]),
        .I1(\data_reg_reg[31]_2 [11]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [10]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[12]_i_1 
       (.I0(data_reg[12]),
        .I1(\data_reg_reg[31]_2 [12]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [11]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[13]_i_1 
       (.I0(data_reg[13]),
        .I1(\data_reg_reg[31]_2 [13]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [12]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[14]_i_1 
       (.I0(data_reg[14]),
        .I1(\data_reg_reg[31]_2 [14]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [13]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[15]_i_1 
       (.I0(data_reg[15]),
        .I1(\data_reg_reg[31]_2 [15]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [14]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[16]_i_1 
       (.I0(data_reg[16]),
        .I1(\data_reg_reg[31]_2 [16]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [15]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[17]_i_1 
       (.I0(data_reg[17]),
        .I1(\data_reg_reg[31]_2 [17]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [16]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[18]_i_1 
       (.I0(data_reg[18]),
        .I1(\data_reg_reg[31]_2 [18]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [17]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[19]_i_1 
       (.I0(data_reg[19]),
        .I1(\data_reg_reg[31]_2 [19]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [18]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[1]_i_1 
       (.I0(data_reg[1]),
        .I1(\data_reg_reg[31]_2 [1]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [0]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[20]_i_1 
       (.I0(data_reg[20]),
        .I1(\data_reg_reg[31]_2 [20]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [19]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[21]_i_1 
       (.I0(data_reg[21]),
        .I1(\data_reg_reg[31]_2 [21]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [20]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[22]_i_1 
       (.I0(data_reg[22]),
        .I1(\data_reg_reg[31]_2 [22]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [21]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[23]_i_1 
       (.I0(data_reg[23]),
        .I1(\data_reg_reg[31]_2 [23]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [22]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[24]_i_1 
       (.I0(data_reg[24]),
        .I1(\data_reg_reg[31]_2 [24]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [23]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[25]_i_1 
       (.I0(data_reg[25]),
        .I1(\data_reg_reg[31]_2 [25]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [24]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[26]_i_1 
       (.I0(data_reg[26]),
        .I1(\data_reg_reg[31]_2 [26]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [25]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[27]_i_1 
       (.I0(data_reg[27]),
        .I1(\data_reg_reg[31]_2 [27]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [26]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[28]_i_1 
       (.I0(data_reg[28]),
        .I1(\data_reg_reg[31]_2 [28]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [27]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[29]_i_1 
       (.I0(data_reg[29]),
        .I1(\data_reg_reg[31]_2 [29]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [28]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[2]_i_1 
       (.I0(data_reg[2]),
        .I1(\data_reg_reg[31]_2 [2]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [1]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[30]_i_1 
       (.I0(data_reg[30]),
        .I1(\data_reg_reg[31]_2 [30]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [29]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [30]));
  LUT3 #(
    .INIT(8'h08)) 
    \data_reg[31]_i_1 
       (.I0(full_reg_reg_0),
        .I1(\data_reg_reg[0]_0 ),
        .I2(full_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[31]_i_2 
       (.I0(data_reg[31]),
        .I1(\data_reg_reg[31]_2 [31]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [30]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[3]_i_1 
       (.I0(data_reg[3]),
        .I1(\data_reg_reg[31]_2 [3]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [2]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[4]_i_1 
       (.I0(data_reg[4]),
        .I1(\data_reg_reg[31]_2 [4]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [3]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[5]_i_1 
       (.I0(data_reg[5]),
        .I1(\data_reg_reg[31]_2 [5]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [4]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[6]_i_1 
       (.I0(data_reg[6]),
        .I1(\data_reg_reg[31]_2 [6]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [5]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[7]_i_1 
       (.I0(data_reg[7]),
        .I1(\data_reg_reg[31]_2 [7]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [6]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[8]_i_1 
       (.I0(data_reg[8]),
        .I1(\data_reg_reg[31]_2 [8]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [7]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \data_reg[9]_i_1 
       (.I0(data_reg[9]),
        .I1(\data_reg_reg[31]_2 [9]),
        .I2(full_reg_0),
        .I3(\data_reg_reg[31]_3 ),
        .I4(\dataOutArray[0] [8]),
        .I5(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_57
   (end_valid,
    full_reg,
    ValidArray,
    full_reg_0,
    clk,
    rst);
  output end_valid;
  output full_reg;
  input [0:0]ValidArray;
  input full_reg_0;
  input clk;
  input rst;

  wire [0:0]ValidArray;
  wire clk;
  wire end_valid;
  wire full_reg;
  wire full_reg0;
  wire full_reg_0;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    end_valid_INST_0
       (.I0(full_reg),
        .I1(ValidArray),
        .I2(full_reg_0),
        .O(end_valid));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    full_reg_i_1__3
       (.I0(full_reg),
        .I1(ValidArray),
        .I2(full_reg_0),
        .O(full_reg0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_58
   (full_reg_reg_0,
    E,
    full_reg_reg_1,
    full_reg_reg_2,
    validArray0,
    Q,
    \data_reg_reg[31]_0 ,
    clk,
    rst,
    joinValid,
    phi_n8_pValidArray_1,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    reg_value,
    icmp_27_validArray_0,
    \validArray_reg[0] ,
    \data_reg_reg[31]_1 ,
    D);
  output full_reg_reg_0;
  output [0:0]E;
  output full_reg_reg_1;
  output [0:0]full_reg_reg_2;
  output validArray0;
  output [31:0]Q;
  output [31:0]\data_reg_reg[31]_0 ;
  input clk;
  input rst;
  input joinValid;
  input phi_n8_pValidArray_1;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input reg_value;
  input icmp_27_validArray_0;
  input [0:0]\validArray_reg[0] ;
  input [0:0]\data_reg_reg[31]_1 ;
  input [31:0]D;

  wire \Buffer_6/oehb1_ready ;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [0:0]\data_reg_reg[31]_1 ;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_i_1__42_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire [0:0]full_reg_reg_2;
  wire icmp_27_validArray_0;
  wire joinValid;
  wire phi_n8_pValidArray_1;
  wire reg_value;
  wire rst;
  wire validArray0;
  wire [0:0]\validArray_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__8 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__8 
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__8 
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__8 
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__6 
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__6 
       (.I0(Q[14]),
        .I1(D[14]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__6 
       (.I0(Q[15]),
        .I1(D[15]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__6 
       (.I0(Q[16]),
        .I1(D[16]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__6 
       (.I0(Q[17]),
        .I1(D[17]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__6 
       (.I0(Q[18]),
        .I1(D[18]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__6 
       (.I0(Q[19]),
        .I1(D[19]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__8 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__6 
       (.I0(Q[20]),
        .I1(D[20]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__6 
       (.I0(Q[21]),
        .I1(D[21]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__6 
       (.I0(Q[22]),
        .I1(D[22]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__6 
       (.I0(Q[23]),
        .I1(D[23]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__6 
       (.I0(Q[24]),
        .I1(D[24]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__6 
       (.I0(Q[25]),
        .I1(D[25]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__6 
       (.I0(Q[26]),
        .I1(D[26]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__6 
       (.I0(Q[27]),
        .I1(D[27]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__6 
       (.I0(Q[28]),
        .I1(D[28]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__6 
       (.I0(Q[29]),
        .I1(D[29]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__8 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__6 
       (.I0(Q[30]),
        .I1(D[30]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00005554)) 
    \data_reg[31]_i_1__29 
       (.I0(\Buffer_6/oehb1_ready ),
        .I1(phi_n8_pValidArray_1),
        .I2(joinValid),
        .I3(full_reg_reg_0),
        .I4(full_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \data_reg[31]_i_1__7 
       (.I0(\Buffer_6/oehb1_ready ),
        .I1(full_reg_0),
        .I2(phi_n8_pValidArray_1),
        .I3(joinValid),
        .I4(full_reg_reg_0),
        .O(full_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__6 
       (.I0(Q[31]),
        .I1(D[31]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__8 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__8 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__8 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__8 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__8 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__8 
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__8 
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  LUT4 #(
    .INIT(16'hFE00)) 
    full_reg_i_1__42
       (.I0(full_reg_reg_0),
        .I1(joinValid),
        .I2(phi_n8_pValidArray_1),
        .I3(full_reg_0),
        .O(full_reg_i_1__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    full_reg_i_1__43
       (.I0(full_reg_0),
        .I1(phi_n8_pValidArray_1),
        .I2(joinValid),
        .I3(full_reg_reg_0),
        .I4(\Buffer_6/oehb1_ready ),
        .O(full_reg_reg_1));
  LUT6 #(
    .INIT(64'h47000000FFFFFFFF)) 
    full_reg_i_2__14
       (.I0(full_reg_reg_0),
        .I1(\dataOutArray[0] ),
        .I2(full_reg_1),
        .I3(reg_value),
        .I4(icmp_27_validArray_0),
        .I5(\validArray_reg[0] ),
        .O(\Buffer_6/oehb1_ready ));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__42_n_0),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \validArray[0]_i_1__11 
       (.I0(full_reg_0),
        .I1(phi_n8_pValidArray_1),
        .I2(joinValid),
        .I3(full_reg_reg_0),
        .I4(\Buffer_6/oehb1_ready ),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_59
   (full_reg_reg_0,
    Q,
    \data_reg_reg[31]_0 ,
    full_reg_reg_1,
    clk,
    rst,
    E,
    D);
  output full_reg_reg_0;
  output [31:0]Q;
  output [31:0]\data_reg_reg[31]_0 ;
  input full_reg_reg_1;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__7 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__7 
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__7 
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__7 
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__5 
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__5 
       (.I0(Q[14]),
        .I1(D[14]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__5 
       (.I0(Q[15]),
        .I1(D[15]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__5 
       (.I0(Q[16]),
        .I1(D[16]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__5 
       (.I0(Q[17]),
        .I1(D[17]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__5 
       (.I0(Q[18]),
        .I1(D[18]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__5 
       (.I0(Q[19]),
        .I1(D[19]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__7 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__5 
       (.I0(Q[20]),
        .I1(D[20]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__5 
       (.I0(Q[21]),
        .I1(D[21]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__5 
       (.I0(Q[22]),
        .I1(D[22]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__5 
       (.I0(Q[23]),
        .I1(D[23]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__5 
       (.I0(Q[24]),
        .I1(D[24]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__5 
       (.I0(Q[25]),
        .I1(D[25]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__5 
       (.I0(Q[26]),
        .I1(D[26]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__5 
       (.I0(Q[27]),
        .I1(D[27]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__5 
       (.I0(Q[28]),
        .I1(D[28]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__5 
       (.I0(Q[29]),
        .I1(D[29]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__7 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__5 
       (.I0(Q[30]),
        .I1(D[30]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__5 
       (.I0(Q[31]),
        .I1(D[31]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__7 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__7 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__7 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__7 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__7 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__7 
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__7 
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_60
   (full_reg_reg_0,
    Q,
    \data_reg_reg[13]_0 ,
    clk,
    rst,
    joinValid,
    phi_n6_pValidArray_1,
    full_reg_0,
    E,
    D);
  output full_reg_reg_0;
  output [13:0]Q;
  output [13:0]\data_reg_reg[13]_0 ;
  input clk;
  input rst;
  input joinValid;
  input phi_n6_pValidArray_1;
  input full_reg_0;
  input [0:0]E;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire clk;
  wire [13:0]\data_reg_reg[13]_0 ;
  wire full_reg_0;
  wire full_reg_i_1__36_n_0;
  wire full_reg_reg_0;
  wire joinValid;
  wire phi_n6_pValidArray_1;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__6 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__6 
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__6 
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__6 
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_2__0 
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__6 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__6 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__6 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__6 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__6 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__6 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__6 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__6 
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__6 
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(full_reg_reg_0),
        .O(\data_reg_reg[13]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  LUT4 #(
    .INIT(16'hFE00)) 
    full_reg_i_1__36
       (.I0(full_reg_reg_0),
        .I1(joinValid),
        .I2(phi_n6_pValidArray_1),
        .I3(full_reg_0),
        .O(full_reg_i_1__36_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__36_n_0),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_61
   (full_reg_reg_0,
    E,
    full_reg_reg_1,
    reg_in,
    D,
    full_reg_reg_2,
    full_reg_0,
    reg_value,
    forkC_19_validArray_1,
    phi_n8_pValidArray_1,
    full_reg_1,
    reg_value_reg,
    reg_value_2,
    full_reg_3,
    Buffer_23_validArray_0,
    Q,
    \data_reg_reg[31]_0 ,
    clk,
    rst,
    \data_reg_reg[31]_1 );
  output full_reg_reg_0;
  output [0:0]E;
  output full_reg_reg_1;
  output reg_in;
  output [31:0]D;
  input [0:0]full_reg_reg_2;
  input full_reg_0;
  input reg_value;
  input forkC_19_validArray_1;
  input phi_n8_pValidArray_1;
  input full_reg_1;
  input reg_value_reg;
  input reg_value_2;
  input full_reg_3;
  input Buffer_23_validArray_0;
  input [31:0]Q;
  input [31:0]\data_reg_reg[31]_0 ;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[31]_1 ;

  wire Buffer_23_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [0:0]\data_reg_reg[31]_1 ;
  wire forkC_19_validArray_1;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_3;
  wire full_reg_i_1__41_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire [0:0]full_reg_reg_2;
  wire phi_n8_pValidArray_1;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_reg;
  wire rst;

  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[0]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[0]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[0]),
        .I4(\data_reg_reg[31]_0 [0]),
        .I5(full_reg_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[10]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[10]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[10]),
        .I4(\data_reg_reg[31]_0 [10]),
        .I5(full_reg_reg_0),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[11]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[11]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[11]),
        .I4(\data_reg_reg[31]_0 [11]),
        .I5(full_reg_reg_0),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[12]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[12]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[12]),
        .I4(\data_reg_reg[31]_0 [12]),
        .I5(full_reg_reg_0),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[13]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[13]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[13]),
        .I4(\data_reg_reg[31]_0 [13]),
        .I5(full_reg_reg_0),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[14]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[14]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[14]),
        .I4(\data_reg_reg[31]_0 [14]),
        .I5(full_reg_reg_0),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[15]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[15]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[15]),
        .I4(\data_reg_reg[31]_0 [15]),
        .I5(full_reg_reg_0),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[16]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[16]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[16]),
        .I4(\data_reg_reg[31]_0 [16]),
        .I5(full_reg_reg_0),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[17]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[17]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[17]),
        .I4(\data_reg_reg[31]_0 [17]),
        .I5(full_reg_reg_0),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[18]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[18]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[18]),
        .I4(\data_reg_reg[31]_0 [18]),
        .I5(full_reg_reg_0),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[19]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[19]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[19]),
        .I4(\data_reg_reg[31]_0 [19]),
        .I5(full_reg_reg_0),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[1]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[1]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[1]),
        .I4(\data_reg_reg[31]_0 [1]),
        .I5(full_reg_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[20]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[20]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[20]),
        .I4(\data_reg_reg[31]_0 [20]),
        .I5(full_reg_reg_0),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[21]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[21]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[21]),
        .I4(\data_reg_reg[31]_0 [21]),
        .I5(full_reg_reg_0),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[22]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[22]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[22]),
        .I4(\data_reg_reg[31]_0 [22]),
        .I5(full_reg_reg_0),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[23]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[23]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[23]),
        .I4(\data_reg_reg[31]_0 [23]),
        .I5(full_reg_reg_0),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[24]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[24]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[24]),
        .I4(\data_reg_reg[31]_0 [24]),
        .I5(full_reg_reg_0),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[25]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[25]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[25]),
        .I4(\data_reg_reg[31]_0 [25]),
        .I5(full_reg_reg_0),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[26]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[26]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[26]),
        .I4(\data_reg_reg[31]_0 [26]),
        .I5(full_reg_reg_0),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[27]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[27]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[27]),
        .I4(\data_reg_reg[31]_0 [27]),
        .I5(full_reg_reg_0),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[28]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[28]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[28]),
        .I4(\data_reg_reg[31]_0 [28]),
        .I5(full_reg_reg_0),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[29]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[29]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[29]),
        .I4(\data_reg_reg[31]_0 [29]),
        .I5(full_reg_reg_0),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[2]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[2]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[2]),
        .I4(\data_reg_reg[31]_0 [2]),
        .I5(full_reg_reg_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[30]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(Q[30]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[30]),
        .I4(\data_reg_reg[31]_0 [30]),
        .I5(full_reg_reg_0),
        .O(D[30]));
  LUT4 #(
    .INIT(16'h00E0)) 
    \data_reg[31]_i_1__28 
       (.I0(full_reg_reg_1),
        .I1(phi_n8_pValidArray_1),
        .I2(full_reg_1),
        .I3(full_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[31]_i_2__4 
       (.I0(full_reg_reg_1),
        .I1(Q[31]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[31]),
        .I4(\data_reg_reg[31]_0 [31]),
        .I5(full_reg_reg_0),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[3]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[3]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[3]),
        .I4(\data_reg_reg[31]_0 [3]),
        .I5(full_reg_reg_0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[4]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[4]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[4]),
        .I4(\data_reg_reg[31]_0 [4]),
        .I5(full_reg_reg_0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[5]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[5]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[5]),
        .I4(\data_reg_reg[31]_0 [5]),
        .I5(full_reg_reg_0),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[6]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[6]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[6]),
        .I4(\data_reg_reg[31]_0 [6]),
        .I5(full_reg_reg_0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[7]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[7]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[7]),
        .I4(\data_reg_reg[31]_0 [7]),
        .I5(full_reg_reg_0),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[8]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[8]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[8]),
        .I4(\data_reg_reg[31]_0 [8]),
        .I5(full_reg_reg_0),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[9]_i_1__5 
       (.I0(full_reg_reg_1),
        .I1(Q[9]),
        .I2(phi_n8_pValidArray_1),
        .I3(data_reg[9]),
        .I4(\data_reg_reg[31]_0 [9]),
        .I5(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [9]),
        .Q(data_reg[9]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    full_reg_i_1__41
       (.I0(full_reg_reg_0),
        .I1(full_reg_reg_2),
        .I2(full_reg_0),
        .I3(reg_value),
        .I4(forkC_19_validArray_1),
        .O(full_reg_i_1__41_n_0));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    full_reg_i_2__29
       (.I0(full_reg_reg_0),
        .I1(full_reg_reg_2),
        .I2(reg_value_2),
        .I3(full_reg_3),
        .I4(Buffer_23_validArray_0),
        .I5(reg_value),
        .O(full_reg_reg_1));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__41_n_0),
        .Q(full_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFFF100)) 
    reg_value_i_1__11
       (.I0(full_reg_reg_0),
        .I1(full_reg_reg_2),
        .I2(full_reg_0),
        .I3(reg_value),
        .I4(reg_value_reg),
        .O(reg_in));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_62
   (full_reg_reg_0,
    E,
    reg_in,
    full_reg_reg_1,
    D,
    Buffer_15_validArray_0,
    full_reg_0,
    reg_value,
    forkC_19_validArray_1,
    tehb1_valid,
    reg_value_reg,
    reg_value_1,
    full_reg_2,
    Buffer_23_validArray_0,
    \data_reg_reg[31]_0 ,
    phi_n7_pValidArray_1,
    \data_reg_reg[31]_1 ,
    clk,
    rst,
    \data_reg_reg[31]_2 );
  output full_reg_reg_0;
  output [0:0]E;
  output reg_in;
  output full_reg_reg_1;
  output [31:0]D;
  input Buffer_15_validArray_0;
  input full_reg_0;
  input reg_value;
  input forkC_19_validArray_1;
  input tehb1_valid;
  input reg_value_reg;
  input reg_value_1;
  input full_reg_2;
  input Buffer_23_validArray_0;
  input [31:0]\data_reg_reg[31]_0 ;
  input phi_n7_pValidArray_1;
  input [31:0]\data_reg_reg[31]_1 ;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[31]_2 ;

  wire Buffer_15_validArray_0;
  wire Buffer_23_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire clk;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire [0:0]\data_reg_reg[31]_2 ;
  wire forkC_19_validArray_1;
  wire full_reg_0;
  wire full_reg_2;
  wire full_reg_i_1__38_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire phi_n7_pValidArray_1;
  wire reg_in;
  wire reg_value;
  wire reg_value_1;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;

  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[0]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [0]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[0]),
        .I4(\data_reg_reg[31]_1 [0]),
        .I5(full_reg_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[10]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [10]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[10]),
        .I4(\data_reg_reg[31]_1 [10]),
        .I5(full_reg_reg_0),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[11]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [11]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[11]),
        .I4(\data_reg_reg[31]_1 [11]),
        .I5(full_reg_reg_0),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[12]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [12]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[12]),
        .I4(\data_reg_reg[31]_1 [12]),
        .I5(full_reg_reg_0),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[13]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [13]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[13]),
        .I4(\data_reg_reg[31]_1 [13]),
        .I5(full_reg_reg_0),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[14]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [14]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[14]),
        .I4(\data_reg_reg[31]_1 [14]),
        .I5(full_reg_reg_0),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[15]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [15]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[15]),
        .I4(\data_reg_reg[31]_1 [15]),
        .I5(full_reg_reg_0),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[16]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [16]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[16]),
        .I4(\data_reg_reg[31]_1 [16]),
        .I5(full_reg_reg_0),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[17]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [17]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[17]),
        .I4(\data_reg_reg[31]_1 [17]),
        .I5(full_reg_reg_0),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[18]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [18]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[18]),
        .I4(\data_reg_reg[31]_1 [18]),
        .I5(full_reg_reg_0),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[19]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [19]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[19]),
        .I4(\data_reg_reg[31]_1 [19]),
        .I5(full_reg_reg_0),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[1]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [1]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[1]),
        .I4(\data_reg_reg[31]_1 [1]),
        .I5(full_reg_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[20]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [20]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[20]),
        .I4(\data_reg_reg[31]_1 [20]),
        .I5(full_reg_reg_0),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[21]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [21]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[21]),
        .I4(\data_reg_reg[31]_1 [21]),
        .I5(full_reg_reg_0),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[22]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [22]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[22]),
        .I4(\data_reg_reg[31]_1 [22]),
        .I5(full_reg_reg_0),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[23]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [23]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[23]),
        .I4(\data_reg_reg[31]_1 [23]),
        .I5(full_reg_reg_0),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[24]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [24]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[24]),
        .I4(\data_reg_reg[31]_1 [24]),
        .I5(full_reg_reg_0),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[25]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [25]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[25]),
        .I4(\data_reg_reg[31]_1 [25]),
        .I5(full_reg_reg_0),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[26]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [26]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[26]),
        .I4(\data_reg_reg[31]_1 [26]),
        .I5(full_reg_reg_0),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[27]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [27]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[27]),
        .I4(\data_reg_reg[31]_1 [27]),
        .I5(full_reg_reg_0),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[28]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [28]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[28]),
        .I4(\data_reg_reg[31]_1 [28]),
        .I5(full_reg_reg_0),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[29]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [29]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[29]),
        .I4(\data_reg_reg[31]_1 [29]),
        .I5(full_reg_reg_0),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[2]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [2]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[2]),
        .I4(\data_reg_reg[31]_1 [2]),
        .I5(full_reg_reg_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[30]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [30]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[30]),
        .I4(\data_reg_reg[31]_1 [30]),
        .I5(full_reg_reg_0),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h70)) 
    \data_reg[31]_i_1__5 
       (.I0(full_reg_reg_0),
        .I1(Buffer_15_validArray_0),
        .I2(tehb1_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[31]_i_2__3 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [31]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[31]),
        .I4(\data_reg_reg[31]_1 [31]),
        .I5(full_reg_reg_0),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[3]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [3]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[3]),
        .I4(\data_reg_reg[31]_1 [3]),
        .I5(full_reg_reg_0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[4]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [4]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[4]),
        .I4(\data_reg_reg[31]_1 [4]),
        .I5(full_reg_reg_0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[5]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [5]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[5]),
        .I4(\data_reg_reg[31]_1 [5]),
        .I5(full_reg_reg_0),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[6]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [6]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[6]),
        .I4(\data_reg_reg[31]_1 [6]),
        .I5(full_reg_reg_0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[7]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [7]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[7]),
        .I4(\data_reg_reg[31]_1 [7]),
        .I5(full_reg_reg_0),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[8]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [8]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[8]),
        .I4(\data_reg_reg[31]_1 [8]),
        .I5(full_reg_reg_0),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[9]_i_1__4 
       (.I0(full_reg_reg_1),
        .I1(\data_reg_reg[31]_0 [9]),
        .I2(phi_n7_pValidArray_1),
        .I3(data_reg[9]),
        .I4(\data_reg_reg[31]_1 [9]),
        .I5(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [9]),
        .Q(data_reg[9]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    full_reg_i_1__38
       (.I0(full_reg_reg_0),
        .I1(Buffer_15_validArray_0),
        .I2(full_reg_0),
        .I3(reg_value),
        .I4(forkC_19_validArray_1),
        .O(full_reg_i_1__38_n_0));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    full_reg_i_2__28
       (.I0(full_reg_reg_0),
        .I1(Buffer_15_validArray_0),
        .I2(reg_value_1),
        .I3(full_reg_2),
        .I4(Buffer_23_validArray_0),
        .I5(reg_value),
        .O(full_reg_reg_1));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__38_n_0),
        .Q(full_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFFF100)) 
    reg_value_i_1__12
       (.I0(full_reg_reg_0),
        .I1(Buffer_15_validArray_0),
        .I2(full_reg_0),
        .I3(reg_value),
        .I4(reg_value_reg),
        .O(reg_in));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_63
   (full_reg_reg_0,
    E,
    full_reg_reg_1,
    full_reg_reg_2,
    reg_in,
    D,
    Buffer_12_validArray_0,
    full_reg_0,
    reg_value,
    forkC_19_validArray_1,
    phi_n6_pValidArray_1,
    full_reg_1,
    tehb1_valid,
    reg_value_reg,
    reg_value_2,
    full_reg_3,
    Buffer_23_validArray_0,
    Q,
    \data_reg_reg[13]_0 ,
    clk,
    rst,
    \data_reg_reg[13]_1 );
  output full_reg_reg_0;
  output [0:0]E;
  output full_reg_reg_1;
  output [0:0]full_reg_reg_2;
  output reg_in;
  output [13:0]D;
  input Buffer_12_validArray_0;
  input full_reg_0;
  input reg_value;
  input forkC_19_validArray_1;
  input phi_n6_pValidArray_1;
  input full_reg_1;
  input tehb1_valid;
  input reg_value_reg;
  input reg_value_2;
  input full_reg_3;
  input Buffer_23_validArray_0;
  input [13:0]Q;
  input [13:0]\data_reg_reg[13]_0 ;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[13]_1 ;

  wire Buffer_12_validArray_0;
  wire Buffer_23_validArray_0;
  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire clk;
  wire [13:0]data_reg;
  wire [13:0]\data_reg_reg[13]_0 ;
  wire [0:0]\data_reg_reg[13]_1 ;
  wire forkC_19_validArray_1;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_3;
  wire full_reg_i_1__35_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire [0:0]full_reg_reg_2;
  wire phi_n6_pValidArray_1;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;

  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[0]_i_1__2 
       (.I0(full_reg_reg_1),
        .I1(Q[0]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[0]),
        .I4(\data_reg_reg[13]_0 [0]),
        .I5(full_reg_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[10]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[10]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[10]),
        .I4(\data_reg_reg[13]_0 [10]),
        .I5(full_reg_reg_0),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[11]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[11]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[11]),
        .I4(\data_reg_reg[13]_0 [11]),
        .I5(full_reg_reg_0),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[12]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[12]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[12]),
        .I4(\data_reg_reg[13]_0 [12]),
        .I5(full_reg_reg_0),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h00E0)) 
    \data_reg[13]_i_1__10 
       (.I0(full_reg_reg_1),
        .I1(phi_n6_pValidArray_1),
        .I2(full_reg_1),
        .I3(full_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'h70)) 
    \data_reg[13]_i_1__3 
       (.I0(full_reg_reg_0),
        .I1(Buffer_12_validArray_0),
        .I2(tehb1_valid),
        .O(full_reg_reg_2));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[13]_i_2 
       (.I0(full_reg_reg_1),
        .I1(Q[13]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[13]),
        .I4(\data_reg_reg[13]_0 [13]),
        .I5(full_reg_reg_0),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[1]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[1]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[1]),
        .I4(\data_reg_reg[13]_0 [1]),
        .I5(full_reg_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[2]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[2]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[2]),
        .I4(\data_reg_reg[13]_0 [2]),
        .I5(full_reg_reg_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[3]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[3]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[3]),
        .I4(\data_reg_reg[13]_0 [3]),
        .I5(full_reg_reg_0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[4]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[4]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[4]),
        .I4(\data_reg_reg[13]_0 [4]),
        .I5(full_reg_reg_0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[5]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[5]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[5]),
        .I4(\data_reg_reg[13]_0 [5]),
        .I5(full_reg_reg_0),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[6]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[6]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[6]),
        .I4(\data_reg_reg[13]_0 [6]),
        .I5(full_reg_reg_0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[7]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[7]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[7]),
        .I4(\data_reg_reg[13]_0 [7]),
        .I5(full_reg_reg_0),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[8]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[8]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[8]),
        .I4(\data_reg_reg[13]_0 [8]),
        .I5(full_reg_reg_0),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hEF40EF40EFEF4040)) 
    \data_reg[9]_i_1__3 
       (.I0(full_reg_reg_1),
        .I1(Q[9]),
        .I2(phi_n6_pValidArray_1),
        .I3(data_reg[9]),
        .I4(\data_reg_reg[13]_0 [9]),
        .I5(full_reg_reg_0),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[13]_1 ),
        .CLR(rst),
        .D(\data_reg_reg[13]_0 [9]),
        .Q(data_reg[9]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    full_reg_i_1__35
       (.I0(full_reg_reg_0),
        .I1(Buffer_12_validArray_0),
        .I2(full_reg_0),
        .I3(reg_value),
        .I4(forkC_19_validArray_1),
        .O(full_reg_i_1__35_n_0));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    full_reg_i_2__27
       (.I0(full_reg_reg_0),
        .I1(Buffer_12_validArray_0),
        .I2(reg_value_2),
        .I3(full_reg_3),
        .I4(Buffer_23_validArray_0),
        .I5(reg_value),
        .O(full_reg_reg_1));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__35_n_0),
        .Q(full_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFFF100)) 
    reg_value_i_1__13
       (.I0(full_reg_reg_0),
        .I1(Buffer_12_validArray_0),
        .I2(full_reg_0),
        .I3(reg_value),
        .I4(reg_value_reg),
        .O(reg_in));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_64
   (full_reg_reg_0,
    E,
    reg_in,
    joinValid,
    Q,
    phi_n2_dataOutArray_0,
    Buffer_14_validArray_0,
    full_reg_reg_1,
    tehb1_valid,
    phi_12_readyArray_1,
    reg_value,
    reg_value_reg,
    reg_value_0,
    full_reg_1,
    Buffer_23_validArray_0,
    clk,
    rst,
    \data_reg_reg[31]_0 ,
    D);
  output full_reg_reg_0;
  output [0:0]E;
  output reg_in;
  output joinValid;
  output [31:0]Q;
  output [31:0]phi_n2_dataOutArray_0;
  input Buffer_14_validArray_0;
  input full_reg_reg_1;
  input tehb1_valid;
  input phi_12_readyArray_1;
  input reg_value;
  input reg_value_reg;
  input reg_value_0;
  input full_reg_1;
  input Buffer_23_validArray_0;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[31]_0 ;
  input [31:0]D;

  wire Buffer_14_validArray_0;
  wire Buffer_23_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire full_reg_1;
  wire full_reg_i_1__30_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire joinValid;
  wire phi_12_readyArray_1;
  wire [31:0]phi_n2_dataOutArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;

  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[0]_INST_0_i_2 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[10]_INST_0_i_2 
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[11]_INST_0_i_2 
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[12]_INST_0_i_2 
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[13]_INST_0_i_2 
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[14]_INST_0_i_2 
       (.I0(Q[14]),
        .I1(D[14]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[15]_INST_0_i_2 
       (.I0(Q[15]),
        .I1(D[15]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[16]_INST_0_i_3 
       (.I0(Q[16]),
        .I1(D[16]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[17]_INST_0_i_2 
       (.I0(Q[17]),
        .I1(D[17]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[18]_INST_0_i_2 
       (.I0(Q[18]),
        .I1(D[18]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[19]_INST_0_i_2 
       (.I0(Q[19]),
        .I1(D[19]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[1]_INST_0_i_2 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[20]_INST_0_i_2 
       (.I0(Q[20]),
        .I1(D[20]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[21]_INST_0_i_2 
       (.I0(Q[21]),
        .I1(D[21]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[22]_INST_0_i_2 
       (.I0(Q[22]),
        .I1(D[22]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[23]_INST_0_i_2 
       (.I0(Q[23]),
        .I1(D[23]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[24]_INST_0_i_3 
       (.I0(Q[24]),
        .I1(D[24]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[25]_INST_0_i_2 
       (.I0(Q[25]),
        .I1(D[25]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[26]_INST_0_i_2 
       (.I0(Q[26]),
        .I1(D[26]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[27]_INST_0_i_2 
       (.I0(Q[27]),
        .I1(D[27]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[28]_INST_0_i_2 
       (.I0(Q[28]),
        .I1(D[28]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[29]_INST_0_i_2 
       (.I0(Q[29]),
        .I1(D[29]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[2]_INST_0_i_2 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[30]_INST_0_i_2 
       (.I0(Q[30]),
        .I1(D[30]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[30]));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \A_id_address1[31]_INST_0_i_5 
       (.I0(full_reg_reg_0),
        .I1(Buffer_14_validArray_0),
        .I2(reg_value_0),
        .I3(full_reg_1),
        .I4(Buffer_23_validArray_0),
        .I5(reg_value),
        .O(joinValid));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[31]_INST_0_i_8 
       (.I0(Q[31]),
        .I1(D[31]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[3]_INST_0_i_2 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[4]_INST_0_i_2 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[5]_INST_0_i_2 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[6]_INST_0_i_2 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[7]_INST_0_i_2 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[8]_INST_0_i_3 
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \A_id_address1[9]_INST_0_i_2 
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(full_reg_reg_0),
        .O(phi_n2_dataOutArray_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \data_reg[31]_i_1__4 
       (.I0(full_reg_reg_0),
        .I1(Buffer_14_validArray_0),
        .I2(tehb1_valid),
        .O(E));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    full_reg_i_1__30
       (.I0(full_reg_reg_0),
        .I1(Buffer_14_validArray_0),
        .I2(full_reg_reg_1),
        .O(full_reg_i_1__30_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__30_n_0),
        .Q(full_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFF1F00)) 
    reg_value_i_1__10
       (.I0(full_reg_reg_0),
        .I1(Buffer_14_validArray_0),
        .I2(phi_12_readyArray_1),
        .I3(reg_value),
        .I4(reg_value_reg),
        .O(reg_in));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_65
   (full_reg_reg_0,
    full_reg_reg_1,
    Q,
    E,
    full_reg_reg_2,
    clk,
    rst,
    \data_reg_reg[31]_0 ,
    D,
    Buffer_18_validArray_0,
    tehb1_valid,
    \data_reg_reg[31]_1 );
  output full_reg_reg_0;
  output [31:0]full_reg_reg_1;
  output [31:0]Q;
  output [0:0]E;
  input full_reg_reg_2;
  input clk;
  input rst;
  input \data_reg_reg[31]_0 ;
  input [31:0]D;
  input Buffer_18_validArray_0;
  input tehb1_valid;
  input [0:0]\data_reg_reg[31]_1 ;

  wire Buffer_18_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire \data_reg_reg[31]_0 ;
  wire [0:0]\data_reg_reg[31]_1 ;
  wire full_reg_reg_0;
  wire [31:0]full_reg_reg_1;
  wire full_reg_reg_2;
  wire rst;
  wire tehb1_valid;

  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[0]_i_1__1 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[0]),
        .I3(Q[0]),
        .O(full_reg_reg_1[0]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[10]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[10]),
        .I3(Q[10]),
        .O(full_reg_reg_1[10]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[11]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[11]),
        .I3(Q[11]),
        .O(full_reg_reg_1[11]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[12]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[12]),
        .I3(Q[12]),
        .O(full_reg_reg_1[12]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[13]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[13]),
        .I3(Q[13]),
        .O(full_reg_reg_1[13]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[14]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[14]),
        .I3(Q[14]),
        .O(full_reg_reg_1[14]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[15]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[15]),
        .I3(Q[15]),
        .O(full_reg_reg_1[15]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[16]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[16]),
        .I3(Q[16]),
        .O(full_reg_reg_1[16]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[17]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[17]),
        .I3(Q[17]),
        .O(full_reg_reg_1[17]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[18]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[18]),
        .I3(Q[18]),
        .O(full_reg_reg_1[18]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[19]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[19]),
        .I3(Q[19]),
        .O(full_reg_reg_1[19]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[1]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[1]),
        .I3(Q[1]),
        .O(full_reg_reg_1[1]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[20]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[20]),
        .I3(Q[20]),
        .O(full_reg_reg_1[20]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[21]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[21]),
        .I3(Q[21]),
        .O(full_reg_reg_1[21]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[22]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[22]),
        .I3(Q[22]),
        .O(full_reg_reg_1[22]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[23]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[23]),
        .I3(Q[23]),
        .O(full_reg_reg_1[23]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[24]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[24]),
        .I3(Q[24]),
        .O(full_reg_reg_1[24]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[25]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[25]),
        .I3(Q[25]),
        .O(full_reg_reg_1[25]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[26]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[26]),
        .I3(Q[26]),
        .O(full_reg_reg_1[26]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[27]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[27]),
        .I3(Q[27]),
        .O(full_reg_reg_1[27]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[28]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[28]),
        .I3(Q[28]),
        .O(full_reg_reg_1[28]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[29]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[29]),
        .I3(Q[29]),
        .O(full_reg_reg_1[29]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[2]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[2]),
        .I3(Q[2]),
        .O(full_reg_reg_1[2]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[30]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[30]),
        .I3(Q[30]),
        .O(full_reg_reg_1[30]));
  LUT3 #(
    .INIT(8'h70)) 
    \data_reg[31]_i_1__9 
       (.I0(full_reg_reg_0),
        .I1(Buffer_18_validArray_0),
        .I2(tehb1_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[31]_i_2__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[31]),
        .I3(Q[31]),
        .O(full_reg_reg_1[31]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[3]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[3]),
        .I3(Q[3]),
        .O(full_reg_reg_1[3]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[4]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[4]),
        .I3(Q[4]),
        .O(full_reg_reg_1[4]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[5]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[5]),
        .I3(Q[5]),
        .O(full_reg_reg_1[5]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[6]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[6]),
        .I3(Q[6]),
        .O(full_reg_reg_1[6]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[7]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[7]),
        .I3(Q[7]),
        .O(full_reg_reg_1[7]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[8]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[8]),
        .I3(Q[8]),
        .O(full_reg_reg_1[8]));
  LUT4 #(
    .INIT(16'hA820)) 
    \data_reg[9]_i_1__2 
       (.I0(\data_reg_reg[31]_0 ),
        .I1(full_reg_reg_0),
        .I2(D[9]),
        .I3(Q[9]),
        .O(full_reg_reg_1[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_1 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_2),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_66
   (full_reg_reg_0,
    reg_in,
    full_reg_reg_1,
    add_30_dataInArray_0,
    \dataInArray[0] ,
    full_reg_reg_2,
    clk,
    rst,
    forkStop,
    reg_value,
    branch_5_validArray_1,
    ValidArray,
    reg_value_0,
    reg_value_reg,
    reg_value_1,
    E,
    D,
    Q,
    \data_reg_reg[31]_i_4 );
  output full_reg_reg_0;
  output reg_in;
  output full_reg_reg_1;
  output [31:0]add_30_dataInArray_0;
  output [29:0]\dataInArray[0] ;
  input full_reg_reg_2;
  input clk;
  input rst;
  input forkStop;
  input reg_value;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input reg_value_0;
  input reg_value_reg;
  input reg_value_1;
  input [0:0]E;
  input [31:0]D;
  input [31:0]Q;
  input [31:0]\data_reg_reg[31]_i_4 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [31:0]add_30_dataInArray_0;
  wire branch_5_validArray_1;
  wire clk;
  wire [29:0]\dataInArray[0] ;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_i_4 ;
  wire forkStop;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_reg;
  wire rst;

  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[0]_i_2 
       (.I0(data_reg[0]),
        .I1(branch_5_validArray_1),
        .I2(Q[0]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [0]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_10 
       (.I0(data_reg[9]),
        .I1(branch_5_validArray_1),
        .I2(Q[9]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [9]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_11 
       (.I0(data_reg[16]),
        .I1(branch_5_validArray_1),
        .I2(Q[16]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [16]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_12 
       (.I0(data_reg[15]),
        .I1(branch_5_validArray_1),
        .I2(Q[15]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [15]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_13 
       (.I0(data_reg[14]),
        .I1(branch_5_validArray_1),
        .I2(Q[14]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [14]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_14 
       (.I0(data_reg[13]),
        .I1(branch_5_validArray_1),
        .I2(Q[13]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [13]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_15 
       (.I0(data_reg[12]),
        .I1(branch_5_validArray_1),
        .I2(Q[12]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [12]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_16 
       (.I0(data_reg[11]),
        .I1(branch_5_validArray_1),
        .I2(Q[11]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [11]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_17 
       (.I0(data_reg[10]),
        .I1(branch_5_validArray_1),
        .I2(Q[10]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [10]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_18 
       (.I0(data_reg[9]),
        .I1(branch_5_validArray_1),
        .I2(Q[9]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [9]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_3 
       (.I0(data_reg[16]),
        .I1(branch_5_validArray_1),
        .I2(Q[16]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [16]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_4 
       (.I0(data_reg[15]),
        .I1(branch_5_validArray_1),
        .I2(Q[15]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [15]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_5 
       (.I0(data_reg[14]),
        .I1(branch_5_validArray_1),
        .I2(Q[14]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [14]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_6 
       (.I0(data_reg[13]),
        .I1(branch_5_validArray_1),
        .I2(Q[13]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [13]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_7 
       (.I0(data_reg[12]),
        .I1(branch_5_validArray_1),
        .I2(Q[12]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [12]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_8 
       (.I0(data_reg[11]),
        .I1(branch_5_validArray_1),
        .I2(Q[11]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [11]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[16]_i_9 
       (.I0(data_reg[10]),
        .I1(branch_5_validArray_1),
        .I2(Q[10]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [10]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_10 
       (.I0(data_reg[17]),
        .I1(branch_5_validArray_1),
        .I2(Q[17]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [17]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_11 
       (.I0(data_reg[24]),
        .I1(branch_5_validArray_1),
        .I2(Q[24]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [24]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [23]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_12 
       (.I0(data_reg[23]),
        .I1(branch_5_validArray_1),
        .I2(Q[23]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [23]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [22]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_13 
       (.I0(data_reg[22]),
        .I1(branch_5_validArray_1),
        .I2(Q[22]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [22]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [21]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_14 
       (.I0(data_reg[21]),
        .I1(branch_5_validArray_1),
        .I2(Q[21]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [21]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [20]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_15 
       (.I0(data_reg[20]),
        .I1(branch_5_validArray_1),
        .I2(Q[20]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [20]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_16 
       (.I0(data_reg[19]),
        .I1(branch_5_validArray_1),
        .I2(Q[19]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [19]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [18]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_17 
       (.I0(data_reg[18]),
        .I1(branch_5_validArray_1),
        .I2(Q[18]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [18]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [17]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_18 
       (.I0(data_reg[17]),
        .I1(branch_5_validArray_1),
        .I2(Q[17]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [17]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [16]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_3 
       (.I0(data_reg[24]),
        .I1(branch_5_validArray_1),
        .I2(Q[24]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [24]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_4 
       (.I0(data_reg[23]),
        .I1(branch_5_validArray_1),
        .I2(Q[23]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [23]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_5 
       (.I0(data_reg[22]),
        .I1(branch_5_validArray_1),
        .I2(Q[22]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [22]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_6 
       (.I0(data_reg[21]),
        .I1(branch_5_validArray_1),
        .I2(Q[21]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [21]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_7 
       (.I0(data_reg[20]),
        .I1(branch_5_validArray_1),
        .I2(Q[20]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [20]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_8 
       (.I0(data_reg[19]),
        .I1(branch_5_validArray_1),
        .I2(Q[19]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [19]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[24]_i_9 
       (.I0(data_reg[18]),
        .I1(branch_5_validArray_1),
        .I2(Q[18]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [18]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_10 
       (.I0(data_reg[25]),
        .I1(branch_5_validArray_1),
        .I2(Q[25]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [25]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_11 
       (.I0(data_reg[31]),
        .I1(branch_5_validArray_1),
        .I2(Q[31]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [31]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[31]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_12 
       (.I0(data_reg[30]),
        .I1(branch_5_validArray_1),
        .I2(Q[30]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [30]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [29]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_13 
       (.I0(data_reg[29]),
        .I1(branch_5_validArray_1),
        .I2(Q[29]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [29]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [28]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_14 
       (.I0(data_reg[28]),
        .I1(branch_5_validArray_1),
        .I2(Q[28]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [28]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [27]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_15 
       (.I0(data_reg[27]),
        .I1(branch_5_validArray_1),
        .I2(Q[27]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [27]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [26]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_16 
       (.I0(data_reg[26]),
        .I1(branch_5_validArray_1),
        .I2(Q[26]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [26]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [25]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_17 
       (.I0(data_reg[25]),
        .I1(branch_5_validArray_1),
        .I2(Q[25]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [25]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [24]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_5 
       (.I0(data_reg[30]),
        .I1(branch_5_validArray_1),
        .I2(Q[30]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [30]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[30]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_6 
       (.I0(data_reg[29]),
        .I1(branch_5_validArray_1),
        .I2(Q[29]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [29]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_7 
       (.I0(data_reg[28]),
        .I1(branch_5_validArray_1),
        .I2(Q[28]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [28]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[28]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_8 
       (.I0(data_reg[27]),
        .I1(branch_5_validArray_1),
        .I2(Q[27]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [27]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[31]_i_9 
       (.I0(data_reg[26]),
        .I1(branch_5_validArray_1),
        .I2(Q[26]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [26]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[26]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_10 
       (.I0(data_reg[1]),
        .I1(branch_5_validArray_1),
        .I2(Q[1]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [1]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_11 
       (.I0(data_reg[8]),
        .I1(branch_5_validArray_1),
        .I2(Q[8]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [8]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_12 
       (.I0(data_reg[7]),
        .I1(branch_5_validArray_1),
        .I2(Q[7]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [7]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_13 
       (.I0(data_reg[6]),
        .I1(branch_5_validArray_1),
        .I2(Q[6]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [6]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_14 
       (.I0(data_reg[5]),
        .I1(branch_5_validArray_1),
        .I2(Q[5]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [5]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_15 
       (.I0(data_reg[4]),
        .I1(branch_5_validArray_1),
        .I2(Q[4]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [4]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_16 
       (.I0(data_reg[3]),
        .I1(branch_5_validArray_1),
        .I2(Q[3]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [3]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_17 
       (.I0(data_reg[2]),
        .I1(branch_5_validArray_1),
        .I2(Q[2]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [2]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_18 
       (.I0(data_reg[1]),
        .I1(branch_5_validArray_1),
        .I2(Q[1]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [1]),
        .I5(full_reg_reg_0),
        .O(\dataInArray[0] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_3 
       (.I0(data_reg[8]),
        .I1(branch_5_validArray_1),
        .I2(Q[8]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [8]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_4 
       (.I0(data_reg[7]),
        .I1(branch_5_validArray_1),
        .I2(Q[7]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [7]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_5 
       (.I0(data_reg[6]),
        .I1(branch_5_validArray_1),
        .I2(Q[6]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [6]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_6 
       (.I0(data_reg[5]),
        .I1(branch_5_validArray_1),
        .I2(Q[5]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [5]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_7 
       (.I0(data_reg[4]),
        .I1(branch_5_validArray_1),
        .I2(Q[4]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [4]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_8 
       (.I0(data_reg[3]),
        .I1(branch_5_validArray_1),
        .I2(Q[3]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [3]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFCFF3000)) 
    \data_reg[8]_i_9 
       (.I0(data_reg[2]),
        .I1(branch_5_validArray_1),
        .I2(Q[2]),
        .I3(ValidArray),
        .I4(\data_reg_reg[31]_i_4 [2]),
        .I5(full_reg_reg_0),
        .O(add_30_dataInArray_0[2]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_2),
        .Q(full_reg_reg_0));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBFFF)) 
    reg_value_i_1__24
       (.I0(full_reg_reg_1),
        .I1(forkStop),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(branch_5_validArray_1),
        .I5(ValidArray),
        .O(reg_in));
  LUT6 #(
    .INIT(64'hFFFF01FF00000000)) 
    reg_value_i_2__8
       (.I0(full_reg_reg_0),
        .I1(branch_5_validArray_1),
        .I2(ValidArray),
        .I3(reg_value_0),
        .I4(reg_value_reg),
        .I5(reg_value_1),
        .O(full_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_67
   (full_reg_reg_0,
    \validArray_reg[0] ,
    tehb1_valid,
    D,
    validArray0,
    clk,
    rst,
    \validArray_reg[0]_0 ,
    blockStopArray,
    Buffer_3_validArray_0,
    \data_reg_reg[31]_0 ,
    full_reg_0,
    \data_reg_reg[31]_1 ,
    Q,
    ValidArray,
    fork_23_validArray_2,
    phiC_10_dataOutArray_1,
    phi_3_pValidArray_2,
    full_reg_1,
    E,
    \data_reg_reg[31]_2 );
  output full_reg_reg_0;
  output \validArray_reg[0] ;
  output tehb1_valid;
  output [31:0]D;
  output validArray0;
  input clk;
  input rst;
  input \validArray_reg[0]_0 ;
  input [0:0]blockStopArray;
  input Buffer_3_validArray_0;
  input \data_reg_reg[31]_0 ;
  input full_reg_0;
  input [31:0]\data_reg_reg[31]_1 ;
  input [31:0]Q;
  input [0:0]ValidArray;
  input fork_23_validArray_2;
  input phiC_10_dataOutArray_1;
  input phi_3_pValidArray_2;
  input full_reg_1;
  input [0:0]E;
  input [31:0]\data_reg_reg[31]_2 ;

  wire Buffer_3_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire [31:0]data_reg;
  wire \data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire [31:0]\data_reg_reg[31]_2 ;
  wire fork_23_validArray_2;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_reg_0;
  wire phiC_10_dataOutArray_1;
  wire phi_3_pValidArray_2;
  wire rst;
  wire tehb1_valid;
  wire validArray0;
  wire \validArray_reg[0] ;
  wire \validArray_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[0]_i_1__0 
       (.I0(data_reg[0]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [0]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[10]_i_1__1 
       (.I0(data_reg[10]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [10]),
        .I5(Q[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[11]_i_1__1 
       (.I0(data_reg[11]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [11]),
        .I5(Q[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[12]_i_1__1 
       (.I0(data_reg[12]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [12]),
        .I5(Q[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[13]_i_1__1 
       (.I0(data_reg[13]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [13]),
        .I5(Q[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[14]_i_1__1 
       (.I0(data_reg[14]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [14]),
        .I5(Q[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[15]_i_1__1 
       (.I0(data_reg[15]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [15]),
        .I5(Q[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[16]_i_1__1 
       (.I0(data_reg[16]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [16]),
        .I5(Q[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[17]_i_1__1 
       (.I0(data_reg[17]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [17]),
        .I5(Q[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[18]_i_1__1 
       (.I0(data_reg[18]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [18]),
        .I5(Q[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[19]_i_1__1 
       (.I0(data_reg[19]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [19]),
        .I5(Q[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[1]_i_1__1 
       (.I0(data_reg[1]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [1]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[20]_i_1__1 
       (.I0(data_reg[20]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [20]),
        .I5(Q[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[21]_i_1__1 
       (.I0(data_reg[21]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [21]),
        .I5(Q[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[22]_i_1__1 
       (.I0(data_reg[22]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [22]),
        .I5(Q[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[23]_i_1__1 
       (.I0(data_reg[23]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [23]),
        .I5(Q[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[24]_i_1__1 
       (.I0(data_reg[24]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [24]),
        .I5(Q[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[25]_i_1__1 
       (.I0(data_reg[25]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [25]),
        .I5(Q[25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[26]_i_1__1 
       (.I0(data_reg[26]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [26]),
        .I5(Q[26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[27]_i_1__1 
       (.I0(data_reg[27]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [27]),
        .I5(Q[27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[28]_i_1__1 
       (.I0(data_reg[28]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [28]),
        .I5(Q[28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[29]_i_1__1 
       (.I0(data_reg[29]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [29]),
        .I5(Q[29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[2]_i_1__1 
       (.I0(data_reg[2]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [2]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[30]_i_1__1 
       (.I0(data_reg[30]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [30]),
        .I5(Q[30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[31]_i_2__1 
       (.I0(data_reg[31]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [31]),
        .I5(Q[31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[3]_i_1__1 
       (.I0(data_reg[3]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [3]),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[4]_i_1__1 
       (.I0(data_reg[4]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [4]),
        .I5(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[5]_i_1__1 
       (.I0(data_reg[5]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [5]),
        .I5(Q[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[6]_i_1__1 
       (.I0(data_reg[6]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [6]),
        .I5(Q[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[7]_i_1__1 
       (.I0(data_reg[7]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [7]),
        .I5(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[8]_i_1__1 
       (.I0(data_reg[8]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [8]),
        .I5(Q[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hB8B8B88888B88888)) 
    \data_reg[9]_i_1__1 
       (.I0(data_reg[9]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(full_reg_0),
        .I4(\data_reg_reg[31]_1 [9]),
        .I5(Q[9]),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_2 [9]),
        .Q(data_reg[9]));
  LUT6 #(
    .INIT(64'hFAEAAAEA00000000)) 
    full_reg_i_1__1
       (.I0(full_reg_reg_0),
        .I1(ValidArray),
        .I2(fork_23_validArray_2),
        .I3(phiC_10_dataOutArray_1),
        .I4(phi_3_pValidArray_2),
        .I5(full_reg_1),
        .O(full_reg0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    full_reg_i_1__21
       (.I0(tehb1_valid),
        .I1(\validArray_reg[0]_0 ),
        .I2(blockStopArray),
        .I3(Buffer_3_validArray_0),
        .O(\validArray_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFAAEAAA)) 
    full_reg_i_2__6
       (.I0(full_reg_reg_0),
        .I1(phi_3_pValidArray_2),
        .I2(phiC_10_dataOutArray_1),
        .I3(fork_23_validArray_2),
        .I4(ValidArray),
        .I5(full_reg_1),
        .O(tehb1_valid));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \validArray[0]_i_1__3 
       (.I0(tehb1_valid),
        .I1(\validArray_reg[0]_0 ),
        .I2(blockStopArray),
        .I3(Buffer_3_validArray_0),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_68
   (full_reg,
    clk,
    rst,
    full_reg_reg_0,
    full_reg_reg_1);
  output full_reg;
  input clk;
  input rst;
  input full_reg_reg_0;
  input full_reg_reg_1;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire rst;

  LUT3 #(
    .INIT(8'h0E)) 
    full_reg_i_1__2
       (.I0(full_reg),
        .I1(full_reg_reg_0),
        .I2(full_reg_reg_1),
        .O(full_reg0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_69
   (full_reg,
    clk,
    rst,
    full_reg_reg_0,
    full_reg_0);
  output full_reg;
  input clk;
  input rst;
  input full_reg_reg_0;
  input full_reg_0;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_reg_0;
  wire rst;

  LUT3 #(
    .INIT(8'hE0)) 
    full_reg_i_1__0
       (.I0(full_reg),
        .I1(full_reg_reg_0),
        .I2(full_reg_0),
        .O(full_reg0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_70
   (full_reg,
    Q,
    full_reg_reg_0,
    clk,
    rst,
    E,
    D);
  output full_reg;
  output [31:0]Q;
  input full_reg_reg_0;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire full_reg;
  wire full_reg_reg_0;
  wire rst;

  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_0),
        .Q(full_reg));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_71
   (full_reg_reg_0,
    validArray0,
    full_reg_reg_1,
    full_reg_reg_2,
    D,
    Q,
    clk,
    rst,
    full_reg_reg_3,
    full_reg_0,
    full_reg_reg_4,
    \data_reg_reg[31]_0 ,
    add_30_dataInArray_0,
    \dataOutArray[0] ,
    E,
    \data_reg_reg[31]_1 );
  output full_reg_reg_0;
  output validArray0;
  output [0:0]full_reg_reg_1;
  output full_reg_reg_2;
  output [31:0]D;
  output [31:0]Q;
  input clk;
  input rst;
  input full_reg_reg_3;
  input full_reg_0;
  input full_reg_reg_4;
  input \data_reg_reg[31]_0 ;
  input [0:0]add_30_dataInArray_0;
  input [30:0]\dataOutArray[0] ;
  input [0:0]E;
  input [31:0]\data_reg_reg[31]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]add_30_dataInArray_0;
  wire clk;
  wire [30:0]\dataOutArray[0] ;
  wire \data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_reg_0;
  wire [0:0]full_reg_reg_1;
  wire full_reg_reg_2;
  wire full_reg_reg_3;
  wire full_reg_reg_4;
  wire rst;
  wire validArray0;

  LUT4 #(
    .INIT(16'h88B8)) 
    \data_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(add_30_dataInArray_0),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[10]_i_1 
       (.I0(Q[10]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [9]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[11]_i_1 
       (.I0(Q[11]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [10]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[12]_i_1 
       (.I0(Q[12]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [11]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[13]_i_1 
       (.I0(Q[13]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [12]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[14]_i_1 
       (.I0(Q[14]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [13]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[15]_i_1 
       (.I0(Q[15]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [14]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[16]_i_1 
       (.I0(Q[16]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [15]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[17]_i_1 
       (.I0(Q[17]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [16]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[18]_i_1 
       (.I0(Q[18]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[19]_i_1 
       (.I0(Q[19]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [18]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[20]_i_1 
       (.I0(Q[20]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [19]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[21]_i_1 
       (.I0(Q[21]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [20]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[22]_i_1 
       (.I0(Q[22]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [21]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[23]_i_1 
       (.I0(Q[23]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [22]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[24]_i_1 
       (.I0(Q[24]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [23]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[25]_i_1 
       (.I0(Q[25]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [24]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[26]_i_1 
       (.I0(Q[26]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [25]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[27]_i_1 
       (.I0(Q[27]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [26]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[28]_i_1 
       (.I0(Q[28]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [27]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[29]_i_1 
       (.I0(Q[29]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [28]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[30]_i_1 
       (.I0(Q[30]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \data_reg[31]_i_1__39 
       (.I0(full_reg_reg_0),
        .I1(full_reg_reg_3),
        .I2(full_reg_0),
        .I3(full_reg_reg_4),
        .O(full_reg_reg_1));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[31]_i_2 
       (.I0(Q[31]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [30]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [3]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [4]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[6]_i_1 
       (.I0(Q[6]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [5]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[7]_i_1 
       (.I0(Q[7]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [6]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[8]_i_1 
       (.I0(Q[8]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [7]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    \data_reg[9]_i_1 
       (.I0(Q[9]),
        .I1(full_reg_reg_0),
        .I2(\data_reg_reg[31]_0 ),
        .I3(\dataOutArray[0] [8]),
        .O(D[9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    full_reg_i_1
       (.I0(full_reg_reg_0),
        .I1(full_reg_reg_3),
        .I2(full_reg_0),
        .O(full_reg0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    full_reg_i_1__52
       (.I0(full_reg_reg_0),
        .I1(full_reg_reg_3),
        .I2(full_reg_0),
        .I3(full_reg_reg_4),
        .O(full_reg_reg_2));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg0),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \validArray[0]_i_1__24 
       (.I0(full_reg_reg_0),
        .I1(full_reg_reg_3),
        .I2(full_reg_0),
        .I3(full_reg_reg_4),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_84
   (full_reg_reg_0,
    A_ptr_address1,
    A_ptr_ce1,
    \validArray_reg[0] ,
    full_reg_reg_1,
    clk,
    rst,
    \out_reg_reg[0][0] ,
    ValidArray,
    reg_value,
    Q,
    D,
    MC_A_ptr_validArray_0,
    E);
  output full_reg_reg_0;
  output [31:0]A_ptr_address1;
  output A_ptr_ce1;
  output \validArray_reg[0] ;
  input full_reg_reg_1;
  input clk;
  input rst;
  input \out_reg_reg[0][0] ;
  input [0:0]ValidArray;
  input reg_value;
  input [0:0]Q;
  input [31:0]D;
  input MC_A_ptr_validArray_0;
  input [0:0]E;

  wire [31:0]A_ptr_address1;
  wire A_ptr_ce1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_ptr_validArray_0;
  wire [0:0]Q;
  wire [0:0]ValidArray;
  wire clk;
  wire [31:0]data_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire \out_reg_reg[0][0] ;
  wire reg_value;
  wire rst;
  wire \validArray_reg[0] ;

  LUT6 #(
    .INIT(64'h5500554000000040)) 
    \A_ptr_address1[0]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(Q),
        .I5(data_reg[0]),
        .O(A_ptr_address1[0]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[10]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[10]),
        .I5(data_reg[10]),
        .O(A_ptr_address1[10]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[11]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[11]),
        .I5(data_reg[11]),
        .O(A_ptr_address1[11]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[12]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[12]),
        .I5(data_reg[12]),
        .O(A_ptr_address1[12]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[13]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[13]),
        .I5(data_reg[13]),
        .O(A_ptr_address1[13]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[14]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[14]),
        .I5(data_reg[14]),
        .O(A_ptr_address1[14]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[15]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[15]),
        .I5(data_reg[15]),
        .O(A_ptr_address1[15]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[16]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[16]),
        .I5(data_reg[16]),
        .O(A_ptr_address1[16]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[17]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[17]),
        .I5(data_reg[17]),
        .O(A_ptr_address1[17]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[18]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[18]),
        .I5(data_reg[18]),
        .O(A_ptr_address1[18]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[19]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[19]),
        .I5(data_reg[19]),
        .O(A_ptr_address1[19]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[1]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[1]),
        .I5(data_reg[1]),
        .O(A_ptr_address1[1]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[20]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[20]),
        .I5(data_reg[20]),
        .O(A_ptr_address1[20]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[21]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[21]),
        .I5(data_reg[21]),
        .O(A_ptr_address1[21]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[22]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[22]),
        .I5(data_reg[22]),
        .O(A_ptr_address1[22]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[23]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[23]),
        .I5(data_reg[23]),
        .O(A_ptr_address1[23]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[24]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[24]),
        .I5(data_reg[24]),
        .O(A_ptr_address1[24]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[25]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[25]),
        .I5(data_reg[25]),
        .O(A_ptr_address1[25]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[26]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[26]),
        .I5(data_reg[26]),
        .O(A_ptr_address1[26]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[27]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[27]),
        .I5(data_reg[27]),
        .O(A_ptr_address1[27]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[28]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[28]),
        .I5(data_reg[28]),
        .O(A_ptr_address1[28]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[29]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[29]),
        .I5(data_reg[29]),
        .O(A_ptr_address1[29]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[2]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[2]),
        .I5(data_reg[2]),
        .O(A_ptr_address1[2]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[30]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[30]),
        .I5(data_reg[30]),
        .O(A_ptr_address1[30]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[31]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[31]),
        .I5(data_reg[31]),
        .O(A_ptr_address1[31]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[3]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[3]),
        .I5(data_reg[3]),
        .O(A_ptr_address1[3]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[4]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[4]),
        .I5(data_reg[4]),
        .O(A_ptr_address1[4]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[5]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[5]),
        .I5(data_reg[5]),
        .O(A_ptr_address1[5]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[6]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[6]),
        .I5(data_reg[6]),
        .O(A_ptr_address1[6]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[7]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[7]),
        .I5(data_reg[7]),
        .O(A_ptr_address1[7]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[8]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[8]),
        .I5(data_reg[8]),
        .O(A_ptr_address1[8]));
  LUT6 #(
    .INIT(64'h5540550000400000)) 
    \A_ptr_address1[9]_INST_0 
       (.I0(\out_reg_reg[0][0] ),
        .I1(ValidArray),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(D[9]),
        .I5(data_reg[9]),
        .O(A_ptr_address1[9]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    A_ptr_ce1_INST_0
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(ValidArray),
        .I3(\out_reg_reg[0][0] ),
        .O(A_ptr_ce1));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hFFF800F8)) 
    \valid[0]_i_1 
       (.I0(ValidArray),
        .I1(reg_value),
        .I2(full_reg_reg_0),
        .I3(\out_reg_reg[0][0] ),
        .I4(MC_A_ptr_validArray_0),
        .O(\validArray_reg[0] ));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_85
   (full_reg_reg_0,
    E,
    full_reg_reg_1,
    reg_in,
    reg_in_1,
    branchC_21_validArray_1,
    branch_4_validArray_1,
    branch_5_validArray_1,
    reg_value_reg,
    \data_reg_reg[31]_0 ,
    \data_reg_reg[31]_1 ,
    clk,
    rst,
    ValidArray,
    reg_value,
    full_reg,
    MC_A_ptr_validArray_0,
    blockStopArray,
    full_reg_reg_2,
    \dataOutArray[0] ,
    reg_value_2,
    icmp_9_validArray_0,
    Buffer_22_validArray_0,
    reg_value_3,
    Buffer_2_validArray_0,
    reg_value_4,
    Buffer_7_validArray_0,
    reg_value_5,
    reg_value_6,
    \data_reg_reg[31]_2 ,
    \data_reg_reg[31]_3 ,
    \data_reg_reg[31]_4 ,
    Buffer_18_validArray_0,
    load_7_dataOutArray_0);
  output full_reg_reg_0;
  output [0:0]E;
  output full_reg_reg_1;
  output reg_in;
  output reg_in_1;
  output branchC_21_validArray_1;
  output branch_4_validArray_1;
  output branch_5_validArray_1;
  output reg_value_reg;
  output [31:0]\data_reg_reg[31]_0 ;
  output [31:0]\data_reg_reg[31]_1 ;
  input clk;
  input rst;
  input [0:0]ValidArray;
  input reg_value;
  input full_reg;
  input MC_A_ptr_validArray_0;
  input [0:0]blockStopArray;
  input full_reg_reg_2;
  input [0:0]\dataOutArray[0] ;
  input reg_value_2;
  input icmp_9_validArray_0;
  input Buffer_22_validArray_0;
  input reg_value_3;
  input Buffer_2_validArray_0;
  input reg_value_4;
  input Buffer_7_validArray_0;
  input reg_value_5;
  input reg_value_6;
  input [0:0]\data_reg_reg[31]_2 ;
  input [31:0]\data_reg_reg[31]_3 ;
  input [31:0]\data_reg_reg[31]_4 ;
  input Buffer_18_validArray_0;
  input [31:0]load_7_dataOutArray_0;

  wire Buffer_18_validArray_0;
  wire Buffer_22_validArray_0;
  wire Buffer_2_validArray_0;
  wire Buffer_7_validArray_0;
  wire [0:0]E;
  wire MC_A_ptr_validArray_0;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire branchC_21_validArray_1;
  wire branch_4_validArray_1;
  wire branch_5_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire [0:0]\data_reg_reg[31]_2 ;
  wire [31:0]\data_reg_reg[31]_3 ;
  wire [31:0]\data_reg_reg[31]_4 ;
  wire full_reg;
  wire full_reg_i_1__23_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire icmp_9_validArray_0;
  wire [31:0]load_7_dataOutArray_0;
  wire reg_in;
  wire reg_in_1;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_3;
  wire reg_value_4;
  wire reg_value_5;
  wire reg_value_6;
  wire reg_value_reg;
  wire rst;

  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[0]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [0]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[0]),
        .O(\data_reg_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h4000)) 
    \data_reg[0]_i_2__0 
       (.I0(\dataOutArray[0] ),
        .I1(reg_value_2),
        .I2(icmp_9_validArray_0),
        .I3(Buffer_22_validArray_0),
        .O(branchC_21_validArray_1));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[10]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [10]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[10]),
        .O(\data_reg_reg[31]_1 [10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[11]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [11]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[11]),
        .O(\data_reg_reg[31]_1 [11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[12]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [12]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[12]),
        .O(\data_reg_reg[31]_1 [12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[13]_i_1__8 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [13]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[13]),
        .O(\data_reg_reg[31]_1 [13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[14]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [14]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[14]),
        .O(\data_reg_reg[31]_1 [14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[15]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [15]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[15]),
        .O(\data_reg_reg[31]_1 [15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[16]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [16]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[16]),
        .O(\data_reg_reg[31]_1 [16]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[17]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [17]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[17]),
        .O(\data_reg_reg[31]_1 [17]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[18]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [18]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[18]),
        .O(\data_reg_reg[31]_1 [18]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[19]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [19]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[19]),
        .O(\data_reg_reg[31]_1 [19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[1]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [1]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[1]),
        .O(\data_reg_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[20]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [20]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[20]),
        .O(\data_reg_reg[31]_1 [20]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[21]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [21]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[21]),
        .O(\data_reg_reg[31]_1 [21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[22]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [22]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[22]),
        .O(\data_reg_reg[31]_1 [22]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[23]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [23]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[23]),
        .O(\data_reg_reg[31]_1 [23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[24]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [24]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[24]),
        .O(\data_reg_reg[31]_1 [24]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[25]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [25]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[25]),
        .O(\data_reg_reg[31]_1 [25]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[26]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [26]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[26]),
        .O(\data_reg_reg[31]_1 [26]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[27]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [27]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[27]),
        .O(\data_reg_reg[31]_1 [27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[28]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [28]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[28]),
        .O(\data_reg_reg[31]_1 [28]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[29]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [29]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[29]),
        .O(\data_reg_reg[31]_1 [29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[2]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [2]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[2]),
        .O(\data_reg_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[30]_i_1__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [30]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[30]),
        .O(\data_reg_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_reg[31]_i_1__16 
       (.I0(ValidArray),
        .I1(reg_value),
        .I2(full_reg_reg_0),
        .I3(full_reg),
        .O(E));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[31]_i_2__6 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [31]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[31]),
        .O(\data_reg_reg[31]_1 [31]));
  LUT6 #(
    .INIT(64'h0000000088800000)) 
    \data_reg[31]_i_4 
       (.I0(reg_value_5),
        .I1(icmp_9_validArray_0),
        .I2(full_reg_reg_0),
        .I3(MC_A_ptr_validArray_0),
        .I4(reg_value_6),
        .I5(\dataOutArray[0] ),
        .O(reg_value_reg));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[3]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [3]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[3]),
        .O(\data_reg_reg[31]_1 [3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[4]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [4]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[4]),
        .O(\data_reg_reg[31]_1 [4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[5]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [5]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[5]),
        .O(\data_reg_reg[31]_1 [5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[6]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [6]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[6]),
        .O(\data_reg_reg[31]_1 [6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[7]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [7]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[7]),
        .O(\data_reg_reg[31]_1 [7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[8]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [8]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[8]),
        .O(\data_reg_reg[31]_1 [8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \data_reg[9]_i_1__7 
       (.I0(reg_value_reg),
        .I1(\data_reg_reg[31]_4 [9]),
        .I2(Buffer_18_validArray_0),
        .I3(load_7_dataOutArray_0[9]),
        .O(\data_reg_reg[31]_1 [9]));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [0]),
        .Q(\data_reg_reg[31]_0 [0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [10]),
        .Q(\data_reg_reg[31]_0 [10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [11]),
        .Q(\data_reg_reg[31]_0 [11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [12]),
        .Q(\data_reg_reg[31]_0 [12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [13]),
        .Q(\data_reg_reg[31]_0 [13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [14]),
        .Q(\data_reg_reg[31]_0 [14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [15]),
        .Q(\data_reg_reg[31]_0 [15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [16]),
        .Q(\data_reg_reg[31]_0 [16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [17]),
        .Q(\data_reg_reg[31]_0 [17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [18]),
        .Q(\data_reg_reg[31]_0 [18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [19]),
        .Q(\data_reg_reg[31]_0 [19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [1]),
        .Q(\data_reg_reg[31]_0 [1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [20]),
        .Q(\data_reg_reg[31]_0 [20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [21]),
        .Q(\data_reg_reg[31]_0 [21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [22]),
        .Q(\data_reg_reg[31]_0 [22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [23]),
        .Q(\data_reg_reg[31]_0 [23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [24]),
        .Q(\data_reg_reg[31]_0 [24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [25]),
        .Q(\data_reg_reg[31]_0 [25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [26]),
        .Q(\data_reg_reg[31]_0 [26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [27]),
        .Q(\data_reg_reg[31]_0 [27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [28]),
        .Q(\data_reg_reg[31]_0 [28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [29]),
        .Q(\data_reg_reg[31]_0 [29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [2]),
        .Q(\data_reg_reg[31]_0 [2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [30]),
        .Q(\data_reg_reg[31]_0 [30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [31]),
        .Q(\data_reg_reg[31]_0 [31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [3]),
        .Q(\data_reg_reg[31]_0 [3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [4]),
        .Q(\data_reg_reg[31]_0 [4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [5]),
        .Q(\data_reg_reg[31]_0 [5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [6]),
        .Q(\data_reg_reg[31]_0 [6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [7]),
        .Q(\data_reg_reg[31]_0 [7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [8]),
        .Q(\data_reg_reg[31]_0 [8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_2 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_3 [9]),
        .Q(\data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    full_reg_i_1__22
       (.I0(full_reg_reg_0),
        .I1(full_reg),
        .I2(reg_value),
        .I3(ValidArray),
        .O(full_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    full_reg_i_1__23
       (.I0(full_reg_reg_0),
        .I1(MC_A_ptr_validArray_0),
        .I2(blockStopArray),
        .I3(full_reg_reg_2),
        .O(full_reg_i_1__23_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    full_reg_i_2__25
       (.I0(\dataOutArray[0] ),
        .I1(reg_value_4),
        .I2(icmp_9_validArray_0),
        .I3(Buffer_7_validArray_0),
        .O(branch_5_validArray_1));
  LUT4 #(
    .INIT(16'h4000)) 
    full_reg_i_5__2
       (.I0(\dataOutArray[0] ),
        .I1(reg_value_3),
        .I2(icmp_9_validArray_0),
        .I3(Buffer_2_validArray_0),
        .O(branch_4_validArray_1));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__23_n_0),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFF1F)) 
    reg_value_i_1__30
       (.I0(full_reg_reg_0),
        .I1(MC_A_ptr_validArray_0),
        .I2(blockStopArray),
        .I3(full_reg_reg_2),
        .O(reg_in));
  LUT4 #(
    .INIT(16'hFF1F)) 
    reg_value_i_1__31
       (.I0(full_reg_reg_0),
        .I1(MC_A_ptr_validArray_0),
        .I2(full_reg_reg_2),
        .I3(blockStopArray),
        .O(reg_in_1));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_86
   (full_reg_reg_0,
    B_ptr_ce1,
    B_ptr_address1,
    full_reg_reg_1,
    clk,
    rst,
    B_ptr_ce1_0,
    reg_value,
    full_reg_1,
    MC_A_id_validArray_0,
    B_ptr_ce1_1,
    \dataInArray[0] ,
    B_ptr_address1_31_sp_1,
    B_ptr_address1_0_sp_1,
    \data_reg_reg[31]_0 ,
    B_ptr_address1_1_sp_1,
    B_ptr_address1_2_sp_1,
    B_ptr_address1_3_sp_1,
    B_ptr_address1_4_sp_1,
    B_ptr_address1_5_sp_1,
    B_ptr_address1_6_sp_1,
    B_ptr_address1_7_sp_1,
    B_ptr_address1_8_sp_1,
    B_ptr_address1_9_sp_1,
    B_ptr_address1_10_sp_1,
    B_ptr_address1_11_sp_1,
    B_ptr_address1_12_sp_1,
    B_ptr_address1_13_sp_1,
    B_ptr_address1_14_sp_1,
    B_ptr_address1_15_sp_1,
    B_ptr_address1_16_sp_1,
    B_ptr_address1_17_sp_1,
    B_ptr_address1_18_sp_1,
    B_ptr_address1_19_sp_1,
    B_ptr_address1_20_sp_1,
    B_ptr_address1_21_sp_1,
    B_ptr_address1_22_sp_1,
    B_ptr_address1_23_sp_1,
    B_ptr_address1_24_sp_1,
    B_ptr_address1_25_sp_1,
    B_ptr_address1_26_sp_1,
    B_ptr_address1_27_sp_1,
    B_ptr_address1_28_sp_1,
    B_ptr_address1_29_sp_1,
    B_ptr_address1_30_sp_1,
    \B_ptr_address1[31]_0 ,
    E);
  output full_reg_reg_0;
  output B_ptr_ce1;
  output [31:0]B_ptr_address1;
  input full_reg_reg_1;
  input clk;
  input rst;
  input B_ptr_ce1_0;
  input reg_value;
  input full_reg_1;
  input MC_A_id_validArray_0;
  input B_ptr_ce1_1;
  input [0:0]\dataInArray[0] ;
  input B_ptr_address1_31_sp_1;
  input B_ptr_address1_0_sp_1;
  input [31:0]\data_reg_reg[31]_0 ;
  input B_ptr_address1_1_sp_1;
  input B_ptr_address1_2_sp_1;
  input B_ptr_address1_3_sp_1;
  input B_ptr_address1_4_sp_1;
  input B_ptr_address1_5_sp_1;
  input B_ptr_address1_6_sp_1;
  input B_ptr_address1_7_sp_1;
  input B_ptr_address1_8_sp_1;
  input B_ptr_address1_9_sp_1;
  input B_ptr_address1_10_sp_1;
  input B_ptr_address1_11_sp_1;
  input B_ptr_address1_12_sp_1;
  input B_ptr_address1_13_sp_1;
  input B_ptr_address1_14_sp_1;
  input B_ptr_address1_15_sp_1;
  input B_ptr_address1_16_sp_1;
  input B_ptr_address1_17_sp_1;
  input B_ptr_address1_18_sp_1;
  input B_ptr_address1_19_sp_1;
  input B_ptr_address1_20_sp_1;
  input B_ptr_address1_21_sp_1;
  input B_ptr_address1_22_sp_1;
  input B_ptr_address1_23_sp_1;
  input B_ptr_address1_24_sp_1;
  input B_ptr_address1_25_sp_1;
  input B_ptr_address1_26_sp_1;
  input B_ptr_address1_27_sp_1;
  input B_ptr_address1_28_sp_1;
  input B_ptr_address1_29_sp_1;
  input B_ptr_address1_30_sp_1;
  input \B_ptr_address1[31]_0 ;
  input [0:0]E;

  wire [31:0]B_ptr_address1;
  wire \B_ptr_address1[31]_0 ;
  wire B_ptr_address1_0_sn_1;
  wire B_ptr_address1_10_sn_1;
  wire B_ptr_address1_11_sn_1;
  wire B_ptr_address1_12_sn_1;
  wire B_ptr_address1_13_sn_1;
  wire B_ptr_address1_14_sn_1;
  wire B_ptr_address1_15_sn_1;
  wire B_ptr_address1_16_sn_1;
  wire B_ptr_address1_17_sn_1;
  wire B_ptr_address1_18_sn_1;
  wire B_ptr_address1_19_sn_1;
  wire B_ptr_address1_1_sn_1;
  wire B_ptr_address1_20_sn_1;
  wire B_ptr_address1_21_sn_1;
  wire B_ptr_address1_22_sn_1;
  wire B_ptr_address1_23_sn_1;
  wire B_ptr_address1_24_sn_1;
  wire B_ptr_address1_25_sn_1;
  wire B_ptr_address1_26_sn_1;
  wire B_ptr_address1_27_sn_1;
  wire B_ptr_address1_28_sn_1;
  wire B_ptr_address1_29_sn_1;
  wire B_ptr_address1_2_sn_1;
  wire B_ptr_address1_30_sn_1;
  wire B_ptr_address1_31_sn_1;
  wire B_ptr_address1_3_sn_1;
  wire B_ptr_address1_4_sn_1;
  wire B_ptr_address1_5_sn_1;
  wire B_ptr_address1_6_sn_1;
  wire B_ptr_address1_7_sn_1;
  wire B_ptr_address1_8_sn_1;
  wire B_ptr_address1_9_sn_1;
  wire B_ptr_ce1;
  wire B_ptr_ce1_0;
  wire B_ptr_ce1_1;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire clk;
  wire [0:0]\dataInArray[0] ;
  wire [31:0]data_reg;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg_1;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire reg_value;
  wire rst;

  assign B_ptr_address1_0_sn_1 = B_ptr_address1_0_sp_1;
  assign B_ptr_address1_10_sn_1 = B_ptr_address1_10_sp_1;
  assign B_ptr_address1_11_sn_1 = B_ptr_address1_11_sp_1;
  assign B_ptr_address1_12_sn_1 = B_ptr_address1_12_sp_1;
  assign B_ptr_address1_13_sn_1 = B_ptr_address1_13_sp_1;
  assign B_ptr_address1_14_sn_1 = B_ptr_address1_14_sp_1;
  assign B_ptr_address1_15_sn_1 = B_ptr_address1_15_sp_1;
  assign B_ptr_address1_16_sn_1 = B_ptr_address1_16_sp_1;
  assign B_ptr_address1_17_sn_1 = B_ptr_address1_17_sp_1;
  assign B_ptr_address1_18_sn_1 = B_ptr_address1_18_sp_1;
  assign B_ptr_address1_19_sn_1 = B_ptr_address1_19_sp_1;
  assign B_ptr_address1_1_sn_1 = B_ptr_address1_1_sp_1;
  assign B_ptr_address1_20_sn_1 = B_ptr_address1_20_sp_1;
  assign B_ptr_address1_21_sn_1 = B_ptr_address1_21_sp_1;
  assign B_ptr_address1_22_sn_1 = B_ptr_address1_22_sp_1;
  assign B_ptr_address1_23_sn_1 = B_ptr_address1_23_sp_1;
  assign B_ptr_address1_24_sn_1 = B_ptr_address1_24_sp_1;
  assign B_ptr_address1_25_sn_1 = B_ptr_address1_25_sp_1;
  assign B_ptr_address1_26_sn_1 = B_ptr_address1_26_sp_1;
  assign B_ptr_address1_27_sn_1 = B_ptr_address1_27_sp_1;
  assign B_ptr_address1_28_sn_1 = B_ptr_address1_28_sp_1;
  assign B_ptr_address1_29_sn_1 = B_ptr_address1_29_sp_1;
  assign B_ptr_address1_2_sn_1 = B_ptr_address1_2_sp_1;
  assign B_ptr_address1_30_sn_1 = B_ptr_address1_30_sp_1;
  assign B_ptr_address1_31_sn_1 = B_ptr_address1_31_sp_1;
  assign B_ptr_address1_3_sn_1 = B_ptr_address1_3_sp_1;
  assign B_ptr_address1_4_sn_1 = B_ptr_address1_4_sp_1;
  assign B_ptr_address1_5_sn_1 = B_ptr_address1_5_sp_1;
  assign B_ptr_address1_6_sn_1 = B_ptr_address1_6_sp_1;
  assign B_ptr_address1_7_sn_1 = B_ptr_address1_7_sp_1;
  assign B_ptr_address1_8_sn_1 = B_ptr_address1_8_sp_1;
  assign B_ptr_address1_9_sn_1 = B_ptr_address1_9_sp_1;
  LUT6 #(
    .INIT(64'hAAAAAAAAFEFEFEEE)) 
    B_ptr_ce1_INST_0
       (.I0(B_ptr_ce1_0),
        .I1(full_reg_reg_0),
        .I2(reg_value),
        .I3(full_reg_1),
        .I4(MC_A_id_validArray_0),
        .I5(B_ptr_ce1_1),
        .O(B_ptr_ce1));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(\data_reg_reg[31]_0 [9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_1),
        .Q(full_reg_reg_0));
  LUT5 #(
    .INIT(32'hA3FFA300)) 
    \read_arbiter/addressing/B_ptr_address1[0]_INST_0 
       (.I0(data_reg[0]),
        .I1(\dataInArray[0] ),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_0_sn_1),
        .O(B_ptr_address1[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[10]_INST_0 
       (.I0(data_reg[10]),
        .I1(\data_reg_reg[31]_0 [10]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_10_sn_1),
        .O(B_ptr_address1[10]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[11]_INST_0 
       (.I0(data_reg[11]),
        .I1(\data_reg_reg[31]_0 [11]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_11_sn_1),
        .O(B_ptr_address1[11]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[12]_INST_0 
       (.I0(data_reg[12]),
        .I1(\data_reg_reg[31]_0 [12]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_12_sn_1),
        .O(B_ptr_address1[12]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[13]_INST_0 
       (.I0(data_reg[13]),
        .I1(\data_reg_reg[31]_0 [13]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_13_sn_1),
        .O(B_ptr_address1[13]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[14]_INST_0 
       (.I0(data_reg[14]),
        .I1(\data_reg_reg[31]_0 [14]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_14_sn_1),
        .O(B_ptr_address1[14]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[15]_INST_0 
       (.I0(data_reg[15]),
        .I1(\data_reg_reg[31]_0 [15]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_15_sn_1),
        .O(B_ptr_address1[15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[16]_INST_0 
       (.I0(data_reg[16]),
        .I1(\data_reg_reg[31]_0 [16]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_16_sn_1),
        .O(B_ptr_address1[16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[17]_INST_0 
       (.I0(data_reg[17]),
        .I1(\data_reg_reg[31]_0 [17]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_17_sn_1),
        .O(B_ptr_address1[17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[18]_INST_0 
       (.I0(data_reg[18]),
        .I1(\data_reg_reg[31]_0 [18]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_18_sn_1),
        .O(B_ptr_address1[18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[19]_INST_0 
       (.I0(data_reg[19]),
        .I1(\data_reg_reg[31]_0 [19]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_19_sn_1),
        .O(B_ptr_address1[19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[1]_INST_0 
       (.I0(data_reg[1]),
        .I1(\data_reg_reg[31]_0 [1]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_1_sn_1),
        .O(B_ptr_address1[1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[20]_INST_0 
       (.I0(data_reg[20]),
        .I1(\data_reg_reg[31]_0 [20]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_20_sn_1),
        .O(B_ptr_address1[20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[21]_INST_0 
       (.I0(data_reg[21]),
        .I1(\data_reg_reg[31]_0 [21]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_21_sn_1),
        .O(B_ptr_address1[21]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[22]_INST_0 
       (.I0(data_reg[22]),
        .I1(\data_reg_reg[31]_0 [22]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_22_sn_1),
        .O(B_ptr_address1[22]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[23]_INST_0 
       (.I0(data_reg[23]),
        .I1(\data_reg_reg[31]_0 [23]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_23_sn_1),
        .O(B_ptr_address1[23]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[24]_INST_0 
       (.I0(data_reg[24]),
        .I1(\data_reg_reg[31]_0 [24]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_24_sn_1),
        .O(B_ptr_address1[24]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[25]_INST_0 
       (.I0(data_reg[25]),
        .I1(\data_reg_reg[31]_0 [25]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_25_sn_1),
        .O(B_ptr_address1[25]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[26]_INST_0 
       (.I0(data_reg[26]),
        .I1(\data_reg_reg[31]_0 [26]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_26_sn_1),
        .O(B_ptr_address1[26]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[27]_INST_0 
       (.I0(data_reg[27]),
        .I1(\data_reg_reg[31]_0 [27]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_27_sn_1),
        .O(B_ptr_address1[27]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[28]_INST_0 
       (.I0(data_reg[28]),
        .I1(\data_reg_reg[31]_0 [28]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_28_sn_1),
        .O(B_ptr_address1[28]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[29]_INST_0 
       (.I0(data_reg[29]),
        .I1(\data_reg_reg[31]_0 [29]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_29_sn_1),
        .O(B_ptr_address1[29]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[2]_INST_0 
       (.I0(data_reg[2]),
        .I1(\data_reg_reg[31]_0 [2]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_2_sn_1),
        .O(B_ptr_address1[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[30]_INST_0 
       (.I0(data_reg[30]),
        .I1(\data_reg_reg[31]_0 [30]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_30_sn_1),
        .O(B_ptr_address1[30]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[31]_INST_0 
       (.I0(data_reg[31]),
        .I1(\data_reg_reg[31]_0 [31]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(\B_ptr_address1[31]_0 ),
        .O(B_ptr_address1[31]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[3]_INST_0 
       (.I0(data_reg[3]),
        .I1(\data_reg_reg[31]_0 [3]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_3_sn_1),
        .O(B_ptr_address1[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[4]_INST_0 
       (.I0(data_reg[4]),
        .I1(\data_reg_reg[31]_0 [4]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_4_sn_1),
        .O(B_ptr_address1[4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[5]_INST_0 
       (.I0(data_reg[5]),
        .I1(\data_reg_reg[31]_0 [5]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_5_sn_1),
        .O(B_ptr_address1[5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[6]_INST_0 
       (.I0(data_reg[6]),
        .I1(\data_reg_reg[31]_0 [6]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_6_sn_1),
        .O(B_ptr_address1[6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[7]_INST_0 
       (.I0(data_reg[7]),
        .I1(\data_reg_reg[31]_0 [7]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_7_sn_1),
        .O(B_ptr_address1[7]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[8]_INST_0 
       (.I0(data_reg[8]),
        .I1(\data_reg_reg[31]_0 [8]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_8_sn_1),
        .O(B_ptr_address1[8]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \read_arbiter/addressing/B_ptr_address1[9]_INST_0 
       (.I0(data_reg[9]),
        .I1(\data_reg_reg[31]_0 [9]),
        .I2(full_reg_reg_0),
        .I3(B_ptr_address1_31_sn_1),
        .I4(B_ptr_address1_9_sn_1),
        .O(B_ptr_address1[9]));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_87
   (full_reg_reg_0,
    E,
    full_reg_reg_1,
    priorityOut,
    DI,
    D,
    \data_reg_reg[31]_0 ,
    \k_0_reg_94_reg[30] ,
    ap_ready,
    full_reg_reg_2,
    clk,
    rst,
    \sel_prev_reg[1] ,
    reg_value,
    full_reg_1,
    MC_A_id_validArray_0,
    \sel_prev_reg[1]_0 ,
    MC_B_ptr_validArray_1,
    CO,
    Q,
    ap_ce,
    ap_NS_fsm4_carry__0,
    \data_reg_reg[31]_1 ,
    \buf_in_reg[1][31] );
  output full_reg_reg_0;
  output [0:0]E;
  output full_reg_reg_1;
  output [0:0]priorityOut;
  output [7:0]DI;
  output [31:0]D;
  output [15:0]\data_reg_reg[31]_0 ;
  output [7:0]\k_0_reg_94_reg[30] ;
  output ap_ready;
  output full_reg_reg_2;
  input clk;
  input rst;
  input \sel_prev_reg[1] ;
  input reg_value;
  input full_reg_1;
  input MC_A_id_validArray_0;
  input \sel_prev_reg[1]_0 ;
  input MC_B_ptr_validArray_1;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input [31:0]ap_NS_fsm4_carry__0;
  input [31:0]\data_reg_reg[31]_1 ;
  input [31:0]\buf_in_reg[1][31] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire MC_B_ptr_validArray_1;
  wire [0:0]Q;
  wire [31:0]ap_NS_fsm4_carry__0;
  wire ap_ce;
  wire ap_ready;
  wire [31:0]\buf_in_reg[1][31] ;
  wire clk;
  wire \data_reg[31]_i_1__35_n_0 ;
  wire [15:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire \data_reg_reg_n_0_[0] ;
  wire \data_reg_reg_n_0_[10] ;
  wire \data_reg_reg_n_0_[12] ;
  wire \data_reg_reg_n_0_[14] ;
  wire \data_reg_reg_n_0_[16] ;
  wire \data_reg_reg_n_0_[18] ;
  wire \data_reg_reg_n_0_[20] ;
  wire \data_reg_reg_n_0_[22] ;
  wire \data_reg_reg_n_0_[24] ;
  wire \data_reg_reg_n_0_[26] ;
  wire \data_reg_reg_n_0_[28] ;
  wire \data_reg_reg_n_0_[2] ;
  wire \data_reg_reg_n_0_[30] ;
  wire \data_reg_reg_n_0_[4] ;
  wire \data_reg_reg_n_0_[6] ;
  wire \data_reg_reg_n_0_[8] ;
  wire full_reg_1;
  wire full_reg_i_1__48_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire [7:0]\k_0_reg_94_reg[30] ;
  wire [0:0]priorityOut;
  wire reg_value;
  wire rst;
  wire \sel_prev_reg[1] ;
  wire \sel_prev_reg[1]_0 ;

  LUT6 #(
    .INIT(64'h0000000055555400)) 
    \B_ptr_address1[31]_INST_0_i_2 
       (.I0(full_reg_reg_0),
        .I1(MC_A_id_validArray_0),
        .I2(full_reg_1),
        .I3(reg_value),
        .I4(\sel_prev_reg[1]_0 ),
        .I5(\sel_prev_reg[1] ),
        .O(priorityOut));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(CO),
        .I1(Q),
        .I2(ap_ce),
        .O(ap_ready));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry__0_i_1
       (.I0(D[30]),
        .I1(ap_NS_fsm4_carry__0[30]),
        .I2(D[31]),
        .I3(ap_NS_fsm4_carry__0[31]),
        .O(\k_0_reg_94_reg[30] [7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry__0_i_2
       (.I0(D[28]),
        .I1(ap_NS_fsm4_carry__0[28]),
        .I2(ap_NS_fsm4_carry__0[29]),
        .I3(D[29]),
        .O(\k_0_reg_94_reg[30] [6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry__0_i_3
       (.I0(D[26]),
        .I1(ap_NS_fsm4_carry__0[26]),
        .I2(ap_NS_fsm4_carry__0[27]),
        .I3(D[27]),
        .O(\k_0_reg_94_reg[30] [5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry__0_i_4
       (.I0(D[24]),
        .I1(ap_NS_fsm4_carry__0[24]),
        .I2(ap_NS_fsm4_carry__0[25]),
        .I3(D[25]),
        .O(\k_0_reg_94_reg[30] [4]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry__0_i_5
       (.I0(D[22]),
        .I1(ap_NS_fsm4_carry__0[22]),
        .I2(ap_NS_fsm4_carry__0[23]),
        .I3(D[23]),
        .O(\k_0_reg_94_reg[30] [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry__0_i_6
       (.I0(D[20]),
        .I1(ap_NS_fsm4_carry__0[20]),
        .I2(ap_NS_fsm4_carry__0[21]),
        .I3(D[21]),
        .O(\k_0_reg_94_reg[30] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry__0_i_7
       (.I0(D[18]),
        .I1(ap_NS_fsm4_carry__0[18]),
        .I2(ap_NS_fsm4_carry__0[19]),
        .I3(D[19]),
        .O(\k_0_reg_94_reg[30] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry__0_i_8
       (.I0(D[16]),
        .I1(ap_NS_fsm4_carry__0[16]),
        .I2(ap_NS_fsm4_carry__0[17]),
        .I3(D[17]),
        .O(\k_0_reg_94_reg[30] [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry_i_1
       (.I0(D[14]),
        .I1(ap_NS_fsm4_carry__0[14]),
        .I2(ap_NS_fsm4_carry__0[15]),
        .I3(D[15]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry_i_2
       (.I0(D[12]),
        .I1(ap_NS_fsm4_carry__0[12]),
        .I2(ap_NS_fsm4_carry__0[13]),
        .I3(D[13]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry_i_3
       (.I0(D[10]),
        .I1(ap_NS_fsm4_carry__0[10]),
        .I2(ap_NS_fsm4_carry__0[11]),
        .I3(D[11]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry_i_4
       (.I0(D[8]),
        .I1(ap_NS_fsm4_carry__0[8]),
        .I2(ap_NS_fsm4_carry__0[9]),
        .I3(D[9]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry_i_5
       (.I0(D[6]),
        .I1(ap_NS_fsm4_carry__0[6]),
        .I2(ap_NS_fsm4_carry__0[7]),
        .I3(D[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry_i_6
       (.I0(D[4]),
        .I1(ap_NS_fsm4_carry__0[4]),
        .I2(ap_NS_fsm4_carry__0[5]),
        .I3(D[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry_i_7
       (.I0(D[2]),
        .I1(ap_NS_fsm4_carry__0[2]),
        .I2(ap_NS_fsm4_carry__0[3]),
        .I3(D[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_NS_fsm4_carry_i_8
       (.I0(D[0]),
        .I1(ap_NS_fsm4_carry__0[0]),
        .I2(ap_NS_fsm4_carry__0[1]),
        .I3(D[1]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][0]_i_1 
       (.I0(\data_reg_reg_n_0_[0] ),
        .I1(\data_reg_reg[31]_1 [0]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][10]_i_1 
       (.I0(\data_reg_reg_n_0_[10] ),
        .I1(\data_reg_reg[31]_1 [10]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][11]_i_1 
       (.I0(\data_reg_reg[31]_0 [5]),
        .I1(\data_reg_reg[31]_1 [11]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][12]_i_1 
       (.I0(\data_reg_reg_n_0_[12] ),
        .I1(\data_reg_reg[31]_1 [12]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][13]_i_1 
       (.I0(\data_reg_reg[31]_0 [6]),
        .I1(\data_reg_reg[31]_1 [13]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][14]_i_1 
       (.I0(\data_reg_reg_n_0_[14] ),
        .I1(\data_reg_reg[31]_1 [14]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][15]_i_1 
       (.I0(\data_reg_reg[31]_0 [7]),
        .I1(\data_reg_reg[31]_1 [15]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][16]_i_1 
       (.I0(\data_reg_reg_n_0_[16] ),
        .I1(\data_reg_reg[31]_1 [16]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][17]_i_1 
       (.I0(\data_reg_reg[31]_0 [8]),
        .I1(\data_reg_reg[31]_1 [17]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][18]_i_1 
       (.I0(\data_reg_reg_n_0_[18] ),
        .I1(\data_reg_reg[31]_1 [18]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][19]_i_1 
       (.I0(\data_reg_reg[31]_0 [9]),
        .I1(\data_reg_reg[31]_1 [19]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][1]_i_1 
       (.I0(\data_reg_reg[31]_0 [0]),
        .I1(\data_reg_reg[31]_1 [1]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][20]_i_1 
       (.I0(\data_reg_reg_n_0_[20] ),
        .I1(\data_reg_reg[31]_1 [20]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][21]_i_1 
       (.I0(\data_reg_reg[31]_0 [10]),
        .I1(\data_reg_reg[31]_1 [21]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][22]_i_1 
       (.I0(\data_reg_reg_n_0_[22] ),
        .I1(\data_reg_reg[31]_1 [22]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][23]_i_1 
       (.I0(\data_reg_reg[31]_0 [11]),
        .I1(\data_reg_reg[31]_1 [23]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][24]_i_1 
       (.I0(\data_reg_reg_n_0_[24] ),
        .I1(\data_reg_reg[31]_1 [24]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][25]_i_1 
       (.I0(\data_reg_reg[31]_0 [12]),
        .I1(\data_reg_reg[31]_1 [25]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][26]_i_1 
       (.I0(\data_reg_reg_n_0_[26] ),
        .I1(\data_reg_reg[31]_1 [26]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][27]_i_1 
       (.I0(\data_reg_reg[31]_0 [13]),
        .I1(\data_reg_reg[31]_1 [27]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][28]_i_1 
       (.I0(\data_reg_reg_n_0_[28] ),
        .I1(\data_reg_reg[31]_1 [28]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][29]_i_1 
       (.I0(\data_reg_reg[31]_0 [14]),
        .I1(\data_reg_reg[31]_1 [29]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][2]_i_1 
       (.I0(\data_reg_reg_n_0_[2] ),
        .I1(\data_reg_reg[31]_1 [2]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][30]_i_1 
       (.I0(\data_reg_reg_n_0_[30] ),
        .I1(\data_reg_reg[31]_1 [30]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][31]_i_1 
       (.I0(\data_reg_reg[31]_0 [15]),
        .I1(\data_reg_reg[31]_1 [31]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][3]_i_1 
       (.I0(\data_reg_reg[31]_0 [1]),
        .I1(\data_reg_reg[31]_1 [3]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][4]_i_1 
       (.I0(\data_reg_reg_n_0_[4] ),
        .I1(\data_reg_reg[31]_1 [4]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][5]_i_1 
       (.I0(\data_reg_reg[31]_0 [2]),
        .I1(\data_reg_reg[31]_1 [5]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][6]_i_1 
       (.I0(\data_reg_reg_n_0_[6] ),
        .I1(\data_reg_reg[31]_1 [6]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][7]_i_1 
       (.I0(\data_reg_reg[31]_0 [3]),
        .I1(\data_reg_reg[31]_1 [7]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][8]_i_1 
       (.I0(\data_reg_reg_n_0_[8] ),
        .I1(\data_reg_reg[31]_1 [8]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \buf_in[1][9]_i_1 
       (.I0(\data_reg_reg[31]_0 [4]),
        .I1(\data_reg_reg[31]_1 [9]),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_reg_0),
        .I4(\buf_in_reg[1][31] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00000000CCC08880)) 
    \data_reg[31]_i_1__11 
       (.I0(\sel_prev_reg[1] ),
        .I1(reg_value),
        .I2(full_reg_1),
        .I3(MC_A_id_validArray_0),
        .I4(full_reg_reg_0),
        .I5(\sel_prev_reg[1]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \data_reg[31]_i_1__35 
       (.I0(ap_ce),
        .I1(Q),
        .I2(CO),
        .I3(MC_B_ptr_validArray_1),
        .I4(full_reg_reg_0),
        .O(\data_reg[31]_i_1__35_n_0 ));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [0]),
        .Q(\data_reg_reg_n_0_[0] ));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [10]),
        .Q(\data_reg_reg_n_0_[10] ));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [11]),
        .Q(\data_reg_reg[31]_0 [5]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [12]),
        .Q(\data_reg_reg_n_0_[12] ));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [13]),
        .Q(\data_reg_reg[31]_0 [6]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [14]),
        .Q(\data_reg_reg_n_0_[14] ));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [15]),
        .Q(\data_reg_reg[31]_0 [7]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [16]),
        .Q(\data_reg_reg_n_0_[16] ));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [17]),
        .Q(\data_reg_reg[31]_0 [8]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [18]),
        .Q(\data_reg_reg_n_0_[18] ));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [19]),
        .Q(\data_reg_reg[31]_0 [9]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [1]),
        .Q(\data_reg_reg[31]_0 [0]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [20]),
        .Q(\data_reg_reg_n_0_[20] ));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [21]),
        .Q(\data_reg_reg[31]_0 [10]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [22]),
        .Q(\data_reg_reg_n_0_[22] ));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [23]),
        .Q(\data_reg_reg[31]_0 [11]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [24]),
        .Q(\data_reg_reg_n_0_[24] ));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [25]),
        .Q(\data_reg_reg[31]_0 [12]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [26]),
        .Q(\data_reg_reg_n_0_[26] ));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [27]),
        .Q(\data_reg_reg[31]_0 [13]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [28]),
        .Q(\data_reg_reg_n_0_[28] ));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [29]),
        .Q(\data_reg_reg[31]_0 [14]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [2]),
        .Q(\data_reg_reg_n_0_[2] ));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [30]),
        .Q(\data_reg_reg_n_0_[30] ));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [31]),
        .Q(\data_reg_reg[31]_0 [15]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [3]),
        .Q(\data_reg_reg[31]_0 [1]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [4]),
        .Q(\data_reg_reg_n_0_[4] ));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [5]),
        .Q(\data_reg_reg[31]_0 [2]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [6]),
        .Q(\data_reg_reg_n_0_[6] ));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [7]),
        .Q(\data_reg_reg[31]_0 [3]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [8]),
        .Q(\data_reg_reg_n_0_[8] ));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg[31]_i_1__35_n_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [9]),
        .Q(\data_reg_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFC00AAAAA800)) 
    full_reg_i_1__13
       (.I0(full_reg_reg_0),
        .I1(MC_A_id_validArray_0),
        .I2(full_reg_1),
        .I3(reg_value),
        .I4(\sel_prev_reg[1]_0 ),
        .I5(\sel_prev_reg[1] ),
        .O(full_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    full_reg_i_1__48
       (.I0(MC_B_ptr_validArray_1),
        .I1(full_reg_reg_0),
        .I2(CO),
        .I3(Q),
        .I4(ap_ce),
        .O(full_reg_i_1__48_n_0));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_i_1__48_n_0),
        .Q(full_reg_reg_0));
  LUT3 #(
    .INIT(8'hEA)) 
    \read_arbiter/data/valid[1]_i_1 
       (.I0(priorityOut),
        .I1(full_reg_reg_0),
        .I2(MC_B_ptr_validArray_1),
        .O(full_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_88
   (full_reg_reg_0,
    full_reg_reg_1,
    full_reg_reg_2,
    full_reg_reg_3,
    full_reg_reg_4,
    full_reg_reg_5,
    full_reg_reg_6,
    full_reg_reg_7,
    full_reg_reg_8,
    full_reg_reg_9,
    full_reg_reg_10,
    full_reg_reg_11,
    full_reg_reg_12,
    full_reg_reg_13,
    full_reg_reg_14,
    full_reg_reg_15,
    full_reg_reg_16,
    full_reg_reg_17,
    full_reg_reg_18,
    full_reg_reg_19,
    full_reg_reg_20,
    full_reg_reg_21,
    full_reg_reg_22,
    full_reg_reg_23,
    full_reg_reg_24,
    full_reg_reg_25,
    full_reg_reg_26,
    full_reg_reg_27,
    full_reg_reg_28,
    full_reg_reg_29,
    full_reg_reg_30,
    full_reg_reg_31,
    full_reg_reg_32,
    full_reg_reg_33,
    \valid_reg[0] ,
    full_reg_reg_34,
    clk,
    rst,
    reg_value,
    full_reg_1,
    MC_A_id_validArray_0,
    \sel_prev_reg[0] ,
    load_15_dataOutArray_0,
    load_21_pValidArray_0,
    E);
  output full_reg_reg_0;
  output full_reg_reg_1;
  output full_reg_reg_2;
  output full_reg_reg_3;
  output full_reg_reg_4;
  output full_reg_reg_5;
  output full_reg_reg_6;
  output full_reg_reg_7;
  output full_reg_reg_8;
  output full_reg_reg_9;
  output full_reg_reg_10;
  output full_reg_reg_11;
  output full_reg_reg_12;
  output full_reg_reg_13;
  output full_reg_reg_14;
  output full_reg_reg_15;
  output full_reg_reg_16;
  output full_reg_reg_17;
  output full_reg_reg_18;
  output full_reg_reg_19;
  output full_reg_reg_20;
  output full_reg_reg_21;
  output full_reg_reg_22;
  output full_reg_reg_23;
  output full_reg_reg_24;
  output full_reg_reg_25;
  output full_reg_reg_26;
  output full_reg_reg_27;
  output full_reg_reg_28;
  output full_reg_reg_29;
  output full_reg_reg_30;
  output full_reg_reg_31;
  output full_reg_reg_32;
  output full_reg_reg_33;
  output \valid_reg[0] ;
  input full_reg_reg_34;
  input clk;
  input rst;
  input reg_value;
  input full_reg_1;
  input MC_A_id_validArray_0;
  input \sel_prev_reg[0] ;
  input [31:0]load_15_dataOutArray_0;
  input load_21_pValidArray_0;
  input [0:0]E;

  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire clk;
  wire [31:0]data_reg;
  wire full_reg_1;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_10;
  wire full_reg_reg_11;
  wire full_reg_reg_12;
  wire full_reg_reg_13;
  wire full_reg_reg_14;
  wire full_reg_reg_15;
  wire full_reg_reg_16;
  wire full_reg_reg_17;
  wire full_reg_reg_18;
  wire full_reg_reg_19;
  wire full_reg_reg_2;
  wire full_reg_reg_20;
  wire full_reg_reg_21;
  wire full_reg_reg_22;
  wire full_reg_reg_23;
  wire full_reg_reg_24;
  wire full_reg_reg_25;
  wire full_reg_reg_26;
  wire full_reg_reg_27;
  wire full_reg_reg_28;
  wire full_reg_reg_29;
  wire full_reg_reg_3;
  wire full_reg_reg_30;
  wire full_reg_reg_31;
  wire full_reg_reg_32;
  wire full_reg_reg_33;
  wire full_reg_reg_34;
  wire full_reg_reg_4;
  wire full_reg_reg_5;
  wire full_reg_reg_6;
  wire full_reg_reg_7;
  wire full_reg_reg_8;
  wire full_reg_reg_9;
  wire [31:0]load_15_dataOutArray_0;
  wire load_21_pValidArray_0;
  wire reg_value;
  wire rst;
  wire \sel_prev_reg[0] ;
  wire \valid_reg[0] ;

  LUT5 #(
    .INIT(32'h0000EEEA)) 
    B_ptr_ce1_INST_0_i_1
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(full_reg_1),
        .I3(MC_A_id_validArray_0),
        .I4(\sel_prev_reg[0] ),
        .O(full_reg_reg_1));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(load_15_dataOutArray_0[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_34),
        .Q(full_reg_reg_0));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[0]_INST_0_i_2 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[0]),
        .I3(data_reg[0]),
        .O(full_reg_reg_2));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[10]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[10]),
        .I3(data_reg[10]),
        .O(full_reg_reg_12));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[11]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[11]),
        .I3(data_reg[11]),
        .O(full_reg_reg_13));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[12]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[12]),
        .I3(data_reg[12]),
        .O(full_reg_reg_14));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[13]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[13]),
        .I3(data_reg[13]),
        .O(full_reg_reg_15));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[14]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[14]),
        .I3(data_reg[14]),
        .O(full_reg_reg_16));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[15]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[15]),
        .I3(data_reg[15]),
        .O(full_reg_reg_17));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[16]_INST_0_i_2 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[16]),
        .I3(data_reg[16]),
        .O(full_reg_reg_18));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[17]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[17]),
        .I3(data_reg[17]),
        .O(full_reg_reg_19));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[18]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[18]),
        .I3(data_reg[18]),
        .O(full_reg_reg_20));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[19]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[19]),
        .I3(data_reg[19]),
        .O(full_reg_reg_21));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[1]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[1]),
        .I3(data_reg[1]),
        .O(full_reg_reg_3));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[20]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[20]),
        .I3(data_reg[20]),
        .O(full_reg_reg_22));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[21]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[21]),
        .I3(data_reg[21]),
        .O(full_reg_reg_23));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[22]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[22]),
        .I3(data_reg[22]),
        .O(full_reg_reg_24));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[23]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[23]),
        .I3(data_reg[23]),
        .O(full_reg_reg_25));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[24]_INST_0_i_2 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[24]),
        .I3(data_reg[24]),
        .O(full_reg_reg_26));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[25]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[25]),
        .I3(data_reg[25]),
        .O(full_reg_reg_27));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[26]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[26]),
        .I3(data_reg[26]),
        .O(full_reg_reg_28));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[27]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[27]),
        .I3(data_reg[27]),
        .O(full_reg_reg_29));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[28]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[28]),
        .I3(data_reg[28]),
        .O(full_reg_reg_30));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[29]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[29]),
        .I3(data_reg[29]),
        .O(full_reg_reg_31));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[2]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[2]),
        .I3(data_reg[2]),
        .O(full_reg_reg_4));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[30]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[30]),
        .I3(data_reg[30]),
        .O(full_reg_reg_32));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[31]_INST_0_i_3 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[31]),
        .I3(data_reg[31]),
        .O(full_reg_reg_33));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[3]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[3]),
        .I3(data_reg[3]),
        .O(full_reg_reg_5));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[4]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[4]),
        .I3(data_reg[4]),
        .O(full_reg_reg_6));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[5]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[5]),
        .I3(data_reg[5]),
        .O(full_reg_reg_7));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[6]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[6]),
        .I3(data_reg[6]),
        .O(full_reg_reg_8));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[7]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[7]),
        .I3(data_reg[7]),
        .O(full_reg_reg_9));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[8]_INST_0_i_2 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[8]),
        .I3(data_reg[8]),
        .O(full_reg_reg_10));
  LUT4 #(
    .INIT(16'hA820)) 
    \read_arbiter/addressing/B_ptr_address1[9]_INST_0_i_1 
       (.I0(full_reg_reg_1),
        .I1(full_reg_reg_0),
        .I2(load_15_dataOutArray_0[9]),
        .I3(data_reg[9]),
        .O(full_reg_reg_11));
  LUT6 #(
    .INIT(64'hFFFFFFE00000FFE0)) 
    \read_arbiter/data/valid[0]_i_1 
       (.I0(MC_A_id_validArray_0),
        .I1(full_reg_1),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(\sel_prev_reg[0] ),
        .I5(load_21_pValidArray_0),
        .O(\valid_reg[0] ));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_89
   (full_reg_reg_0,
    E,
    full_reg_reg_1,
    Q,
    full_reg_reg_2,
    clk,
    rst,
    MC_A_id_validArray_0,
    full_reg_1,
    reg_value,
    full_reg,
    \data_reg_reg[31]_0 ,
    D);
  output full_reg_reg_0;
  output [0:0]E;
  output full_reg_reg_1;
  output [31:0]Q;
  input full_reg_reg_2;
  input clk;
  input rst;
  input MC_A_id_validArray_0;
  input full_reg_1;
  input reg_value;
  input full_reg;
  input [0:0]\data_reg_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire full_reg;
  wire full_reg_1;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire reg_value;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \data_reg[31]_i_1__32 
       (.I0(MC_A_id_validArray_0),
        .I1(full_reg_1),
        .I2(reg_value),
        .I3(full_reg_reg_0),
        .I4(full_reg),
        .O(E));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hA8A8A888)) 
    full_reg_i_1__45
       (.I0(full_reg_reg_0),
        .I1(full_reg),
        .I2(reg_value),
        .I3(full_reg_1),
        .I4(MC_A_id_validArray_0),
        .O(full_reg_reg_1));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_2),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_90
   (full_reg_reg_0,
    A_val_ce1,
    A_val_address1,
    full_reg_reg_1,
    full_reg_reg_2,
    clk,
    rst,
    reg_value,
    phi_12_validArray_0,
    \valid_reg[0] ,
    D,
    MC_A_val_validArray_0,
    E);
  output full_reg_reg_0;
  output A_val_ce1;
  output [31:0]A_val_address1;
  output full_reg_reg_1;
  input full_reg_reg_2;
  input clk;
  input rst;
  input reg_value;
  input phi_12_validArray_0;
  input \valid_reg[0] ;
  input [31:0]D;
  input MC_A_val_validArray_0;
  input [0:0]E;

  wire [31:0]A_val_address1;
  wire A_val_ce1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_val_validArray_0;
  wire clk;
  wire [31:0]data_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire phi_12_validArray_0;
  wire reg_value;
  wire rst;
  wire \valid_reg[0] ;

  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[0]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[0]),
        .I5(data_reg[0]),
        .O(A_val_address1[0]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[10]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[10]),
        .I5(data_reg[10]),
        .O(A_val_address1[10]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[11]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[11]),
        .I5(data_reg[11]),
        .O(A_val_address1[11]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[12]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[12]),
        .I5(data_reg[12]),
        .O(A_val_address1[12]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[13]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[13]),
        .I5(data_reg[13]),
        .O(A_val_address1[13]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[14]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[14]),
        .I5(data_reg[14]),
        .O(A_val_address1[14]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[15]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[15]),
        .I5(data_reg[15]),
        .O(A_val_address1[15]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[16]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[16]),
        .I5(data_reg[16]),
        .O(A_val_address1[16]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[17]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[17]),
        .I5(data_reg[17]),
        .O(A_val_address1[17]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[18]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[18]),
        .I5(data_reg[18]),
        .O(A_val_address1[18]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[19]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[19]),
        .I5(data_reg[19]),
        .O(A_val_address1[19]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[1]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[1]),
        .I5(data_reg[1]),
        .O(A_val_address1[1]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[20]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[20]),
        .I5(data_reg[20]),
        .O(A_val_address1[20]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[21]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[21]),
        .I5(data_reg[21]),
        .O(A_val_address1[21]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[22]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[22]),
        .I5(data_reg[22]),
        .O(A_val_address1[22]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[23]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[23]),
        .I5(data_reg[23]),
        .O(A_val_address1[23]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[24]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[24]),
        .I5(data_reg[24]),
        .O(A_val_address1[24]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[25]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[25]),
        .I5(data_reg[25]),
        .O(A_val_address1[25]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[26]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[26]),
        .I5(data_reg[26]),
        .O(A_val_address1[26]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[27]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[27]),
        .I5(data_reg[27]),
        .O(A_val_address1[27]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[28]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[28]),
        .I5(data_reg[28]),
        .O(A_val_address1[28]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[29]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[29]),
        .I5(data_reg[29]),
        .O(A_val_address1[29]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[2]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[2]),
        .I5(data_reg[2]),
        .O(A_val_address1[2]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[30]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[30]),
        .I5(data_reg[30]),
        .O(A_val_address1[30]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[31]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[31]),
        .I5(data_reg[31]),
        .O(A_val_address1[31]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[3]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[3]),
        .I5(data_reg[3]),
        .O(A_val_address1[3]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[4]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[4]),
        .I5(data_reg[4]),
        .O(A_val_address1[4]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[5]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[5]),
        .I5(data_reg[5]),
        .O(A_val_address1[5]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[6]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[6]),
        .I5(data_reg[6]),
        .O(A_val_address1[6]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[7]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[7]),
        .I5(data_reg[7]),
        .O(A_val_address1[7]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[8]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[8]),
        .I5(data_reg[8]),
        .O(A_val_address1[8]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_val_address1[9]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[9]),
        .I5(data_reg[9]),
        .O(A_val_address1[9]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    A_val_ce1_INST_0
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .O(A_val_ce1));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_2),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFEA00EA)) 
    \valid[0]_i_1__1 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(MC_A_val_validArray_0),
        .O(full_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_91
   (full_reg_reg_0,
    E,
    full_reg_reg_1,
    a,
    Q,
    full_reg_reg_2,
    clk,
    rst,
    phi_12_validArray_0,
    reg_value,
    full_reg,
    load_18_dataOutArray_0,
    MC_A_val_validArray_0,
    \buf_in_reg[2]_8 ,
    \data_reg_reg[31]_0 ,
    \data_reg_reg[31]_1 );
  output full_reg_reg_0;
  output [0:0]E;
  output full_reg_reg_1;
  output [31:0]a;
  output [31:0]Q;
  input full_reg_reg_2;
  input clk;
  input rst;
  input phi_12_validArray_0;
  input reg_value;
  input full_reg;
  input [31:0]load_18_dataOutArray_0;
  input MC_A_val_validArray_0;
  input [31:0]\buf_in_reg[2]_8 ;
  input [0:0]\data_reg_reg[31]_0 ;
  input [31:0]\data_reg_reg[31]_1 ;

  wire [0:0]E;
  wire MC_A_val_validArray_0;
  wire [31:0]Q;
  wire [31:0]a;
  wire [31:0]\buf_in_reg[2]_8 ;
  wire clk;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire full_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire [31:0]load_18_dataOutArray_0;
  wire phi_12_validArray_0;
  wire reg_value;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_reg[31]_i_1__23 
       (.I0(phi_12_validArray_0),
        .I1(reg_value),
        .I2(full_reg_reg_0),
        .I3(full_reg),
        .O(E));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    full_reg_i_1__33
       (.I0(full_reg_reg_0),
        .I1(full_reg),
        .I2(reg_value),
        .I3(phi_12_validArray_0),
        .O(full_reg_reg_1));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_2),
        .Q(full_reg_reg_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_10
       (.I0(load_18_dataOutArray_0[8]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [8]),
        .O(a[8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_11
       (.I0(load_18_dataOutArray_0[7]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [7]),
        .O(a[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_12
       (.I0(load_18_dataOutArray_0[6]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [6]),
        .O(a[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_13
       (.I0(load_18_dataOutArray_0[5]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [5]),
        .O(a[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_14
       (.I0(load_18_dataOutArray_0[4]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [4]),
        .O(a[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_15
       (.I0(load_18_dataOutArray_0[3]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [3]),
        .O(a[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_16
       (.I0(load_18_dataOutArray_0[2]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [2]),
        .O(a[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_17
       (.I0(load_18_dataOutArray_0[1]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [1]),
        .O(a[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_18
       (.I0(load_18_dataOutArray_0[0]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [0]),
        .O(a[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_2
       (.I0(load_18_dataOutArray_0[16]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [16]),
        .O(a[16]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_3
       (.I0(load_18_dataOutArray_0[15]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [15]),
        .O(a[15]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_4
       (.I0(load_18_dataOutArray_0[14]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [14]),
        .O(a[14]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_5
       (.I0(load_18_dataOutArray_0[13]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [13]),
        .O(a[13]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_6
       (.I0(load_18_dataOutArray_0[12]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [12]),
        .O(a[12]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_7
       (.I0(load_18_dataOutArray_0[11]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [11]),
        .O(a[11]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_8
       (.I0(load_18_dataOutArray_0[10]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [10]),
        .O(a[10]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_fu_130_p2_i_9
       (.I0(load_18_dataOutArray_0[9]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [9]),
        .O(a[9]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_1
       (.I0(load_18_dataOutArray_0[31]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [31]),
        .O(a[31]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_10
       (.I0(load_18_dataOutArray_0[22]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [22]),
        .O(a[22]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_11
       (.I0(load_18_dataOutArray_0[21]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [21]),
        .O(a[21]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_12
       (.I0(load_18_dataOutArray_0[20]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [20]),
        .O(a[20]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_13
       (.I0(load_18_dataOutArray_0[19]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [19]),
        .O(a[19]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_14
       (.I0(load_18_dataOutArray_0[18]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [18]),
        .O(a[18]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_15
       (.I0(load_18_dataOutArray_0[17]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [17]),
        .O(a[17]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_2
       (.I0(load_18_dataOutArray_0[30]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [30]),
        .O(a[30]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_3
       (.I0(load_18_dataOutArray_0[29]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [29]),
        .O(a[29]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_4
       (.I0(load_18_dataOutArray_0[28]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [28]),
        .O(a[28]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_5
       (.I0(load_18_dataOutArray_0[27]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [27]),
        .O(a[27]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_6
       (.I0(load_18_dataOutArray_0[26]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [26]),
        .O(a[26]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_7
       (.I0(load_18_dataOutArray_0[25]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [25]),
        .O(a[25]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_8
       (.I0(load_18_dataOutArray_0[24]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [24]),
        .O(a[24]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mul_ln9_reg_187_reg_i_9
       (.I0(load_18_dataOutArray_0[23]),
        .I1(MC_A_val_validArray_0),
        .I2(full_reg_reg_0),
        .I3(\buf_in_reg[2]_8 [23]),
        .O(a[23]));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_92
   (full_reg_reg_0,
    A_id_ce1,
    A_id_address1,
    full_reg_reg_1,
    full_reg_reg_2,
    clk,
    rst,
    reg_value,
    phi_12_validArray_0,
    \valid_reg[0] ,
    D,
    MC_A_id_validArray_0,
    E);
  output full_reg_reg_0;
  output A_id_ce1;
  output [31:0]A_id_address1;
  output full_reg_reg_1;
  input full_reg_reg_2;
  input clk;
  input rst;
  input reg_value;
  input phi_12_validArray_0;
  input \valid_reg[0] ;
  input [31:0]D;
  input MC_A_id_validArray_0;
  input [0:0]E;

  wire [31:0]A_id_address1;
  wire A_id_ce1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire clk;
  wire [31:0]data_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire phi_12_validArray_0;
  wire reg_value;
  wire rst;
  wire \valid_reg[0] ;

  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[0]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[0]),
        .I5(data_reg[0]),
        .O(A_id_address1[0]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[10]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[10]),
        .I5(data_reg[10]),
        .O(A_id_address1[10]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[11]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[11]),
        .I5(data_reg[11]),
        .O(A_id_address1[11]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[12]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[12]),
        .I5(data_reg[12]),
        .O(A_id_address1[12]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[13]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[13]),
        .I5(data_reg[13]),
        .O(A_id_address1[13]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[14]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[14]),
        .I5(data_reg[14]),
        .O(A_id_address1[14]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[15]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[15]),
        .I5(data_reg[15]),
        .O(A_id_address1[15]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[16]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[16]),
        .I5(data_reg[16]),
        .O(A_id_address1[16]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[17]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[17]),
        .I5(data_reg[17]),
        .O(A_id_address1[17]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[18]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[18]),
        .I5(data_reg[18]),
        .O(A_id_address1[18]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[19]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[19]),
        .I5(data_reg[19]),
        .O(A_id_address1[19]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[1]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[1]),
        .I5(data_reg[1]),
        .O(A_id_address1[1]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[20]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[20]),
        .I5(data_reg[20]),
        .O(A_id_address1[20]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[21]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[21]),
        .I5(data_reg[21]),
        .O(A_id_address1[21]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[22]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[22]),
        .I5(data_reg[22]),
        .O(A_id_address1[22]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[23]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[23]),
        .I5(data_reg[23]),
        .O(A_id_address1[23]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[24]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[24]),
        .I5(data_reg[24]),
        .O(A_id_address1[24]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[25]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[25]),
        .I5(data_reg[25]),
        .O(A_id_address1[25]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[26]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[26]),
        .I5(data_reg[26]),
        .O(A_id_address1[26]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[27]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[27]),
        .I5(data_reg[27]),
        .O(A_id_address1[27]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[28]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[28]),
        .I5(data_reg[28]),
        .O(A_id_address1[28]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[29]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[29]),
        .I5(data_reg[29]),
        .O(A_id_address1[29]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[2]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[2]),
        .I5(data_reg[2]),
        .O(A_id_address1[2]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[30]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[30]),
        .I5(data_reg[30]),
        .O(A_id_address1[30]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[31]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[31]),
        .I5(data_reg[31]),
        .O(A_id_address1[31]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[3]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[3]),
        .I5(data_reg[3]),
        .O(A_id_address1[3]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[4]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[4]),
        .I5(data_reg[4]),
        .O(A_id_address1[4]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[5]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[5]),
        .I5(data_reg[5]),
        .O(A_id_address1[5]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[6]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[6]),
        .I5(data_reg[6]),
        .O(A_id_address1[6]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[7]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[7]),
        .I5(data_reg[7]),
        .O(A_id_address1[7]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[8]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[8]),
        .I5(data_reg[8]),
        .O(A_id_address1[8]));
  LUT6 #(
    .INIT(64'h00EA00AA00400000)) 
    \A_id_address1[9]_INST_0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(D[9]),
        .I5(data_reg[9]),
        .O(A_id_address1[9]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    A_id_ce1_INST_0
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .O(A_id_ce1));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[24]),
        .Q(data_reg[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[25]),
        .Q(data_reg[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[26]),
        .Q(data_reg[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[27]),
        .Q(data_reg[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[28]),
        .Q(data_reg[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[29]),
        .Q(data_reg[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[30]),
        .Q(data_reg[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[31]),
        .Q(data_reg[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rst),
        .D(D[9]),
        .Q(data_reg[9]));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_2),
        .Q(full_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFEA00EA)) 
    \valid[0]_i_1__0 
       (.I0(full_reg_reg_0),
        .I1(reg_value),
        .I2(phi_12_validArray_0),
        .I3(\valid_reg[0] ),
        .I4(MC_A_id_validArray_0),
        .O(full_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "TEHB" *) 
module design_1_sparseDemo_0_0_TEHB__parameterized0_93
   (full_reg_reg_0,
    E,
    full_reg_reg_1,
    Q,
    full_reg_reg_2,
    clk,
    rst,
    phi_12_validArray_0,
    reg_value,
    full_reg,
    \data_reg_reg[31]_0 ,
    \data_reg_reg[31]_1 );
  output full_reg_reg_0;
  output [0:0]E;
  output full_reg_reg_1;
  output [31:0]Q;
  input full_reg_reg_2;
  input clk;
  input rst;
  input phi_12_validArray_0;
  input reg_value;
  input full_reg;
  input [0:0]\data_reg_reg[31]_0 ;
  input [31:0]\data_reg_reg[31]_1 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire full_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire phi_12_validArray_0;
  wire reg_value;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_reg[31]_i_1__22 
       (.I0(phi_12_validArray_0),
        .I1(reg_value),
        .I2(full_reg_reg_0),
        .I3(full_reg),
        .O(E));
  FDCE \data_reg_reg[0] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [0]),
        .Q(Q[0]));
  FDCE \data_reg_reg[10] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [10]),
        .Q(Q[10]));
  FDCE \data_reg_reg[11] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [11]),
        .Q(Q[11]));
  FDCE \data_reg_reg[12] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [12]),
        .Q(Q[12]));
  FDCE \data_reg_reg[13] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [13]),
        .Q(Q[13]));
  FDCE \data_reg_reg[14] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [14]),
        .Q(Q[14]));
  FDCE \data_reg_reg[15] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [15]),
        .Q(Q[15]));
  FDCE \data_reg_reg[16] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [16]),
        .Q(Q[16]));
  FDCE \data_reg_reg[17] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [17]),
        .Q(Q[17]));
  FDCE \data_reg_reg[18] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [18]),
        .Q(Q[18]));
  FDCE \data_reg_reg[19] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [19]),
        .Q(Q[19]));
  FDCE \data_reg_reg[1] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [1]),
        .Q(Q[1]));
  FDCE \data_reg_reg[20] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [20]),
        .Q(Q[20]));
  FDCE \data_reg_reg[21] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [21]),
        .Q(Q[21]));
  FDCE \data_reg_reg[22] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [22]),
        .Q(Q[22]));
  FDCE \data_reg_reg[23] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [23]),
        .Q(Q[23]));
  FDCE \data_reg_reg[24] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [24]),
        .Q(Q[24]));
  FDCE \data_reg_reg[25] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [25]),
        .Q(Q[25]));
  FDCE \data_reg_reg[26] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [26]),
        .Q(Q[26]));
  FDCE \data_reg_reg[27] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [27]),
        .Q(Q[27]));
  FDCE \data_reg_reg[28] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [28]),
        .Q(Q[28]));
  FDCE \data_reg_reg[29] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [29]),
        .Q(Q[29]));
  FDCE \data_reg_reg[2] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [2]),
        .Q(Q[2]));
  FDCE \data_reg_reg[30] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [30]),
        .Q(Q[30]));
  FDCE \data_reg_reg[31] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [31]),
        .Q(Q[31]));
  FDCE \data_reg_reg[3] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [3]),
        .Q(Q[3]));
  FDCE \data_reg_reg[4] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [4]),
        .Q(Q[4]));
  FDCE \data_reg_reg[5] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [5]),
        .Q(Q[5]));
  FDCE \data_reg_reg[6] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [6]),
        .Q(Q[6]));
  FDCE \data_reg_reg[7] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [7]),
        .Q(Q[7]));
  FDCE \data_reg_reg[8] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [8]),
        .Q(Q[8]));
  FDCE \data_reg_reg[9] 
       (.C(clk),
        .CE(\data_reg_reg[31]_0 ),
        .CLR(rst),
        .D(\data_reg_reg[31]_1 [9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    full_reg_i_1__32
       (.I0(full_reg_reg_0),
        .I1(full_reg),
        .I2(reg_value),
        .I3(phi_12_validArray_0),
        .O(full_reg_reg_1));
  FDCE full_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(full_reg_reg_2),
        .Q(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "add_op" *) 
module design_1_sparseDemo_0_0_add_op
   (D,
    \dataInArray[0] ,
    DI,
    \data_reg_reg[16] ,
    \data_reg_reg[24] ,
    \data_reg_reg[31] ,
    full_reg,
    sel_prev,
    Q,
    A_id_din1,
    \data_reg_reg[0] );
  output [31:0]D;
  input [31:0]\dataInArray[0] ;
  input [7:0]DI;
  input [7:0]\data_reg_reg[16] ;
  input [7:0]\data_reg_reg[24] ;
  input [5:0]\data_reg_reg[31] ;
  input full_reg;
  input sel_prev;
  input [0:0]Q;
  input [0:0]A_id_din1;
  input [0:0]\data_reg_reg[0] ;

  wire [0:0]A_id_din1;
  wire \B_ptr_address1[16]_INST_0_i_1_n_0 ;
  wire \B_ptr_address1[16]_INST_0_i_1_n_1 ;
  wire \B_ptr_address1[16]_INST_0_i_1_n_2 ;
  wire \B_ptr_address1[16]_INST_0_i_1_n_3 ;
  wire \B_ptr_address1[16]_INST_0_i_1_n_4 ;
  wire \B_ptr_address1[16]_INST_0_i_1_n_5 ;
  wire \B_ptr_address1[16]_INST_0_i_1_n_6 ;
  wire \B_ptr_address1[16]_INST_0_i_1_n_7 ;
  wire \B_ptr_address1[24]_INST_0_i_1_n_0 ;
  wire \B_ptr_address1[24]_INST_0_i_1_n_1 ;
  wire \B_ptr_address1[24]_INST_0_i_1_n_2 ;
  wire \B_ptr_address1[24]_INST_0_i_1_n_3 ;
  wire \B_ptr_address1[24]_INST_0_i_1_n_4 ;
  wire \B_ptr_address1[24]_INST_0_i_1_n_5 ;
  wire \B_ptr_address1[24]_INST_0_i_1_n_6 ;
  wire \B_ptr_address1[24]_INST_0_i_1_n_7 ;
  wire \B_ptr_address1[31]_INST_0_i_1_n_2 ;
  wire \B_ptr_address1[31]_INST_0_i_1_n_3 ;
  wire \B_ptr_address1[31]_INST_0_i_1_n_4 ;
  wire \B_ptr_address1[31]_INST_0_i_1_n_5 ;
  wire \B_ptr_address1[31]_INST_0_i_1_n_6 ;
  wire \B_ptr_address1[31]_INST_0_i_1_n_7 ;
  wire \B_ptr_address1[8]_INST_0_i_1_n_0 ;
  wire \B_ptr_address1[8]_INST_0_i_1_n_1 ;
  wire \B_ptr_address1[8]_INST_0_i_1_n_2 ;
  wire \B_ptr_address1[8]_INST_0_i_1_n_3 ;
  wire \B_ptr_address1[8]_INST_0_i_1_n_4 ;
  wire \B_ptr_address1[8]_INST_0_i_1_n_5 ;
  wire \B_ptr_address1[8]_INST_0_i_1_n_6 ;
  wire \B_ptr_address1[8]_INST_0_i_1_n_7 ;
  wire [31:0]D;
  wire [7:0]DI;
  wire [0:0]Q;
  wire [31:0]\dataInArray[0] ;
  wire [0:0]\data_reg_reg[0] ;
  wire [7:0]\data_reg_reg[16] ;
  wire [7:0]\data_reg_reg[24] ;
  wire [5:0]\data_reg_reg[31] ;
  wire full_reg;
  wire sel_prev;
  wire [7:6]\NLW_B_ptr_address1[31]_INST_0_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_B_ptr_address1[31]_INST_0_i_1_O_UNCONNECTED ;

  CARRY8 \B_ptr_address1[16]_INST_0_i_1 
       (.CI(\B_ptr_address1[8]_INST_0_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\B_ptr_address1[16]_INST_0_i_1_n_0 ,\B_ptr_address1[16]_INST_0_i_1_n_1 ,\B_ptr_address1[16]_INST_0_i_1_n_2 ,\B_ptr_address1[16]_INST_0_i_1_n_3 ,\B_ptr_address1[16]_INST_0_i_1_n_4 ,\B_ptr_address1[16]_INST_0_i_1_n_5 ,\B_ptr_address1[16]_INST_0_i_1_n_6 ,\B_ptr_address1[16]_INST_0_i_1_n_7 }),
        .DI(\data_reg_reg[16] ),
        .O(D[16:9]),
        .S(\dataInArray[0] [16:9]));
  CARRY8 \B_ptr_address1[24]_INST_0_i_1 
       (.CI(\B_ptr_address1[16]_INST_0_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\B_ptr_address1[24]_INST_0_i_1_n_0 ,\B_ptr_address1[24]_INST_0_i_1_n_1 ,\B_ptr_address1[24]_INST_0_i_1_n_2 ,\B_ptr_address1[24]_INST_0_i_1_n_3 ,\B_ptr_address1[24]_INST_0_i_1_n_4 ,\B_ptr_address1[24]_INST_0_i_1_n_5 ,\B_ptr_address1[24]_INST_0_i_1_n_6 ,\B_ptr_address1[24]_INST_0_i_1_n_7 }),
        .DI(\data_reg_reg[24] ),
        .O(D[24:17]),
        .S(\dataInArray[0] [24:17]));
  CARRY8 \B_ptr_address1[31]_INST_0_i_1 
       (.CI(\B_ptr_address1[24]_INST_0_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_ptr_address1[31]_INST_0_i_1_CO_UNCONNECTED [7:6],\B_ptr_address1[31]_INST_0_i_1_n_2 ,\B_ptr_address1[31]_INST_0_i_1_n_3 ,\B_ptr_address1[31]_INST_0_i_1_n_4 ,\B_ptr_address1[31]_INST_0_i_1_n_5 ,\B_ptr_address1[31]_INST_0_i_1_n_6 ,\B_ptr_address1[31]_INST_0_i_1_n_7 }),
        .DI({1'b0,1'b0,\data_reg_reg[31] }),
        .O({\NLW_B_ptr_address1[31]_INST_0_i_1_O_UNCONNECTED [7],D[31:25]}),
        .S({1'b0,\dataInArray[0] [31:25]}));
  CARRY8 \B_ptr_address1[8]_INST_0_i_1 
       (.CI(\dataInArray[0] [0]),
        .CI_TOP(1'b0),
        .CO({\B_ptr_address1[8]_INST_0_i_1_n_0 ,\B_ptr_address1[8]_INST_0_i_1_n_1 ,\B_ptr_address1[8]_INST_0_i_1_n_2 ,\B_ptr_address1[8]_INST_0_i_1_n_3 ,\B_ptr_address1[8]_INST_0_i_1_n_4 ,\B_ptr_address1[8]_INST_0_i_1_n_5 ,\B_ptr_address1[8]_INST_0_i_1_n_6 ,\B_ptr_address1[8]_INST_0_i_1_n_7 }),
        .DI(DI),
        .O(D[8:1]),
        .S(\dataInArray[0] [8:1]));
  LUT5 #(
    .INIT(32'h0145ABEF)) 
    \data_reg[0]_i_1 
       (.I0(full_reg),
        .I1(sel_prev),
        .I2(Q),
        .I3(A_id_din1),
        .I4(\data_reg_reg[0] ),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "add_op" *) 
module design_1_sparseDemo_0_0_add_op_24
   (\dataOutArray[0] ,
    \dataInArray[0] );
  output [30:0]\dataOutArray[0] ;
  input [31:0]\dataInArray[0] ;

  wire \A_id_address1[16]_INST_0_i_2_n_0 ;
  wire \A_id_address1[16]_INST_0_i_2_n_1 ;
  wire \A_id_address1[16]_INST_0_i_2_n_2 ;
  wire \A_id_address1[16]_INST_0_i_2_n_3 ;
  wire \A_id_address1[16]_INST_0_i_2_n_4 ;
  wire \A_id_address1[16]_INST_0_i_2_n_5 ;
  wire \A_id_address1[16]_INST_0_i_2_n_6 ;
  wire \A_id_address1[16]_INST_0_i_2_n_7 ;
  wire \A_id_address1[24]_INST_0_i_2_n_0 ;
  wire \A_id_address1[24]_INST_0_i_2_n_1 ;
  wire \A_id_address1[24]_INST_0_i_2_n_2 ;
  wire \A_id_address1[24]_INST_0_i_2_n_3 ;
  wire \A_id_address1[24]_INST_0_i_2_n_4 ;
  wire \A_id_address1[24]_INST_0_i_2_n_5 ;
  wire \A_id_address1[24]_INST_0_i_2_n_6 ;
  wire \A_id_address1[24]_INST_0_i_2_n_7 ;
  wire \A_id_address1[31]_INST_0_i_7_n_2 ;
  wire \A_id_address1[31]_INST_0_i_7_n_3 ;
  wire \A_id_address1[31]_INST_0_i_7_n_4 ;
  wire \A_id_address1[31]_INST_0_i_7_n_5 ;
  wire \A_id_address1[31]_INST_0_i_7_n_6 ;
  wire \A_id_address1[31]_INST_0_i_7_n_7 ;
  wire \A_id_address1[8]_INST_0_i_2_n_0 ;
  wire \A_id_address1[8]_INST_0_i_2_n_1 ;
  wire \A_id_address1[8]_INST_0_i_2_n_2 ;
  wire \A_id_address1[8]_INST_0_i_2_n_3 ;
  wire \A_id_address1[8]_INST_0_i_2_n_4 ;
  wire \A_id_address1[8]_INST_0_i_2_n_5 ;
  wire \A_id_address1[8]_INST_0_i_2_n_6 ;
  wire \A_id_address1[8]_INST_0_i_2_n_7 ;
  wire [31:0]\dataInArray[0] ;
  wire [30:0]\dataOutArray[0] ;
  wire [7:6]\NLW_A_id_address1[31]_INST_0_i_7_CO_UNCONNECTED ;
  wire [7:7]\NLW_A_id_address1[31]_INST_0_i_7_O_UNCONNECTED ;

  CARRY8 \A_id_address1[16]_INST_0_i_2 
       (.CI(\A_id_address1[8]_INST_0_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\A_id_address1[16]_INST_0_i_2_n_0 ,\A_id_address1[16]_INST_0_i_2_n_1 ,\A_id_address1[16]_INST_0_i_2_n_2 ,\A_id_address1[16]_INST_0_i_2_n_3 ,\A_id_address1[16]_INST_0_i_2_n_4 ,\A_id_address1[16]_INST_0_i_2_n_5 ,\A_id_address1[16]_INST_0_i_2_n_6 ,\A_id_address1[16]_INST_0_i_2_n_7 }),
        .DI(\dataInArray[0] [16:9]),
        .O(\dataOutArray[0] [15:8]),
        .S(\dataInArray[0] [16:9]));
  CARRY8 \A_id_address1[24]_INST_0_i_2 
       (.CI(\A_id_address1[16]_INST_0_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\A_id_address1[24]_INST_0_i_2_n_0 ,\A_id_address1[24]_INST_0_i_2_n_1 ,\A_id_address1[24]_INST_0_i_2_n_2 ,\A_id_address1[24]_INST_0_i_2_n_3 ,\A_id_address1[24]_INST_0_i_2_n_4 ,\A_id_address1[24]_INST_0_i_2_n_5 ,\A_id_address1[24]_INST_0_i_2_n_6 ,\A_id_address1[24]_INST_0_i_2_n_7 }),
        .DI(\dataInArray[0] [24:17]),
        .O(\dataOutArray[0] [23:16]),
        .S(\dataInArray[0] [24:17]));
  CARRY8 \A_id_address1[31]_INST_0_i_7 
       (.CI(\A_id_address1[24]_INST_0_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_A_id_address1[31]_INST_0_i_7_CO_UNCONNECTED [7:6],\A_id_address1[31]_INST_0_i_7_n_2 ,\A_id_address1[31]_INST_0_i_7_n_3 ,\A_id_address1[31]_INST_0_i_7_n_4 ,\A_id_address1[31]_INST_0_i_7_n_5 ,\A_id_address1[31]_INST_0_i_7_n_6 ,\A_id_address1[31]_INST_0_i_7_n_7 }),
        .DI({1'b0,1'b0,\dataInArray[0] [30:25]}),
        .O({\NLW_A_id_address1[31]_INST_0_i_7_O_UNCONNECTED [7],\dataOutArray[0] [30:24]}),
        .S({1'b0,\dataInArray[0] [31:25]}));
  CARRY8 \A_id_address1[8]_INST_0_i_2 
       (.CI(\dataInArray[0] [0]),
        .CI_TOP(1'b0),
        .CO({\A_id_address1[8]_INST_0_i_2_n_0 ,\A_id_address1[8]_INST_0_i_2_n_1 ,\A_id_address1[8]_INST_0_i_2_n_2 ,\A_id_address1[8]_INST_0_i_2_n_3 ,\A_id_address1[8]_INST_0_i_2_n_4 ,\A_id_address1[8]_INST_0_i_2_n_5 ,\A_id_address1[8]_INST_0_i_2_n_6 ,\A_id_address1[8]_INST_0_i_2_n_7 }),
        .DI(\dataInArray[0] [8:1]),
        .O(\dataOutArray[0] [7:0]),
        .S(\dataInArray[0] [8:1]));
endmodule

(* ORIG_REF_NAME = "add_op" *) 
module design_1_sparseDemo_0_0_add_op_25
   (S,
    \dataOutArray[0] ,
    \data_reg_reg[24]_i_2_0 ,
    DI,
    reg_in,
    reg_in_0,
    forkStop,
    branchReady,
    phi_2_pValidArray_2,
    reg_value_reg,
    blockStopArray,
    icmp_31_pValidArray_0,
    reg_value,
    full_reg,
    branch_5_validArray_1,
    ValidArray,
    phi_29_validArray_0,
    reg_value_1,
    full_reg_2,
    full_reg_i_3__4,
    reg_value_reg_0,
    full_reg_3,
    full_reg_4,
    reg_value_5,
    oehb1_valid,
    reg_value_6,
    add_30_dataInArray_0,
    \dataInArray[0] );
  output [6:0]S;
  output [30:0]\dataOutArray[0] ;
  output [7:0]\data_reg_reg[24]_i_2_0 ;
  output [1:0]DI;
  output reg_in;
  output reg_in_0;
  output forkStop;
  output branchReady;
  output phi_2_pValidArray_2;
  input reg_value_reg;
  input [1:0]blockStopArray;
  input icmp_31_pValidArray_0;
  input reg_value;
  input full_reg;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input phi_29_validArray_0;
  input reg_value_1;
  input full_reg_2;
  input full_reg_i_3__4;
  input [0:0]reg_value_reg_0;
  input full_reg_3;
  input full_reg_4;
  input reg_value_5;
  input oehb1_valid;
  input reg_value_6;
  input [31:0]add_30_dataInArray_0;
  input [29:0]\dataInArray[0] ;

  wire [1:0]DI;
  wire [6:0]S;
  wire [0:0]ValidArray;
  wire [31:0]add_30_dataInArray_0;
  wire [1:0]blockStopArray;
  wire branchReady;
  wire branch_5_validArray_1;
  wire [29:0]\dataInArray[0] ;
  wire [30:0]\dataOutArray[0] ;
  wire \data_reg_reg[16]_i_2_n_0 ;
  wire \data_reg_reg[16]_i_2_n_1 ;
  wire \data_reg_reg[16]_i_2_n_2 ;
  wire \data_reg_reg[16]_i_2_n_3 ;
  wire \data_reg_reg[16]_i_2_n_4 ;
  wire \data_reg_reg[16]_i_2_n_5 ;
  wire \data_reg_reg[16]_i_2_n_6 ;
  wire \data_reg_reg[16]_i_2_n_7 ;
  wire [7:0]\data_reg_reg[24]_i_2_0 ;
  wire \data_reg_reg[24]_i_2_n_0 ;
  wire \data_reg_reg[24]_i_2_n_1 ;
  wire \data_reg_reg[24]_i_2_n_2 ;
  wire \data_reg_reg[24]_i_2_n_3 ;
  wire \data_reg_reg[24]_i_2_n_4 ;
  wire \data_reg_reg[24]_i_2_n_5 ;
  wire \data_reg_reg[24]_i_2_n_6 ;
  wire \data_reg_reg[24]_i_2_n_7 ;
  wire \data_reg_reg[31]_i_4_n_2 ;
  wire \data_reg_reg[31]_i_4_n_3 ;
  wire \data_reg_reg[31]_i_4_n_4 ;
  wire \data_reg_reg[31]_i_4_n_5 ;
  wire \data_reg_reg[31]_i_4_n_6 ;
  wire \data_reg_reg[31]_i_4_n_7 ;
  wire \data_reg_reg[8]_i_2_n_0 ;
  wire \data_reg_reg[8]_i_2_n_1 ;
  wire \data_reg_reg[8]_i_2_n_2 ;
  wire \data_reg_reg[8]_i_2_n_3 ;
  wire \data_reg_reg[8]_i_2_n_4 ;
  wire \data_reg_reg[8]_i_2_n_5 ;
  wire \data_reg_reg[8]_i_2_n_6 ;
  wire \data_reg_reg[8]_i_2_n_7 ;
  wire forkStop;
  wire full_reg;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_4;
  wire full_reg_i_3__4;
  wire icmp_31_pValidArray_0;
  wire oehb1_valid;
  wire phi_29_validArray_0;
  wire phi_2_pValidArray_2;
  wire reg_in;
  wire reg_in_0;
  wire reg_value;
  wire reg_value_1;
  wire reg_value_5;
  wire reg_value_6;
  wire reg_value_i_2__12_n_0;
  wire reg_value_reg;
  wire [0:0]reg_value_reg_0;
  wire [7:6]\NLW_data_reg_reg[31]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_data_reg_reg[31]_i_4_O_UNCONNECTED ;

  CARRY8 \data_reg_reg[16]_i_2 
       (.CI(\data_reg_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\data_reg_reg[16]_i_2_n_0 ,\data_reg_reg[16]_i_2_n_1 ,\data_reg_reg[16]_i_2_n_2 ,\data_reg_reg[16]_i_2_n_3 ,\data_reg_reg[16]_i_2_n_4 ,\data_reg_reg[16]_i_2_n_5 ,\data_reg_reg[16]_i_2_n_6 ,\data_reg_reg[16]_i_2_n_7 }),
        .DI(add_30_dataInArray_0[16:9]),
        .O(\dataOutArray[0] [15:8]),
        .S(\dataInArray[0] [15:8]));
  CARRY8 \data_reg_reg[24]_i_2 
       (.CI(\data_reg_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\data_reg_reg[24]_i_2_n_0 ,\data_reg_reg[24]_i_2_n_1 ,\data_reg_reg[24]_i_2_n_2 ,\data_reg_reg[24]_i_2_n_3 ,\data_reg_reg[24]_i_2_n_4 ,\data_reg_reg[24]_i_2_n_5 ,\data_reg_reg[24]_i_2_n_6 ,\data_reg_reg[24]_i_2_n_7 }),
        .DI(add_30_dataInArray_0[24:17]),
        .O(\dataOutArray[0] [23:16]),
        .S(\dataInArray[0] [23:16]));
  CARRY8 \data_reg_reg[31]_i_4 
       (.CI(\data_reg_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_data_reg_reg[31]_i_4_CO_UNCONNECTED [7:6],\data_reg_reg[31]_i_4_n_2 ,\data_reg_reg[31]_i_4_n_3 ,\data_reg_reg[31]_i_4_n_4 ,\data_reg_reg[31]_i_4_n_5 ,\data_reg_reg[31]_i_4_n_6 ,\data_reg_reg[31]_i_4_n_7 }),
        .DI({1'b0,1'b0,add_30_dataInArray_0[30:25]}),
        .O({\NLW_data_reg_reg[31]_i_4_O_UNCONNECTED [7],\dataOutArray[0] [30:24]}),
        .S({1'b0,add_30_dataInArray_0[31],\dataInArray[0] [29:24]}));
  CARRY8 \data_reg_reg[8]_i_2 
       (.CI(add_30_dataInArray_0[0]),
        .CI_TOP(1'b0),
        .CO({\data_reg_reg[8]_i_2_n_0 ,\data_reg_reg[8]_i_2_n_1 ,\data_reg_reg[8]_i_2_n_2 ,\data_reg_reg[8]_i_2_n_3 ,\data_reg_reg[8]_i_2_n_4 ,\data_reg_reg[8]_i_2_n_5 ,\data_reg_reg[8]_i_2_n_6 ,\data_reg_reg[8]_i_2_n_7 }),
        .DI(add_30_dataInArray_0[8:1]),
        .O(\dataOutArray[0] [7:0]),
        .S(\dataInArray[0] [7:0]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_10
       (.I0(\dataOutArray[0] [23]),
        .I1(\dataOutArray[0] [24]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_11
       (.I0(\dataOutArray[0] [21]),
        .I1(\dataOutArray[0] [22]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_12
       (.I0(\dataOutArray[0] [19]),
        .I1(\dataOutArray[0] [20]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_13
       (.I0(\dataOutArray[0] [17]),
        .I1(\dataOutArray[0] [18]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_14
       (.I0(\dataOutArray[0] [5]),
        .I1(\dataOutArray[0] [6]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_16
       (.I0(\dataOutArray[0] [1]),
        .I1(\dataOutArray[0] [2]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_17
       (.I0(\dataOutArray[0] [15]),
        .I1(\dataOutArray[0] [16]),
        .O(\data_reg_reg[24]_i_2_0 [7]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_18
       (.I0(\dataOutArray[0] [13]),
        .I1(\dataOutArray[0] [14]),
        .O(\data_reg_reg[24]_i_2_0 [6]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_19
       (.I0(\dataOutArray[0] [11]),
        .I1(\dataOutArray[0] [12]),
        .O(\data_reg_reg[24]_i_2_0 [5]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_20
       (.I0(\dataOutArray[0] [9]),
        .I1(\dataOutArray[0] [10]),
        .O(\data_reg_reg[24]_i_2_0 [4]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_21
       (.I0(\dataOutArray[0] [7]),
        .I1(\dataOutArray[0] [8]),
        .O(\data_reg_reg[24]_i_2_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_22
       (.I0(\dataOutArray[0] [5]),
        .I1(\dataOutArray[0] [6]),
        .O(\data_reg_reg[24]_i_2_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_23
       (.I0(\dataOutArray[0] [4]),
        .I1(\dataOutArray[0] [3]),
        .O(\data_reg_reg[24]_i_2_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_24
       (.I0(\dataOutArray[0] [1]),
        .I1(\dataOutArray[0] [2]),
        .O(\data_reg_reg[24]_i_2_0 [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFEFEFE)) 
    full_reg_i_3__3
       (.I0(reg_value_i_2__12_n_0),
        .I1(reg_value_reg),
        .I2(blockStopArray[1]),
        .I3(phi_29_validArray_0),
        .I4(branchReady),
        .I5(reg_value_1),
        .O(forkStop));
  LUT4 #(
    .INIT(16'h8000)) 
    full_reg_i_3__7
       (.I0(reg_value_reg_0),
        .I1(icmp_31_pValidArray_0),
        .I2(phi_29_validArray_0),
        .I3(reg_value_1),
        .O(phi_2_pValidArray_2));
  LUT5 #(
    .INIT(32'h4F004FFF)) 
    full_reg_i_6__2
       (.I0(full_reg_2),
        .I1(full_reg_i_3__4),
        .I2(phi_2_pValidArray_2),
        .I3(reg_value_reg_0),
        .I4(full_reg_3),
        .O(branchReady));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_7__2
       (.I0(\dataOutArray[0] [29]),
        .I1(\dataOutArray[0] [30]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_8__1
       (.I0(\dataOutArray[0] [27]),
        .I1(\dataOutArray[0] [28]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    full_reg_i_9__0
       (.I0(\dataOutArray[0] [25]),
        .I1(\dataOutArray[0] [26]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    reg_value_i_1__25
       (.I0(reg_value_i_2__12_n_0),
        .I1(reg_value_reg),
        .I2(blockStopArray[1]),
        .I3(blockStopArray[0]),
        .I4(icmp_31_pValidArray_0),
        .O(reg_in));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBFFF)) 
    reg_value_i_1__27
       (.I0(reg_value_i_2__12_n_0),
        .I1(forkStop),
        .I2(reg_value),
        .I3(full_reg),
        .I4(branch_5_validArray_1),
        .I5(ValidArray),
        .O(reg_in_0));
  LUT5 #(
    .INIT(32'h8FFF0000)) 
    reg_value_i_2__12
       (.I0(reg_value_reg_0),
        .I1(full_reg_4),
        .I2(reg_value_5),
        .I3(oehb1_valid),
        .I4(reg_value_6),
        .O(reg_value_i_2__12_n_0));
endmodule

(* ORIG_REF_NAME = "add_op" *) 
module design_1_sparseDemo_0_0_add_op_26
   (D,
    Q);
  output [31:0]D;
  input [31:0]Q;

  wire \A_ptr_address1[16]_INST_0_i_1_n_0 ;
  wire \A_ptr_address1[16]_INST_0_i_1_n_1 ;
  wire \A_ptr_address1[16]_INST_0_i_1_n_2 ;
  wire \A_ptr_address1[16]_INST_0_i_1_n_3 ;
  wire \A_ptr_address1[16]_INST_0_i_1_n_4 ;
  wire \A_ptr_address1[16]_INST_0_i_1_n_5 ;
  wire \A_ptr_address1[16]_INST_0_i_1_n_6 ;
  wire \A_ptr_address1[16]_INST_0_i_1_n_7 ;
  wire \A_ptr_address1[24]_INST_0_i_1_n_0 ;
  wire \A_ptr_address1[24]_INST_0_i_1_n_1 ;
  wire \A_ptr_address1[24]_INST_0_i_1_n_2 ;
  wire \A_ptr_address1[24]_INST_0_i_1_n_3 ;
  wire \A_ptr_address1[24]_INST_0_i_1_n_4 ;
  wire \A_ptr_address1[24]_INST_0_i_1_n_5 ;
  wire \A_ptr_address1[24]_INST_0_i_1_n_6 ;
  wire \A_ptr_address1[24]_INST_0_i_1_n_7 ;
  wire \A_ptr_address1[31]_INST_0_i_1_n_2 ;
  wire \A_ptr_address1[31]_INST_0_i_1_n_3 ;
  wire \A_ptr_address1[31]_INST_0_i_1_n_4 ;
  wire \A_ptr_address1[31]_INST_0_i_1_n_5 ;
  wire \A_ptr_address1[31]_INST_0_i_1_n_6 ;
  wire \A_ptr_address1[31]_INST_0_i_1_n_7 ;
  wire \A_ptr_address1[8]_INST_0_i_1_n_0 ;
  wire \A_ptr_address1[8]_INST_0_i_1_n_1 ;
  wire \A_ptr_address1[8]_INST_0_i_1_n_2 ;
  wire \A_ptr_address1[8]_INST_0_i_1_n_3 ;
  wire \A_ptr_address1[8]_INST_0_i_1_n_4 ;
  wire \A_ptr_address1[8]_INST_0_i_1_n_5 ;
  wire \A_ptr_address1[8]_INST_0_i_1_n_6 ;
  wire \A_ptr_address1[8]_INST_0_i_1_n_7 ;
  wire [31:0]D;
  wire [31:0]Q;
  wire [7:6]\NLW_A_ptr_address1[31]_INST_0_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_A_ptr_address1[31]_INST_0_i_1_O_UNCONNECTED ;

  CARRY8 \A_ptr_address1[16]_INST_0_i_1 
       (.CI(\A_ptr_address1[8]_INST_0_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\A_ptr_address1[16]_INST_0_i_1_n_0 ,\A_ptr_address1[16]_INST_0_i_1_n_1 ,\A_ptr_address1[16]_INST_0_i_1_n_2 ,\A_ptr_address1[16]_INST_0_i_1_n_3 ,\A_ptr_address1[16]_INST_0_i_1_n_4 ,\A_ptr_address1[16]_INST_0_i_1_n_5 ,\A_ptr_address1[16]_INST_0_i_1_n_6 ,\A_ptr_address1[16]_INST_0_i_1_n_7 }),
        .DI(Q[16:9]),
        .O(D[16:9]),
        .S(Q[16:9]));
  CARRY8 \A_ptr_address1[24]_INST_0_i_1 
       (.CI(\A_ptr_address1[16]_INST_0_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\A_ptr_address1[24]_INST_0_i_1_n_0 ,\A_ptr_address1[24]_INST_0_i_1_n_1 ,\A_ptr_address1[24]_INST_0_i_1_n_2 ,\A_ptr_address1[24]_INST_0_i_1_n_3 ,\A_ptr_address1[24]_INST_0_i_1_n_4 ,\A_ptr_address1[24]_INST_0_i_1_n_5 ,\A_ptr_address1[24]_INST_0_i_1_n_6 ,\A_ptr_address1[24]_INST_0_i_1_n_7 }),
        .DI(Q[24:17]),
        .O(D[24:17]),
        .S(Q[24:17]));
  CARRY8 \A_ptr_address1[31]_INST_0_i_1 
       (.CI(\A_ptr_address1[24]_INST_0_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_A_ptr_address1[31]_INST_0_i_1_CO_UNCONNECTED [7:6],\A_ptr_address1[31]_INST_0_i_1_n_2 ,\A_ptr_address1[31]_INST_0_i_1_n_3 ,\A_ptr_address1[31]_INST_0_i_1_n_4 ,\A_ptr_address1[31]_INST_0_i_1_n_5 ,\A_ptr_address1[31]_INST_0_i_1_n_6 ,\A_ptr_address1[31]_INST_0_i_1_n_7 }),
        .DI({1'b0,1'b0,Q[30:25]}),
        .O({\NLW_A_ptr_address1[31]_INST_0_i_1_O_UNCONNECTED [7],D[31:25]}),
        .S({1'b0,Q[31:25]}));
  CARRY8 \A_ptr_address1[8]_INST_0_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\A_ptr_address1[8]_INST_0_i_1_n_0 ,\A_ptr_address1[8]_INST_0_i_1_n_1 ,\A_ptr_address1[8]_INST_0_i_1_n_2 ,\A_ptr_address1[8]_INST_0_i_1_n_3 ,\A_ptr_address1[8]_INST_0_i_1_n_4 ,\A_ptr_address1[8]_INST_0_i_1_n_5 ,\A_ptr_address1[8]_INST_0_i_1_n_6 ,\A_ptr_address1[8]_INST_0_i_1_n_7 }),
        .DI(Q[8:1]),
        .O(D[8:1]),
        .S(Q[8:1]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_reg[0]_i_1 
       (.I0(Q[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "branch" *) 
module design_1_sparseDemo_0_0_branch
   (reg_value_reg,
    reg_value,
    full_reg,
    Buffer_23_validArray_0,
    reg_value_0,
    phi_12_readyArray_1);
  output reg_value_reg;
  input reg_value;
  input full_reg;
  input Buffer_23_validArray_0;
  input reg_value_0;
  input phi_12_readyArray_1;

  wire Buffer_23_validArray_0;
  wire full_reg;
  wire phi_12_readyArray_1;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_reg;

  design_1_sparseDemo_0_0_join j
       (.Buffer_23_validArray_0(Buffer_23_validArray_0),
        .full_reg(full_reg),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_reg(reg_value_reg));
endmodule

(* ORIG_REF_NAME = "cntrlMerge" *) 
module design_1_sparseDemo_0_0_cntrlMerge
   (full_reg,
    reg_value,
    reg_value_0,
    D,
    reg_value_reg,
    phiC_10_validArray_1,
    oehb1_ready,
    oehb1_ready_1,
    oehb1_ready_2,
    \data_reg_reg[0] ,
    \data_reg_reg[0]_0 ,
    reg_value_reg_0,
    reg_value_reg_1,
    reg_value_reg_2,
    \data_reg_reg[0]_1 ,
    validArray0,
    reg_value_reg_3,
    phiC_10_dataOutArray_1,
    validArray0_3,
    full_reg0,
    clk,
    rst,
    add_30_dataInArray_0,
    reg_value_4,
    Buffer_21_validArray_0,
    phi_1_pValidArray_2,
    phi_1_pValidArray_0,
    full_reg_5,
    ValidArray,
    fork_23_validArray_1,
    full_reg_6,
    full_reg_reg,
    fork_23_validArray_2,
    full_reg_7,
    \data_reg_reg[0]_2 ,
    \dataOutArray[0] ,
    phi_2_pValidArray_2,
    reg_value_8,
    phi_3_pValidArray_2,
    reg_value_9,
    tehb1_valid,
    reg_value_reg_4,
    full_reg_10,
    phi_C1_validArray,
    forkStop,
    full_reg_i_4__3,
    Buffer_22_validArray_0,
    fork_12_validArray_5,
    full_reg_11,
    full_reg_reg_0,
    full_reg_12,
    oehb1_valid,
    reg_value_reg_5,
    icmp_31_pValidArray_0);
  output full_reg;
  output reg_value;
  output reg_value_0;
  output [31:0]D;
  output reg_value_reg;
  output phiC_10_validArray_1;
  output oehb1_ready;
  output oehb1_ready_1;
  output oehb1_ready_2;
  output \data_reg_reg[0] ;
  output \data_reg_reg[0]_0 ;
  output reg_value_reg_0;
  output reg_value_reg_1;
  output reg_value_reg_2;
  output \data_reg_reg[0]_1 ;
  output validArray0;
  output reg_value_reg_3;
  output phiC_10_dataOutArray_1;
  output validArray0_3;
  output full_reg0;
  input clk;
  input rst;
  input [0:0]add_30_dataInArray_0;
  input reg_value_4;
  input Buffer_21_validArray_0;
  input phi_1_pValidArray_2;
  input phi_1_pValidArray_0;
  input full_reg_5;
  input [0:0]ValidArray;
  input fork_23_validArray_1;
  input full_reg_6;
  input [0:0]full_reg_reg;
  input fork_23_validArray_2;
  input full_reg_7;
  input [0:0]\data_reg_reg[0]_2 ;
  input [30:0]\dataOutArray[0] ;
  input phi_2_pValidArray_2;
  input reg_value_8;
  input phi_3_pValidArray_2;
  input reg_value_9;
  input tehb1_valid;
  input reg_value_reg_4;
  input full_reg_10;
  input phi_C1_validArray;
  input forkStop;
  input [0:0]full_reg_i_4__3;
  input Buffer_22_validArray_0;
  input fork_12_validArray_5;
  input full_reg_11;
  input [0:0]full_reg_reg_0;
  input full_reg_12;
  input oehb1_valid;
  input reg_value_reg_5;
  input icmp_31_pValidArray_0;

  wire Buffer_21_validArray_0;
  wire Buffer_22_validArray_0;
  wire [31:0]D;
  wire [0:0]ValidArray;
  wire [0:0]add_30_dataInArray_0;
  wire clk;
  wire [30:0]\dataOutArray[0] ;
  wire \data_reg_reg[0] ;
  wire \data_reg_reg[0]_0 ;
  wire \data_reg_reg[0]_1 ;
  wire [0:0]\data_reg_reg[0]_2 ;
  wire forkStop;
  wire fork_12_validArray_5;
  wire fork_23_validArray_1;
  wire fork_23_validArray_2;
  wire full_reg;
  wire full_reg0;
  wire full_reg_10;
  wire full_reg_11;
  wire full_reg_12;
  wire full_reg_5;
  wire full_reg_6;
  wire full_reg_7;
  wire [0:0]full_reg_i_4__3;
  wire [0:0]full_reg_reg;
  wire [0:0]full_reg_reg_0;
  wire icmp_31_pValidArray_0;
  wire oehb1_ready;
  wire oehb1_ready_1;
  wire oehb1_ready_2;
  wire oehb1_valid;
  wire phiC_10_dataOutArray_1;
  wire phiC_10_validArray_1;
  wire phi_1_pValidArray_0;
  wire phi_1_pValidArray_2;
  wire phi_2_pValidArray_2;
  wire phi_3_pValidArray_2;
  wire phi_C1_validArray;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_4;
  wire reg_value_8;
  wire reg_value_9;
  wire reg_value_reg;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire reg_value_reg_3;
  wire reg_value_reg_4;
  wire reg_value_reg_5;
  wire rst;
  wire tehb1_valid;
  wire validArray0;
  wire validArray0_3;

  design_1_sparseDemo_0_0_fork__parameterized4_79 fork_C1
       (.Buffer_21_validArray_0(Buffer_21_validArray_0),
        .clk(clk),
        .forkStop(forkStop),
        .full_reg_10(full_reg_10),
        .full_reg_5(full_reg_5),
        .full_reg_i_4__3(full_reg_i_4__3),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .oehb1_valid(oehb1_valid),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phi_1_pValidArray_2(phi_1_pValidArray_2),
        .phi_C1_validArray(phi_C1_validArray),
        .reg_value(reg_value),
        .reg_value_4(reg_value_4),
        .reg_value_reg(reg_value_0),
        .reg_value_reg_0(reg_value_reg_3),
        .reg_value_reg_1(phiC_10_validArray_1),
        .reg_value_reg_2(reg_value_reg_4),
        .reg_value_reg_3(full_reg),
        .reg_value_reg_4(reg_value_reg_5),
        .rst(rst));
  design_1_sparseDemo_0_0_TEHB_80 oehb1
       (.Buffer_21_validArray_0(Buffer_21_validArray_0),
        .Buffer_22_validArray_0(Buffer_22_validArray_0),
        .D(D),
        .ValidArray(ValidArray),
        .add_30_dataInArray_0(add_30_dataInArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (\data_reg_reg[0] ),
        .\data_reg_reg[0]_1 (\data_reg_reg[0]_0 ),
        .\data_reg_reg[0]_2 (\data_reg_reg[0]_1 ),
        .\data_reg_reg[0]_3 (\data_reg_reg[0]_2 ),
        .\data_reg_reg[31] (phiC_10_validArray_1),
        .forkStop(forkStop),
        .fork_12_validArray_5(fork_12_validArray_5),
        .fork_23_validArray_1(fork_23_validArray_1),
        .fork_23_validArray_2(fork_23_validArray_2),
        .full_reg0(full_reg0),
        .full_reg_10(full_reg_10),
        .full_reg_11(full_reg_11),
        .full_reg_12(full_reg_12),
        .full_reg_5(full_reg_5),
        .full_reg_6(full_reg_6),
        .full_reg_7(full_reg_7),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .full_reg_reg_2(full_reg_reg_0),
        .oehb1_ready(oehb1_ready),
        .oehb1_ready_1(oehb1_ready_1),
        .oehb1_ready_2(oehb1_ready_2),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phi_1_pValidArray_0(phi_1_pValidArray_0),
        .phi_1_pValidArray_2(phi_1_pValidArray_2),
        .phi_2_pValidArray_2(phi_2_pValidArray_2),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .phi_C1_validArray(phi_C1_validArray),
        .reg_value_0(reg_value_0),
        .reg_value_4(reg_value_4),
        .reg_value_8(reg_value_8),
        .reg_value_9(reg_value_9),
        .reg_value_reg(reg_value_reg),
        .reg_value_reg_0(reg_value_reg_0),
        .reg_value_reg_1(reg_value_reg_1),
        .reg_value_reg_2(reg_value_reg_2),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .validArray0(validArray0),
        .validArray0_3(validArray0_3));
endmodule

(* ORIG_REF_NAME = "cntrlMerge" *) 
module design_1_sparseDemo_0_0_cntrlMerge_42
   (full_reg,
    reg_value,
    full_reg_reg,
    phi_12_validArray_0,
    phiC_12_validArray_1,
    phi_12_dataInArray_0,
    E,
    phi_12_readyArray_1,
    forkStop,
    branchReady,
    validArray0,
    full_reg0,
    full_reg0_0,
    clk,
    rst,
    forkStop_1,
    \data_reg_reg[0] ,
    full_reg_2,
    joinValid,
    blockStopArray,
    oehb1_valid,
    full_reg_3,
    \dataOutArray[0] ,
    full_reg_4,
    fork_14_validArray_5,
    phi_12_pValidArray_2,
    phiC_11_validArray_0,
    reg_value_5,
    reg_value_6,
    reg_value_7,
    Buffer_24_validArray_0,
    reg_value_8,
    icmp_27_validArray_0,
    joinValid_9);
  output full_reg;
  output reg_value;
  output full_reg_reg;
  output phi_12_validArray_0;
  output phiC_12_validArray_1;
  output phi_12_dataInArray_0;
  output [0:0]E;
  output phi_12_readyArray_1;
  output forkStop;
  output branchReady;
  output validArray0;
  output full_reg0;
  input full_reg0_0;
  input clk;
  input rst;
  input forkStop_1;
  input \data_reg_reg[0] ;
  input full_reg_2;
  input joinValid;
  input [0:0]blockStopArray;
  input oehb1_valid;
  input full_reg_3;
  input [0:0]\dataOutArray[0] ;
  input full_reg_4;
  input fork_14_validArray_5;
  input phi_12_pValidArray_2;
  input phiC_11_validArray_0;
  input reg_value_5;
  input reg_value_6;
  input reg_value_7;
  input Buffer_24_validArray_0;
  input reg_value_8;
  input icmp_27_validArray_0;
  input joinValid_9;

  wire \Buffer_24/tehb1_valid ;
  wire Buffer_24_validArray_0;
  wire [0:0]E;
  wire [0:0]blockStopArray;
  wire branchReady;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg_reg[0] ;
  wire forkStop;
  wire forkStop_1;
  wire fork_14_validArray_5;
  wire full_reg;
  wire full_reg0;
  wire full_reg0_0;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_4;
  wire full_reg_reg;
  wire icmp_27_validArray_0;
  wire joinValid;
  wire joinValid_9;
  wire oehb1_valid;
  wire phiC_11_validArray_0;
  wire phiC_12_validArray_1;
  wire phi_12_dataInArray_0;
  wire phi_12_pValidArray_2;
  wire phi_12_readyArray_1;
  wire phi_12_validArray_0;
  wire reg_value;
  wire reg_value_5;
  wire reg_value_6;
  wire reg_value_7;
  wire reg_value_8;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_fork__parameterized4_74 fork_C1
       (.E(E),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0] (\data_reg_reg[0] ),
        .\data_reg_reg[0]_0 (phi_12_dataInArray_0),
        .forkStop(forkStop),
        .forkStop_1(forkStop_1),
        .fork_14_validArray_5(fork_14_validArray_5),
        .full_reg0_0(full_reg0_0),
        .full_reg_2(full_reg_2),
        .full_reg_3(full_reg_3),
        .full_reg_4(full_reg_4),
        .full_reg_reg(full_reg_reg),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .joinValid(joinValid),
        .oehb1_valid(oehb1_valid),
        .phi_12_pValidArray_2(phi_12_pValidArray_2),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value_8(reg_value_8),
        .reg_value_reg(reg_value),
        .reg_value_reg_0(phiC_12_validArray_1),
        .rst(rst),
        .tehb1_valid(\Buffer_24/tehb1_valid ));
  design_1_sparseDemo_0_0_TEHB_75 oehb1
       (.Buffer_24_validArray_0(Buffer_24_validArray_0),
        .branchReady(branchReady),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .forkStop(forkStop),
        .full_reg0(full_reg0),
        .full_reg0_0(full_reg0_0),
        .full_reg_2(full_reg_2),
        .full_reg_reg_0(full_reg),
        .joinValid_9(joinValid_9),
        .phiC_11_validArray_0(phiC_11_validArray_0),
        .phiC_12_validArray_1(phiC_12_validArray_1),
        .phi_12_dataInArray_0(phi_12_dataInArray_0),
        .phi_12_pValidArray_2(phi_12_pValidArray_2),
        .reg_value_5(reg_value_5),
        .reg_value_6(reg_value_6),
        .reg_value_7(reg_value_7),
        .rst(rst),
        .tehb1_valid(\Buffer_24/tehb1_valid ),
        .validArray0(validArray0));
endmodule

(* ORIG_REF_NAME = "cntrlMerge" *) 
module design_1_sparseDemo_0_0_cntrlMerge_43
   (full_reg,
    reg_value,
    oehb1_ready,
    phi_29_validArray_0,
    \validArray_reg[0] ,
    reg_value_reg,
    blockStopArray,
    forkStop,
    validArray0,
    full_reg0,
    clk,
    rst,
    full_reg_0,
    Buffer_17_validArray_0,
    branch_4_validArray_1,
    oehb1_valid,
    Buffer_25_validArray_0,
    branchC_21_validArray_1,
    branchReady,
    reg_value_1,
    icmp_31_pValidArray_0,
    reg_value_2,
    full_reg_3,
    \dataOutArray[0] ,
    Buffer_22_validArray_0,
    icmp_9_validArray_0,
    reg_value_4,
    reg_value_i_2__11,
    tehb1_valid);
  output full_reg;
  output reg_value;
  output oehb1_ready;
  output phi_29_validArray_0;
  output \validArray_reg[0] ;
  output reg_value_reg;
  output [0:0]blockStopArray;
  output forkStop;
  output validArray0;
  input full_reg0;
  input clk;
  input rst;
  input full_reg_0;
  input Buffer_17_validArray_0;
  input branch_4_validArray_1;
  input oehb1_valid;
  input Buffer_25_validArray_0;
  input branchC_21_validArray_1;
  input branchReady;
  input reg_value_1;
  input icmp_31_pValidArray_0;
  input reg_value_2;
  input full_reg_3;
  input [0:0]\dataOutArray[0] ;
  input Buffer_22_validArray_0;
  input icmp_9_validArray_0;
  input reg_value_4;
  input [0:0]reg_value_i_2__11;
  input tehb1_valid;

  wire Buffer_17_validArray_0;
  wire Buffer_22_validArray_0;
  wire Buffer_25_validArray_0;
  wire [0:0]blockStopArray;
  wire branchC_21_validArray_1;
  wire branchReady;
  wire branch_4_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire full_reg;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_3;
  wire \generateBlocks[1].regblock/reg_value ;
  wire icmp_31_pValidArray_0;
  wire icmp_9_validArray_0;
  wire oehb1_ready;
  wire oehb1_valid;
  wire phi_29_dataInArray_0;
  wire phi_29_validArray_0;
  wire reg_value;
  wire reg_value_1;
  wire reg_value_2;
  wire reg_value_4;
  wire [0:0]reg_value_i_2__11;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;
  wire validArray0;
  wire \validArray_reg[0] ;

  design_1_sparseDemo_0_0_fork__parameterized4 fork_C1
       (.Buffer_17_validArray_0(Buffer_17_validArray_0),
        .blockStopArray(blockStopArray),
        .branchReady(branchReady),
        .branch_4_validArray_1(branch_4_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .forkStop(forkStop),
        .full_reg0(full_reg0),
        .full_reg_0(full_reg_0),
        .full_reg_3(full_reg_3),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .oehb1_valid(oehb1_valid),
        .phi_29_dataInArray_0(phi_29_dataInArray_0),
        .phi_29_validArray_0(phi_29_validArray_0),
        .reg_value(reg_value),
        .reg_value_0(\generateBlocks[1].regblock/reg_value ),
        .reg_value_1(reg_value_1),
        .reg_value_2(reg_value_2),
        .rst(rst));
  design_1_sparseDemo_0_0_TEHB_72 oehb1
       (.Buffer_17_validArray_0(Buffer_17_validArray_0),
        .Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_25_validArray_0(Buffer_25_validArray_0),
        .branchC_21_validArray_1(branchC_21_validArray_1),
        .branch_4_validArray_1(branch_4_validArray_1),
        .clk(clk),
        .forkStop(forkStop),
        .full_reg0(full_reg0),
        .full_reg_0(full_reg_0),
        .full_reg_reg_0(full_reg),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .oehb1_ready(oehb1_ready),
        .oehb1_valid(oehb1_valid),
        .phi_29_dataInArray_0(phi_29_dataInArray_0),
        .reg_value(\generateBlocks[1].regblock/reg_value ),
        .reg_value_4(reg_value_4),
        .reg_value_i_2__11(reg_value_i_2__11),
        .reg_value_reg(reg_value_reg),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .validArray0(validArray0),
        .\validArray_reg[0] (\validArray_reg[0] ));
endmodule

(* ORIG_REF_NAME = "delay_buffer" *) 
module design_1_sparseDemo_0_0_delay_buffer
   (regs,
    validArray0,
    rst,
    oehb_ready,
    clk,
    \gen_assignements[0].first_assignment.regs_reg[0]_0 );
  output regs;
  output validArray0;
  input rst;
  input oehb_ready;
  input clk;
  input \gen_assignements[0].first_assignment.regs_reg[0]_0 ;

  wire buff_valid;
  wire clk;
  wire \gen_assignements[0].first_assignment.regs_reg[0]_0 ;
  wire \gen_assignements[1].other_assignments.regs_reg ;
  wire oehb_ready;
  wire regs;
  wire rst;
  wire validArray0;

  FDRE \gen_assignements[0].first_assignment.regs_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_assignements[0].first_assignment.regs_reg[0]_0 ),
        .Q(regs),
        .R(1'b0));
  FDRE \gen_assignements[1].other_assignments.regs_reg[1] 
       (.C(clk),
        .CE(oehb_ready),
        .D(regs),
        .Q(\gen_assignements[1].other_assignments.regs_reg ),
        .R(rst));
  FDRE \gen_assignements[2].other_assignments.regs_reg[2] 
       (.C(clk),
        .CE(oehb_ready),
        .D(\gen_assignements[1].other_assignments.regs_reg ),
        .Q(buff_valid),
        .R(rst));
  LUT2 #(
    .INIT(4'hB)) 
    \validArray[0]_i_1__19 
       (.I0(buff_valid),
        .I1(oehb_ready),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock
   (reg_value,
    clk,
    rst,
    icmp_31_pValidArray_0,
    reg_value_2,
    full_reg_3,
    \dataOutArray[0] ,
    full_reg0);
  output reg_value;
  input clk;
  input rst;
  input icmp_31_pValidArray_0;
  input reg_value_2;
  input full_reg_3;
  input [0:0]\dataOutArray[0] ;
  input full_reg0;

  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg0;
  wire full_reg_3;
  wire icmp_31_pValidArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire rst;

  LUT6 #(
    .INIT(64'hAA2A2A2AFFFFFFFF)) 
    reg_value_i_1__35
       (.I0(reg_value),
        .I1(icmp_31_pValidArray_0),
        .I2(reg_value_2),
        .I3(full_reg_3),
        .I4(\dataOutArray[0] ),
        .I5(full_reg0),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_100
   (reg_value_0,
    reg_in_0,
    reg_value_reg_0,
    reg_in,
    clk,
    rst,
    ValidArray,
    blockStopArray,
    forkStop,
    reg_value_1,
    reg_value_reg_1);
  output reg_value_0;
  output reg_in_0;
  output reg_value_reg_0;
  input reg_in;
  input clk;
  input rst;
  input [0:0]ValidArray;
  input [0:0]blockStopArray;
  input forkStop;
  input reg_value_1;
  input [0:0]reg_value_reg_1;

  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire forkStop;
  wire reg_in;
  wire reg_in_0;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_reg_0;
  wire [0:0]reg_value_reg_1;
  wire rst;

  LUT4 #(
    .INIT(16'h8AAA)) 
    full_reg_i_2__30
       (.I0(reg_value_0),
        .I1(forkStop),
        .I2(reg_value_1),
        .I3(reg_value_reg_1),
        .O(reg_value_reg_0));
  LUT3 #(
    .INIT(8'hF7)) 
    reg_value_i_1__44
       (.I0(reg_value_reg_0),
        .I1(ValidArray),
        .I2(blockStopArray),
        .O(reg_in_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_101
   (reg_value,
    reg_in,
    clk,
    rst);
  output reg_value;
  input reg_in;
  input clk;
  input rst;

  wire clk;
  wire reg_in;
  wire reg_value;
  wire rst;

  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_102
   (reg_value_reg_0,
    E,
    reg_in,
    clk,
    rst,
    MC_A_id_validArray_0,
    full_reg_2,
    \data_reg_reg[31] ,
    full_reg_1,
    full_reg);
  output reg_value_reg_0;
  output [0:0]E;
  output reg_in;
  input clk;
  input rst;
  input MC_A_id_validArray_0;
  input full_reg_2;
  input \data_reg_reg[31] ;
  input full_reg_1;
  input full_reg;

  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire clk;
  wire \data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_1;
  wire full_reg_2;
  wire reg_in;
  wire reg_in_0;
  wire reg_value_reg_0;
  wire rst;

  LUT6 #(
    .INIT(64'h00000000AA808080)) 
    \data_reg[31]_i_1__38 
       (.I0(MC_A_id_validArray_0),
        .I1(reg_value_reg_0),
        .I2(full_reg_2),
        .I3(\data_reg_reg[31] ),
        .I4(full_reg_1),
        .I5(full_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hF777F777F777FFFF)) 
    reg_value_i_1__47
       (.I0(reg_value_reg_0),
        .I1(full_reg_2),
        .I2(\data_reg_reg[31] ),
        .I3(full_reg_1),
        .I4(MC_A_id_validArray_0),
        .I5(full_reg),
        .O(reg_in));
  LUT6 #(
    .INIT(64'h8FFF8FFF8FFFFFFF)) 
    reg_value_i_1__48
       (.I0(reg_value_reg_0),
        .I1(full_reg_2),
        .I2(\data_reg_reg[31] ),
        .I3(full_reg_1),
        .I4(MC_A_id_validArray_0),
        .I5(full_reg),
        .O(reg_in_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_0),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_103
   (reg_value,
    full_reg_reg,
    reg_in,
    clk,
    rst,
    full_reg,
    MC_A_id_validArray_0,
    full_reg_1,
    full_reg_2,
    reg_value_0);
  output reg_value;
  output full_reg_reg;
  input reg_in;
  input clk;
  input rst;
  input full_reg;
  input MC_A_id_validArray_0;
  input full_reg_1;
  input full_reg_2;
  input reg_value_0;

  wire MC_A_id_validArray_0;
  wire clk;
  wire full_reg;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_reg;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire rst;

  LUT6 #(
    .INIT(64'hEEEEE000E000E000)) 
    full_reg_i_1__44
       (.I0(full_reg),
        .I1(MC_A_id_validArray_0),
        .I2(full_reg_1),
        .I3(reg_value),
        .I4(full_reg_2),
        .I5(reg_value_0),
        .O(full_reg_reg));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_104
   (reg_value_1,
    reg_in,
    clk,
    rst);
  output reg_value_1;
  input reg_in;
  input clk;
  input rst;

  wire clk;
  wire reg_in;
  wire reg_value_1;
  wire rst;

  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_1));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_105
   (reg_value_0,
    reg_in,
    reg_value_reg_0,
    reg_in_0,
    clk,
    rst,
    phi_12_validArray_0,
    reg_value_1,
    full_reg,
    full_reg_2,
    reg_value,
    full_reg_3);
  output reg_value_0;
  output reg_in;
  output reg_value_reg_0;
  output reg_in_0;
  input clk;
  input rst;
  input phi_12_validArray_0;
  input reg_value_1;
  input full_reg;
  input full_reg_2;
  input reg_value;
  input full_reg_3;

  wire clk;
  wire full_reg;
  wire full_reg_2;
  wire full_reg_3;
  wire phi_12_validArray_0;
  wire reg_in;
  wire reg_in_0;
  wire reg_in_1;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_reg_0;
  wire rst;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    full_reg_i_2__35
       (.I0(reg_value_0),
        .I1(full_reg_2),
        .I2(full_reg),
        .I3(reg_value_1),
        .I4(full_reg_3),
        .I5(reg_value),
        .O(reg_value_reg_0));
  LUT4 #(
    .INIT(16'hF777)) 
    reg_value_i_1__55
       (.I0(phi_12_validArray_0),
        .I1(reg_value_reg_0),
        .I2(reg_value_1),
        .I3(full_reg),
        .O(reg_in));
  LUT4 #(
    .INIT(16'hF777)) 
    reg_value_i_1__56
       (.I0(phi_12_validArray_0),
        .I1(reg_value_reg_0),
        .I2(reg_value_0),
        .I3(full_reg_2),
        .O(reg_in_1));
  LUT4 #(
    .INIT(16'hF777)) 
    reg_value_i_1__57
       (.I0(phi_12_validArray_0),
        .I1(reg_value_reg_0),
        .I2(reg_value),
        .I3(full_reg_3),
        .O(reg_in_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_1),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_106
   (reg_value,
    reg_in,
    clk,
    rst);
  output reg_value;
  input reg_in;
  input clk;
  input rst;

  wire clk;
  wire reg_in;
  wire reg_value;
  wire rst;

  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_107
   (reg_value_1,
    reg_value_reg_0,
    reg_value_reg_1,
    phi_1_pValidArray_0,
    reg_in,
    clk,
    rst,
    reg_value_reg_2,
    reg_value_reg_3,
    reg_value_2,
    ValidArray,
    phiC_10_dataOutArray_1,
    phi_1_pValidArray_2,
    full_reg_4,
    phiC_10_validArray_1);
  output reg_value_1;
  output reg_value_reg_0;
  output reg_value_reg_1;
  output phi_1_pValidArray_0;
  input reg_in;
  input clk;
  input rst;
  input reg_value_reg_2;
  input reg_value_reg_3;
  input reg_value_2;
  input [0:0]ValidArray;
  input phiC_10_dataOutArray_1;
  input phi_1_pValidArray_2;
  input full_reg_4;
  input phiC_10_validArray_1;

  wire [0:0]ValidArray;
  wire clk;
  wire full_reg_4;
  wire phiC_10_dataOutArray_1;
  wire phiC_10_validArray_1;
  wire phi_1_pValidArray_0;
  wire phi_1_pValidArray_2;
  wire reg_in;
  wire reg_value_1;
  wire reg_value_2;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire reg_value_reg_3;
  wire rst;

  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_3__9
       (.I0(reg_value_1),
        .I1(phiC_10_validArray_1),
        .O(phi_1_pValidArray_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    reg_value_i_2__7
       (.I0(reg_value_reg_1),
        .I1(reg_value_reg_2),
        .I2(reg_value_reg_3),
        .I3(reg_value_2),
        .O(reg_value_reg_0));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    reg_value_i_4__2
       (.I0(reg_value_1),
        .I1(phi_1_pValidArray_0),
        .I2(ValidArray),
        .I3(phiC_10_dataOutArray_1),
        .I4(phi_1_pValidArray_2),
        .I5(full_reg_4),
        .O(reg_value_reg_1));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_1));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_108
   (reg_value_0,
    reg_in,
    reg_value_reg_0,
    reg_in_0,
    forkStop,
    fork_23_validArray_1,
    clk,
    rst,
    reg_value_reg_1,
    reg_value_reg_2,
    phiC_10_validArray_1,
    reg_value_2,
    reg_value_3,
    full_reg,
    reg_value_reg_3,
    phiC_10_dataOutArray_1,
    phi_2_pValidArray_2,
    full_reg_5);
  output reg_value_0;
  output reg_in;
  output reg_value_reg_0;
  output reg_in_0;
  output forkStop;
  output fork_23_validArray_1;
  input clk;
  input rst;
  input reg_value_reg_1;
  input reg_value_reg_2;
  input phiC_10_validArray_1;
  input reg_value_2;
  input reg_value_3;
  input full_reg;
  input [0:0]reg_value_reg_3;
  input phiC_10_dataOutArray_1;
  input phi_2_pValidArray_2;
  input full_reg_5;

  wire clk;
  wire forkStop;
  wire fork_23_validArray_1;
  wire full_reg;
  wire full_reg_5;
  wire phiC_10_dataOutArray_1;
  wire phiC_10_validArray_1;
  wire phi_2_pValidArray_2;
  wire reg_in;
  wire reg_in_0;
  wire reg_in_1;
  wire reg_value_0;
  wire reg_value_2;
  wire reg_value_3;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire [0:0]reg_value_reg_3;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_3__10
       (.I0(reg_value_0),
        .I1(phiC_10_validArray_1),
        .O(fork_23_validArray_1));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    full_reg_i_3__2
       (.I0(reg_value_2),
        .I1(reg_value_reg_0),
        .I2(reg_value_reg_1),
        .I3(reg_value_reg_2),
        .I4(reg_value_3),
        .I5(full_reg),
        .O(forkStop));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    reg_value_i_1__21
       (.I0(reg_value_reg_0),
        .I1(reg_value_reg_1),
        .I2(reg_value_reg_2),
        .I3(phiC_10_validArray_1),
        .O(reg_in_1));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hCDFF)) 
    reg_value_i_1__53
       (.I0(reg_value_reg_0),
        .I1(reg_value_reg_1),
        .I2(reg_value_reg_2),
        .I3(phiC_10_validArray_1),
        .O(reg_in));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hF1FF)) 
    reg_value_i_1__54
       (.I0(reg_value_reg_0),
        .I1(reg_value_reg_1),
        .I2(reg_value_reg_2),
        .I3(phiC_10_validArray_1),
        .O(reg_in_0));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    reg_value_i_2__9
       (.I0(reg_value_0),
        .I1(fork_23_validArray_1),
        .I2(reg_value_reg_3),
        .I3(phiC_10_dataOutArray_1),
        .I4(phi_2_pValidArray_2),
        .I5(full_reg_5),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_1),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_109
   (reg_value,
    reg_value_reg_0,
    fork_23_validArray_2,
    reg_in,
    clk,
    rst,
    reg_value_reg_1,
    phiC_10_dataOutArray_1,
    phi_3_pValidArray_2,
    full_reg_6,
    phiC_10_validArray_1);
  output reg_value;
  output reg_value_reg_0;
  output fork_23_validArray_2;
  input reg_in;
  input clk;
  input rst;
  input [0:0]reg_value_reg_1;
  input phiC_10_dataOutArray_1;
  input phi_3_pValidArray_2;
  input full_reg_6;
  input phiC_10_validArray_1;

  wire clk;
  wire fork_23_validArray_2;
  wire full_reg_6;
  wire phiC_10_dataOutArray_1;
  wire phiC_10_validArray_1;
  wire phi_3_pValidArray_2;
  wire reg_in;
  wire reg_value;
  wire reg_value_reg_0;
  wire [0:0]reg_value_reg_1;
  wire rst;

  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_2__22
       (.I0(reg_value),
        .I1(phiC_10_validArray_1),
        .O(fork_23_validArray_2));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    reg_value_i_3__4
       (.I0(reg_value),
        .I1(fork_23_validArray_2),
        .I2(reg_value_reg_1),
        .I3(phiC_10_dataOutArray_1),
        .I4(phi_3_pValidArray_2),
        .I5(full_reg_6),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_110
   (reg_value_0,
    pValidAndForkStop,
    reg_value_reg_0,
    reg_in_2,
    clk,
    rst,
    full_reg_3,
    MC_A_ptr_validArray_0,
    reg_value_5,
    Buffer_3_validArray_0,
    forkStop);
  output reg_value_0;
  output pValidAndForkStop;
  output reg_value_reg_0;
  input reg_in_2;
  input clk;
  input rst;
  input full_reg_3;
  input MC_A_ptr_validArray_0;
  input reg_value_5;
  input Buffer_3_validArray_0;
  input forkStop;

  wire Buffer_3_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire clk;
  wire forkStop;
  wire full_reg_3;
  wire pValidAndForkStop;
  wire reg_in_2;
  wire reg_value_0;
  wire reg_value_5;
  wire reg_value_reg_0;
  wire rst;

  LUT4 #(
    .INIT(16'h8AAA)) 
    full_reg_i_3__8
       (.I0(reg_value_0),
        .I1(forkStop),
        .I2(reg_value_5),
        .I3(Buffer_3_validArray_0),
        .O(reg_value_reg_0));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    reg_value_i_3
       (.I0(reg_value_0),
        .I1(full_reg_3),
        .I2(MC_A_ptr_validArray_0),
        .I3(reg_value_5),
        .I4(Buffer_3_validArray_0),
        .I5(forkStop),
        .O(pValidAndForkStop));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_2),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_111
   (reg_value_reg_0,
    full_reg_reg,
    tehb1_valid,
    reg_in,
    validArray0,
    joinValid,
    reg_in_1,
    clk,
    rst,
    full_reg,
    Buffer_15_validArray_0,
    MC_A_ptr_validArray_0,
    full_reg_3,
    branchReady,
    reg_value_4,
    pValidAndForkStop,
    fork_2_pValidArray_0,
    icmp_9_validArray_0,
    \dataOutArray[0] ,
    full_reg_6);
  output reg_value_reg_0;
  output full_reg_reg;
  output tehb1_valid;
  output reg_in;
  output validArray0;
  output joinValid;
  input reg_in_1;
  input clk;
  input rst;
  input full_reg;
  input Buffer_15_validArray_0;
  input MC_A_ptr_validArray_0;
  input full_reg_3;
  input branchReady;
  input reg_value_4;
  input pValidAndForkStop;
  input fork_2_pValidArray_0;
  input icmp_9_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_6;

  wire Buffer_15_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire branchReady;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire fork_2_pValidArray_0;
  wire full_reg;
  wire full_reg_3;
  wire full_reg_6;
  wire full_reg_reg;
  wire icmp_9_validArray_0;
  wire joinValid;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_1;
  wire reg_value_4;
  wire reg_value_reg_0;
  wire rst;
  wire tehb1_valid;
  wire validArray0;

  LUT5 #(
    .INIT(32'hA8000000)) 
    \data_reg[31]_i_3__3 
       (.I0(reg_value_reg_0),
        .I1(MC_A_ptr_validArray_0),
        .I2(full_reg_3),
        .I3(icmp_9_validArray_0),
        .I4(reg_value_4),
        .O(joinValid));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_reg_i_1__29
       (.I0(tehb1_valid),
        .I1(full_reg),
        .I2(Buffer_15_validArray_0),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    full_reg_i_2__10
       (.I0(reg_value_reg_0),
        .I1(fork_2_pValidArray_0),
        .I2(icmp_9_validArray_0),
        .I3(reg_value_4),
        .I4(\dataOutArray[0] ),
        .I5(full_reg_6),
        .O(tehb1_valid));
  LUT6 #(
    .INIT(64'h57FF0000FFFFFFFF)) 
    reg_value_i_1__4
       (.I0(reg_value_reg_0),
        .I1(MC_A_ptr_validArray_0),
        .I2(full_reg_3),
        .I3(branchReady),
        .I4(reg_value_4),
        .I5(pValidAndForkStop),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_1),
        .PRE(rst),
        .Q(reg_value_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \validArray[0]_i_1__8 
       (.I0(tehb1_valid),
        .I1(full_reg),
        .I2(Buffer_15_validArray_0),
        .O(validArray0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_112
   (reg_value_2,
    reg_in_5,
    clk,
    rst);
  output reg_value_2;
  input reg_in_5;
  input clk;
  input rst;

  wire clk;
  wire reg_in_5;
  wire reg_value_2;
  wire rst;

  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_5),
        .PRE(rst),
        .Q(reg_value_2));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_113
   (reg_value_1,
    reg_value_reg_0,
    joinValid,
    reg_in_4,
    clk,
    rst,
    reg_value_6,
    full_reg_7,
    branch_5_validArray_1,
    ValidArray,
    branchReady,
    phi_29_validArray_0);
  output reg_value_1;
  output reg_value_reg_0;
  output joinValid;
  input reg_in_4;
  input clk;
  input rst;
  input reg_value_6;
  input full_reg_7;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input branchReady;
  input phi_29_validArray_0;

  wire [0:0]ValidArray;
  wire branchReady;
  wire branch_5_validArray_1;
  wire clk;
  wire full_reg_7;
  wire joinValid;
  wire phi_29_validArray_0;
  wire reg_in_4;
  wire reg_value_1;
  wire reg_value_6;
  wire reg_value_reg_0;
  wire rst;

  LUT6 #(
    .INIT(64'h8888888000000000)) 
    full_reg_i_2__20
       (.I0(reg_value_1),
        .I1(phi_29_validArray_0),
        .I2(ValidArray),
        .I3(branch_5_validArray_1),
        .I4(full_reg_7),
        .I5(reg_value_6),
        .O(joinValid));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    full_reg_i_3__4
       (.I0(reg_value_1),
        .I1(reg_value_6),
        .I2(full_reg_7),
        .I3(branch_5_validArray_1),
        .I4(ValidArray),
        .I5(branchReady),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_4),
        .PRE(rst),
        .Q(reg_value_1));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_114
   (reg_value_0,
    E,
    reg_in_3,
    clk,
    rst,
    branch_7_validArray_1,
    Buffer_18_validArray_0,
    full_reg,
    icmp_31_pValidArray_0,
    \dataOutArray[0] ,
    full_reg_8,
    \data_reg_reg[31] ,
    phi_3_pValidArray_2);
  output reg_value_0;
  output [0:0]E;
  input reg_in_3;
  input clk;
  input rst;
  input branch_7_validArray_1;
  input Buffer_18_validArray_0;
  input full_reg;
  input icmp_31_pValidArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_8;
  input \data_reg_reg[31] ;
  input phi_3_pValidArray_2;

  wire Buffer_18_validArray_0;
  wire [0:0]E;
  wire branch_7_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg[31]_i_3__2_n_0 ;
  wire \data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_8;
  wire icmp_31_pValidArray_0;
  wire phi_3_pValidArray_2;
  wire reg_in_3;
  wire reg_value_0;
  wire rst;

  LUT4 #(
    .INIT(16'h0054)) 
    \data_reg[31]_i_1__14 
       (.I0(\data_reg[31]_i_3__2_n_0 ),
        .I1(branch_7_validArray_1),
        .I2(Buffer_18_validArray_0),
        .I3(full_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0888080888888888)) 
    \data_reg[31]_i_3__2 
       (.I0(reg_value_0),
        .I1(icmp_31_pValidArray_0),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_8),
        .I4(\data_reg_reg[31] ),
        .I5(phi_3_pValidArray_2),
        .O(\data_reg[31]_i_3__2_n_0 ));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_3),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_115
   (reg_value,
    reg_value_reg_0,
    reg_in,
    clk,
    rst,
    reg_value_9,
    \dataOutArray[0] );
  output reg_value;
  output reg_value_reg_0;
  input reg_in;
  input clk;
  input rst;
  input reg_value_9;
  input [0:0]\dataOutArray[0] ;

  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire reg_in;
  wire reg_value;
  wire reg_value_9;
  wire reg_value_reg_0;
  wire rst;

  LUT3 #(
    .INIT(8'h80)) 
    reg_value_i_6__2
       (.I0(reg_value),
        .I1(reg_value_9),
        .I2(\dataOutArray[0] ),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_116
   (reg_value_4,
    branch_16_pValidArray_1,
    reg_value_reg_0,
    reg_in_13,
    clk,
    rst,
    reg_value_20,
    \validArray_reg[0] ,
    reg_value_21,
    ValidArray,
    full_reg_22,
    \dataOutArray[0] ,
    full_reg_23,
    reg_value_i_4__0);
  output reg_value_4;
  output branch_16_pValidArray_1;
  output reg_value_reg_0;
  input reg_in_13;
  input clk;
  input rst;
  input reg_value_20;
  input [0:0]\validArray_reg[0] ;
  input reg_value_21;
  input [0:0]ValidArray;
  input full_reg_22;
  input [0:0]\dataOutArray[0] ;
  input full_reg_23;
  input [0:0]reg_value_i_4__0;

  wire [0:0]ValidArray;
  wire branch_16_pValidArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg_22;
  wire full_reg_23;
  wire reg_in_13;
  wire reg_value_20;
  wire reg_value_21;
  wire reg_value_4;
  wire [0:0]reg_value_i_4__0;
  wire reg_value_reg_0;
  wire rst;
  wire [0:0]\validArray_reg[0] ;

  LUT5 #(
    .INIT(32'h80000000)) 
    full_reg_i_2__12
       (.I0(reg_value_4),
        .I1(reg_value_20),
        .I2(\validArray_reg[0] ),
        .I3(reg_value_21),
        .I4(ValidArray),
        .O(branch_16_pValidArray_1));
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    reg_value_i_7__0
       (.I0(reg_value_4),
        .I1(full_reg_22),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_23),
        .I4(reg_value_i_4__0),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_13),
        .PRE(rst),
        .Q(reg_value_4));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_117
   (reg_value_3,
    reg_in,
    blockStopArray,
    reg_in_12,
    clk,
    rst,
    reg_value_reg_0,
    reg_value_reg_1,
    icmp_27_validArray_0,
    full_reg_26,
    \dataOutArray[0] ,
    full_reg_27,
    reg_value_28);
  output reg_value_3;
  output reg_in;
  output [0:0]blockStopArray;
  input reg_in_12;
  input clk;
  input rst;
  input [0:0]reg_value_reg_0;
  input reg_value_reg_1;
  input icmp_27_validArray_0;
  input full_reg_26;
  input [0:0]\dataOutArray[0] ;
  input full_reg_27;
  input reg_value_28;

  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg_26;
  wire full_reg_27;
  wire icmp_27_validArray_0;
  wire reg_in;
  wire reg_in_12;
  wire reg_value_28;
  wire reg_value_3;
  wire [0:0]reg_value_reg_0;
  wire reg_value_reg_1;
  wire rst;

  LUT6 #(
    .INIT(64'hF7FFF77700000000)) 
    full_reg_i_4__7
       (.I0(reg_value_3),
        .I1(icmp_27_validArray_0),
        .I2(full_reg_26),
        .I3(\dataOutArray[0] ),
        .I4(full_reg_27),
        .I5(reg_value_28),
        .O(blockStopArray));
  LUT3 #(
    .INIT(8'hF7)) 
    reg_value_i_1__41
       (.I0(blockStopArray),
        .I1(reg_value_reg_0),
        .I2(reg_value_reg_1),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_12),
        .PRE(rst),
        .Q(reg_value_3));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_118
   (reg_value_reg_0,
    E,
    reg_value_reg_1,
    reg_value_reg_2,
    full_reg_reg,
    reg_in_7,
    reg_in_8,
    reg_in_11,
    clk,
    rst,
    phi_n6_pValidArray_1,
    joinValid,
    full_reg,
    full_reg_14,
    reg_value_15,
    Buffer_4_validArray_0,
    CO,
    Q,
    ap_ce,
    \dataOutArray[0] ,
    reg_value_25,
    icmp_27_validArray_0);
  output reg_value_reg_0;
  output [0:0]E;
  output reg_value_reg_1;
  output reg_value_reg_2;
  output [0:0]full_reg_reg;
  output reg_in_7;
  output reg_in_8;
  input reg_in_11;
  input clk;
  input rst;
  input phi_n6_pValidArray_1;
  input joinValid;
  input full_reg;
  input full_reg_14;
  input reg_value_15;
  input Buffer_4_validArray_0;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input [0:0]\dataOutArray[0] ;
  input reg_value_25;
  input icmp_27_validArray_0;

  wire Buffer_4_validArray_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_ce;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [1:1]\fork_8/blockStopArray ;
  wire full_reg;
  wire full_reg_14;
  wire [0:0]full_reg_reg;
  wire icmp_27_validArray_0;
  wire joinValid;
  wire phi_n6_pValidArray_1;
  wire reg_in_11;
  wire reg_in_7;
  wire reg_in_8;
  wire reg_value_15;
  wire reg_value_25;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00005554)) 
    \data_reg[13]_i_1__11 
       (.I0(reg_value_reg_1),
        .I1(phi_n6_pValidArray_1),
        .I2(joinValid),
        .I3(full_reg),
        .I4(full_reg_14),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \data_reg[13]_i_1__6 
       (.I0(reg_value_reg_1),
        .I1(full_reg_14),
        .I2(phi_n6_pValidArray_1),
        .I3(joinValid),
        .I4(full_reg),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'h1F5F1F1F1F1F1F1F)) 
    full_reg_i_2__37
       (.I0(\fork_8/blockStopArray ),
        .I1(reg_value_15),
        .I2(Buffer_4_validArray_0),
        .I3(CO),
        .I4(Q),
        .I5(ap_ce),
        .O(reg_value_reg_1));
  LUT5 #(
    .INIT(32'hF7770000)) 
    full_reg_i_3__17
       (.I0(reg_value_reg_0),
        .I1(icmp_27_validArray_0),
        .I2(full_reg),
        .I3(\dataOutArray[0] ),
        .I4(reg_value_25),
        .O(\fork_8/blockStopArray ));
  LUT6 #(
    .INIT(64'hFFBFAAAAAAAAAAAA)) 
    reg_value_i_1__45
       (.I0(reg_value_reg_1),
        .I1(ap_ce),
        .I2(Q),
        .I3(CO),
        .I4(Buffer_4_validArray_0),
        .I5(reg_value_15),
        .O(reg_in_7));
  LUT6 #(
    .INIT(64'hEAAAEEEEEEEEEEEE)) 
    reg_value_i_1__46
       (.I0(reg_value_reg_1),
        .I1(reg_value_25),
        .I2(\dataOutArray[0] ),
        .I3(full_reg),
        .I4(icmp_27_validArray_0),
        .I5(reg_value_reg_0),
        .O(reg_in_8));
  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    reg_value_i_6__0
       (.I0(reg_value_reg_0),
        .I1(full_reg),
        .I2(\dataOutArray[0] ),
        .I3(Buffer_4_validArray_0),
        .I4(reg_value_25),
        .O(reg_value_reg_2));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_11),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_119
   (reg_value_1,
    reg_value_reg_0,
    reg_in_5,
    blockStopArray_6,
    clk,
    rst,
    pValidAndForkStop,
    branchReady,
    ValidArray,
    reg_value_16,
    reg_value_reg_1,
    icmp_27_validArray_0);
  output reg_value_1;
  output reg_value_reg_0;
  output reg_in_5;
  output [0:0]blockStopArray_6;
  input clk;
  input rst;
  input pValidAndForkStop;
  input branchReady;
  input [0:0]ValidArray;
  input reg_value_16;
  input reg_value_reg_1;
  input icmp_27_validArray_0;

  wire [0:0]ValidArray;
  wire [0:0]blockStopArray_6;
  wire branchReady;
  wire clk;
  wire icmp_27_validArray_0;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_5;
  wire reg_value_1;
  wire reg_value_16;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_reg_i_3__16
       (.I0(reg_value_1),
        .I1(icmp_27_validArray_0),
        .I2(branchReady),
        .I3(reg_value_16),
        .O(blockStopArray_6));
  LUT2 #(
    .INIT(4'hB)) 
    reg_value_i_1__15
       (.I0(reg_value_reg_0),
        .I1(pValidAndForkStop),
        .O(reg_in));
  LUT3 #(
    .INIT(8'hF7)) 
    reg_value_i_1__43
       (.I0(blockStopArray_6),
        .I1(ValidArray),
        .I2(reg_value_reg_1),
        .O(reg_in_5));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    reg_value_i_2__2
       (.I0(reg_value_1),
        .I1(branchReady),
        .I2(ValidArray),
        .I3(reg_value_16),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_1));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_120
   (reg_value_0,
    reg_value_reg_0,
    reg_in_10,
    clk,
    rst,
    \dataOutArray[0] ,
    full_reg_24,
    validArray);
  output reg_value_0;
  output reg_value_reg_0;
  input reg_in_10;
  input clk;
  input rst;
  input [0:0]\dataOutArray[0] ;
  input full_reg_24;
  input [0:0]validArray;

  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg_24;
  wire reg_in_10;
  wire reg_value_0;
  wire reg_value_reg_0;
  wire rst;
  wire [0:0]validArray;

  LUT4 #(
    .INIT(16'h20AA)) 
    reg_value_i_5__0
       (.I0(reg_value_0),
        .I1(\dataOutArray[0] ),
        .I2(full_reg_24),
        .I3(validArray),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_10),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_121
   (reg_value_reg_0,
    forkStop,
    fork_14_validArray_5,
    blockStopArray_9,
    clk,
    rst,
    pValidAndForkStop,
    full_reg_i_2__30,
    full_reg_i_2__30_0,
    full_reg_i_2__30_1,
    full_reg_i_2__30_2,
    full_reg_i_2__30_3,
    oehb1_valid,
    full_reg_17,
    \dataOutArray[0] ,
    full_reg_18,
    reg_value_19,
    reg_value_20,
    reg_value_reg_1,
    reg_value_21,
    ValidArray,
    icmp_27_validArray_0);
  output reg_value_reg_0;
  output forkStop;
  output fork_14_validArray_5;
  output [0:0]blockStopArray_9;
  input clk;
  input rst;
  input pValidAndForkStop;
  input full_reg_i_2__30;
  input full_reg_i_2__30_0;
  input full_reg_i_2__30_1;
  input full_reg_i_2__30_2;
  input full_reg_i_2__30_3;
  input oehb1_valid;
  input full_reg_17;
  input [0:0]\dataOutArray[0] ;
  input full_reg_18;
  input reg_value_19;
  input reg_value_20;
  input [0:0]reg_value_reg_1;
  input reg_value_21;
  input [0:0]ValidArray;
  input icmp_27_validArray_0;

  wire [0:0]ValidArray;
  wire [0:0]blockStopArray_9;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_14_validArray_5;
  wire full_reg_17;
  wire full_reg_18;
  wire full_reg_i_2__30;
  wire full_reg_i_2__30_0;
  wire full_reg_i_2__30_1;
  wire full_reg_i_2__30_2;
  wire full_reg_i_2__30_3;
  wire icmp_27_validArray_0;
  wire oehb1_valid;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value_19;
  wire reg_value_20;
  wire reg_value_21;
  wire reg_value_i_2__3_n_0;
  wire reg_value_reg_0;
  wire [0:0]reg_value_reg_1;
  wire rst;

  LUT2 #(
    .INIT(4'hB)) 
    reg_value_i_1__20
       (.I0(reg_value_i_2__3_n_0),
        .I1(pValidAndForkStop),
        .O(reg_in));
  LUT6 #(
    .INIT(64'hAAA222A2AAAAAAAA)) 
    reg_value_i_2__3
       (.I0(reg_value_reg_0),
        .I1(oehb1_valid),
        .I2(full_reg_17),
        .I3(\dataOutArray[0] ),
        .I4(full_reg_18),
        .I5(reg_value_19),
        .O(reg_value_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    reg_value_i_2__4
       (.I0(reg_value_reg_0),
        .I1(reg_value_20),
        .I2(reg_value_reg_1),
        .I3(reg_value_21),
        .I4(ValidArray),
        .O(fork_14_validArray_5));
  LUT6 #(
    .INIT(64'hF7FFF77700000000)) 
    reg_value_i_3__6
       (.I0(reg_value_reg_0),
        .I1(icmp_27_validArray_0),
        .I2(full_reg_18),
        .I3(\dataOutArray[0] ),
        .I4(full_reg_17),
        .I5(reg_value_19),
        .O(blockStopArray_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reg_value_i_4__0
       (.I0(reg_value_i_2__3_n_0),
        .I1(full_reg_i_2__30),
        .I2(full_reg_i_2__30_0),
        .I3(full_reg_i_2__30_1),
        .I4(full_reg_i_2__30_2),
        .I5(full_reg_i_2__30_3),
        .O(forkStop));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_122
   (reg_value_3,
    full_reg0,
    reg_value_reg_0,
    reg_in,
    reg_in_4,
    reg_in_9,
    clk,
    rst,
    reg_value_10,
    reg_value_reg_1,
    phiC_11_validArray_0,
    full_reg,
    reg_value_11,
    reg_value_reg_2,
    reg_value_reg_3,
    reg_value_reg_4,
    reg_value_reg_5,
    full_reg_17,
    full_reg_i_2__11_0,
    full_reg_18);
  output reg_value_3;
  output full_reg0;
  output reg_value_reg_0;
  output reg_in;
  output reg_in_4;
  input reg_in_9;
  input clk;
  input rst;
  input reg_value_10;
  input reg_value_reg_1;
  input phiC_11_validArray_0;
  input full_reg;
  input reg_value_11;
  input reg_value_reg_2;
  input reg_value_reg_3;
  input reg_value_reg_4;
  input reg_value_reg_5;
  input full_reg_17;
  input [0:0]full_reg_i_2__11_0;
  input full_reg_18;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire full_reg_17;
  wire full_reg_18;
  wire [0:0]full_reg_i_2__11_0;
  wire full_reg_i_4__1_n_0;
  wire phiC_11_validArray_0;
  wire reg_in;
  wire reg_in_4;
  wire reg_in_9;
  wire reg_value_10;
  wire reg_value_11;
  wire reg_value_3;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire reg_value_reg_3;
  wire reg_value_reg_4;
  wire reg_value_reg_5;
  wire rst;

  LUT6 #(
    .INIT(64'hFF00BF0088008800)) 
    full_reg_i_1__54
       (.I0(reg_value_reg_0),
        .I1(reg_value_10),
        .I2(reg_value_reg_1),
        .I3(phiC_11_validArray_0),
        .I4(full_reg),
        .I5(reg_value_11),
        .O(full_reg0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    full_reg_i_2__11
       (.I0(full_reg_i_4__1_n_0),
        .I1(reg_value_reg_2),
        .I2(reg_value_reg_3),
        .I3(reg_value_reg_4),
        .I4(reg_value_reg_5),
        .O(reg_value_reg_0));
  LUT4 #(
    .INIT(16'h888A)) 
    full_reg_i_4__1
       (.I0(reg_value_3),
        .I1(full_reg_17),
        .I2(full_reg_i_2__11_0),
        .I3(full_reg_18),
        .O(full_reg_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hF777FFFFF7F7FFFF)) 
    reg_value_i_1__58
       (.I0(reg_value_reg_0),
        .I1(reg_value_10),
        .I2(reg_value_11),
        .I3(full_reg),
        .I4(phiC_11_validArray_0),
        .I5(reg_value_reg_1),
        .O(reg_in));
  LUT6 #(
    .INIT(64'h8FCFFFFF8F8FFFFF)) 
    reg_value_i_1__59
       (.I0(reg_value_reg_0),
        .I1(reg_value_10),
        .I2(reg_value_11),
        .I3(full_reg),
        .I4(phiC_11_validArray_0),
        .I5(reg_value_reg_1),
        .O(reg_in_4));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_9),
        .PRE(rst),
        .Q(reg_value_3));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_123
   (reg_value_2,
    reg_value_reg_0,
    reg_in_8,
    clk,
    rst,
    full_reg_15,
    Buffer_15_validArray_0,
    full_reg_16);
  output reg_value_2;
  output reg_value_reg_0;
  input reg_in_8;
  input clk;
  input rst;
  input full_reg_15;
  input Buffer_15_validArray_0;
  input full_reg_16;

  wire Buffer_15_validArray_0;
  wire clk;
  wire full_reg_15;
  wire full_reg_16;
  wire reg_in_8;
  wire reg_value_2;
  wire reg_value_reg_0;
  wire rst;

  LUT4 #(
    .INIT(16'h888A)) 
    full_reg_i_8__0
       (.I0(reg_value_2),
        .I1(full_reg_15),
        .I2(Buffer_15_validArray_0),
        .I3(full_reg_16),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_8),
        .PRE(rst),
        .Q(reg_value_2));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_124
   (reg_value_1,
    reg_value_reg_0,
    reg_in_7,
    clk,
    rst,
    full_reg_13,
    Buffer_12_validArray_0,
    full_reg_14);
  output reg_value_1;
  output reg_value_reg_0;
  input reg_in_7;
  input clk;
  input rst;
  input full_reg_13;
  input Buffer_12_validArray_0;
  input full_reg_14;

  wire Buffer_12_validArray_0;
  wire clk;
  wire full_reg_13;
  wire full_reg_14;
  wire reg_in_7;
  wire reg_value_1;
  wire reg_value_reg_0;
  wire rst;

  LUT4 #(
    .INIT(16'h888A)) 
    full_reg_i_7__1
       (.I0(reg_value_1),
        .I1(full_reg_13),
        .I2(Buffer_12_validArray_0),
        .I3(full_reg_14),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_7),
        .PRE(rst),
        .Q(reg_value_1));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_125
   (reg_value_0,
    reg_value_reg_0,
    reg_in_6,
    clk,
    rst,
    phi_12_readyArray_1,
    Buffer_14_validArray_0,
    full_reg_12);
  output reg_value_0;
  output reg_value_reg_0;
  input reg_in_6;
  input clk;
  input rst;
  input phi_12_readyArray_1;
  input Buffer_14_validArray_0;
  input full_reg_12;

  wire Buffer_14_validArray_0;
  wire clk;
  wire full_reg_12;
  wire phi_12_readyArray_1;
  wire reg_in_6;
  wire reg_value_0;
  wire reg_value_reg_0;
  wire rst;

  LUT4 #(
    .INIT(16'h222A)) 
    full_reg_i_6__0
       (.I0(reg_value_0),
        .I1(phi_12_readyArray_1),
        .I2(Buffer_14_validArray_0),
        .I3(full_reg_12),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_6),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_126
   (reg_value,
    reg_value_reg_0,
    reg_in_5,
    clk,
    rst,
    Buffer_23_validArray_0,
    full_reg_19,
    reg_value_11,
    full_reg);
  output reg_value;
  output reg_value_reg_0;
  input reg_in_5;
  input clk;
  input rst;
  input Buffer_23_validArray_0;
  input full_reg_19;
  input reg_value_11;
  input full_reg;

  wire Buffer_23_validArray_0;
  wire clk;
  wire full_reg;
  wire full_reg_19;
  wire reg_in_5;
  wire reg_value;
  wire reg_value_11;
  wire reg_value_reg_0;
  wire rst;

  LUT5 #(
    .INIT(32'hAAAA02AA)) 
    full_reg_i_5__0
       (.I0(reg_value),
        .I1(Buffer_23_validArray_0),
        .I2(full_reg_19),
        .I3(reg_value_11),
        .I4(full_reg),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_5),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_127
   (reg_value_4,
    reg_value_reg_0,
    blockStopArray_5,
    reg_in_9,
    clk,
    rst,
    reg_value_14,
    Buffer_3_validArray_0,
    \dataOutArray[0] ,
    full_reg_15,
    full_reg_i_5,
    full_reg_16,
    full_reg_17,
    fork_2_pValidArray_0,
    reg_value_18,
    icmp_9_validArray_0);
  output reg_value_4;
  output reg_value_reg_0;
  output [0:0]blockStopArray_5;
  input reg_in_9;
  input clk;
  input rst;
  input reg_value_14;
  input Buffer_3_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_15;
  input full_reg_i_5;
  input full_reg_16;
  input full_reg_17;
  input fork_2_pValidArray_0;
  input reg_value_18;
  input icmp_9_validArray_0;

  wire Buffer_3_validArray_0;
  wire [0:0]blockStopArray_5;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire fork_2_pValidArray_0;
  wire full_reg_15;
  wire full_reg_16;
  wire full_reg_17;
  wire full_reg_i_5;
  wire full_reg_i_9_n_0;
  wire icmp_9_validArray_0;
  wire reg_in_9;
  wire reg_value_14;
  wire reg_value_18;
  wire reg_value_4;
  wire reg_value_reg_0;
  wire rst;

  LUT6 #(
    .INIT(64'hF7FFF77700000000)) 
    full_reg_i_2__26
       (.I0(reg_value_4),
        .I1(icmp_9_validArray_0),
        .I2(full_reg_16),
        .I3(\dataOutArray[0] ),
        .I4(full_reg_17),
        .I5(reg_value_18),
        .O(blockStopArray_5));
  LUT6 #(
    .INIT(64'hFFBFBFBFAAAAAAAA)) 
    full_reg_i_8
       (.I0(full_reg_i_9_n_0),
        .I1(reg_value_14),
        .I2(Buffer_3_validArray_0),
        .I3(\dataOutArray[0] ),
        .I4(full_reg_15),
        .I5(full_reg_i_5),
        .O(reg_value_reg_0));
  LUT6 #(
    .INIT(64'h8A80AAAAAAAAAAAA)) 
    full_reg_i_9
       (.I0(reg_value_4),
        .I1(full_reg_16),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_17),
        .I4(fork_2_pValidArray_0),
        .I5(reg_value_18),
        .O(full_reg_i_9_n_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_9),
        .PRE(rst),
        .Q(reg_value_4));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_128
   (reg_value_reg_0,
    fork_12_validArray_1,
    blockStopArray,
    reg_in_8,
    clk,
    rst,
    reg_value_11,
    full_reg_12,
    MC_A_ptr_validArray_0,
    reg_value_13,
    Buffer_3_validArray_0,
    icmp_9_validArray_0,
    full_reg_15,
    \dataOutArray[0] ,
    reg_value_14);
  output reg_value_reg_0;
  output fork_12_validArray_1;
  output [0:0]blockStopArray;
  input reg_in_8;
  input clk;
  input rst;
  input reg_value_11;
  input full_reg_12;
  input MC_A_ptr_validArray_0;
  input reg_value_13;
  input Buffer_3_validArray_0;
  input icmp_9_validArray_0;
  input full_reg_15;
  input [0:0]\dataOutArray[0] ;
  input reg_value_14;

  wire Buffer_3_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire fork_12_validArray_1;
  wire full_reg_12;
  wire full_reg_15;
  wire icmp_9_validArray_0;
  wire reg_in_8;
  wire reg_value_11;
  wire reg_value_13;
  wire reg_value_14;
  wire reg_value_reg_0;
  wire rst;

  LUT5 #(
    .INIT(32'hF7770000)) 
    full_reg_i_4__6
       (.I0(reg_value_reg_0),
        .I1(icmp_9_validArray_0),
        .I2(full_reg_15),
        .I3(\dataOutArray[0] ),
        .I4(reg_value_14),
        .O(blockStopArray));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    reg_value_i_2__0
       (.I0(reg_value_reg_0),
        .I1(reg_value_11),
        .I2(full_reg_12),
        .I3(MC_A_ptr_validArray_0),
        .I4(reg_value_13),
        .I5(Buffer_3_validArray_0),
        .O(fork_12_validArray_1));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_8),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_129
   (reg_value_2,
    fork_12_validArray_2,
    reg_value_reg_0,
    reg_in_7,
    clk,
    rst,
    reg_value_11,
    full_reg_12,
    MC_A_ptr_validArray_0,
    reg_value_13,
    Buffer_3_validArray_0,
    full_reg_21,
    \dataOutArray[0] ,
    full_reg_22,
    Buffer_7_validArray_0);
  output reg_value_2;
  output fork_12_validArray_2;
  output reg_value_reg_0;
  input reg_in_7;
  input clk;
  input rst;
  input reg_value_11;
  input full_reg_12;
  input MC_A_ptr_validArray_0;
  input reg_value_13;
  input Buffer_3_validArray_0;
  input full_reg_21;
  input [0:0]\dataOutArray[0] ;
  input full_reg_22;
  input Buffer_7_validArray_0;

  wire Buffer_3_validArray_0;
  wire Buffer_7_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire fork_12_validArray_2;
  wire full_reg_12;
  wire full_reg_21;
  wire full_reg_22;
  wire reg_in_7;
  wire reg_value_11;
  wire reg_value_13;
  wire reg_value_2;
  wire reg_value_reg_0;
  wire rst;

  LUT6 #(
    .INIT(64'h8880000000000000)) 
    full_reg_i_2__4
       (.I0(reg_value_2),
        .I1(reg_value_11),
        .I2(full_reg_12),
        .I3(MC_A_ptr_validArray_0),
        .I4(reg_value_13),
        .I5(Buffer_3_validArray_0),
        .O(fork_12_validArray_2));
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    full_reg_i_7__0
       (.I0(reg_value_2),
        .I1(full_reg_21),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_22),
        .I4(Buffer_7_validArray_0),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_7),
        .PRE(rst),
        .Q(reg_value_2));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_130
   (reg_value_1,
    reg_value_reg_0,
    oehb1_ready,
    clk,
    rst,
    pValidAndForkStop,
    icmp_9_validArray_0,
    Buffer_2_validArray_0,
    reg_value_reg_1,
    full_reg_10,
    \dataOutArray[0] );
  output reg_value_1;
  output reg_value_reg_0;
  output oehb1_ready;
  input clk;
  input rst;
  input pValidAndForkStop;
  input icmp_9_validArray_0;
  input Buffer_2_validArray_0;
  input reg_value_reg_1;
  input full_reg_10;
  input [0:0]\dataOutArray[0] ;

  wire Buffer_2_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg_10;
  wire icmp_9_validArray_0;
  wire oehb1_ready;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value_1;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire rst;

  LUT6 #(
    .INIT(64'h88880080FFFFFFFF)) 
    full_reg_i_2__5
       (.I0(reg_value_1),
        .I1(icmp_9_validArray_0),
        .I2(reg_value_reg_1),
        .I3(full_reg_10),
        .I4(\dataOutArray[0] ),
        .I5(Buffer_2_validArray_0),
        .O(oehb1_ready));
  LUT2 #(
    .INIT(4'hB)) 
    reg_value_i_1__7
       (.I0(reg_value_reg_0),
        .I1(pValidAndForkStop),
        .O(reg_in));
  LUT6 #(
    .INIT(64'h0A0A0A0A8A8A0A8A)) 
    reg_value_i_2
       (.I0(reg_value_1),
        .I1(icmp_9_validArray_0),
        .I2(Buffer_2_validArray_0),
        .I3(reg_value_reg_1),
        .I4(full_reg_10),
        .I5(\dataOutArray[0] ),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_1));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_131
   (reg_value_0,
    fork_12_validArray_4,
    reg_in_6,
    clk,
    rst,
    reg_value_11,
    full_reg_12,
    MC_A_ptr_validArray_0,
    reg_value_13,
    Buffer_3_validArray_0);
  output reg_value_0;
  output fork_12_validArray_4;
  input reg_in_6;
  input clk;
  input rst;
  input reg_value_11;
  input full_reg_12;
  input MC_A_ptr_validArray_0;
  input reg_value_13;
  input Buffer_3_validArray_0;

  wire Buffer_3_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire clk;
  wire fork_12_validArray_4;
  wire full_reg_12;
  wire reg_in_6;
  wire reg_value_0;
  wire reg_value_11;
  wire reg_value_13;
  wire rst;

  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \data_reg[0]_i_2 
       (.I0(reg_value_0),
        .I1(reg_value_11),
        .I2(full_reg_12),
        .I3(MC_A_ptr_validArray_0),
        .I4(reg_value_13),
        .I5(Buffer_3_validArray_0),
        .O(fork_12_validArray_4));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_6),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_132
   (reg_value,
    forkStop,
    fork_12_validArray_5,
    reg_in,
    clk,
    rst,
    full_reg,
    reg_value_0,
    full_reg_i_3__5,
    full_reg_i_3__5_0,
    full_reg_i_3__5_1,
    reg_value_11,
    full_reg_12,
    MC_A_ptr_validArray_0,
    reg_value_13,
    Buffer_3_validArray_0,
    full_reg_19,
    \dataOutArray[0] ,
    full_reg_20,
    Buffer_22_validArray_0);
  output reg_value;
  output forkStop;
  output fork_12_validArray_5;
  input reg_in;
  input clk;
  input rst;
  input full_reg;
  input reg_value_0;
  input full_reg_i_3__5;
  input full_reg_i_3__5_0;
  input full_reg_i_3__5_1;
  input reg_value_11;
  input full_reg_12;
  input MC_A_ptr_validArray_0;
  input reg_value_13;
  input Buffer_3_validArray_0;
  input full_reg_19;
  input [0:0]\dataOutArray[0] ;
  input full_reg_20;
  input Buffer_22_validArray_0;

  wire Buffer_22_validArray_0;
  wire Buffer_3_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_12_validArray_5;
  wire full_reg;
  wire full_reg_12;
  wire full_reg_19;
  wire full_reg_20;
  wire full_reg_i_3__5;
  wire full_reg_i_3__5_0;
  wire full_reg_i_3__5_1;
  wire full_reg_i_6_n_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_11;
  wire reg_value_13;
  wire rst;

  LUT6 #(
    .INIT(64'h8880000000000000)) 
    full_reg_i_3__0
       (.I0(reg_value),
        .I1(reg_value_11),
        .I2(full_reg_12),
        .I3(MC_A_ptr_validArray_0),
        .I4(reg_value_13),
        .I5(Buffer_3_validArray_0),
        .O(fork_12_validArray_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    full_reg_i_5
       (.I0(full_reg_i_6_n_0),
        .I1(full_reg),
        .I2(reg_value_0),
        .I3(full_reg_i_3__5),
        .I4(full_reg_i_3__5_0),
        .I5(full_reg_i_3__5_1),
        .O(forkStop));
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    full_reg_i_6
       (.I0(reg_value),
        .I1(full_reg_19),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_20),
        .I4(Buffer_22_validArray_0),
        .O(full_reg_i_6_n_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_133
   (reg_value_2,
    reg_in_5,
    clk,
    rst);
  output reg_value_2;
  input reg_in_5;
  input clk;
  input rst;

  wire clk;
  wire reg_in_5;
  wire reg_value_2;
  wire rst;

  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_5),
        .PRE(rst),
        .Q(reg_value_2));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_134
   (reg_value_1,
    reg_in_4,
    clk,
    rst);
  output reg_value_1;
  input reg_in_4;
  input clk;
  input rst;

  wire clk;
  wire reg_in_4;
  wire reg_value_1;
  wire rst;

  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_4),
        .PRE(rst),
        .Q(reg_value_1));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_135
   (reg_value_0,
    reg_in_3,
    clk,
    rst);
  output reg_value_0;
  input reg_in_3;
  input clk;
  input rst;

  wire clk;
  wire reg_in_3;
  wire reg_value_0;
  wire rst;

  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_3),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_136
   (reg_value,
    reg_in,
    clk,
    rst);
  output reg_value;
  input reg_in;
  input clk;
  input rst;

  wire clk;
  wire reg_in;
  wire reg_value;
  wire rst;

  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_137
   (reg_value_0,
    \validArray_reg[0] ,
    reg_value_reg_0,
    reg_in,
    reg_in_0,
    clk,
    rst,
    blockStopArray,
    Buffer_3_validArray_0,
    tehb1_valid,
    reg_value_reg_1,
    \dataOutArray[0] ,
    full_reg,
    fork_12_validArray_1,
    forkStop,
    reg_value_2,
    full_reg_3,
    MC_A_ptr_validArray_0);
  output reg_value_0;
  output [0:0]\validArray_reg[0] ;
  output reg_value_reg_0;
  output reg_in;
  input reg_in_0;
  input clk;
  input rst;
  input [0:0]blockStopArray;
  input Buffer_3_validArray_0;
  input tehb1_valid;
  input reg_value_reg_1;
  input [0:0]\dataOutArray[0] ;
  input full_reg;
  input fork_12_validArray_1;
  input forkStop;
  input reg_value_2;
  input full_reg_3;
  input MC_A_ptr_validArray_0;

  wire Buffer_3_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_12_validArray_1;
  wire full_reg;
  wire full_reg_3;
  wire reg_in;
  wire reg_in_0;
  wire reg_value_0;
  wire reg_value_2;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire rst;
  wire tehb1_valid;
  wire [0:0]\validArray_reg[0] ;

  LUT4 #(
    .INIT(16'h1F00)) 
    \data_reg[31]_i_1__1 
       (.I0(reg_value_reg_0),
        .I1(blockStopArray),
        .I2(Buffer_3_validArray_0),
        .I3(tehb1_valid),
        .O(\validArray_reg[0] ));
  LUT5 #(
    .INIT(32'h8A8A8AAA)) 
    full_reg_i_3__5
       (.I0(reg_value_0),
        .I1(forkStop),
        .I2(reg_value_2),
        .I3(full_reg_3),
        .I4(MC_A_ptr_validArray_0),
        .O(reg_value_reg_0));
  LUT6 #(
    .INIT(64'hF7777777F7F7F7F7)) 
    reg_value_i_1__33
       (.I0(reg_value_reg_0),
        .I1(Buffer_3_validArray_0),
        .I2(reg_value_reg_1),
        .I3(\dataOutArray[0] ),
        .I4(full_reg),
        .I5(fork_12_validArray_1),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_0),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_138
   (reg_value_reg_0,
    reg_in,
    reg_in_0,
    reg_in_1,
    clk,
    rst,
    Buffer_3_validArray_0,
    \dataOutArray[0] ,
    full_reg,
    reg_value_1,
    pValidAndForkStop,
    fork_12_validArray_1,
    reg_value_reg_1);
  output reg_value_reg_0;
  output reg_in;
  output reg_in_0;
  input reg_in_1;
  input clk;
  input rst;
  input Buffer_3_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg;
  input reg_value_1;
  input pValidAndForkStop;
  input fork_12_validArray_1;
  input reg_value_reg_1;

  wire Buffer_3_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire fork_12_validArray_1;
  wire full_reg;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_0;
  wire reg_in_1;
  wire reg_value_1;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire rst;

  LUT6 #(
    .INIT(64'hFFFFFFFF7F55FFFF)) 
    reg_value_i_1__32
       (.I0(reg_value_reg_0),
        .I1(\dataOutArray[0] ),
        .I2(full_reg),
        .I3(fork_12_validArray_1),
        .I4(Buffer_3_validArray_0),
        .I5(reg_value_reg_1),
        .O(reg_in_0));
  LUT6 #(
    .INIT(64'hF7770000FFFFFFFF)) 
    reg_value_i_1__5
       (.I0(reg_value_reg_0),
        .I1(Buffer_3_validArray_0),
        .I2(\dataOutArray[0] ),
        .I3(full_reg),
        .I4(reg_value_1),
        .I5(pValidAndForkStop),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_1),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_139
   (reg_value_0,
    full_reg_reg,
    \validArray_reg[0] ,
    clk,
    rst,
    \data_reg_reg[31] ,
    full_reg,
    full_reg_1,
    ValidArray,
    full_reg_2,
    full_reg_3,
    reg_value,
    reg_value_reg_0);
  output reg_value_0;
  output [0:0]full_reg_reg;
  output \validArray_reg[0] ;
  input clk;
  input rst;
  input \data_reg_reg[31] ;
  input full_reg;
  input full_reg_1;
  input [0:0]ValidArray;
  input full_reg_2;
  input full_reg_3;
  input reg_value;
  input reg_value_reg_0;

  wire [0:0]ValidArray;
  wire clk;
  wire \data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire [0:0]full_reg_reg;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_reg_0;
  wire rst;
  wire \validArray_reg[0] ;

  LUT4 #(
    .INIT(16'h0054)) 
    \data_reg[31]_i_1__13 
       (.I0(\validArray_reg[0] ),
        .I1(\data_reg_reg[31] ),
        .I2(full_reg),
        .I3(full_reg_1),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'h55555555557F7F7F)) 
    full_reg_i_2__36
       (.I0(ValidArray),
        .I1(reg_value_0),
        .I2(full_reg_2),
        .I3(full_reg_3),
        .I4(reg_value),
        .I5(reg_value_reg_0),
        .O(\validArray_reg[0] ));
  LUT3 #(
    .INIT(8'hF8)) 
    reg_value_i_1__38
       (.I0(full_reg_2),
        .I1(reg_value_0),
        .I2(\validArray_reg[0] ),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_140
   (reg_value_reg_0,
    reg_value_reg_1,
    clk,
    rst,
    oehb_ready,
    reg_value_reg_2,
    ValidArray,
    regs);
  output reg_value_reg_0;
  output reg_value_reg_1;
  input clk;
  input rst;
  input oehb_ready;
  input reg_value_reg_2;
  input [0:0]ValidArray;
  input regs;

  wire [0:0]ValidArray;
  wire clk;
  wire oehb_ready;
  wire reg_in;
  wire reg_value;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire regs;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_3__11
       (.I0(reg_value),
        .I1(oehb_ready),
        .O(reg_value_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gen_assignements[0].first_assignment.regs[0]_i_1 
       (.I0(reg_value),
        .I1(ValidArray),
        .I2(oehb_ready),
        .I3(rst),
        .I4(regs),
        .O(reg_value_reg_1));
  LUT3 #(
    .INIT(8'hF4)) 
    reg_value_i_1__36
       (.I0(oehb_ready),
        .I1(reg_value),
        .I2(reg_value_reg_2),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_141
   (reg_value,
    clk,
    rst,
    full_reg_3,
    reg_value_reg_0);
  output reg_value;
  input clk;
  input rst;
  input full_reg_3;
  input reg_value_reg_0;

  wire clk;
  wire full_reg_3;
  wire reg_in;
  wire reg_value;
  wire reg_value_reg_0;
  wire rst;

  LUT3 #(
    .INIT(8'hF8)) 
    reg_value_i_1__37
       (.I0(full_reg_3),
        .I1(reg_value),
        .I2(reg_value_reg_0),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_142
   (reg_value_0,
    full_reg0,
    oehb1_valid,
    joinValid,
    reg_in_1,
    clk,
    rst,
    forkStop,
    Buffer_24_validArray_0,
    reg_value_11,
    \data_reg_reg[0] ,
    phiC_11_validArray_0,
    full_reg_12,
    full_reg_13,
    Buffer_23_validArray_0);
  output reg_value_0;
  output full_reg0;
  output oehb1_valid;
  output joinValid;
  input reg_in_1;
  input clk;
  input rst;
  input forkStop;
  input Buffer_24_validArray_0;
  input reg_value_11;
  input \data_reg_reg[0] ;
  input phiC_11_validArray_0;
  input full_reg_12;
  input full_reg_13;
  input Buffer_23_validArray_0;

  wire Buffer_23_validArray_0;
  wire Buffer_24_validArray_0;
  wire clk;
  wire \data_reg_reg[0] ;
  wire forkStop;
  wire full_reg0;
  wire full_reg_12;
  wire full_reg_13;
  wire joinValid;
  wire oehb1_valid;
  wire phiC_11_validArray_0;
  wire reg_in_1;
  wire reg_value_0;
  wire reg_value_11;
  wire rst;

  LUT5 #(
    .INIT(32'h80808000)) 
    \data_reg[0]_i_2__1 
       (.I0(reg_value_0),
        .I1(reg_value_11),
        .I2(\data_reg_reg[0] ),
        .I3(full_reg_13),
        .I4(Buffer_23_validArray_0),
        .O(joinValid));
  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_1__10
       (.I0(oehb1_valid),
        .I1(forkStop),
        .O(full_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    full_reg_i_2__33
       (.I0(Buffer_24_validArray_0),
        .I1(reg_value_0),
        .I2(reg_value_11),
        .I3(\data_reg_reg[0] ),
        .I4(phiC_11_validArray_0),
        .I5(full_reg_12),
        .O(oehb1_valid));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_1),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_143
   (reg_value,
    E,
    reg_value_reg_0,
    reg_value_reg_1,
    reg_value_reg_2,
    reg_value_reg_3,
    reg_in,
    clk,
    rst,
    \data_reg_reg[31] ,
    Buffer_14_validArray_0,
    full_reg,
    reg_value_2,
    full_reg_3,
    Buffer_12_validArray_0,
    full_reg_4,
    reg_value_5,
    full_reg_6,
    Buffer_15_validArray_0,
    full_reg_7,
    reg_value_8,
    full_reg_9,
    \data_reg_reg[31]_0 ,
    full_reg_10,
    full_reg_13,
    Buffer_23_validArray_0);
  output reg_value;
  output [0:0]E;
  output [0:0]reg_value_reg_0;
  output reg_value_reg_1;
  output [0:0]reg_value_reg_2;
  output [0:0]reg_value_reg_3;
  input reg_in;
  input clk;
  input rst;
  input \data_reg_reg[31] ;
  input Buffer_14_validArray_0;
  input full_reg;
  input reg_value_2;
  input full_reg_3;
  input Buffer_12_validArray_0;
  input full_reg_4;
  input reg_value_5;
  input full_reg_6;
  input Buffer_15_validArray_0;
  input full_reg_7;
  input reg_value_8;
  input full_reg_9;
  input [0:0]\data_reg_reg[31]_0 ;
  input full_reg_10;
  input full_reg_13;
  input Buffer_23_validArray_0;

  wire Buffer_12_validArray_0;
  wire Buffer_14_validArray_0;
  wire Buffer_15_validArray_0;
  wire Buffer_23_validArray_0;
  wire [0:0]E;
  wire clk;
  wire \data_reg_reg[31] ;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire full_reg;
  wire full_reg_10;
  wire full_reg_13;
  wire full_reg_3;
  wire full_reg_4;
  wire full_reg_6;
  wire full_reg_7;
  wire full_reg_9;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_5;
  wire reg_value_8;
  wire [0:0]reg_value_reg_0;
  wire reg_value_reg_1;
  wire [0:0]reg_value_reg_2;
  wire [0:0]reg_value_reg_3;
  wire rst;

  LUT5 #(
    .INIT(32'h0000F700)) 
    \data_reg[13]_i_1__12 
       (.I0(reg_value_reg_1),
        .I1(reg_value_2),
        .I2(full_reg_3),
        .I3(Buffer_12_validArray_0),
        .I4(full_reg_4),
        .O(reg_value_reg_0));
  LUT3 #(
    .INIT(8'h04)) 
    \data_reg[31]_i_1__25 
       (.I0(\data_reg_reg[31] ),
        .I1(Buffer_14_validArray_0),
        .I2(full_reg),
        .O(E));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \data_reg[31]_i_1__30 
       (.I0(reg_value_reg_1),
        .I1(reg_value_5),
        .I2(full_reg_6),
        .I3(Buffer_15_validArray_0),
        .I4(full_reg_7),
        .O(reg_value_reg_2));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \data_reg[31]_i_1__31 
       (.I0(reg_value_reg_1),
        .I1(reg_value_8),
        .I2(full_reg_9),
        .I3(\data_reg_reg[31]_0 ),
        .I4(full_reg_10),
        .O(reg_value_reg_3));
  LUT3 #(
    .INIT(8'hA8)) 
    full_reg_i_2__34
       (.I0(reg_value),
        .I1(full_reg_13),
        .I2(Buffer_23_validArray_0),
        .O(reg_value_reg_1));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_144
   (reg_value_0,
    blockStopArray,
    reg_value_reg_0,
    reg_in,
    clk,
    rst,
    start_0_validArray_0,
    full_reg,
    reg_value,
    reg_value_1);
  output reg_value_0;
  output [0:0]blockStopArray;
  output reg_value_reg_0;
  input reg_in;
  input clk;
  input rst;
  input start_0_validArray_0;
  input full_reg;
  input reg_value;
  input reg_value_1;

  wire [0:0]blockStopArray;
  wire clk;
  wire full_reg;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_reg_0;
  wire rst;
  wire start_0_validArray_0;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    reg_value_i_6__1
       (.I0(reg_value_0),
        .I1(start_0_validArray_0),
        .I2(full_reg),
        .I3(reg_value),
        .O(blockStopArray));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    reg_value_i_7
       (.I0(reg_value_0),
        .I1(full_reg),
        .I2(reg_value),
        .I3(start_0_validArray_0),
        .I4(reg_value_1),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_145
   (reg_value,
    \validArray_reg[0] ,
    blockStopArray,
    clk,
    rst,
    start_0_validArray_0,
    reg_value_reg_0,
    reg_value_reg_1,
    reg_value_reg_2,
    reg_value_reg_3,
    full_reg_5,
    reg_value_6,
    reg_value_0);
  output reg_value;
  output \validArray_reg[0] ;
  output [0:0]blockStopArray;
  input clk;
  input rst;
  input start_0_validArray_0;
  input reg_value_reg_0;
  input reg_value_reg_1;
  input reg_value_reg_2;
  input reg_value_reg_3;
  input full_reg_5;
  input reg_value_6;
  input reg_value_0;

  wire [0:0]blockStopArray;
  wire clk;
  wire full_reg_5;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_6;
  wire reg_value_i_4_n_0;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire reg_value_reg_3;
  wire rst;
  wire start_0_validArray_0;
  wire \validArray_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
    reg_value_i_1__2
       (.I0(reg_value_0),
        .I1(start_0_validArray_0),
        .I2(reg_value_6),
        .I3(full_reg_5),
        .I4(reg_value),
        .I5(\validArray_reg[0] ),
        .O(reg_in));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    reg_value_i_3__7
       (.I0(start_0_validArray_0),
        .I1(reg_value_i_4_n_0),
        .I2(reg_value_reg_0),
        .I3(reg_value_reg_1),
        .I4(reg_value_reg_2),
        .I5(reg_value_reg_3),
        .O(\validArray_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    reg_value_i_4
       (.I0(reg_value),
        .I1(full_reg_5),
        .I2(reg_value_6),
        .I3(start_0_validArray_0),
        .I4(reg_value_0),
        .O(reg_value_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    reg_value_i_4__1
       (.I0(reg_value),
        .I1(start_0_validArray_0),
        .I2(full_reg_5),
        .I3(reg_value_6),
        .O(blockStopArray));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_146
   (reg_value,
    reg_in_2,
    forkStop,
    reg_value_reg_0,
    reg_in,
    clk,
    rst,
    start_0_validArray_0,
    reg_value_0,
    reg_value_9,
    full_reg_8,
    reg_value_reg_1);
  output reg_value;
  output reg_in_2;
  output forkStop;
  output reg_value_reg_0;
  input reg_in;
  input clk;
  input rst;
  input start_0_validArray_0;
  input reg_value_0;
  input reg_value_9;
  input full_reg_8;
  input [2:0]reg_value_reg_1;

  wire clk;
  wire forkStop;
  wire [0:0]\fork_11/blockStopArray ;
  wire full_reg_8;
  wire reg_in;
  wire reg_in_2;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_9;
  wire reg_value_reg_0;
  wire [2:0]reg_value_reg_1;
  wire rst;
  wire start_0_validArray_0;

  LUT6 #(
    .INIT(64'hFF7F7F7FFF7FFF7F)) 
    reg_value_i_1__52
       (.I0(start_0_validArray_0),
        .I1(reg_value_0),
        .I2(forkStop),
        .I3(reg_value_9),
        .I4(full_reg_8),
        .I5(reg_value),
        .O(reg_in_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reg_value_i_2__6
       (.I0(\fork_11/blockStopArray ),
        .I1(reg_value_reg_1[0]),
        .I2(reg_value_reg_1[2]),
        .I3(reg_value_reg_1[1]),
        .O(forkStop));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    reg_value_i_3__2
       (.I0(reg_value),
        .I1(start_0_validArray_0),
        .I2(full_reg_8),
        .I3(reg_value_9),
        .O(\fork_11/blockStopArray ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    reg_value_i_5
       (.I0(reg_value),
        .I1(full_reg_8),
        .I2(reg_value_9),
        .I3(start_0_validArray_0),
        .I4(reg_value_0),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_147
   (reg_value,
    tehb1_valid,
    reg_value_reg_0,
    reg_value_reg_1,
    reg_in,
    clk,
    rst,
    start_0_validArray_0,
    reg_value_0,
    reg_value_11,
    full_reg_12);
  output reg_value;
  output tehb1_valid;
  output [0:0]reg_value_reg_0;
  output reg_value_reg_1;
  input reg_in;
  input clk;
  input rst;
  input start_0_validArray_0;
  input reg_value_0;
  input reg_value_11;
  input full_reg_12;

  wire clk;
  wire full_reg_12;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_11;
  wire [0:0]reg_value_reg_0;
  wire reg_value_reg_1;
  wire rst;
  wire start_0_validArray_0;
  wire tehb1_valid;

  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    full_reg_i_2__19
       (.I0(reg_value),
        .I1(start_0_validArray_0),
        .I2(reg_value_0),
        .I3(reg_value_11),
        .I4(full_reg_12),
        .O(tehb1_valid));
  LUT4 #(
    .INIT(16'hF700)) 
    reg_value_i_5__1
       (.I0(reg_value),
        .I1(start_0_validArray_0),
        .I2(full_reg_12),
        .I3(reg_value_11),
        .O(reg_value_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    reg_value_i_6
       (.I0(reg_value),
        .I1(full_reg_12),
        .I2(start_0_validArray_0),
        .I3(reg_value_0),
        .I4(reg_value_11),
        .O(reg_value_reg_1));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_148
   (reg_value_0,
    full_reg_reg,
    full_reg_reg_0,
    full_reg_reg_1,
    reg_value_reg_0,
    reg_in,
    reg_in_0,
    reg_in_1,
    validArray0,
    validArray0_3,
    validArray0_4,
    reg_in_2,
    reg_in_3,
    reg_in_4,
    clk,
    rst,
    full_reg,
    start_0_validArray_0,
    reg_value_5,
    reg_value,
    oehb1_ready,
    full_reg_5,
    reg_value_7,
    reg_value_6,
    oehb1_ready_7,
    full_reg_8,
    reg_value_8,
    reg_value_9,
    oehb1_ready_10,
    forkStop,
    reg_value_11,
    full_reg_12,
    reg_value_10,
    reg_value_reg_1);
  output reg_value_0;
  output full_reg_reg;
  output full_reg_reg_0;
  output full_reg_reg_1;
  output reg_value_reg_0;
  output reg_in;
  output reg_in_0;
  output reg_in_1;
  output validArray0;
  output validArray0_3;
  output validArray0_4;
  output reg_in_2;
  output reg_in_3;
  output reg_in_4;
  input clk;
  input rst;
  input full_reg;
  input start_0_validArray_0;
  input reg_value_5;
  input reg_value;
  input oehb1_ready;
  input full_reg_5;
  input reg_value_7;
  input reg_value_6;
  input oehb1_ready_7;
  input full_reg_8;
  input reg_value_8;
  input reg_value_9;
  input oehb1_ready_10;
  input forkStop;
  input reg_value_11;
  input full_reg_12;
  input reg_value_10;
  input reg_value_reg_1;

  wire clk;
  wire forkStop;
  wire full_reg;
  wire full_reg_12;
  wire full_reg_5;
  wire full_reg_8;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire oehb1_ready;
  wire oehb1_ready_10;
  wire oehb1_ready_7;
  wire reg_in;
  wire reg_in_0;
  wire reg_in_1;
  wire reg_in_2;
  wire reg_in_3;
  wire reg_in_4;
  wire reg_in_5;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_10;
  wire reg_value_11;
  wire reg_value_5;
  wire reg_value_6;
  wire reg_value_7;
  wire reg_value_8;
  wire reg_value_9;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire rst;
  wire start_0_validArray_0;
  wire validArray0;
  wire validArray0_3;
  wire validArray0_4;

  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    full_reg_i_1__15
       (.I0(full_reg),
        .I1(reg_value_0),
        .I2(start_0_validArray_0),
        .I3(reg_value_5),
        .I4(reg_value),
        .I5(oehb1_ready),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    full_reg_i_1__16
       (.I0(full_reg_5),
        .I1(reg_value_0),
        .I2(start_0_validArray_0),
        .I3(reg_value_7),
        .I4(reg_value_6),
        .I5(oehb1_ready_7),
        .O(full_reg_reg_0));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    full_reg_i_1__17
       (.I0(full_reg_8),
        .I1(reg_value_0),
        .I2(start_0_validArray_0),
        .I3(reg_value_8),
        .I4(reg_value_9),
        .I5(oehb1_ready_10),
        .O(full_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
    reg_value_i_1
       (.I0(reg_value_0),
        .I1(start_0_validArray_0),
        .I2(reg_value_9),
        .I3(full_reg_8),
        .I4(reg_value_8),
        .I5(reg_value_reg_1),
        .O(reg_in_2));
  LUT2 #(
    .INIT(4'hE)) 
    reg_value_i_1__0
       (.I0(reg_value_reg_0),
        .I1(reg_value_reg_1),
        .O(reg_in_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
    reg_value_i_1__1
       (.I0(reg_value_11),
        .I1(reg_value_0),
        .I2(start_0_validArray_0),
        .I3(full_reg_12),
        .I4(reg_value_10),
        .I5(reg_value_reg_1),
        .O(reg_in_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
    reg_value_i_1__3
       (.I0(reg_value_0),
        .I1(start_0_validArray_0),
        .I2(reg_value),
        .I3(full_reg),
        .I4(reg_value_5),
        .I5(reg_value_reg_1),
        .O(reg_in_4));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF7FFF7F)) 
    reg_value_i_1__49
       (.I0(start_0_validArray_0),
        .I1(reg_value_0),
        .I2(forkStop),
        .I3(reg_value_11),
        .I4(full_reg_12),
        .I5(reg_value_10),
        .O(reg_in));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF7FFF7F)) 
    reg_value_i_1__50
       (.I0(start_0_validArray_0),
        .I1(reg_value_0),
        .I2(forkStop),
        .I3(reg_value),
        .I4(full_reg),
        .I5(reg_value_5),
        .O(reg_in_0));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF7FFF7F)) 
    reg_value_i_1__51
       (.I0(start_0_validArray_0),
        .I1(reg_value_0),
        .I2(forkStop),
        .I3(reg_value_6),
        .I4(full_reg_5),
        .I5(reg_value_7),
        .O(reg_in_1));
  LUT2 #(
    .INIT(4'h8)) 
    reg_value_i_2__15
       (.I0(reg_value_0),
        .I1(forkStop),
        .O(reg_value_reg_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_5),
        .PRE(rst),
        .Q(reg_value_0));
  LUT6 #(
    .INIT(64'hEAAAAAAAFFFFFFFF)) 
    \validArray[0]_i_1 
       (.I0(full_reg),
        .I1(reg_value_0),
        .I2(start_0_validArray_0),
        .I3(reg_value_5),
        .I4(reg_value),
        .I5(oehb1_ready),
        .O(validArray0));
  LUT6 #(
    .INIT(64'hEAAAAAAAFFFFFFFF)) 
    \validArray[0]_i_1__0 
       (.I0(full_reg_5),
        .I1(reg_value_0),
        .I2(start_0_validArray_0),
        .I3(reg_value_7),
        .I4(reg_value_6),
        .I5(oehb1_ready_7),
        .O(validArray0_3));
  LUT6 #(
    .INIT(64'hEAAAAAAAFFFFFFFF)) 
    \validArray[0]_i_1__1 
       (.I0(full_reg_8),
        .I1(reg_value_0),
        .I2(start_0_validArray_0),
        .I3(reg_value_8),
        .I4(reg_value_9),
        .I5(oehb1_ready_10),
        .O(validArray0_4));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_73
   (reg_value_0,
    phi_29_validArray_0,
    blockStopArray,
    forkStop,
    clk,
    rst,
    branch_4_validArray_1,
    oehb1_valid,
    phi_29_dataInArray_0,
    Buffer_17_validArray_0,
    full_reg_0,
    branchReady,
    reg_value_1,
    full_reg0,
    reg_value,
    icmp_31_pValidArray_0,
    reg_value_2,
    full_reg_3,
    \dataOutArray[0] );
  output reg_value_0;
  output phi_29_validArray_0;
  output [0:0]blockStopArray;
  output forkStop;
  input clk;
  input rst;
  input branch_4_validArray_1;
  input oehb1_valid;
  input phi_29_dataInArray_0;
  input Buffer_17_validArray_0;
  input full_reg_0;
  input branchReady;
  input reg_value_1;
  input full_reg0;
  input reg_value;
  input icmp_31_pValidArray_0;
  input reg_value_2;
  input full_reg_3;
  input [0:0]\dataOutArray[0] ;

  wire Buffer_17_validArray_0;
  wire [0:0]blockStopArray;
  wire branchReady;
  wire branch_4_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_3;
  wire icmp_31_pValidArray_0;
  wire oehb1_valid;
  wire phi_29_dataInArray_0;
  wire phi_29_validArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_2;
  wire reg_value_i_2__11_n_0;
  wire rst;

  LUT6 #(
    .INIT(64'hEEEEAEEEAEEEAEEE)) 
    full_reg_i_3__6
       (.I0(reg_value_i_2__11_n_0),
        .I1(reg_value),
        .I2(icmp_31_pValidArray_0),
        .I3(reg_value_2),
        .I4(full_reg_3),
        .I5(\dataOutArray[0] ),
        .O(forkStop));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0800080)) 
    full_reg_i_5__1
       (.I0(branch_4_validArray_1),
        .I1(oehb1_valid),
        .I2(reg_value_0),
        .I3(phi_29_dataInArray_0),
        .I4(Buffer_17_validArray_0),
        .I5(full_reg_0),
        .O(phi_29_validArray_0));
  LUT2 #(
    .INIT(4'hB)) 
    reg_value_i_1__34
       (.I0(reg_value_i_2__11_n_0),
        .I1(full_reg0),
        .O(reg_in));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    reg_value_i_2__11
       (.I0(reg_value_0),
        .I1(oehb1_valid),
        .I2(branch_4_validArray_1),
        .I3(phi_29_dataInArray_0),
        .I4(Buffer_17_validArray_0),
        .I5(full_reg_0),
        .O(reg_value_i_2__11_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    reg_value_i_3__3
       (.I0(phi_29_validArray_0),
        .I1(branchReady),
        .I2(reg_value_1),
        .O(blockStopArray));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_76
   (reg_value_reg_0,
    tehb1_valid,
    clk,
    rst,
    full_reg_3,
    \dataOutArray[0] ,
    full_reg_4,
    fork_14_validArray_5,
    full_reg0_0,
    reg_value_8,
    icmp_27_validArray_0,
    oehb1_valid);
  output reg_value_reg_0;
  output tehb1_valid;
  input clk;
  input rst;
  input full_reg_3;
  input [0:0]\dataOutArray[0] ;
  input full_reg_4;
  input fork_14_validArray_5;
  input full_reg0_0;
  input reg_value_8;
  input icmp_27_validArray_0;
  input oehb1_valid;

  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire fork_14_validArray_5;
  wire full_reg0_0;
  wire full_reg_3;
  wire full_reg_4;
  wire icmp_27_validArray_0;
  wire oehb1_valid;
  wire reg_in;
  wire reg_value_8;
  wire reg_value_reg_0;
  wire rst;
  wire tehb1_valid;

  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    full_reg_i_2__32
       (.I0(reg_value_reg_0),
        .I1(reg_value_8),
        .I2(icmp_27_validArray_0),
        .I3(oehb1_valid),
        .I4(\dataOutArray[0] ),
        .I5(full_reg_4),
        .O(tehb1_valid));
  LUT6 #(
    .INIT(64'hA808AAAAFFFFFFFF)) 
    reg_value_i_1__40
       (.I0(reg_value_reg_0),
        .I1(full_reg_3),
        .I2(\dataOutArray[0] ),
        .I3(full_reg_4),
        .I4(fork_14_validArray_5),
        .I5(full_reg0_0),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_77
   (full_reg_reg,
    phi_12_validArray_0,
    reg_value_reg_0,
    E,
    phi_12_readyArray_1,
    forkStop,
    clk,
    rst,
    forkStop_1,
    \data_reg_reg[0] ,
    full_reg_2,
    joinValid,
    \data_reg_reg[0]_0 ,
    blockStopArray,
    oehb1_valid,
    \data_reg_reg[0]_1 ,
    full_reg_3,
    \dataOutArray[0] ,
    full_reg_4,
    fork_14_validArray_5,
    phi_12_pValidArray_2);
  output full_reg_reg;
  output phi_12_validArray_0;
  output reg_value_reg_0;
  output [0:0]E;
  output phi_12_readyArray_1;
  output forkStop;
  input clk;
  input rst;
  input forkStop_1;
  input \data_reg_reg[0] ;
  input full_reg_2;
  input joinValid;
  input \data_reg_reg[0]_0 ;
  input [0:0]blockStopArray;
  input oehb1_valid;
  input \data_reg_reg[0]_1 ;
  input full_reg_3;
  input [0:0]\dataOutArray[0] ;
  input full_reg_4;
  input fork_14_validArray_5;
  input phi_12_pValidArray_2;

  wire [0:0]E;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg_reg[0] ;
  wire \data_reg_reg[0]_0 ;
  wire \data_reg_reg[0]_1 ;
  wire forkStop;
  wire forkStop_1;
  wire fork_14_validArray_5;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_4;
  wire full_reg_reg;
  wire joinValid;
  wire oehb1_valid;
  wire phi_12_pValidArray_2;
  wire phi_12_readyArray_1;
  wire phi_12_validArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_i_2__14_n_0;
  wire reg_value_reg_0;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hF4F4FCF4)) 
    \A_id_address1[31]_INST_0_i_1 
       (.I0(\data_reg_reg[0] ),
        .I1(reg_value_reg_0),
        .I2(full_reg_2),
        .I3(joinValid),
        .I4(\data_reg_reg[0]_0 ),
        .O(phi_12_validArray_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \A_id_address1[31]_INST_0_i_4 
       (.I0(reg_value),
        .I1(oehb1_valid),
        .O(reg_value_reg_0));
  LUT6 #(
    .INIT(64'h040C040400000000)) 
    \data_reg[31]_i_1__40 
       (.I0(\data_reg_reg[0] ),
        .I1(reg_value_reg_0),
        .I2(full_reg_2),
        .I3(\data_reg_reg[0]_0 ),
        .I4(joinValid),
        .I5(forkStop_1),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_1__31
       (.I0(phi_12_validArray_0),
        .I1(forkStop_1),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'hEEEAAAEAEEEEEEEE)) 
    full_reg_i_3__14
       (.I0(reg_value_i_2__14_n_0),
        .I1(\data_reg_reg[0]_1 ),
        .I2(full_reg_3),
        .I3(\dataOutArray[0] ),
        .I4(full_reg_4),
        .I5(fork_14_validArray_5),
        .O(forkStop));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    i__i_1
       (.I0(reg_value_reg_0),
        .I1(\data_reg_reg[0]_0 ),
        .I2(full_reg_2),
        .I3(joinValid),
        .O(phi_12_readyArray_1));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    reg_value_i_1__39
       (.I0(reg_value_i_2__14_n_0),
        .I1(blockStopArray),
        .I2(oehb1_valid),
        .O(reg_in));
  LUT6 #(
    .INIT(64'hAA08AA2A00000000)) 
    reg_value_i_2__14
       (.I0(reg_value),
        .I1(\data_reg_reg[0]_0 ),
        .I2(phi_12_pValidArray_2),
        .I3(full_reg_2),
        .I4(joinValid),
        .I5(reg_value_reg_0),
        .O(reg_value_i_2__14_n_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_81
   (reg_value_reg_0,
    reg_in,
    clk,
    rst,
    reg_value_reg_1,
    full_reg_10,
    phi_C1_validArray,
    reg_value_reg_2,
    forkStop);
  output reg_value_reg_0;
  output reg_in;
  input clk;
  input rst;
  input reg_value_reg_1;
  input full_reg_10;
  input phi_C1_validArray;
  input reg_value_reg_2;
  input forkStop;

  wire clk;
  wire forkStop;
  wire full_reg_10;
  wire phi_C1_validArray;
  wire reg_in;
  wire reg_in_0;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire rst;

  LUT5 #(
    .INIT(32'hBFBFBFFF)) 
    reg_value_i_1__22
       (.I0(reg_value_reg_1),
        .I1(reg_value_reg_0),
        .I2(full_reg_10),
        .I3(phi_C1_validArray),
        .I4(reg_value_reg_2),
        .O(reg_in));
  LUT5 #(
    .INIT(32'h8F8F8FFF)) 
    reg_value_i_1__23
       (.I0(reg_value_reg_0),
        .I1(full_reg_10),
        .I2(forkStop),
        .I3(phi_C1_validArray),
        .I4(reg_value_reg_2),
        .O(reg_in_0));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_0),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_82
   (reg_value,
    reg_value_reg_0,
    reg_value_reg_1,
    reg_in,
    clk,
    rst,
    full_reg_i_4__3,
    phi_1_pValidArray_2,
    reg_value_4,
    phiC_10_dataOutArray_1,
    full_reg_5,
    reg_value_reg_2,
    oehb1_valid,
    reg_value_reg_3,
    icmp_31_pValidArray_0,
    Buffer_21_validArray_0);
  output reg_value;
  output reg_value_reg_0;
  output reg_value_reg_1;
  input reg_in;
  input clk;
  input rst;
  input [0:0]full_reg_i_4__3;
  input phi_1_pValidArray_2;
  input reg_value_4;
  input phiC_10_dataOutArray_1;
  input full_reg_5;
  input reg_value_reg_2;
  input oehb1_valid;
  input reg_value_reg_3;
  input icmp_31_pValidArray_0;
  input Buffer_21_validArray_0;

  wire Buffer_21_validArray_0;
  wire clk;
  wire full_reg_5;
  wire [0:0]full_reg_i_4__3;
  wire icmp_31_pValidArray_0;
  wire oehb1_valid;
  wire phiC_10_dataOutArray_1;
  wire phi_1_pValidArray_2;
  wire reg_in;
  wire reg_value;
  wire reg_value_4;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire reg_value_reg_3;
  wire rst;

  LUT6 #(
    .INIT(64'h8888888808888888)) 
    full_reg_i_6__1
       (.I0(full_reg_i_4__3),
        .I1(phi_1_pValidArray_2),
        .I2(reg_value_reg_1),
        .I3(reg_value_4),
        .I4(phiC_10_dataOutArray_1),
        .I5(full_reg_5),
        .O(reg_value_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    reg_value_i_5__2
       (.I0(reg_value),
        .I1(reg_value_reg_2),
        .I2(oehb1_valid),
        .I3(reg_value_reg_3),
        .I4(icmp_31_pValidArray_0),
        .I5(Buffer_21_validArray_0),
        .O(reg_value_reg_1));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_94
   (reg_value_reg_0,
    pValidAndForkStop,
    reg_in_0,
    reg_value_reg_1,
    reg_in,
    clk,
    rst,
    ValidArray,
    reg_value_1,
    reg_value_reg_2,
    forkStop,
    blockStopArray);
  output reg_value_reg_0;
  output pValidAndForkStop;
  output reg_in_0;
  output reg_value_reg_1;
  input reg_in;
  input clk;
  input rst;
  input [0:0]ValidArray;
  input reg_value_1;
  input [0:0]reg_value_reg_2;
  input forkStop;
  input [0:0]blockStopArray;

  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire forkStop;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_0;
  wire reg_value_1;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire [0:0]reg_value_reg_2;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    full_reg_i_3__15
       (.I0(reg_value_reg_0),
        .I1(forkStop),
        .I2(reg_value_1),
        .I3(reg_value_reg_2),
        .O(reg_value_reg_1));
  LUT3 #(
    .INIT(8'hF7)) 
    reg_value_i_1__42
       (.I0(reg_value_reg_1),
        .I1(ValidArray),
        .I2(blockStopArray),
        .O(reg_in_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    reg_value_i_3__0
       (.I0(reg_value_reg_0),
        .I1(ValidArray),
        .I2(reg_value_1),
        .I3(reg_value_reg_2),
        .I4(forkStop),
        .O(pValidAndForkStop));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_95
   (reg_value,
    joinValid,
    reg_in,
    clk,
    rst,
    \data_reg_reg[0] ,
    reg_value_1,
    ValidArray,
    reg_value_0,
    reg_value_2);
  output reg_value;
  output joinValid;
  input reg_in;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[0] ;
  input reg_value_1;
  input [0:0]ValidArray;
  input reg_value_0;
  input reg_value_2;

  wire [0:0]ValidArray;
  wire clk;
  wire [0:0]\data_reg_reg[0] ;
  wire joinValid;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_2;
  wire rst;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_reg[31]_i_2__8 
       (.I0(reg_value),
        .I1(\data_reg_reg[0] ),
        .I2(reg_value_1),
        .I3(ValidArray),
        .I4(reg_value_0),
        .I5(reg_value_2),
        .O(joinValid));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_96
   (reg_value_0,
    call_0_pValidArray_3,
    reg_in_2,
    clk,
    rst,
    Buffer_4_validArray_0);
  output reg_value_0;
  output call_0_pValidArray_3;
  input reg_in_2;
  input clk;
  input rst;
  input Buffer_4_validArray_0;

  wire Buffer_4_validArray_0;
  wire call_0_pValidArray_3;
  wire clk;
  wire reg_in_2;
  wire reg_value_0;
  wire rst;

  LUT2 #(
    .INIT(4'h8)) 
    \buf_in[3][12]_i_1 
       (.I0(reg_value_0),
        .I1(Buffer_4_validArray_0),
        .O(call_0_pValidArray_3));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_2),
        .PRE(rst),
        .Q(reg_value_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_97
   (reg_value,
    reg_in,
    reg_in_1,
    clk,
    rst,
    Buffer_4_validArray_0,
    \dataOutArray[0] ,
    full_reg,
    reg_value_3,
    pValidAndForkStop);
  output reg_value;
  output reg_in;
  input reg_in_1;
  input clk;
  input rst;
  input Buffer_4_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg;
  input reg_value_3;
  input pValidAndForkStop;

  wire Buffer_4_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_1;
  wire reg_value;
  wire reg_value_3;
  wire rst;

  LUT6 #(
    .INIT(64'hF7770000FFFFFFFF)) 
    reg_value_i_1__18
       (.I0(reg_value),
        .I1(Buffer_4_validArray_0),
        .I2(\dataOutArray[0] ),
        .I3(full_reg),
        .I4(reg_value_3),
        .I5(pValidAndForkStop),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_1),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_98
   (reg_value_reg_0,
    E,
    full_reg_reg,
    reg_in,
    icmp_31_pValidArray_0,
    clk,
    rst,
    branch_5_validArray_1,
    ValidArray,
    forkStop,
    full_reg,
    full_reg_reg_0,
    reg_value_1,
    reg_value,
    Buffer_7_validArray_0,
    fork_12_validArray_2,
    reg_value_reg_1);
  output reg_value_reg_0;
  output [0:0]E;
  output full_reg_reg;
  output reg_in;
  output icmp_31_pValidArray_0;
  input clk;
  input rst;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input forkStop;
  input full_reg;
  input full_reg_reg_0;
  input reg_value_1;
  input reg_value;
  input Buffer_7_validArray_0;
  input fork_12_validArray_2;
  input [0:0]reg_value_reg_1;

  wire Buffer_7_validArray_0;
  wire [0:0]E;
  wire [0:0]ValidArray;
  wire branch_5_validArray_1;
  wire clk;
  wire forkStop;
  wire fork_12_validArray_2;
  wire full_reg;
  wire full_reg_i_4__3_n_0;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire icmp_31_pValidArray_0;
  wire reg_in;
  wire reg_in_0;
  wire reg_value;
  wire reg_value_1;
  wire reg_value_reg_0;
  wire [0:0]reg_value_reg_1;
  wire rst;

  LUT6 #(
    .INIT(64'h00000000EEE0E0E0)) 
    \data_reg[31]_i_1__12 
       (.I0(branch_5_validArray_1),
        .I1(ValidArray),
        .I2(full_reg_i_4__3_n_0),
        .I3(reg_value_reg_0),
        .I4(forkStop),
        .I5(full_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFEFEFEFEFE000000)) 
    full_reg_i_1__18
       (.I0(full_reg),
        .I1(branch_5_validArray_1),
        .I2(ValidArray),
        .I3(forkStop),
        .I4(reg_value_reg_0),
        .I5(full_reg_i_4__3_n_0),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888A888)) 
    full_reg_i_3__13
       (.I0(reg_value_reg_0),
        .I1(full_reg),
        .I2(Buffer_7_validArray_0),
        .I3(fork_12_validArray_2),
        .I4(reg_value_reg_1),
        .I5(ValidArray),
        .O(icmp_31_pValidArray_0));
  LUT4 #(
    .INIT(16'hBF00)) 
    full_reg_i_4__3
       (.I0(full_reg_reg_0),
        .I1(reg_value_1),
        .I2(icmp_31_pValidArray_0),
        .I3(reg_value),
        .O(full_reg_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hFFFF01FF01FF01FF)) 
    reg_value_i_1__28
       (.I0(full_reg),
        .I1(branch_5_validArray_1),
        .I2(ValidArray),
        .I3(full_reg_i_4__3_n_0),
        .I4(reg_value_reg_0),
        .I5(forkStop),
        .O(reg_in_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01FFFFFF)) 
    reg_value_i_1__29
       (.I0(full_reg),
        .I1(branch_5_validArray_1),
        .I2(ValidArray),
        .I3(forkStop),
        .I4(reg_value_reg_0),
        .I5(full_reg_i_4__3_n_0),
        .O(reg_in));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in_0),
        .PRE(rst),
        .Q(reg_value_reg_0));
endmodule

(* ORIG_REF_NAME = "eagerFork_RegisterBLock" *) 
module design_1_sparseDemo_0_0_eagerFork_RegisterBLock_99
   (reg_value,
    phi_1_pValidArray_2,
    reg_in,
    clk,
    rst,
    \dataOutArray[0] ,
    reg_value_1,
    phi_n0_validArray_0,
    reg_value_0);
  output reg_value;
  output phi_1_pValidArray_2;
  input reg_in;
  input clk;
  input rst;
  input [0:0]\dataOutArray[0] ;
  input reg_value_1;
  input phi_n0_validArray_0;
  input reg_value_0;

  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire phi_1_pValidArray_2;
  wire phi_n0_validArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire rst;

  LUT5 #(
    .INIT(32'h80000000)) 
    full_reg_i_3__12
       (.I0(reg_value),
        .I1(\dataOutArray[0] ),
        .I2(reg_value_1),
        .I3(phi_n0_validArray_0),
        .I4(reg_value_0),
        .O(phi_1_pValidArray_2));
  FDPE reg_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_in),
        .PRE(rst),
        .Q(reg_value));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer
   (start_0_validArray_0,
    start_ready,
    clk,
    rst,
    start_internal,
    full_reg_reg);
  output start_0_validArray_0;
  output start_ready;
  input clk;
  input rst;
  input start_internal;
  input full_reg_reg;

  wire clk;
  wire full_reg_reg;
  wire rst;
  wire start_0_validArray_0;
  wire start_internal;
  wire start_ready;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB oehb1
       (.clk(clk),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB_56 tehb1
       (.clk(clk),
        .full_reg_reg_0(full_reg_reg),
        .rst(rst),
        .start_internal(start_internal),
        .start_ready(start_ready),
        .validArray0(validArray0));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0
   (E,
    full_reg,
    ValidArray,
    Q,
    \data_reg_reg[0] ,
    full_reg_0,
    full_reg_reg,
    clk,
    rst,
    validArray0,
    \data_reg_reg[31] ,
    D,
    \data_reg_reg[0]_0 ,
    \data_reg_reg[31]_0 ,
    \data_reg_reg[31]_1 ,
    add_30_dataInArray_0,
    \dataOutArray[0] );
  output [0:0]E;
  output full_reg;
  output [0:0]ValidArray;
  output [31:0]Q;
  input \data_reg_reg[0] ;
  input full_reg_0;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;
  input [0:0]\data_reg_reg[31] ;
  input [31:0]D;
  input [0:0]\data_reg_reg[0]_0 ;
  input [31:0]\data_reg_reg[31]_0 ;
  input \data_reg_reg[31]_1 ;
  input [0:0]add_30_dataInArray_0;
  input [30:0]\dataOutArray[0] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]add_30_dataInArray_0;
  wire clk;
  wire [30:0]\dataOutArray[0] ;
  wire \data_reg_reg[0] ;
  wire [0:0]\data_reg_reg[0]_0 ;
  wire [0:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire \data_reg_reg[31]_1 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_reg;
  wire rst;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_33;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_199 oehb1
       (.D({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .Q(Q),
        .ValidArray(ValidArray),
        .clk(clk),
        .\data_reg_reg[0]_0 (\data_reg_reg[0]_0 ),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_200 tehb1
       (.D(D),
        .E(E),
        .add_30_dataInArray_0(add_30_dataInArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (\data_reg_reg[0] ),
        .\data_reg_reg[31]_0 ({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .\data_reg_reg[31]_1 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_2 (\data_reg_reg[31]_0 ),
        .\data_reg_reg[31]_3 (\data_reg_reg[31]_1 ),
        .full_reg_0(full_reg_0),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_0
   (full_reg,
    ValidArray,
    full_reg_reg,
    clk,
    rst,
    validArray0);
  output full_reg;
  output [0:0]ValidArray;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;

  wire [0:0]ValidArray;
  wire clk;
  wire full_reg;
  wire full_reg_reg;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_197 oehb1
       (.ValidArray(ValidArray),
        .clk(clk),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_198 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg_reg_0(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_1
   (full_reg,
    ValidArray,
    full_reg_reg,
    clk,
    rst,
    validArray0);
  output full_reg;
  output [0:0]ValidArray;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;

  wire [0:0]ValidArray;
  wire clk;
  wire full_reg;
  wire full_reg_reg;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_195 oehb1
       (.ValidArray(ValidArray),
        .clk(clk),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_196 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg_reg_0(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_10
   (full_reg,
    ValidArray,
    \dataOutArray[0] ,
    joinValid,
    full_reg_0,
    clk,
    rst);
  output full_reg;
  output [0:0]ValidArray;
  input [0:0]\dataOutArray[0] ;
  input joinValid;
  input full_reg_0;
  input clk;
  input rst;

  wire [0:0]ValidArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire full_reg_0;
  wire joinValid;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_177 oehb1
       (.ValidArray(ValidArray),
        .clk(clk),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_178 tehb1
       (.ValidArray(ValidArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .joinValid(joinValid),
        .rst(rst),
        .validArray0(validArray0));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_15
   (full_reg,
    Buffer_3_validArray_0,
    full_reg_reg,
    tehb1_valid,
    E,
    icmp_9_validArray_0,
    validArray0,
    Buffer_16_validArray_0,
    Buffer_14_pValidArray_0,
    Q,
    full_reg_reg_0,
    clk,
    rst,
    validArray0_0,
    blockStopArray,
    \data_reg_reg[0] ,
    \data_reg_reg[0]_0 ,
    full_reg_1,
    full_reg_2,
    Buffer_14_validArray_0,
    phi_3_pValidArray_2,
    phiC_10_dataOutArray_1,
    fork_23_validArray_2,
    ValidArray,
    reg_value,
    MC_A_ptr_validArray_0,
    full_reg_3,
    reg_value_4,
    reg_value_5,
    \dataOutArray[0] ,
    reg_value_6,
    full_reg_7,
    reg_value_8,
    full_reg_9,
    D,
    \data_reg_reg[0]_1 );
  output full_reg;
  output Buffer_3_validArray_0;
  output full_reg_reg;
  output tehb1_valid;
  output [0:0]E;
  output icmp_9_validArray_0;
  output validArray0;
  output Buffer_16_validArray_0;
  output Buffer_14_pValidArray_0;
  output [31:0]Q;
  input full_reg_reg_0;
  input clk;
  input rst;
  input validArray0_0;
  input [0:0]blockStopArray;
  input \data_reg_reg[0] ;
  input \data_reg_reg[0]_0 ;
  input full_reg_1;
  input full_reg_2;
  input Buffer_14_validArray_0;
  input phi_3_pValidArray_2;
  input phiC_10_dataOutArray_1;
  input fork_23_validArray_2;
  input [0:0]ValidArray;
  input reg_value;
  input MC_A_ptr_validArray_0;
  input full_reg_3;
  input reg_value_4;
  input reg_value_5;
  input [0:0]\dataOutArray[0] ;
  input reg_value_6;
  input full_reg_7;
  input reg_value_8;
  input full_reg_9;
  input [31:0]D;
  input [0:0]\data_reg_reg[0]_1 ;

  wire Buffer_14_pValidArray_0;
  wire Buffer_14_validArray_0;
  wire Buffer_16_validArray_0;
  wire Buffer_3_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_ptr_validArray_0;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg_reg[0] ;
  wire \data_reg_reg[0]_0 ;
  wire [0:0]\data_reg_reg[0]_1 ;
  wire fork_23_validArray_2;
  wire full_reg;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_7;
  wire full_reg_9;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire icmp_9_validArray_0;
  wire oehb1_n_1;
  wire phiC_10_dataOutArray_1;
  wire phi_3_pValidArray_2;
  wire reg_value;
  wire reg_value_4;
  wire reg_value_5;
  wire reg_value_6;
  wire reg_value_8;
  wire rst;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_33;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire tehb1_valid;
  wire validArray0;
  wire validArray0_0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_165 oehb1
       (.Buffer_14_pValidArray_0(Buffer_14_pValidArray_0),
        .Buffer_14_validArray_0(Buffer_14_validArray_0),
        .Buffer_16_validArray_0(Buffer_16_validArray_0),
        .D({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .E(oehb1_n_1),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .Q(Q),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (\data_reg_reg[0] ),
        .\data_reg_reg[0]_1 (\data_reg_reg[0]_0 ),
        .\data_reg_reg[0]_2 (full_reg),
        .\data_reg_reg[0]_3 (\data_reg_reg[0]_1 ),
        .full_reg_1(full_reg_1),
        .full_reg_2(full_reg_2),
        .full_reg_3(full_reg_3),
        .full_reg_7(full_reg_7),
        .full_reg_9(full_reg_9),
        .full_reg_reg(full_reg_reg),
        .reg_value(reg_value),
        .reg_value_4(reg_value_4),
        .reg_value_5(reg_value_5),
        .reg_value_6(reg_value_6),
        .reg_value_8(reg_value_8),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .validArray0(validArray0),
        .validArray0_0(validArray0_0),
        .\validArray_reg[0]_0 (Buffer_3_validArray_0),
        .\validArray_reg[0]_1 (icmp_9_validArray_0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_166 tehb1
       (.D(D),
        .E(E),
        .ValidArray(ValidArray),
        .clk(clk),
        .\data_reg_reg[0]_0 (oehb1_n_1),
        .\data_reg_reg[31]_0 ({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .fork_23_validArray_2(fork_23_validArray_2),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg_0),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_16
   (full_reg,
    Buffer_4_validArray_0,
    S,
    Q,
    D,
    \B_id_q0[7] ,
    clk,
    rst,
    phi_n6_pValidArray_1,
    joinValid,
    full_reg_0,
    \validArray_reg[0] ,
    B_id_q0,
    \buf_in_reg[3]_7 ,
    reg_value,
    E,
    \data_reg_reg[13] ,
    \data_reg_reg[0] ,
    \data_reg_reg[13]_0 ,
    \data_reg_reg[13]_1 );
  output full_reg;
  output Buffer_4_validArray_0;
  output [5:0]S;
  output [13:0]Q;
  output [0:0]D;
  output [7:0]\B_id_q0[7] ;
  input clk;
  input rst;
  input phi_n6_pValidArray_1;
  input joinValid;
  input full_reg_0;
  input \validArray_reg[0] ;
  input [13:0]B_id_q0;
  input [13:0]\buf_in_reg[3]_7 ;
  input reg_value;
  input [0:0]E;
  input [13:0]\data_reg_reg[13] ;
  input [0:0]\data_reg_reg[0] ;
  input [13:0]\data_reg_reg[13]_0 ;
  input [13:0]\data_reg_reg[13]_1 ;

  wire [13:0]B_id_q0;
  wire [7:0]\B_id_q0[7] ;
  wire Buffer_4_validArray_0;
  wire [0:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire [5:0]S;
  wire [13:0]\buf_in_reg[3]_7 ;
  wire clk;
  wire [0:0]\data_reg_reg[0] ;
  wire [13:0]\data_reg_reg[13] ;
  wire [13:0]\data_reg_reg[13]_0 ;
  wire [13:0]\data_reg_reg[13]_1 ;
  wire full_reg;
  wire full_reg_0;
  wire joinValid;
  wire phi_n6_pValidArray_1;
  wire reg_value;
  wire rst;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_2;
  wire tehb1_n_3;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;
  wire \validArray_reg[0] ;

  design_1_sparseDemo_0_0_OEHB__parameterized0_163 oehb1
       (.B_id_q0(B_id_q0),
        .\B_id_q0[7] (\B_id_q0[7] ),
        .D(D),
        .Q(Q),
        .S(S),
        .\buf_in_reg[3]_7 (\buf_in_reg[3]_7 ),
        .clk(clk),
        .\data_reg_reg[0]_0 (\data_reg_reg[0] ),
        .\data_reg_reg[13]_0 ({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15}),
        .reg_value(reg_value),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0]_0 (Buffer_4_validArray_0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_164 tehb1
       (.E(E),
        .clk(clk),
        .\data_reg_reg[13]_0 ({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15}),
        .\data_reg_reg[13]_1 (\data_reg_reg[13] ),
        .\data_reg_reg[13]_2 (\data_reg_reg[13]_0 ),
        .\data_reg_reg[13]_3 (\data_reg_reg[13]_1 ),
        .full_reg_0(full_reg_0),
        .full_reg_reg_0(full_reg),
        .joinValid(joinValid),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0] (\validArray_reg[0] ));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_17
   (E,
    phi_n7_pValidArray_1,
    full_reg_reg,
    ValidArray,
    \ap_CS_fsm_reg[1] ,
    ap_ce,
    \ap_CS_fsm_reg[1]_0 ,
    full_reg_reg_0,
    tehb1_valid,
    B_val_ce0,
    C_we0,
    \ap_CS_fsm_reg[3] ,
    reg_in,
    reg_value_reg,
    validArray0,
    tehb1_valid_0,
    phi_n6_pValidArray_1,
    phi_n8_pValidArray_1,
    \data_reg_reg[31] ,
    joinValid,
    full_reg,
    blockStopArray,
    \validArray_reg[0] ,
    Q,
    CO,
    MC_A_val_validArray_0,
    full_reg_1,
    load_21_pValidArray_0,
    full_reg_2,
    full_reg_3,
    Buffer_18_validArray_0,
    \dataOutArray[0] ,
    full_reg_4,
    reg_value,
    icmp_27_validArray_0,
    validArray,
    pValidAndForkStop,
    reg_value_5,
    full_reg_6,
    reg_value_7,
    reg_value_8,
    reg_value_9,
    oehb1_valid,
    full_reg_10,
    reg_value_11,
    reg_value_12,
    Buffer_4_validArray_0,
    reg_value_13,
    \validArray_reg[0]_0 ,
    clk,
    rst,
    D,
    \data_reg_reg[31]_0 ,
    \data_reg_reg[31]_1 );
  output [0:0]E;
  output phi_n7_pValidArray_1;
  output full_reg_reg;
  output [0:0]ValidArray;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output ap_ce;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output full_reg_reg_0;
  output tehb1_valid;
  output B_val_ce0;
  output C_we0;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output reg_in;
  output reg_value_reg;
  output validArray0;
  output tehb1_valid_0;
  output phi_n6_pValidArray_1;
  output phi_n8_pValidArray_1;
  output [31:0]\data_reg_reg[31] ;
  input joinValid;
  input full_reg;
  input [0:0]blockStopArray;
  input \validArray_reg[0] ;
  input [2:0]Q;
  input [0:0]CO;
  input MC_A_val_validArray_0;
  input full_reg_1;
  input load_21_pValidArray_0;
  input full_reg_2;
  input full_reg_3;
  input Buffer_18_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_4;
  input reg_value;
  input icmp_27_validArray_0;
  input [0:0]validArray;
  input pValidAndForkStop;
  input reg_value_5;
  input full_reg_6;
  input reg_value_7;
  input reg_value_8;
  input reg_value_9;
  input oehb1_valid;
  input full_reg_10;
  input reg_value_11;
  input reg_value_12;
  input Buffer_4_validArray_0;
  input reg_value_13;
  input [0:0]\validArray_reg[0]_0 ;
  input clk;
  input rst;
  input [31:0]D;
  input [31:0]\data_reg_reg[31]_0 ;
  input [31:0]\data_reg_reg[31]_1 ;

  wire B_val_ce0;
  wire Buffer_18_validArray_0;
  wire Buffer_4_validArray_0;
  wire [0:0]CO;
  wire C_we0;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_val_validArray_0;
  wire [2:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_ce;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_10;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_4;
  wire full_reg_6;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire icmp_27_validArray_0;
  wire joinValid;
  wire load_21_pValidArray_0;
  wire oehb1_n_4;
  wire oehb1_n_5;
  wire oehb1_valid;
  wire pValidAndForkStop;
  wire phi_n6_pValidArray_1;
  wire phi_n7_pValidArray_1;
  wire phi_n8_pValidArray_1;
  wire reg_in;
  wire reg_value;
  wire reg_value_11;
  wire reg_value_12;
  wire reg_value_13;
  wire reg_value_5;
  wire reg_value_7;
  wire reg_value_8;
  wire reg_value_9;
  wire reg_value_reg;
  wire rst;
  wire tehb1_n_1;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire tehb1_valid;
  wire tehb1_valid_0;
  wire [0:0]validArray;
  wire validArray0;
  wire \validArray_reg[0] ;
  wire [0:0]\validArray_reg[0]_0 ;

  design_1_sparseDemo_0_0_OEHB__parameterized0_161 oehb1
       (.B_val_ce0(B_val_ce0),
        .Buffer_18_validArray_0(Buffer_18_validArray_0),
        .Buffer_4_validArray_0(Buffer_4_validArray_0),
        .CO(CO),
        .C_we0(C_we0),
        .D({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32}),
        .E(E),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .full_reg_10(full_reg_10),
        .full_reg_2(full_reg_2),
        .full_reg_3(full_reg_3),
        .full_reg_4(full_reg_4),
        .full_reg_6(full_reg_6),
        .full_reg_reg(full_reg_reg),
        .full_reg_reg_0(ap_ce),
        .full_reg_reg_1(full_reg_reg_0),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .joinValid(joinValid),
        .load_21_pValidArray_0(load_21_pValidArray_0),
        .oehb1_valid(oehb1_valid),
        .pValidAndForkStop(pValidAndForkStop),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .phi_n8_pValidArray_1(phi_n8_pValidArray_1),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_11(reg_value_11),
        .reg_value_12(reg_value_12),
        .reg_value_13(reg_value_13),
        .reg_value_5(reg_value_5),
        .reg_value_7(reg_value_7),
        .reg_value_8(reg_value_8),
        .reg_value_9(reg_value_9),
        .reg_value_reg(phi_n7_pValidArray_1),
        .reg_value_reg_0(reg_value_reg),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .tehb1_valid_0(tehb1_valid_0),
        .validArray(validArray),
        .validArray0(validArray0),
        .\validArray_reg[0]_0 (ValidArray),
        .\validArray_reg[0]_1 (oehb1_n_4),
        .\validArray_reg[0]_2 (oehb1_n_5),
        .\validArray_reg[0]_3 (\validArray_reg[0] ),
        .\validArray_reg[0]_4 (\validArray_reg[0]_0 ));
  design_1_sparseDemo_0_0_TEHB__parameterized0_162 tehb1
       (.D(D),
        .E(oehb1_n_4),
        .clk(clk),
        .\data_reg_reg[31]_0 ({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32}),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .\data_reg_reg[31]_2 (\data_reg_reg[31]_1 ),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .full_reg_reg_0(oehb1_n_5),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_18
   (full_reg,
    \validArray_reg[0] ,
    reg_in,
    Q,
    full_reg_reg,
    clk,
    rst,
    validArray0,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    reg_value,
    pValidAndForkStop,
    E,
    D,
    \data_reg_reg[0] ,
    \data_reg_reg[31] ,
    \data_reg_reg[31]_0 );
  output full_reg;
  output [0:0]\validArray_reg[0] ;
  output reg_in;
  output [31:0]Q;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input reg_value;
  input pValidAndForkStop;
  input [0:0]E;
  input [31:0]D;
  input [0:0]\data_reg_reg[0] ;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]\data_reg_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [0:0]\data_reg_reg[0] ;
  wire [31:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_reg;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value;
  wire rst;
  wire tehb1_n_1;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;
  wire [0:0]\validArray_reg[0] ;

  design_1_sparseDemo_0_0_OEHB__parameterized0_159 oehb1
       (.D({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32}),
        .Q(Q),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (\data_reg_reg[0] ),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0]_0 (\validArray_reg[0] ));
  design_1_sparseDemo_0_0_TEHB__parameterized0_160 tehb1
       (.D(D),
        .E(E),
        .clk(clk),
        .\data_reg_reg[31]_0 ({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32}),
        .\data_reg_reg[31]_1 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_2 (\data_reg_reg[31]_0 ),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_19
   (full_reg,
    Buffer_7_validArray_0,
    reg_in,
    Q,
    clk,
    rst,
    reg_value,
    ValidArray,
    oehb1_ready,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    reg_value_2,
    pValidAndForkStop,
    E,
    \dataInArray[0] ,
    \data_reg_reg[0] );
  output full_reg;
  output Buffer_7_validArray_0;
  output reg_in;
  output [31:0]Q;
  input clk;
  input rst;
  input reg_value;
  input [0:0]ValidArray;
  input oehb1_ready;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input reg_value_2;
  input pValidAndForkStop;
  input [0:0]E;
  input [31:0]\dataInArray[0] ;
  input [0:0]\data_reg_reg[0] ;

  wire Buffer_7_validArray_0;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire clk;
  wire [31:0]\dataInArray[0] ;
  wire [0:0]\dataOutArray[0] ;
  wire [0:0]\data_reg_reg[0] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire oehb1_ready;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire rst;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_33;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_157 oehb1
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .D({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .Q(Q),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (\data_reg_reg[0] ),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(reg_in),
        .reg_value_2(reg_value_2),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_158 tehb1
       (.D({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .E(E),
        .ValidArray(ValidArray),
        .clk(clk),
        .\dataInArray[0] (\dataInArray[0] ),
        .full_reg_reg_0(full_reg),
        .oehb1_ready(oehb1_ready),
        .reg_value(reg_value),
        .rst(rst),
        .validArray0(validArray0));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_2
   (full_reg,
    Buffer_12_validArray_0,
    Q,
    full_reg_reg,
    clk,
    rst,
    validArray0,
    full_reg_0,
    Buffer_12_pValidArray_0,
    D,
    E);
  output full_reg;
  output Buffer_12_validArray_0;
  output [13:0]Q;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;
  input full_reg_0;
  input Buffer_12_pValidArray_0;
  input [13:0]D;
  input [0:0]E;

  wire Buffer_12_pValidArray_0;
  wire Buffer_12_validArray_0;
  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire clk;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_reg;
  wire oehb1_n_1;
  wire rst;
  wire tehb1_n_1;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_2;
  wire tehb1_n_3;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_193 oehb1
       (.Buffer_12_pValidArray_0(Buffer_12_pValidArray_0),
        .Buffer_12_validArray_0(Buffer_12_validArray_0),
        .D({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14}),
        .E(oehb1_n_1),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[0]_0 (full_reg),
        .\data_reg_reg[0]_1 (E),
        .full_reg_0(full_reg_0),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_194 tehb1
       (.D(D),
        .E(oehb1_n_1),
        .clk(clk),
        .\data_reg_reg[13]_0 ({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14}),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_20
   (ValidArray,
    full_reg,
    phi_12_dataOutArray_0,
    \validArray_reg[0] ,
    D,
    \data_reg_reg[31] ,
    icmp_27_validArray_0,
    phi_12_pValidArray_2,
    blockStopArray,
    \validArray_reg[0]_0 ,
    reg_value,
    phi_12_validArray_0,
    phiC_12_validArray_1,
    \dataOutArray[0] ,
    phi_n2_dataOutArray_0,
    full_reg_0,
    Q,
    \data_reg_reg[31]_0 ,
    \data_reg_reg[31]_1 ,
    full_reg_1,
    reg_value_2,
    reg_value_3,
    \data_reg_reg[0] ,
    phi_12_dataInArray_0,
    reg_value_4,
    reg_value_reg,
    reg_value_5,
    clk,
    rst);
  output [0:0]ValidArray;
  output full_reg;
  output [31:0]phi_12_dataOutArray_0;
  output \validArray_reg[0] ;
  output [31:0]D;
  output [31:0]\data_reg_reg[31] ;
  output icmp_27_validArray_0;
  output phi_12_pValidArray_2;
  input [0:0]blockStopArray;
  input \validArray_reg[0]_0 ;
  input reg_value;
  input phi_12_validArray_0;
  input phiC_12_validArray_1;
  input [30:0]\dataOutArray[0] ;
  input [31:0]phi_n2_dataOutArray_0;
  input full_reg_0;
  input [31:0]Q;
  input [31:0]\data_reg_reg[31]_0 ;
  input [31:0]\data_reg_reg[31]_1 ;
  input full_reg_1;
  input reg_value_2;
  input reg_value_3;
  input [0:0]\data_reg_reg[0] ;
  input phi_12_dataInArray_0;
  input reg_value_4;
  input [0:0]reg_value_reg;
  input reg_value_5;
  input clk;
  input rst;

  wire [31:0]D;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire [30:0]\dataOutArray[0] ;
  wire [0:0]\data_reg_reg[0] ;
  wire [31:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire icmp_27_validArray_0;
  wire oehb1_n_1;
  wire phiC_12_validArray_1;
  wire phi_12_dataInArray_0;
  wire [31:0]phi_12_dataOutArray_0;
  wire phi_12_pValidArray_2;
  wire phi_12_validArray_0;
  wire [31:0]phi_n2_dataOutArray_0;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_3;
  wire reg_value_4;
  wire reg_value_5;
  wire [0:0]reg_value_reg;
  wire rst;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_33;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;
  wire \validArray_reg[0] ;
  wire \validArray_reg[0]_0 ;

  design_1_sparseDemo_0_0_OEHB__parameterized0_155 oehb1
       (.D(D),
        .E(oehb1_n_1),
        .Q(Q),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (\validArray_reg[0]_0 ),
        .\data_reg_reg[0]_1 (full_reg),
        .\data_reg_reg[0]_2 (\data_reg_reg[0] ),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .\data_reg_reg[31]_2 (\data_reg_reg[31]_1 ),
        .\data_reg_reg[31]_3 ({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .phiC_12_validArray_1(phiC_12_validArray_1),
        .phi_12_dataInArray_0(phi_12_dataInArray_0),
        .phi_12_dataOutArray_0(phi_12_dataOutArray_0),
        .phi_12_pValidArray_2(phi_12_pValidArray_2),
        .phi_12_validArray_0(phi_12_validArray_0),
        .phi_n2_dataOutArray_0(phi_n2_dataOutArray_0),
        .reg_value(reg_value),
        .reg_value_2(reg_value_2),
        .reg_value_3(reg_value_3),
        .reg_value_4(reg_value_4),
        .reg_value_5(reg_value_5),
        .reg_value_reg(reg_value_reg),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0]_0 (ValidArray),
        .\validArray_reg[0]_1 (\validArray_reg[0] ));
  design_1_sparseDemo_0_0_TEHB__parameterized0_156 tehb1
       (.E(oehb1_n_1),
        .ValidArray(ValidArray),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\data_reg_reg[31]_0 ({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .full_reg_reg_0(full_reg),
        .phi_12_dataOutArray_0(phi_12_dataOutArray_0),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(reg_value),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0] (\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_21
   (full_reg,
    ValidArray,
    full_reg_reg,
    clk,
    rst,
    validArray0);
  output full_reg;
  output [0:0]ValidArray;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;

  wire [0:0]ValidArray;
  wire clk;
  wire full_reg;
  wire full_reg_reg;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_153 oehb1
       (.ValidArray(ValidArray),
        .clk(clk),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_154 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg_reg_0(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_3
   (E,
    oehb1_ready,
    \validArray_reg[0] ,
    full_reg,
    full_reg_reg,
    \data_reg_reg[31] ,
    reg_value,
    ValidArray,
    full_reg_0,
    full_reg_1,
    fork_12_validArray_2,
    \dataOutArray[0] ,
    Buffer_7_validArray_0,
    full_reg_2,
    reg_value_3,
    icmp_9_validArray_0,
    clk,
    rst,
    Q);
  output [0:0]E;
  output oehb1_ready;
  output [0:0]\validArray_reg[0] ;
  output full_reg;
  output [0:0]full_reg_reg;
  output [31:0]\data_reg_reg[31] ;
  input reg_value;
  input [0:0]ValidArray;
  input full_reg_0;
  input full_reg_1;
  input fork_12_validArray_2;
  input [0:0]\dataOutArray[0] ;
  input Buffer_7_validArray_0;
  input full_reg_2;
  input reg_value_3;
  input icmp_9_validArray_0;
  input clk;
  input rst;
  input [31:0]Q;

  wire Buffer_7_validArray_0;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]\data_reg_reg[31] ;
  wire fork_12_validArray_2;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_2;
  wire [0:0]full_reg_reg;
  wire icmp_9_validArray_0;
  wire oehb1_n_1;
  wire oehb1_ready;
  wire reg_value;
  wire reg_value_3;
  wire rst;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_33;
  wire tehb1_n_34;
  wire tehb1_n_35;
  wire tehb1_n_36;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;
  wire [0:0]\validArray_reg[0] ;

  design_1_sparseDemo_0_0_OEHB__parameterized0_191 oehb1
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .D({tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33,tehb1_n_34,tehb1_n_35,tehb1_n_36}),
        .E(oehb1_n_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (full_reg),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .fork_12_validArray_2(fork_12_validArray_2),
        .full_reg_1(full_reg_1),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0]_0 (\validArray_reg[0] ));
  design_1_sparseDemo_0_0_TEHB__parameterized0_192 tehb1
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .D({tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33,tehb1_n_34,tehb1_n_35,tehb1_n_36}),
        .E(E),
        .Q(Q),
        .ValidArray(ValidArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (oehb1_n_1),
        .fork_12_validArray_2(fork_12_validArray_2),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .full_reg_2(full_reg_2),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .oehb1_ready(oehb1_ready),
        .reg_value(reg_value),
        .reg_value_3(reg_value_3),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0] (\validArray_reg[0] ));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_4
   (full_reg,
    Buffer_14_validArray_0,
    Q,
    full_reg_reg,
    clk,
    rst,
    validArray0,
    full_reg_0,
    Buffer_14_pValidArray_0,
    \dataOutArray[0] ,
    E);
  output full_reg;
  output Buffer_14_validArray_0;
  output [31:0]Q;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;
  input full_reg_0;
  input Buffer_14_pValidArray_0;
  input [31:0]\dataOutArray[0] ;
  input [0:0]E;

  wire Buffer_14_pValidArray_0;
  wire Buffer_14_validArray_0;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [31:0]\dataOutArray[0] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_reg;
  wire oehb1_n_1;
  wire rst;
  wire tehb1_n_1;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_189 oehb1
       (.Buffer_14_pValidArray_0(Buffer_14_pValidArray_0),
        .Buffer_14_validArray_0(Buffer_14_validArray_0),
        .D({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32}),
        .E(oehb1_n_1),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[0]_0 (full_reg),
        .\data_reg_reg[0]_1 (E),
        .full_reg_0(full_reg_0),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_190 tehb1
       (.D({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32}),
        .E(oehb1_n_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_5
   (full_reg,
    Buffer_15_validArray_0,
    branchReady,
    Q,
    full_reg_reg,
    clk,
    rst,
    validArray0,
    full_reg_0,
    \dataOutArray[0] ,
    joinValid,
    full_reg_1,
    load_7_dataOutArray_0,
    E);
  output full_reg;
  output Buffer_15_validArray_0;
  output branchReady;
  output [31:0]Q;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input joinValid;
  input full_reg_1;
  input [31:0]load_7_dataOutArray_0;
  input [0:0]E;

  wire Buffer_15_validArray_0;
  wire [0:0]E;
  wire [31:0]Q;
  wire branchReady;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_reg;
  wire joinValid;
  wire [31:0]load_7_dataOutArray_0;
  wire oehb1_n_1;
  wire rst;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_33;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_187 oehb1
       (.Buffer_15_validArray_0(Buffer_15_validArray_0),
        .D({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .E(oehb1_n_1),
        .Q(Q),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (full_reg),
        .\data_reg_reg[0]_1 (E),
        .full_reg_0(full_reg_0),
        .joinValid(joinValid),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_188 tehb1
       (.D({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .E(oehb1_n_1),
        .branchReady(branchReady),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .load_7_dataOutArray_0(load_7_dataOutArray_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_6
   (full_reg,
    Buffer_17_validArray_0,
    clk,
    rst,
    \dataOutArray[0] ,
    reg_value,
    icmp_27_validArray_0,
    validArray,
    oehb1_ready);
  output full_reg;
  output Buffer_17_validArray_0;
  input clk;
  input rst;
  input [0:0]\dataOutArray[0] ;
  input reg_value;
  input icmp_27_validArray_0;
  input [0:0]validArray;
  input oehb1_ready;

  wire Buffer_17_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire icmp_27_validArray_0;
  wire oehb1_ready;
  wire reg_value;
  wire rst;
  wire [0:0]validArray;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_185 oehb1
       (.Buffer_17_validArray_0(Buffer_17_validArray_0),
        .clk(clk),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_186 tehb1
       (.clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg(full_reg),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .oehb1_ready(oehb1_ready),
        .reg_value(reg_value),
        .rst(rst),
        .validArray(validArray),
        .validArray0(validArray0));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_7
   (full_reg,
    Buffer_18_validArray_0,
    reg_value_reg,
    reg_in,
    blockStopArray,
    phi_3_pValidArray_2,
    Q,
    full_reg_reg,
    clk,
    rst,
    validArray0,
    reg_value,
    icmp_31_pValidArray_0,
    full_reg_reg_0,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    joinValid,
    \data_reg_reg[0] ,
    branch_7_validArray_1,
    forkStop,
    reg_value_2,
    full_reg_3,
    branch_5_validArray_1,
    ValidArray,
    \data_reg_reg[31] ,
    E);
  output full_reg;
  output Buffer_18_validArray_0;
  output reg_value_reg;
  output reg_in;
  output [0:0]blockStopArray;
  output phi_3_pValidArray_2;
  output [31:0]Q;
  input full_reg_reg;
  input clk;
  input rst;
  input validArray0;
  input reg_value;
  input icmp_31_pValidArray_0;
  input full_reg_reg_0;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input joinValid;
  input [0:0]\data_reg_reg[0] ;
  input branch_7_validArray_1;
  input forkStop;
  input reg_value_2;
  input full_reg_3;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input [31:0]\data_reg_reg[31] ;
  input [0:0]E;

  wire Buffer_18_validArray_0;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire branch_5_validArray_1;
  wire branch_7_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [0:0]\data_reg_reg[0] ;
  wire [31:0]\data_reg_reg[31] ;
  wire forkStop;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_3;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire icmp_31_pValidArray_0;
  wire joinValid;
  wire oehb1_n_2;
  wire phi_3_pValidArray_2;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_reg;
  wire rst;
  wire tehb1_n_1;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB__parameterized0_183 oehb1
       (.D({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32}),
        .E(oehb1_n_2),
        .Q(Q),
        .ValidArray(ValidArray),
        .blockStopArray(blockStopArray),
        .branch_5_validArray_1(branch_5_validArray_1),
        .branch_7_validArray_1(branch_7_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (\data_reg_reg[0] ),
        .\data_reg_reg[0]_1 (full_reg),
        .\data_reg_reg[0]_2 (E),
        .forkStop(forkStop),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .full_reg_3(full_reg_3),
        .full_reg_reg(full_reg_reg_0),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .joinValid(joinValid),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_2(reg_value_2),
        .reg_value_reg(reg_value_reg),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0]_0 (Buffer_18_validArray_0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_184 tehb1
       (.D({tehb1_n_1,tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32}),
        .E(oehb1_n_2),
        .clk(clk),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_8
   (ValidArray,
    full_reg,
    phi_n0_validArray_0,
    D,
    Q,
    full_reg_0,
    \dataOutArray[0] ,
    branch_16_pValidArray_1,
    \validArray_reg[0] ,
    full_reg_i_3__12,
    reg_value,
    icmp_9_validArray_0,
    Buffer_7_validArray_0,
    branch_5_validArray_1,
    \data_reg_reg[31] ,
    clk,
    rst,
    \data_reg_reg[31]_0 );
  output [0:0]ValidArray;
  output full_reg;
  output phi_n0_validArray_0;
  output [31:0]D;
  output [31:0]Q;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input branch_16_pValidArray_1;
  input [0:0]\validArray_reg[0] ;
  input [0:0]full_reg_i_3__12;
  input reg_value;
  input icmp_9_validArray_0;
  input Buffer_7_validArray_0;
  input branch_5_validArray_1;
  input [31:0]\data_reg_reg[31] ;
  input clk;
  input rst;
  input [31:0]\data_reg_reg[31]_0 ;

  wire Buffer_7_validArray_0;
  wire [31:0]D;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire branch_16_pValidArray_1;
  wire branch_5_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg;
  wire full_reg_0;
  wire [0:0]full_reg_i_3__12;
  wire icmp_9_validArray_0;
  wire oehb1_n_1;
  wire phi_n0_validArray_0;
  wire reg_value;
  wire rst;
  wire tehb1_n_10;
  wire tehb1_n_11;
  wire tehb1_n_12;
  wire tehb1_n_13;
  wire tehb1_n_14;
  wire tehb1_n_15;
  wire tehb1_n_16;
  wire tehb1_n_17;
  wire tehb1_n_18;
  wire tehb1_n_19;
  wire tehb1_n_2;
  wire tehb1_n_20;
  wire tehb1_n_21;
  wire tehb1_n_22;
  wire tehb1_n_23;
  wire tehb1_n_24;
  wire tehb1_n_25;
  wire tehb1_n_26;
  wire tehb1_n_27;
  wire tehb1_n_28;
  wire tehb1_n_29;
  wire tehb1_n_3;
  wire tehb1_n_30;
  wire tehb1_n_31;
  wire tehb1_n_32;
  wire tehb1_n_33;
  wire tehb1_n_4;
  wire tehb1_n_5;
  wire tehb1_n_6;
  wire tehb1_n_7;
  wire tehb1_n_8;
  wire tehb1_n_9;
  wire validArray0;
  wire [0:0]\validArray_reg[0] ;

  design_1_sparseDemo_0_0_OEHB__parameterized0_181 oehb1
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .D({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .E(oehb1_n_1),
        .Q(Q),
        .branch_16_pValidArray_1(branch_16_pValidArray_1),
        .branch_5_validArray_1(branch_5_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0]_0 (\validArray_reg[0] ),
        .\data_reg_reg[0]_1 (full_reg),
        .\data_reg_reg[31]_0 (D),
        .\data_reg_reg[31]_1 (\data_reg_reg[31] ),
        .full_reg_0(full_reg_0),
        .full_reg_i_3__12(full_reg_i_3__12),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .phi_n0_validArray_0(phi_n0_validArray_0),
        .reg_value(reg_value),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0]_0 (ValidArray));
  design_1_sparseDemo_0_0_TEHB__parameterized0_182 tehb1
       (.D({tehb1_n_2,tehb1_n_3,tehb1_n_4,tehb1_n_5,tehb1_n_6,tehb1_n_7,tehb1_n_8,tehb1_n_9,tehb1_n_10,tehb1_n_11,tehb1_n_12,tehb1_n_13,tehb1_n_14,tehb1_n_15,tehb1_n_16,tehb1_n_17,tehb1_n_18,tehb1_n_19,tehb1_n_20,tehb1_n_21,tehb1_n_22,tehb1_n_23,tehb1_n_24,tehb1_n_25,tehb1_n_26,tehb1_n_27,tehb1_n_28,tehb1_n_29,tehb1_n_30,tehb1_n_31,tehb1_n_32,tehb1_n_33}),
        .E(oehb1_n_1),
        .ValidArray(ValidArray),
        .branch_16_pValidArray_1(branch_16_pValidArray_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[31]_0 (\data_reg_reg[31]_0 ),
        .full_reg_0(full_reg_0),
        .full_reg_reg_0(full_reg),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0] (\validArray_reg[0] ));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized0_9
   (full_reg,
    Buffer_2_validArray_0,
    load_7_dataOutArray_0,
    \dataInArray[0] ,
    D,
    DI,
    \data_reg_reg[16] ,
    \data_reg_reg[24] ,
    \data_reg_reg[30] ,
    load_18_dataOutArray_0,
    load_21_dataOutArray_0,
    clk,
    rst,
    \validArray_reg[0] ,
    full_reg_0,
    oehb1_ready,
    Q,
    A_ptr_din1,
    \data_reg_reg[31] ,
    sel_prev,
    full_reg_1,
    \data_reg_reg[31]_0 ,
    A_id_din1,
    \data_reg_reg[31]_1 ,
    sel_prev_2,
    full_reg_3,
    \buf_in_reg[2][31] ,
    A_val_din1,
    \buf_in_reg[2][31]_0 ,
    sel_prev_4,
    full_reg_5,
    \buf_in_reg[0][31] ,
    B_ptr_din1,
    \buf_in_reg[0][31]_0 ,
    \buf_in_reg[0][0] ,
    full_reg_6);
  output full_reg;
  output Buffer_2_validArray_0;
  output [31:0]load_7_dataOutArray_0;
  output [31:0]\dataInArray[0] ;
  output [30:0]D;
  output [7:0]DI;
  output [7:0]\data_reg_reg[16] ;
  output [7:0]\data_reg_reg[24] ;
  output [5:0]\data_reg_reg[30] ;
  output [31:0]load_18_dataOutArray_0;
  output [31:0]load_21_dataOutArray_0;
  input clk;
  input rst;
  input \validArray_reg[0] ;
  input full_reg_0;
  input oehb1_ready;
  input [31:0]Q;
  input [31:0]A_ptr_din1;
  input [31:0]\data_reg_reg[31] ;
  input sel_prev;
  input full_reg_1;
  input [31:0]\data_reg_reg[31]_0 ;
  input [31:0]A_id_din1;
  input [31:0]\data_reg_reg[31]_1 ;
  input sel_prev_2;
  input full_reg_3;
  input [31:0]\buf_in_reg[2][31] ;
  input [31:0]A_val_din1;
  input [31:0]\buf_in_reg[2][31]_0 ;
  input sel_prev_4;
  input full_reg_5;
  input [31:0]\buf_in_reg[0][31] ;
  input [31:0]B_ptr_din1;
  input [31:0]\buf_in_reg[0][31]_0 ;
  input [0:0]\buf_in_reg[0][0] ;
  input full_reg_6;

  wire [31:0]A_id_din1;
  wire [31:0]A_ptr_din1;
  wire [31:0]A_val_din1;
  wire [31:0]B_ptr_din1;
  wire Buffer_2_validArray_0;
  wire [30:0]D;
  wire [7:0]DI;
  wire [31:0]Q;
  wire [0:0]\buf_in_reg[0][0] ;
  wire [31:0]\buf_in_reg[0][31] ;
  wire [31:0]\buf_in_reg[0][31]_0 ;
  wire [31:0]\buf_in_reg[2][31] ;
  wire [31:0]\buf_in_reg[2][31]_0 ;
  wire clk;
  wire [31:0]\dataInArray[0] ;
  wire [7:0]\data_reg_reg[16] ;
  wire [7:0]\data_reg_reg[24] ;
  wire [5:0]\data_reg_reg[30] ;
  wire [31:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_3;
  wire full_reg_5;
  wire full_reg_6;
  wire [31:0]load_18_dataOutArray_0;
  wire [31:0]load_21_dataOutArray_0;
  wire [31:0]load_7_dataOutArray_0;
  wire oehb1_ready;
  wire rst;
  wire sel_prev;
  wire sel_prev_2;
  wire sel_prev_4;
  wire validArray0;
  wire \validArray_reg[0] ;

  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[0]_INST_0_i_1 
       (.I0(\data_reg_reg[31]_0 [0]),
        .I1(A_id_din1[0]),
        .I2(\data_reg_reg[31]_1 [0]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_10 
       (.I0(\data_reg_reg[31]_0 [9]),
        .I1(A_id_din1[9]),
        .I2(\data_reg_reg[31]_1 [9]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[16] [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_11 
       (.I0(\data_reg_reg[31]_0 [16]),
        .I1(A_id_din1[16]),
        .I2(\data_reg_reg[31]_1 [16]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [16]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_12 
       (.I0(\data_reg_reg[31]_0 [15]),
        .I1(A_id_din1[15]),
        .I2(\data_reg_reg[31]_1 [15]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [15]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_13 
       (.I0(\data_reg_reg[31]_0 [14]),
        .I1(A_id_din1[14]),
        .I2(\data_reg_reg[31]_1 [14]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [14]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_14 
       (.I0(\data_reg_reg[31]_0 [13]),
        .I1(A_id_din1[13]),
        .I2(\data_reg_reg[31]_1 [13]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_15 
       (.I0(\data_reg_reg[31]_0 [12]),
        .I1(A_id_din1[12]),
        .I2(\data_reg_reg[31]_1 [12]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_16 
       (.I0(\data_reg_reg[31]_0 [11]),
        .I1(A_id_din1[11]),
        .I2(\data_reg_reg[31]_1 [11]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_17 
       (.I0(\data_reg_reg[31]_0 [10]),
        .I1(A_id_din1[10]),
        .I2(\data_reg_reg[31]_1 [10]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_18 
       (.I0(\data_reg_reg[31]_0 [9]),
        .I1(A_id_din1[9]),
        .I2(\data_reg_reg[31]_1 [9]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [9]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_3 
       (.I0(\data_reg_reg[31]_0 [16]),
        .I1(A_id_din1[16]),
        .I2(\data_reg_reg[31]_1 [16]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[16] [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_4 
       (.I0(\data_reg_reg[31]_0 [15]),
        .I1(A_id_din1[15]),
        .I2(\data_reg_reg[31]_1 [15]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[16] [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_5 
       (.I0(\data_reg_reg[31]_0 [14]),
        .I1(A_id_din1[14]),
        .I2(\data_reg_reg[31]_1 [14]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[16] [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_6 
       (.I0(\data_reg_reg[31]_0 [13]),
        .I1(A_id_din1[13]),
        .I2(\data_reg_reg[31]_1 [13]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[16] [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_7 
       (.I0(\data_reg_reg[31]_0 [12]),
        .I1(A_id_din1[12]),
        .I2(\data_reg_reg[31]_1 [12]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[16] [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_8 
       (.I0(\data_reg_reg[31]_0 [11]),
        .I1(A_id_din1[11]),
        .I2(\data_reg_reg[31]_1 [11]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[16] [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[16]_INST_0_i_9 
       (.I0(\data_reg_reg[31]_0 [10]),
        .I1(A_id_din1[10]),
        .I2(\data_reg_reg[31]_1 [10]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[16] [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_10 
       (.I0(\data_reg_reg[31]_0 [17]),
        .I1(A_id_din1[17]),
        .I2(\data_reg_reg[31]_1 [17]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[24] [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_11 
       (.I0(\data_reg_reg[31]_0 [24]),
        .I1(A_id_din1[24]),
        .I2(\data_reg_reg[31]_1 [24]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [24]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_12 
       (.I0(\data_reg_reg[31]_0 [23]),
        .I1(A_id_din1[23]),
        .I2(\data_reg_reg[31]_1 [23]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [23]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_13 
       (.I0(\data_reg_reg[31]_0 [22]),
        .I1(A_id_din1[22]),
        .I2(\data_reg_reg[31]_1 [22]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [22]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_14 
       (.I0(\data_reg_reg[31]_0 [21]),
        .I1(A_id_din1[21]),
        .I2(\data_reg_reg[31]_1 [21]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [21]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_15 
       (.I0(\data_reg_reg[31]_0 [20]),
        .I1(A_id_din1[20]),
        .I2(\data_reg_reg[31]_1 [20]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [20]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_16 
       (.I0(\data_reg_reg[31]_0 [19]),
        .I1(A_id_din1[19]),
        .I2(\data_reg_reg[31]_1 [19]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [19]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_17 
       (.I0(\data_reg_reg[31]_0 [18]),
        .I1(A_id_din1[18]),
        .I2(\data_reg_reg[31]_1 [18]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [18]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_18 
       (.I0(\data_reg_reg[31]_0 [17]),
        .I1(A_id_din1[17]),
        .I2(\data_reg_reg[31]_1 [17]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [17]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_3 
       (.I0(\data_reg_reg[31]_0 [24]),
        .I1(A_id_din1[24]),
        .I2(\data_reg_reg[31]_1 [24]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[24] [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_4 
       (.I0(\data_reg_reg[31]_0 [23]),
        .I1(A_id_din1[23]),
        .I2(\data_reg_reg[31]_1 [23]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[24] [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_5 
       (.I0(\data_reg_reg[31]_0 [22]),
        .I1(A_id_din1[22]),
        .I2(\data_reg_reg[31]_1 [22]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[24] [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_6 
       (.I0(\data_reg_reg[31]_0 [21]),
        .I1(A_id_din1[21]),
        .I2(\data_reg_reg[31]_1 [21]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[24] [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_7 
       (.I0(\data_reg_reg[31]_0 [20]),
        .I1(A_id_din1[20]),
        .I2(\data_reg_reg[31]_1 [20]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[24] [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_8 
       (.I0(\data_reg_reg[31]_0 [19]),
        .I1(A_id_din1[19]),
        .I2(\data_reg_reg[31]_1 [19]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[24] [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[24]_INST_0_i_9 
       (.I0(\data_reg_reg[31]_0 [18]),
        .I1(A_id_din1[18]),
        .I2(\data_reg_reg[31]_1 [18]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[24] [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_10 
       (.I0(\data_reg_reg[31]_0 [31]),
        .I1(A_id_din1[31]),
        .I2(\data_reg_reg[31]_1 [31]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [31]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_11 
       (.I0(\data_reg_reg[31]_0 [30]),
        .I1(A_id_din1[30]),
        .I2(\data_reg_reg[31]_1 [30]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [30]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_12 
       (.I0(\data_reg_reg[31]_0 [29]),
        .I1(A_id_din1[29]),
        .I2(\data_reg_reg[31]_1 [29]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [29]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_13 
       (.I0(\data_reg_reg[31]_0 [28]),
        .I1(A_id_din1[28]),
        .I2(\data_reg_reg[31]_1 [28]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [28]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_14 
       (.I0(\data_reg_reg[31]_0 [27]),
        .I1(A_id_din1[27]),
        .I2(\data_reg_reg[31]_1 [27]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [27]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_15 
       (.I0(\data_reg_reg[31]_0 [26]),
        .I1(A_id_din1[26]),
        .I2(\data_reg_reg[31]_1 [26]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [26]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_16 
       (.I0(\data_reg_reg[31]_0 [25]),
        .I1(A_id_din1[25]),
        .I2(\data_reg_reg[31]_1 [25]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [25]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_4 
       (.I0(\data_reg_reg[31]_0 [30]),
        .I1(A_id_din1[30]),
        .I2(\data_reg_reg[31]_1 [30]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[30] [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_5 
       (.I0(\data_reg_reg[31]_0 [29]),
        .I1(A_id_din1[29]),
        .I2(\data_reg_reg[31]_1 [29]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[30] [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_6 
       (.I0(\data_reg_reg[31]_0 [28]),
        .I1(A_id_din1[28]),
        .I2(\data_reg_reg[31]_1 [28]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[30] [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_7 
       (.I0(\data_reg_reg[31]_0 [27]),
        .I1(A_id_din1[27]),
        .I2(\data_reg_reg[31]_1 [27]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[30] [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_8 
       (.I0(\data_reg_reg[31]_0 [26]),
        .I1(A_id_din1[26]),
        .I2(\data_reg_reg[31]_1 [26]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[30] [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[31]_INST_0_i_9 
       (.I0(\data_reg_reg[31]_0 [25]),
        .I1(A_id_din1[25]),
        .I2(\data_reg_reg[31]_1 [25]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\data_reg_reg[30] [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_10 
       (.I0(\data_reg_reg[31]_0 [1]),
        .I1(A_id_din1[1]),
        .I2(\data_reg_reg[31]_1 [1]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_11 
       (.I0(\data_reg_reg[31]_0 [8]),
        .I1(A_id_din1[8]),
        .I2(\data_reg_reg[31]_1 [8]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [8]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_12 
       (.I0(\data_reg_reg[31]_0 [7]),
        .I1(A_id_din1[7]),
        .I2(\data_reg_reg[31]_1 [7]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_13 
       (.I0(\data_reg_reg[31]_0 [6]),
        .I1(A_id_din1[6]),
        .I2(\data_reg_reg[31]_1 [6]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_14 
       (.I0(\data_reg_reg[31]_0 [5]),
        .I1(A_id_din1[5]),
        .I2(\data_reg_reg[31]_1 [5]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_15 
       (.I0(\data_reg_reg[31]_0 [4]),
        .I1(A_id_din1[4]),
        .I2(\data_reg_reg[31]_1 [4]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_16 
       (.I0(\data_reg_reg[31]_0 [3]),
        .I1(A_id_din1[3]),
        .I2(\data_reg_reg[31]_1 [3]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_17 
       (.I0(\data_reg_reg[31]_0 [2]),
        .I1(A_id_din1[2]),
        .I2(\data_reg_reg[31]_1 [2]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_18 
       (.I0(\data_reg_reg[31]_0 [1]),
        .I1(A_id_din1[1]),
        .I2(\data_reg_reg[31]_1 [1]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(\dataInArray[0] [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_3 
       (.I0(\data_reg_reg[31]_0 [8]),
        .I1(A_id_din1[8]),
        .I2(\data_reg_reg[31]_1 [8]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(DI[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_4 
       (.I0(\data_reg_reg[31]_0 [7]),
        .I1(A_id_din1[7]),
        .I2(\data_reg_reg[31]_1 [7]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(DI[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_5 
       (.I0(\data_reg_reg[31]_0 [6]),
        .I1(A_id_din1[6]),
        .I2(\data_reg_reg[31]_1 [6]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(DI[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_6 
       (.I0(\data_reg_reg[31]_0 [5]),
        .I1(A_id_din1[5]),
        .I2(\data_reg_reg[31]_1 [5]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(DI[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_7 
       (.I0(\data_reg_reg[31]_0 [4]),
        .I1(A_id_din1[4]),
        .I2(\data_reg_reg[31]_1 [4]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_8 
       (.I0(\data_reg_reg[31]_0 [3]),
        .I1(A_id_din1[3]),
        .I2(\data_reg_reg[31]_1 [3]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \B_ptr_address1[8]_INST_0_i_9 
       (.I0(\data_reg_reg[31]_0 [2]),
        .I1(A_id_din1[2]),
        .I2(\data_reg_reg[31]_1 [2]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][0]_i_1 
       (.I0(\buf_in_reg[0][31] [0]),
        .I1(B_ptr_din1[0]),
        .I2(\buf_in_reg[0][31]_0 [0]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][10]_i_1 
       (.I0(\buf_in_reg[0][31] [10]),
        .I1(B_ptr_din1[10]),
        .I2(\buf_in_reg[0][31]_0 [10]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][11]_i_1 
       (.I0(\buf_in_reg[0][31] [11]),
        .I1(B_ptr_din1[11]),
        .I2(\buf_in_reg[0][31]_0 [11]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][12]_i_1 
       (.I0(\buf_in_reg[0][31] [12]),
        .I1(B_ptr_din1[12]),
        .I2(\buf_in_reg[0][31]_0 [12]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][13]_i_1 
       (.I0(\buf_in_reg[0][31] [13]),
        .I1(B_ptr_din1[13]),
        .I2(\buf_in_reg[0][31]_0 [13]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][14]_i_1 
       (.I0(\buf_in_reg[0][31] [14]),
        .I1(B_ptr_din1[14]),
        .I2(\buf_in_reg[0][31]_0 [14]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[14]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][15]_i_1 
       (.I0(\buf_in_reg[0][31] [15]),
        .I1(B_ptr_din1[15]),
        .I2(\buf_in_reg[0][31]_0 [15]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[15]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][16]_i_1 
       (.I0(\buf_in_reg[0][31] [16]),
        .I1(B_ptr_din1[16]),
        .I2(\buf_in_reg[0][31]_0 [16]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[16]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][17]_i_1 
       (.I0(\buf_in_reg[0][31] [17]),
        .I1(B_ptr_din1[17]),
        .I2(\buf_in_reg[0][31]_0 [17]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[17]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][18]_i_1 
       (.I0(\buf_in_reg[0][31] [18]),
        .I1(B_ptr_din1[18]),
        .I2(\buf_in_reg[0][31]_0 [18]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[18]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][19]_i_1 
       (.I0(\buf_in_reg[0][31] [19]),
        .I1(B_ptr_din1[19]),
        .I2(\buf_in_reg[0][31]_0 [19]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[19]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][1]_i_1 
       (.I0(\buf_in_reg[0][31] [1]),
        .I1(B_ptr_din1[1]),
        .I2(\buf_in_reg[0][31]_0 [1]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][20]_i_1 
       (.I0(\buf_in_reg[0][31] [20]),
        .I1(B_ptr_din1[20]),
        .I2(\buf_in_reg[0][31]_0 [20]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[20]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][21]_i_1 
       (.I0(\buf_in_reg[0][31] [21]),
        .I1(B_ptr_din1[21]),
        .I2(\buf_in_reg[0][31]_0 [21]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[21]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][22]_i_1 
       (.I0(\buf_in_reg[0][31] [22]),
        .I1(B_ptr_din1[22]),
        .I2(\buf_in_reg[0][31]_0 [22]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[22]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][23]_i_1 
       (.I0(\buf_in_reg[0][31] [23]),
        .I1(B_ptr_din1[23]),
        .I2(\buf_in_reg[0][31]_0 [23]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[23]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][24]_i_1 
       (.I0(\buf_in_reg[0][31] [24]),
        .I1(B_ptr_din1[24]),
        .I2(\buf_in_reg[0][31]_0 [24]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[24]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][25]_i_1 
       (.I0(\buf_in_reg[0][31] [25]),
        .I1(B_ptr_din1[25]),
        .I2(\buf_in_reg[0][31]_0 [25]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[25]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][26]_i_1 
       (.I0(\buf_in_reg[0][31] [26]),
        .I1(B_ptr_din1[26]),
        .I2(\buf_in_reg[0][31]_0 [26]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[26]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][27]_i_1 
       (.I0(\buf_in_reg[0][31] [27]),
        .I1(B_ptr_din1[27]),
        .I2(\buf_in_reg[0][31]_0 [27]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[27]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][28]_i_1 
       (.I0(\buf_in_reg[0][31] [28]),
        .I1(B_ptr_din1[28]),
        .I2(\buf_in_reg[0][31]_0 [28]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[28]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][29]_i_1 
       (.I0(\buf_in_reg[0][31] [29]),
        .I1(B_ptr_din1[29]),
        .I2(\buf_in_reg[0][31]_0 [29]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[29]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][2]_i_1 
       (.I0(\buf_in_reg[0][31] [2]),
        .I1(B_ptr_din1[2]),
        .I2(\buf_in_reg[0][31]_0 [2]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][30]_i_1 
       (.I0(\buf_in_reg[0][31] [30]),
        .I1(B_ptr_din1[30]),
        .I2(\buf_in_reg[0][31]_0 [30]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[30]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][31]_i_2 
       (.I0(\buf_in_reg[0][31] [31]),
        .I1(B_ptr_din1[31]),
        .I2(\buf_in_reg[0][31]_0 [31]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[31]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][3]_i_1 
       (.I0(\buf_in_reg[0][31] [3]),
        .I1(B_ptr_din1[3]),
        .I2(\buf_in_reg[0][31]_0 [3]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][4]_i_1 
       (.I0(\buf_in_reg[0][31] [4]),
        .I1(B_ptr_din1[4]),
        .I2(\buf_in_reg[0][31]_0 [4]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][5]_i_1 
       (.I0(\buf_in_reg[0][31] [5]),
        .I1(B_ptr_din1[5]),
        .I2(\buf_in_reg[0][31]_0 [5]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][6]_i_1 
       (.I0(\buf_in_reg[0][31] [6]),
        .I1(B_ptr_din1[6]),
        .I2(\buf_in_reg[0][31]_0 [6]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][7]_i_1 
       (.I0(\buf_in_reg[0][31] [7]),
        .I1(B_ptr_din1[7]),
        .I2(\buf_in_reg[0][31]_0 [7]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][8]_i_1 
       (.I0(\buf_in_reg[0][31] [8]),
        .I1(B_ptr_din1[8]),
        .I2(\buf_in_reg[0][31]_0 [8]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[8]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[0][9]_i_1 
       (.I0(\buf_in_reg[0][31] [9]),
        .I1(B_ptr_din1[9]),
        .I2(\buf_in_reg[0][31]_0 [9]),
        .I3(\buf_in_reg[0][0] ),
        .I4(full_reg_6),
        .O(load_21_dataOutArray_0[9]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][0]_i_1 
       (.I0(\buf_in_reg[2][31] [0]),
        .I1(A_val_din1[0]),
        .I2(\buf_in_reg[2][31]_0 [0]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][10]_i_1 
       (.I0(\buf_in_reg[2][31] [10]),
        .I1(A_val_din1[10]),
        .I2(\buf_in_reg[2][31]_0 [10]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][11]_i_1 
       (.I0(\buf_in_reg[2][31] [11]),
        .I1(A_val_din1[11]),
        .I2(\buf_in_reg[2][31]_0 [11]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][12]_i_1 
       (.I0(\buf_in_reg[2][31] [12]),
        .I1(A_val_din1[12]),
        .I2(\buf_in_reg[2][31]_0 [12]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][13]_i_1 
       (.I0(\buf_in_reg[2][31] [13]),
        .I1(A_val_din1[13]),
        .I2(\buf_in_reg[2][31]_0 [13]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][14]_i_1 
       (.I0(\buf_in_reg[2][31] [14]),
        .I1(A_val_din1[14]),
        .I2(\buf_in_reg[2][31]_0 [14]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[14]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][15]_i_1 
       (.I0(\buf_in_reg[2][31] [15]),
        .I1(A_val_din1[15]),
        .I2(\buf_in_reg[2][31]_0 [15]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[15]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][16]_i_1 
       (.I0(\buf_in_reg[2][31] [16]),
        .I1(A_val_din1[16]),
        .I2(\buf_in_reg[2][31]_0 [16]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[16]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][17]_i_1 
       (.I0(\buf_in_reg[2][31] [17]),
        .I1(A_val_din1[17]),
        .I2(\buf_in_reg[2][31]_0 [17]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[17]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][18]_i_1 
       (.I0(\buf_in_reg[2][31] [18]),
        .I1(A_val_din1[18]),
        .I2(\buf_in_reg[2][31]_0 [18]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[18]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][19]_i_1 
       (.I0(\buf_in_reg[2][31] [19]),
        .I1(A_val_din1[19]),
        .I2(\buf_in_reg[2][31]_0 [19]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[19]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][1]_i_1 
       (.I0(\buf_in_reg[2][31] [1]),
        .I1(A_val_din1[1]),
        .I2(\buf_in_reg[2][31]_0 [1]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][20]_i_1 
       (.I0(\buf_in_reg[2][31] [20]),
        .I1(A_val_din1[20]),
        .I2(\buf_in_reg[2][31]_0 [20]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[20]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][21]_i_1 
       (.I0(\buf_in_reg[2][31] [21]),
        .I1(A_val_din1[21]),
        .I2(\buf_in_reg[2][31]_0 [21]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[21]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][22]_i_1 
       (.I0(\buf_in_reg[2][31] [22]),
        .I1(A_val_din1[22]),
        .I2(\buf_in_reg[2][31]_0 [22]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[22]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][23]_i_1 
       (.I0(\buf_in_reg[2][31] [23]),
        .I1(A_val_din1[23]),
        .I2(\buf_in_reg[2][31]_0 [23]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[23]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][24]_i_1 
       (.I0(\buf_in_reg[2][31] [24]),
        .I1(A_val_din1[24]),
        .I2(\buf_in_reg[2][31]_0 [24]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[24]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][25]_i_1 
       (.I0(\buf_in_reg[2][31] [25]),
        .I1(A_val_din1[25]),
        .I2(\buf_in_reg[2][31]_0 [25]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[25]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][26]_i_1 
       (.I0(\buf_in_reg[2][31] [26]),
        .I1(A_val_din1[26]),
        .I2(\buf_in_reg[2][31]_0 [26]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[26]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][27]_i_1 
       (.I0(\buf_in_reg[2][31] [27]),
        .I1(A_val_din1[27]),
        .I2(\buf_in_reg[2][31]_0 [27]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[27]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][28]_i_1 
       (.I0(\buf_in_reg[2][31] [28]),
        .I1(A_val_din1[28]),
        .I2(\buf_in_reg[2][31]_0 [28]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[28]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][29]_i_1 
       (.I0(\buf_in_reg[2][31] [29]),
        .I1(A_val_din1[29]),
        .I2(\buf_in_reg[2][31]_0 [29]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[29]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][2]_i_1 
       (.I0(\buf_in_reg[2][31] [2]),
        .I1(A_val_din1[2]),
        .I2(\buf_in_reg[2][31]_0 [2]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][30]_i_1 
       (.I0(\buf_in_reg[2][31] [30]),
        .I1(A_val_din1[30]),
        .I2(\buf_in_reg[2][31]_0 [30]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[30]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][31]_i_2 
       (.I0(\buf_in_reg[2][31] [31]),
        .I1(A_val_din1[31]),
        .I2(\buf_in_reg[2][31]_0 [31]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[31]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][3]_i_1 
       (.I0(\buf_in_reg[2][31] [3]),
        .I1(A_val_din1[3]),
        .I2(\buf_in_reg[2][31]_0 [3]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][4]_i_1 
       (.I0(\buf_in_reg[2][31] [4]),
        .I1(A_val_din1[4]),
        .I2(\buf_in_reg[2][31]_0 [4]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][5]_i_1 
       (.I0(\buf_in_reg[2][31] [5]),
        .I1(A_val_din1[5]),
        .I2(\buf_in_reg[2][31]_0 [5]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][6]_i_1 
       (.I0(\buf_in_reg[2][31] [6]),
        .I1(A_val_din1[6]),
        .I2(\buf_in_reg[2][31]_0 [6]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][7]_i_1 
       (.I0(\buf_in_reg[2][31] [7]),
        .I1(A_val_din1[7]),
        .I2(\buf_in_reg[2][31]_0 [7]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][8]_i_1 
       (.I0(\buf_in_reg[2][31] [8]),
        .I1(A_val_din1[8]),
        .I2(\buf_in_reg[2][31]_0 [8]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[8]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \buf_in[2][9]_i_1 
       (.I0(\buf_in_reg[2][31] [9]),
        .I1(A_val_din1[9]),
        .I2(\buf_in_reg[2][31]_0 [9]),
        .I3(sel_prev_4),
        .I4(full_reg_5),
        .O(load_18_dataOutArray_0[9]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(A_ptr_din1[0]),
        .I2(\data_reg_reg[31] [0]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[10]_i_1 
       (.I0(Q[10]),
        .I1(A_ptr_din1[10]),
        .I2(\data_reg_reg[31] [10]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[10]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [10]),
        .I1(A_id_din1[10]),
        .I2(\data_reg_reg[31]_1 [10]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[11]_i_1 
       (.I0(Q[11]),
        .I1(A_ptr_din1[11]),
        .I2(\data_reg_reg[31] [11]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[11]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [11]),
        .I1(A_id_din1[11]),
        .I2(\data_reg_reg[31]_1 [11]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[12]_i_1 
       (.I0(Q[12]),
        .I1(A_ptr_din1[12]),
        .I2(\data_reg_reg[31] [12]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[12]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [12]),
        .I1(A_id_din1[12]),
        .I2(\data_reg_reg[31]_1 [12]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[13]_i_1 
       (.I0(Q[13]),
        .I1(A_ptr_din1[13]),
        .I2(\data_reg_reg[31] [13]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[13]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [13]),
        .I1(A_id_din1[13]),
        .I2(\data_reg_reg[31]_1 [13]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[14]_i_1 
       (.I0(Q[14]),
        .I1(A_ptr_din1[14]),
        .I2(\data_reg_reg[31] [14]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[14]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[14]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [14]),
        .I1(A_id_din1[14]),
        .I2(\data_reg_reg[31]_1 [14]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[15]_i_1 
       (.I0(Q[15]),
        .I1(A_ptr_din1[15]),
        .I2(\data_reg_reg[31] [15]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[15]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[15]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [15]),
        .I1(A_id_din1[15]),
        .I2(\data_reg_reg[31]_1 [15]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[16]_i_1 
       (.I0(Q[16]),
        .I1(A_ptr_din1[16]),
        .I2(\data_reg_reg[31] [16]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[16]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[16]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [16]),
        .I1(A_id_din1[16]),
        .I2(\data_reg_reg[31]_1 [16]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[17]_i_1 
       (.I0(Q[17]),
        .I1(A_ptr_din1[17]),
        .I2(\data_reg_reg[31] [17]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[17]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[17]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [17]),
        .I1(A_id_din1[17]),
        .I2(\data_reg_reg[31]_1 [17]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[18]_i_1 
       (.I0(Q[18]),
        .I1(A_ptr_din1[18]),
        .I2(\data_reg_reg[31] [18]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[18]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[18]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [18]),
        .I1(A_id_din1[18]),
        .I2(\data_reg_reg[31]_1 [18]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[19]_i_1 
       (.I0(Q[19]),
        .I1(A_ptr_din1[19]),
        .I2(\data_reg_reg[31] [19]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[19]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[19]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [19]),
        .I1(A_id_din1[19]),
        .I2(\data_reg_reg[31]_1 [19]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(A_ptr_din1[1]),
        .I2(\data_reg_reg[31] [1]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[1]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [1]),
        .I1(A_id_din1[1]),
        .I2(\data_reg_reg[31]_1 [1]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[20]_i_1 
       (.I0(Q[20]),
        .I1(A_ptr_din1[20]),
        .I2(\data_reg_reg[31] [20]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[20]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[20]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [20]),
        .I1(A_id_din1[20]),
        .I2(\data_reg_reg[31]_1 [20]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[21]_i_1 
       (.I0(Q[21]),
        .I1(A_ptr_din1[21]),
        .I2(\data_reg_reg[31] [21]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[21]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[21]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [21]),
        .I1(A_id_din1[21]),
        .I2(\data_reg_reg[31]_1 [21]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[22]_i_1 
       (.I0(Q[22]),
        .I1(A_ptr_din1[22]),
        .I2(\data_reg_reg[31] [22]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[22]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[22]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [22]),
        .I1(A_id_din1[22]),
        .I2(\data_reg_reg[31]_1 [22]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[23]_i_1 
       (.I0(Q[23]),
        .I1(A_ptr_din1[23]),
        .I2(\data_reg_reg[31] [23]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[23]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[23]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [23]),
        .I1(A_id_din1[23]),
        .I2(\data_reg_reg[31]_1 [23]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[24]_i_1 
       (.I0(Q[24]),
        .I1(A_ptr_din1[24]),
        .I2(\data_reg_reg[31] [24]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[24]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[24]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [24]),
        .I1(A_id_din1[24]),
        .I2(\data_reg_reg[31]_1 [24]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[25]_i_1 
       (.I0(Q[25]),
        .I1(A_ptr_din1[25]),
        .I2(\data_reg_reg[31] [25]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[25]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[25]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [25]),
        .I1(A_id_din1[25]),
        .I2(\data_reg_reg[31]_1 [25]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[26]_i_1 
       (.I0(Q[26]),
        .I1(A_ptr_din1[26]),
        .I2(\data_reg_reg[31] [26]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[26]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[26]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [26]),
        .I1(A_id_din1[26]),
        .I2(\data_reg_reg[31]_1 [26]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[27]_i_1 
       (.I0(Q[27]),
        .I1(A_ptr_din1[27]),
        .I2(\data_reg_reg[31] [27]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[27]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[27]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [27]),
        .I1(A_id_din1[27]),
        .I2(\data_reg_reg[31]_1 [27]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[28]_i_1 
       (.I0(Q[28]),
        .I1(A_ptr_din1[28]),
        .I2(\data_reg_reg[31] [28]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[28]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[28]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [28]),
        .I1(A_id_din1[28]),
        .I2(\data_reg_reg[31]_1 [28]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[29]_i_1 
       (.I0(Q[29]),
        .I1(A_ptr_din1[29]),
        .I2(\data_reg_reg[31] [29]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[29]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[29]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [29]),
        .I1(A_id_din1[29]),
        .I2(\data_reg_reg[31]_1 [29]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(A_ptr_din1[2]),
        .I2(\data_reg_reg[31] [2]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[2]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [2]),
        .I1(A_id_din1[2]),
        .I2(\data_reg_reg[31]_1 [2]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[30]_i_1 
       (.I0(Q[30]),
        .I1(A_ptr_din1[30]),
        .I2(\data_reg_reg[31] [30]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[30]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[30]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [30]),
        .I1(A_id_din1[30]),
        .I2(\data_reg_reg[31]_1 [30]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[31]_i_2 
       (.I0(Q[31]),
        .I1(A_ptr_din1[31]),
        .I2(\data_reg_reg[31] [31]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[31]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[31]_i_2__0 
       (.I0(\data_reg_reg[31]_0 [31]),
        .I1(A_id_din1[31]),
        .I2(\data_reg_reg[31]_1 [31]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(A_ptr_din1[3]),
        .I2(\data_reg_reg[31] [3]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[3]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [3]),
        .I1(A_id_din1[3]),
        .I2(\data_reg_reg[31]_1 [3]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(A_ptr_din1[4]),
        .I2(\data_reg_reg[31] [4]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[4]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [4]),
        .I1(A_id_din1[4]),
        .I2(\data_reg_reg[31]_1 [4]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(A_ptr_din1[5]),
        .I2(\data_reg_reg[31] [5]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[5]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [5]),
        .I1(A_id_din1[5]),
        .I2(\data_reg_reg[31]_1 [5]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[6]_i_1 
       (.I0(Q[6]),
        .I1(A_ptr_din1[6]),
        .I2(\data_reg_reg[31] [6]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[6]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [6]),
        .I1(A_id_din1[6]),
        .I2(\data_reg_reg[31]_1 [6]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[7]_i_1 
       (.I0(Q[7]),
        .I1(A_ptr_din1[7]),
        .I2(\data_reg_reg[31] [7]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[7]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [7]),
        .I1(A_id_din1[7]),
        .I2(\data_reg_reg[31]_1 [7]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[8]_i_1 
       (.I0(Q[8]),
        .I1(A_ptr_din1[8]),
        .I2(\data_reg_reg[31] [8]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[8]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[8]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [8]),
        .I1(A_id_din1[8]),
        .I2(\data_reg_reg[31]_1 [8]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[9]_i_1 
       (.I0(Q[9]),
        .I1(A_ptr_din1[9]),
        .I2(\data_reg_reg[31] [9]),
        .I3(sel_prev),
        .I4(full_reg_1),
        .O(load_7_dataOutArray_0[9]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \data_reg[9]_i_1__0 
       (.I0(\data_reg_reg[31]_0 [9]),
        .I1(A_id_din1[9]),
        .I2(\data_reg_reg[31]_1 [9]),
        .I3(sel_prev_2),
        .I4(full_reg_3),
        .O(D[8]));
  design_1_sparseDemo_0_0_OEHB__parameterized0_179 oehb1
       (.Buffer_2_validArray_0(Buffer_2_validArray_0),
        .clk(clk),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_180 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .oehb1_ready(oehb1_ready),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0] (\validArray_reg[0] ));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized1
   (full_reg,
    Buffer_21_validArray_0,
    clk,
    rst,
    validArray0,
    full_reg_0,
    tehb1_valid);
  output full_reg;
  output Buffer_21_validArray_0;
  input clk;
  input rst;
  input validArray0;
  input full_reg_0;
  input tehb1_valid;

  wire Buffer_21_validArray_0;
  wire clk;
  wire full_reg;
  wire full_reg0;
  wire full_reg_0;
  wire rst;
  wire tehb1_valid;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB_175 oehb1
       (.Buffer_21_validArray_0(Buffer_21_validArray_0),
        .clk(clk),
        .full_reg0(full_reg0),
        .full_reg_0(full_reg_0),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB_176 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg0(full_reg0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized1_11
   (full_reg,
    Buffer_22_validArray_0,
    reg_in,
    full_reg0,
    clk,
    rst,
    validArray0,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    reg_value,
    pValidAndForkStop);
  output full_reg;
  output Buffer_22_validArray_0;
  output reg_in;
  input full_reg0;
  input clk;
  input rst;
  input validArray0;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input reg_value;
  input pValidAndForkStop;

  wire Buffer_22_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_1;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB_173 oehb1
       (.Buffer_22_validArray_0(Buffer_22_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB_174 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg0(full_reg0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized1_12
   (full_reg,
    Buffer_23_validArray_0,
    reg_in,
    \validArray_reg[0] ,
    phiC_11_validArray_0,
    clk,
    rst,
    full_reg_0,
    reg_value,
    full_reg_1,
    reg_value_2,
    reg_value_3,
    forkStop,
    fork_12_validArray_5,
    \dataOutArray[0] ,
    Buffer_22_validArray_0);
  output full_reg;
  output Buffer_23_validArray_0;
  output reg_in;
  output \validArray_reg[0] ;
  output phiC_11_validArray_0;
  input clk;
  input rst;
  input full_reg_0;
  input reg_value;
  input full_reg_1;
  input reg_value_2;
  input reg_value_3;
  input forkStop;
  input fork_12_validArray_5;
  input [0:0]\dataOutArray[0] ;
  input Buffer_22_validArray_0;

  wire Buffer_22_validArray_0;
  wire Buffer_23_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_12_validArray_5;
  wire full_reg;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_1;
  wire phiC_11_validArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_3;
  wire rst;
  wire \validArray_reg[0] ;

  design_1_sparseDemo_0_0_OEHB_171 oehb1
       (.Buffer_22_validArray_0(Buffer_22_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .forkStop(forkStop),
        .fork_12_validArray_5(fork_12_validArray_5),
        .full_reg(full_reg),
        .full_reg0(full_reg0),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .phiC_11_validArray_0(phiC_11_validArray_0),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_2(reg_value_2),
        .reg_value_3(reg_value_3),
        .rst(rst),
        .\validArray_reg[0]_0 (Buffer_23_validArray_0),
        .\validArray_reg[0]_1 (\validArray_reg[0] ));
  design_1_sparseDemo_0_0_TEHB_172 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg0(full_reg0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized1_13
   (full_reg,
    Buffer_24_validArray_0,
    full_reg0,
    clk,
    rst,
    validArray0);
  output full_reg;
  output Buffer_24_validArray_0;
  input full_reg0;
  input clk;
  input rst;
  input validArray0;

  wire Buffer_24_validArray_0;
  wire clk;
  wire full_reg;
  wire full_reg0;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB_169 oehb1
       (.Buffer_24_validArray_0(Buffer_24_validArray_0),
        .clk(clk),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB_170 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg0(full_reg0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "elasticBuffer" *) 
module design_1_sparseDemo_0_0_elasticBuffer__parameterized1_14
   (full_reg,
    Buffer_25_validArray_0,
    full_reg0,
    oehb1_valid,
    phi_C1_validArray,
    clk,
    rst,
    validArray0,
    forkStop,
    \dataOutArray[0] ,
    reg_value,
    reg_value_0,
    icmp_31_pValidArray_0,
    Buffer_21_validArray_0,
    full_reg_reg,
    reg_value_1,
    icmp_9_validArray_0,
    Buffer_22_validArray_0,
    full_reg_2,
    tehb1_valid);
  output full_reg;
  output Buffer_25_validArray_0;
  output full_reg0;
  output oehb1_valid;
  output phi_C1_validArray;
  input clk;
  input rst;
  input validArray0;
  input forkStop;
  input [0:0]\dataOutArray[0] ;
  input reg_value;
  input reg_value_0;
  input icmp_31_pValidArray_0;
  input Buffer_21_validArray_0;
  input [0:0]full_reg_reg;
  input reg_value_1;
  input icmp_9_validArray_0;
  input Buffer_22_validArray_0;
  input full_reg_2;
  input tehb1_valid;

  wire Buffer_21_validArray_0;
  wire Buffer_22_validArray_0;
  wire Buffer_25_validArray_0;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire full_reg;
  wire full_reg0;
  wire full_reg0_0;
  wire full_reg_2;
  wire [0:0]full_reg_reg;
  wire icmp_31_pValidArray_0;
  wire icmp_9_validArray_0;
  wire oehb1_valid;
  wire phi_C1_validArray;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire rst;
  wire tehb1_valid;
  wire validArray0;

  design_1_sparseDemo_0_0_OEHB_167 oehb1
       (.Buffer_21_validArray_0(Buffer_21_validArray_0),
        .Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_25_validArray_0(Buffer_25_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .forkStop(forkStop),
        .full_reg0(full_reg0),
        .full_reg0_0(full_reg0_0),
        .full_reg_2(full_reg_2),
        .full_reg_reg(full_reg_reg),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .oehb1_valid(oehb1_valid),
        .phi_C1_validArray(phi_C1_validArray),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_1(reg_value_1),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_TEHB_168 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg0(full_reg0_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork
   (reg_value,
    reg_value_0,
    reg_value_1,
    reg_value_2,
    reg_in,
    clk,
    rst,
    reg_in_3,
    reg_in_4,
    reg_in_5);
  output reg_value;
  output reg_value_0;
  output reg_value_1;
  output reg_value_2;
  input reg_in;
  input clk;
  input rst;
  input reg_in_3;
  input reg_in_4;
  input reg_in_5;

  wire clk;
  wire reg_in;
  wire reg_in_3;
  wire reg_in_4;
  wire reg_in_5;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_2;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_133 \generateBlocks[0].regblock 
       (.clk(clk),
        .reg_in_5(reg_in_5),
        .reg_value_2(reg_value_2),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_134 \generateBlocks[1].regblock 
       (.clk(clk),
        .reg_in_4(reg_in_4),
        .reg_value_1(reg_value_1),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_135 \generateBlocks[2].regblock 
       (.clk(clk),
        .reg_in_3(reg_in_3),
        .reg_value_0(reg_value_0),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_136 \generateBlocks[3].regblock 
       (.clk(clk),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork_29
   (reg_value,
    reg_value_0,
    reg_value_1,
    reg_value_2,
    E,
    reg_value_reg,
    joinValid,
    reg_value_reg_0,
    reg_in,
    clk,
    rst,
    reg_in_3,
    reg_in_4,
    reg_in_5,
    branch_7_validArray_1,
    Buffer_18_validArray_0,
    full_reg,
    reg_value_6,
    full_reg_7,
    branch_5_validArray_1,
    ValidArray,
    branchReady,
    icmp_31_pValidArray_0,
    \dataOutArray[0] ,
    full_reg_8,
    \data_reg_reg[31] ,
    phi_3_pValidArray_2,
    phi_29_validArray_0,
    reg_value_9);
  output reg_value;
  output reg_value_0;
  output reg_value_1;
  output reg_value_2;
  output [0:0]E;
  output reg_value_reg;
  output joinValid;
  output reg_value_reg_0;
  input reg_in;
  input clk;
  input rst;
  input reg_in_3;
  input reg_in_4;
  input reg_in_5;
  input branch_7_validArray_1;
  input Buffer_18_validArray_0;
  input full_reg;
  input reg_value_6;
  input full_reg_7;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input branchReady;
  input icmp_31_pValidArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_8;
  input \data_reg_reg[31] ;
  input phi_3_pValidArray_2;
  input phi_29_validArray_0;
  input reg_value_9;

  wire Buffer_18_validArray_0;
  wire [0:0]E;
  wire [0:0]ValidArray;
  wire branchReady;
  wire branch_5_validArray_1;
  wire branch_7_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_7;
  wire full_reg_8;
  wire icmp_31_pValidArray_0;
  wire joinValid;
  wire phi_29_validArray_0;
  wire phi_3_pValidArray_2;
  wire reg_in;
  wire reg_in_3;
  wire reg_in_4;
  wire reg_in_5;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_2;
  wire reg_value_6;
  wire reg_value_9;
  wire reg_value_reg;
  wire reg_value_reg_0;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_112 \generateBlocks[0].regblock 
       (.clk(clk),
        .reg_in_5(reg_in_5),
        .reg_value_2(reg_value_2),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_113 \generateBlocks[1].regblock 
       (.ValidArray(ValidArray),
        .branchReady(branchReady),
        .branch_5_validArray_1(branch_5_validArray_1),
        .clk(clk),
        .full_reg_7(full_reg_7),
        .joinValid(joinValid),
        .phi_29_validArray_0(phi_29_validArray_0),
        .reg_in_4(reg_in_4),
        .reg_value_1(reg_value_1),
        .reg_value_6(reg_value_6),
        .reg_value_reg_0(reg_value_reg),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_114 \generateBlocks[2].regblock 
       (.Buffer_18_validArray_0(Buffer_18_validArray_0),
        .E(E),
        .branch_7_validArray_1(branch_7_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .full_reg(full_reg),
        .full_reg_8(full_reg_8),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .reg_in_3(reg_in_3),
        .reg_value_0(reg_value_0),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_115 \generateBlocks[3].regblock 
       (.clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_9(reg_value_9),
        .reg_value_reg_0(reg_value_reg_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized0
   (\validArray_reg[0] ,
    full_reg_reg,
    full_reg_reg_0,
    full_reg_reg_1,
    reg_in,
    reg_in_0,
    reg_in_1,
    reg_in_2,
    validArray0,
    validArray0_3,
    validArray0_4,
    tehb1_valid,
    start_0_validArray_0,
    full_reg,
    reg_value,
    oehb1_ready,
    full_reg_5,
    reg_value_6,
    oehb1_ready_7,
    full_reg_8,
    reg_value_9,
    oehb1_ready_10,
    reg_value_11,
    full_reg_12,
    clk,
    rst);
  output \validArray_reg[0] ;
  output full_reg_reg;
  output full_reg_reg_0;
  output full_reg_reg_1;
  output reg_in;
  output reg_in_0;
  output reg_in_1;
  output reg_in_2;
  output validArray0;
  output validArray0_3;
  output validArray0_4;
  output tehb1_valid;
  input start_0_validArray_0;
  input full_reg;
  input reg_value;
  input oehb1_ready;
  input full_reg_5;
  input reg_value_6;
  input oehb1_ready_7;
  input full_reg_8;
  input reg_value_9;
  input oehb1_ready_10;
  input reg_value_11;
  input full_reg_12;
  input clk;
  input rst;

  wire clk;
  wire [3:1]\fork_11/blockStopArray ;
  wire \fork_11/forkStop ;
  wire full_reg;
  wire full_reg_12;
  wire full_reg_5;
  wire full_reg_8;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire \generateBlocks[0].regblock_n_2 ;
  wire \generateBlocks[2].regblock_n_3 ;
  wire \generateBlocks[3].regblock_n_3 ;
  wire \generateBlocks[4].regblock_n_4 ;
  wire oehb1_ready;
  wire oehb1_ready_10;
  wire oehb1_ready_7;
  wire reg_in;
  wire reg_in_0;
  wire reg_in_1;
  wire reg_in_2;
  wire reg_in_4;
  wire reg_in_5;
  wire reg_in_6;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_11;
  wire reg_value_2;
  wire reg_value_3;
  wire reg_value_6;
  wire reg_value_7;
  wire reg_value_9;
  wire rst;
  wire start_0_validArray_0;
  wire tehb1_valid;
  wire validArray0;
  wire validArray0_3;
  wire validArray0_4;
  wire \validArray_reg[0] ;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_144 \generateBlocks[0].regblock 
       (.blockStopArray(\fork_11/blockStopArray [2]),
        .clk(clk),
        .full_reg(full_reg),
        .reg_in(reg_in_4),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_1(reg_value_7),
        .reg_value_reg_0(\generateBlocks[0].regblock_n_2 ),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_145 \generateBlocks[1].regblock 
       (.blockStopArray(\fork_11/blockStopArray [1]),
        .clk(clk),
        .full_reg_5(full_reg_5),
        .reg_value(reg_value_1),
        .reg_value_0(reg_value_7),
        .reg_value_6(reg_value_6),
        .reg_value_reg_0(\generateBlocks[2].regblock_n_3 ),
        .reg_value_reg_1(\generateBlocks[3].regblock_n_3 ),
        .reg_value_reg_2(\generateBlocks[4].regblock_n_4 ),
        .reg_value_reg_3(\generateBlocks[0].regblock_n_2 ),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0),
        .\validArray_reg[0] (\validArray_reg[0] ));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_146 \generateBlocks[2].regblock 
       (.clk(clk),
        .forkStop(\fork_11/forkStop ),
        .full_reg_8(full_reg_8),
        .reg_in(reg_in_6),
        .reg_in_2(reg_in_2),
        .reg_value(reg_value_2),
        .reg_value_0(reg_value_7),
        .reg_value_9(reg_value_9),
        .reg_value_reg_0(\generateBlocks[2].regblock_n_3 ),
        .reg_value_reg_1(\fork_11/blockStopArray ),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_147 \generateBlocks[3].regblock 
       (.clk(clk),
        .full_reg_12(full_reg_12),
        .reg_in(reg_in_5),
        .reg_value(reg_value_3),
        .reg_value_0(reg_value_7),
        .reg_value_11(reg_value_11),
        .reg_value_reg_0(\fork_11/blockStopArray [3]),
        .reg_value_reg_1(\generateBlocks[3].regblock_n_3 ),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0),
        .tehb1_valid(tehb1_valid));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_148 \generateBlocks[4].regblock 
       (.clk(clk),
        .forkStop(\fork_11/forkStop ),
        .full_reg(full_reg),
        .full_reg_12(full_reg_12),
        .full_reg_5(full_reg_5),
        .full_reg_8(full_reg_8),
        .full_reg_reg(full_reg_reg),
        .full_reg_reg_0(full_reg_reg_0),
        .full_reg_reg_1(full_reg_reg_1),
        .oehb1_ready(oehb1_ready),
        .oehb1_ready_10(oehb1_ready_10),
        .oehb1_ready_7(oehb1_ready_7),
        .reg_in(reg_in),
        .reg_in_0(reg_in_0),
        .reg_in_1(reg_in_1),
        .reg_in_2(reg_in_6),
        .reg_in_3(reg_in_5),
        .reg_in_4(reg_in_4),
        .reg_value(reg_value),
        .reg_value_0(reg_value_7),
        .reg_value_10(reg_value_3),
        .reg_value_11(reg_value_11),
        .reg_value_5(reg_value_0),
        .reg_value_6(reg_value_6),
        .reg_value_7(reg_value_1),
        .reg_value_8(reg_value_2),
        .reg_value_9(reg_value_9),
        .reg_value_reg_0(\generateBlocks[4].regblock_n_4 ),
        .reg_value_reg_1(\validArray_reg[0] ),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0),
        .validArray0(validArray0),
        .validArray0_3(validArray0_3),
        .validArray0_4(validArray0_4));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized0_27
   (reg_value,
    reg_value_0,
    reg_value_1,
    reg_value_2,
    reg_value_3,
    full_reg0,
    forkStop,
    reg_in,
    reg_in_4,
    reg_in_5,
    clk,
    rst,
    reg_in_6,
    reg_in_7,
    reg_in_8,
    reg_in_9,
    reg_value_10,
    phiC_11_validArray_0,
    full_reg,
    reg_value_11,
    phi_12_readyArray_1,
    Buffer_14_validArray_0,
    full_reg_12,
    full_reg_13,
    Buffer_12_validArray_0,
    full_reg_14,
    full_reg_15,
    Buffer_15_validArray_0,
    full_reg_16,
    full_reg_17,
    full_reg_i_2__11,
    full_reg_18,
    Buffer_23_validArray_0,
    full_reg_19);
  output reg_value;
  output reg_value_0;
  output reg_value_1;
  output reg_value_2;
  output reg_value_3;
  output full_reg0;
  output forkStop;
  output reg_in;
  output reg_in_4;
  input reg_in_5;
  input clk;
  input rst;
  input reg_in_6;
  input reg_in_7;
  input reg_in_8;
  input reg_in_9;
  input reg_value_10;
  input phiC_11_validArray_0;
  input full_reg;
  input reg_value_11;
  input phi_12_readyArray_1;
  input Buffer_14_validArray_0;
  input full_reg_12;
  input full_reg_13;
  input Buffer_12_validArray_0;
  input full_reg_14;
  input full_reg_15;
  input Buffer_15_validArray_0;
  input full_reg_16;
  input full_reg_17;
  input [0:0]full_reg_i_2__11;
  input full_reg_18;
  input Buffer_23_validArray_0;
  input full_reg_19;

  wire Buffer_12_validArray_0;
  wire Buffer_14_validArray_0;
  wire Buffer_15_validArray_0;
  wire Buffer_23_validArray_0;
  wire clk;
  wire forkStop;
  wire full_reg;
  wire full_reg0;
  wire full_reg_12;
  wire full_reg_13;
  wire full_reg_14;
  wire full_reg_15;
  wire full_reg_16;
  wire full_reg_17;
  wire full_reg_18;
  wire full_reg_19;
  wire [0:0]full_reg_i_2__11;
  wire \generateBlocks[1].regblock_n_1 ;
  wire \generateBlocks[2].regblock_n_1 ;
  wire \generateBlocks[3].regblock_n_1 ;
  wire \generateBlocks[4].regblock_n_1 ;
  wire phiC_11_validArray_0;
  wire phi_12_readyArray_1;
  wire reg_in;
  wire reg_in_4;
  wire reg_in_5;
  wire reg_in_6;
  wire reg_in_7;
  wire reg_in_8;
  wire reg_in_9;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_10;
  wire reg_value_11;
  wire reg_value_2;
  wire reg_value_3;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_122 \generateBlocks[0].regblock 
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg0(full_reg0),
        .full_reg_17(full_reg_17),
        .full_reg_18(full_reg_18),
        .full_reg_i_2__11_0(full_reg_i_2__11),
        .phiC_11_validArray_0(phiC_11_validArray_0),
        .reg_in(reg_in),
        .reg_in_4(reg_in_4),
        .reg_in_9(reg_in_9),
        .reg_value_10(reg_value_10),
        .reg_value_11(reg_value_11),
        .reg_value_3(reg_value_3),
        .reg_value_reg_0(forkStop),
        .reg_value_reg_1(reg_value),
        .reg_value_reg_2(\generateBlocks[4].regblock_n_1 ),
        .reg_value_reg_3(\generateBlocks[3].regblock_n_1 ),
        .reg_value_reg_4(\generateBlocks[2].regblock_n_1 ),
        .reg_value_reg_5(\generateBlocks[1].regblock_n_1 ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_123 \generateBlocks[1].regblock 
       (.Buffer_15_validArray_0(Buffer_15_validArray_0),
        .clk(clk),
        .full_reg_15(full_reg_15),
        .full_reg_16(full_reg_16),
        .reg_in_8(reg_in_8),
        .reg_value_2(reg_value_2),
        .reg_value_reg_0(\generateBlocks[1].regblock_n_1 ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_124 \generateBlocks[2].regblock 
       (.Buffer_12_validArray_0(Buffer_12_validArray_0),
        .clk(clk),
        .full_reg_13(full_reg_13),
        .full_reg_14(full_reg_14),
        .reg_in_7(reg_in_7),
        .reg_value_1(reg_value_1),
        .reg_value_reg_0(\generateBlocks[2].regblock_n_1 ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_125 \generateBlocks[3].regblock 
       (.Buffer_14_validArray_0(Buffer_14_validArray_0),
        .clk(clk),
        .full_reg_12(full_reg_12),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .reg_in_6(reg_in_6),
        .reg_value_0(reg_value_0),
        .reg_value_reg_0(\generateBlocks[3].regblock_n_1 ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_126 \generateBlocks[4].regblock 
       (.Buffer_23_validArray_0(Buffer_23_validArray_0),
        .clk(clk),
        .full_reg(full_reg),
        .full_reg_19(full_reg_19),
        .reg_in_5(reg_in_5),
        .reg_value(reg_value),
        .reg_value_11(reg_value_11),
        .reg_value_reg_0(\generateBlocks[4].regblock_n_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized1
   (reg_value,
    reg_value_0,
    full_reg_reg,
    \validArray_reg[0] ,
    reg_value_reg,
    clk,
    rst,
    \data_reg_reg[31] ,
    full_reg,
    full_reg_1,
    ValidArray,
    full_reg_2,
    full_reg_3,
    oehb_ready,
    regs);
  output reg_value;
  output reg_value_0;
  output [0:0]full_reg_reg;
  output \validArray_reg[0] ;
  output reg_value_reg;
  input clk;
  input rst;
  input \data_reg_reg[31] ;
  input full_reg;
  input full_reg_1;
  input [0:0]ValidArray;
  input full_reg_2;
  input full_reg_3;
  input oehb_ready;
  input regs;

  wire [0:0]ValidArray;
  wire clk;
  wire \data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_3;
  wire [0:0]full_reg_reg;
  wire \generateBlocks[1].regblock_n_0 ;
  wire oehb_ready;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_reg;
  wire regs;
  wire rst;
  wire \validArray_reg[0] ;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_139 \generateBlocks[0].regblock 
       (.ValidArray(ValidArray),
        .clk(clk),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .full_reg(full_reg),
        .full_reg_1(full_reg_1),
        .full_reg_2(full_reg_2),
        .full_reg_3(full_reg_3),
        .full_reg_reg(full_reg_reg),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_reg_0(\generateBlocks[1].regblock_n_0 ),
        .rst(rst),
        .\validArray_reg[0] (\validArray_reg[0] ));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_140 \generateBlocks[1].regblock 
       (.ValidArray(ValidArray),
        .clk(clk),
        .oehb_ready(oehb_ready),
        .reg_value_reg_0(\generateBlocks[1].regblock_n_0 ),
        .reg_value_reg_1(reg_value_reg),
        .reg_value_reg_2(\validArray_reg[0] ),
        .regs(regs),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_141 \generateBlocks[2].regblock 
       (.clk(clk),
        .full_reg_3(full_reg_3),
        .reg_value(reg_value),
        .reg_value_reg_0(\validArray_reg[0] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized1_31
   (reg_value,
    reg_value_0,
    reg_value_1,
    forkStop,
    clk,
    rst,
    phi_12_validArray_0,
    full_reg,
    full_reg_2,
    full_reg_3);
  output reg_value;
  output reg_value_0;
  output reg_value_1;
  output forkStop;
  input clk;
  input rst;
  input phi_12_validArray_0;
  input full_reg;
  input full_reg_2;
  input full_reg_3;

  wire clk;
  wire forkStop;
  wire full_reg;
  wire full_reg_2;
  wire full_reg_3;
  wire phi_12_validArray_0;
  wire reg_in;
  wire reg_in_0;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_104 \generateBlocks[0].regblock 
       (.clk(clk),
        .reg_in(reg_in_0),
        .reg_value_1(reg_value_1),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_105 \generateBlocks[1].regblock 
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg_2(full_reg_2),
        .full_reg_3(full_reg_3),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_in(reg_in_0),
        .reg_in_0(reg_in),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_1(reg_value_1),
        .reg_value_reg_0(forkStop),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_106 \generateBlocks[2].regblock 
       (.clk(clk),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized2
   (reg_value,
    reg_value_0,
    reg_in,
    \validArray_reg[0] ,
    reg_value_reg,
    clk,
    rst,
    Buffer_3_validArray_0,
    \dataOutArray[0] ,
    full_reg,
    reg_value_1,
    pValidAndForkStop,
    blockStopArray,
    tehb1_valid,
    fork_12_validArray_1,
    forkStop,
    reg_value_2,
    full_reg_3,
    MC_A_ptr_validArray_0);
  output reg_value;
  output reg_value_0;
  output reg_in;
  output [0:0]\validArray_reg[0] ;
  output reg_value_reg;
  input clk;
  input rst;
  input Buffer_3_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg;
  input reg_value_1;
  input pValidAndForkStop;
  input [0:0]blockStopArray;
  input tehb1_valid;
  input fork_12_validArray_1;
  input forkStop;
  input reg_value_2;
  input full_reg_3;
  input MC_A_ptr_validArray_0;

  wire Buffer_3_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_12_validArray_1;
  wire full_reg;
  wire full_reg_3;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_0;
  wire reg_in_1;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_2;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;
  wire [0:0]\validArray_reg[0] ;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_137 \generateBlocks[0].regblock 
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .forkStop(forkStop),
        .fork_12_validArray_1(fork_12_validArray_1),
        .full_reg(full_reg),
        .full_reg_3(full_reg_3),
        .reg_in(reg_in_0),
        .reg_in_0(reg_in_1),
        .reg_value_0(reg_value_0),
        .reg_value_2(reg_value_2),
        .reg_value_reg_0(reg_value_reg),
        .reg_value_reg_1(reg_value),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .\validArray_reg[0] (\validArray_reg[0] ));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_138 \generateBlocks[1].regblock 
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .fork_12_validArray_1(fork_12_validArray_1),
        .full_reg(full_reg),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(reg_in),
        .reg_in_0(reg_in_1),
        .reg_in_1(reg_in_0),
        .reg_value_1(reg_value_1),
        .reg_value_reg_0(reg_value),
        .reg_value_reg_1(reg_value_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized2_30
   (reg_value,
    reg_value_0,
    full_reg_reg,
    tehb1_valid,
    reg_in,
    pValidAndForkStop,
    validArray0,
    reg_value_reg,
    joinValid,
    reg_in_1,
    clk,
    rst,
    reg_in_2,
    full_reg,
    Buffer_15_validArray_0,
    MC_A_ptr_validArray_0,
    full_reg_3,
    branchReady,
    reg_value_4,
    reg_value_5,
    Buffer_3_validArray_0,
    forkStop,
    fork_2_pValidArray_0,
    icmp_9_validArray_0,
    \dataOutArray[0] ,
    full_reg_6);
  output reg_value;
  output reg_value_0;
  output full_reg_reg;
  output tehb1_valid;
  output reg_in;
  output pValidAndForkStop;
  output validArray0;
  output reg_value_reg;
  output joinValid;
  input reg_in_1;
  input clk;
  input rst;
  input reg_in_2;
  input full_reg;
  input Buffer_15_validArray_0;
  input MC_A_ptr_validArray_0;
  input full_reg_3;
  input branchReady;
  input reg_value_4;
  input reg_value_5;
  input Buffer_3_validArray_0;
  input forkStop;
  input fork_2_pValidArray_0;
  input icmp_9_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_6;

  wire Buffer_15_validArray_0;
  wire Buffer_3_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire branchReady;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_2_pValidArray_0;
  wire full_reg;
  wire full_reg_3;
  wire full_reg_6;
  wire full_reg_reg;
  wire icmp_9_validArray_0;
  wire joinValid;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_1;
  wire reg_in_2;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_4;
  wire reg_value_5;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;
  wire validArray0;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_110 \generateBlocks[0].regblock 
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .clk(clk),
        .forkStop(forkStop),
        .full_reg_3(full_reg_3),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in_2(reg_in_2),
        .reg_value_0(reg_value_0),
        .reg_value_5(reg_value_5),
        .reg_value_reg_0(reg_value_reg),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_111 \generateBlocks[1].regblock 
       (.Buffer_15_validArray_0(Buffer_15_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .branchReady(branchReady),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .fork_2_pValidArray_0(fork_2_pValidArray_0),
        .full_reg(full_reg),
        .full_reg_3(full_reg_3),
        .full_reg_6(full_reg_6),
        .full_reg_reg(full_reg_reg),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .joinValid(joinValid),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(reg_in),
        .reg_in_1(reg_in_1),
        .reg_value_4(reg_value_4),
        .reg_value_reg_0(reg_value),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .validArray0(validArray0));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized2_32
   (reg_value,
    reg_value_0,
    full_reg_reg,
    E,
    clk,
    rst,
    full_reg,
    MC_A_id_validArray_0,
    full_reg_1,
    full_reg_2);
  output reg_value;
  output reg_value_0;
  output full_reg_reg;
  output [0:0]E;
  input clk;
  input rst;
  input full_reg;
  input MC_A_id_validArray_0;
  input full_reg_1;
  input full_reg_2;

  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire clk;
  wire full_reg;
  wire full_reg_1;
  wire full_reg_2;
  wire full_reg_reg;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_102 \generateBlocks[0].regblock 
       (.E(E),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .clk(clk),
        .\data_reg_reg[31] (reg_value),
        .full_reg(full_reg),
        .full_reg_1(full_reg_1),
        .full_reg_2(full_reg_2),
        .reg_in(reg_in),
        .reg_value_reg_0(reg_value_0),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_103 \generateBlocks[1].regblock 
       (.MC_A_id_validArray_0(MC_A_id_validArray_0),
        .clk(clk),
        .full_reg(full_reg),
        .full_reg_1(full_reg_1),
        .full_reg_2(full_reg_2),
        .full_reg_reg(full_reg_reg),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized2_33
   (reg_value,
    reg_value_0,
    reg_value_reg,
    clk,
    rst,
    reg_in,
    ValidArray,
    blockStopArray,
    forkStop,
    reg_value_1,
    reg_value_reg_0);
  output reg_value;
  output reg_value_0;
  output reg_value_reg;
  input clk;
  input rst;
  input reg_in;
  input [0:0]ValidArray;
  input [0:0]blockStopArray;
  input forkStop;
  input reg_value_1;
  input [0:0]reg_value_reg_0;

  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire forkStop;
  wire reg_in;
  wire reg_in_0;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_reg;
  wire [0:0]reg_value_reg_0;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_100 \generateBlocks[0].regblock 
       (.ValidArray(ValidArray),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .forkStop(forkStop),
        .reg_in(reg_in),
        .reg_in_0(reg_in_0),
        .reg_value_0(reg_value_0),
        .reg_value_1(reg_value_1),
        .reg_value_reg_0(reg_value_reg),
        .reg_value_reg_1(reg_value_reg_0),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_101 \generateBlocks[1].regblock 
       (.clk(clk),
        .reg_in(reg_in_0),
        .reg_value(reg_value),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized2_34
   (reg_value,
    reg_value_0,
    E,
    full_reg_reg,
    icmp_31_pValidArray_0,
    phi_1_pValidArray_2,
    clk,
    rst,
    branch_5_validArray_1,
    ValidArray,
    forkStop,
    full_reg,
    full_reg_reg_0,
    reg_value_1,
    \dataOutArray[0] ,
    phi_n0_validArray_0,
    Buffer_7_validArray_0,
    fork_12_validArray_2,
    reg_value_reg);
  output reg_value;
  output reg_value_0;
  output [0:0]E;
  output full_reg_reg;
  output icmp_31_pValidArray_0;
  output phi_1_pValidArray_2;
  input clk;
  input rst;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input forkStop;
  input full_reg;
  input full_reg_reg_0;
  input reg_value_1;
  input [0:0]\dataOutArray[0] ;
  input phi_n0_validArray_0;
  input Buffer_7_validArray_0;
  input fork_12_validArray_2;
  input [0:0]reg_value_reg;

  wire Buffer_7_validArray_0;
  wire [0:0]E;
  wire [0:0]ValidArray;
  wire branch_5_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_12_validArray_2;
  wire full_reg;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire icmp_31_pValidArray_0;
  wire phi_1_pValidArray_2;
  wire phi_n0_validArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire [0:0]reg_value_reg;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_98 \generateBlocks[0].regblock 
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .E(E),
        .ValidArray(ValidArray),
        .branch_5_validArray_1(branch_5_validArray_1),
        .clk(clk),
        .forkStop(forkStop),
        .fork_12_validArray_2(fork_12_validArray_2),
        .full_reg(full_reg),
        .full_reg_reg(full_reg_reg),
        .full_reg_reg_0(full_reg_reg_0),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_1(reg_value_1),
        .reg_value_reg_0(reg_value_0),
        .reg_value_reg_1(reg_value_reg),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_99 \generateBlocks[1].regblock 
       (.clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .phi_1_pValidArray_2(phi_1_pValidArray_2),
        .phi_n0_validArray_0(phi_n0_validArray_0),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_1(reg_value_1),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized2_35
   (reg_value,
    reg_value_0,
    reg_in,
    call_0_pValidArray_3,
    reg_in_1,
    clk,
    rst,
    reg_in_2,
    Buffer_4_validArray_0,
    \dataOutArray[0] ,
    full_reg,
    reg_value_3,
    pValidAndForkStop);
  output reg_value;
  output reg_value_0;
  output reg_in;
  output call_0_pValidArray_3;
  input reg_in_1;
  input clk;
  input rst;
  input reg_in_2;
  input Buffer_4_validArray_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg;
  input reg_value_3;
  input pValidAndForkStop;

  wire Buffer_4_validArray_0;
  wire call_0_pValidArray_3;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_1;
  wire reg_in_2;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_3;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_96 \generateBlocks[0].regblock 
       (.Buffer_4_validArray_0(Buffer_4_validArray_0),
        .call_0_pValidArray_3(call_0_pValidArray_3),
        .clk(clk),
        .reg_in_2(reg_in_2),
        .reg_value_0(reg_value_0),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_97 \generateBlocks[1].regblock 
       (.Buffer_4_validArray_0(Buffer_4_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg(full_reg),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(reg_in),
        .reg_in_1(reg_in_1),
        .reg_value(reg_value),
        .reg_value_3(reg_value_3),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized2_36
   (reg_value,
    reg_value_0,
    pValidAndForkStop,
    reg_value_reg,
    joinValid,
    clk,
    rst,
    reg_in,
    ValidArray,
    reg_value_1,
    \data_reg_reg[0] ,
    forkStop,
    blockStopArray,
    reg_value_2);
  output reg_value;
  output reg_value_0;
  output pValidAndForkStop;
  output reg_value_reg;
  output joinValid;
  input clk;
  input rst;
  input reg_in;
  input [0:0]ValidArray;
  input reg_value_1;
  input [0:0]\data_reg_reg[0] ;
  input forkStop;
  input [0:0]blockStopArray;
  input reg_value_2;

  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\data_reg_reg[0] ;
  wire forkStop;
  wire joinValid;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_0;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_2;
  wire reg_value_reg;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_94 \generateBlocks[0].regblock 
       (.ValidArray(ValidArray),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .forkStop(forkStop),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(reg_in),
        .reg_in_0(reg_in_0),
        .reg_value_1(reg_value_1),
        .reg_value_reg_0(reg_value_0),
        .reg_value_reg_1(reg_value_reg),
        .reg_value_reg_2(\data_reg_reg[0] ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_95 \generateBlocks[1].regblock 
       (.ValidArray(ValidArray),
        .clk(clk),
        .\data_reg_reg[0] (\data_reg_reg[0] ),
        .joinValid(joinValid),
        .reg_in(reg_in_0),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_1(reg_value_1),
        .reg_value_2(reg_value_2),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized3
   (reg_value,
    reg_value_0,
    reg_value_1,
    reg_value_2,
    reg_value_3,
    reg_value_4,
    forkStop,
    fork_12_validArray_5,
    fork_12_validArray_4,
    fork_12_validArray_2,
    fork_12_validArray_1,
    oehb1_ready,
    blockStopArray,
    blockStopArray_5,
    reg_in,
    clk,
    rst,
    reg_in_6,
    reg_in_7,
    reg_in_8,
    reg_in_9,
    pValidAndForkStop,
    full_reg,
    icmp_9_validArray_0,
    Buffer_2_validArray_0,
    reg_value_reg,
    full_reg_10,
    \dataOutArray[0] ,
    reg_value_11,
    full_reg_12,
    MC_A_ptr_validArray_0,
    reg_value_13,
    Buffer_3_validArray_0,
    reg_value_14,
    full_reg_15,
    full_reg_16,
    full_reg_17,
    fork_2_pValidArray_0,
    reg_value_18,
    full_reg_19,
    full_reg_20,
    Buffer_22_validArray_0,
    full_reg_21,
    full_reg_22,
    Buffer_7_validArray_0);
  output reg_value;
  output reg_value_0;
  output reg_value_1;
  output reg_value_2;
  output reg_value_3;
  output reg_value_4;
  output forkStop;
  output fork_12_validArray_5;
  output fork_12_validArray_4;
  output fork_12_validArray_2;
  output fork_12_validArray_1;
  output oehb1_ready;
  output [0:0]blockStopArray;
  output [0:0]blockStopArray_5;
  input reg_in;
  input clk;
  input rst;
  input reg_in_6;
  input reg_in_7;
  input reg_in_8;
  input reg_in_9;
  input pValidAndForkStop;
  input full_reg;
  input icmp_9_validArray_0;
  input Buffer_2_validArray_0;
  input reg_value_reg;
  input full_reg_10;
  input [0:0]\dataOutArray[0] ;
  input reg_value_11;
  input full_reg_12;
  input MC_A_ptr_validArray_0;
  input reg_value_13;
  input Buffer_3_validArray_0;
  input reg_value_14;
  input full_reg_15;
  input full_reg_16;
  input full_reg_17;
  input fork_2_pValidArray_0;
  input reg_value_18;
  input full_reg_19;
  input full_reg_20;
  input Buffer_22_validArray_0;
  input full_reg_21;
  input full_reg_22;
  input Buffer_7_validArray_0;

  wire Buffer_22_validArray_0;
  wire Buffer_2_validArray_0;
  wire Buffer_3_validArray_0;
  wire Buffer_7_validArray_0;
  wire MC_A_ptr_validArray_0;
  wire [0:0]blockStopArray;
  wire [0:0]blockStopArray_5;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_12_validArray_1;
  wire fork_12_validArray_2;
  wire fork_12_validArray_4;
  wire fork_12_validArray_5;
  wire fork_2_pValidArray_0;
  wire full_reg;
  wire full_reg_10;
  wire full_reg_12;
  wire full_reg_15;
  wire full_reg_16;
  wire full_reg_17;
  wire full_reg_19;
  wire full_reg_20;
  wire full_reg_21;
  wire full_reg_22;
  wire \generateBlocks[0].regblock_n_1 ;
  wire \generateBlocks[2].regblock_n_2 ;
  wire \generateBlocks[3].regblock_n_1 ;
  wire icmp_9_validArray_0;
  wire oehb1_ready;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_in_6;
  wire reg_in_7;
  wire reg_in_8;
  wire reg_in_9;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_11;
  wire reg_value_13;
  wire reg_value_14;
  wire reg_value_18;
  wire reg_value_2;
  wire reg_value_3;
  wire reg_value_4;
  wire reg_value_reg;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_127 \generateBlocks[0].regblock 
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .blockStopArray_5(blockStopArray_5),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .fork_2_pValidArray_0(fork_2_pValidArray_0),
        .full_reg_15(full_reg_15),
        .full_reg_16(full_reg_16),
        .full_reg_17(full_reg_17),
        .full_reg_i_5(reg_value_3),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .reg_in_9(reg_in_9),
        .reg_value_14(reg_value_14),
        .reg_value_18(reg_value_18),
        .reg_value_4(reg_value_4),
        .reg_value_reg_0(\generateBlocks[0].regblock_n_1 ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_128 \generateBlocks[1].regblock 
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .fork_12_validArray_1(fork_12_validArray_1),
        .full_reg_12(full_reg_12),
        .full_reg_15(full_reg_15),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .reg_in_8(reg_in_8),
        .reg_value_11(reg_value_11),
        .reg_value_13(reg_value_13),
        .reg_value_14(reg_value_14),
        .reg_value_reg_0(reg_value_3),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_129 \generateBlocks[2].regblock 
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .Buffer_7_validArray_0(Buffer_7_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .fork_12_validArray_2(fork_12_validArray_2),
        .full_reg_12(full_reg_12),
        .full_reg_21(full_reg_21),
        .full_reg_22(full_reg_22),
        .reg_in_7(reg_in_7),
        .reg_value_11(reg_value_11),
        .reg_value_13(reg_value_13),
        .reg_value_2(reg_value_2),
        .reg_value_reg_0(\generateBlocks[2].regblock_n_2 ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_130 \generateBlocks[3].regblock 
       (.Buffer_2_validArray_0(Buffer_2_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg_10(full_reg_10),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .oehb1_ready(oehb1_ready),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_value_1(reg_value_1),
        .reg_value_reg_0(\generateBlocks[3].regblock_n_1 ),
        .reg_value_reg_1(reg_value_reg),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_131 \generateBlocks[4].regblock 
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .clk(clk),
        .fork_12_validArray_4(fork_12_validArray_4),
        .full_reg_12(full_reg_12),
        .reg_in_6(reg_in_6),
        .reg_value_0(reg_value_0),
        .reg_value_11(reg_value_11),
        .reg_value_13(reg_value_13),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_132 \generateBlocks[5].regblock 
       (.Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_3_validArray_0(Buffer_3_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .forkStop(forkStop),
        .fork_12_validArray_5(fork_12_validArray_5),
        .full_reg(full_reg),
        .full_reg_12(full_reg_12),
        .full_reg_19(full_reg_19),
        .full_reg_20(full_reg_20),
        .full_reg_i_3__5(\generateBlocks[2].regblock_n_2 ),
        .full_reg_i_3__5_0(\generateBlocks[3].regblock_n_1 ),
        .full_reg_i_3__5_1(\generateBlocks[0].regblock_n_1 ),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_11(reg_value_11),
        .reg_value_13(reg_value_13),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized3_28
   (reg_value,
    reg_value_0,
    reg_value_1,
    reg_value_2,
    reg_value_3,
    reg_value_4,
    E,
    reg_value_reg,
    forkStop,
    fork_14_validArray_5,
    branch_16_pValidArray_1,
    full_reg_reg,
    reg_in,
    blockStopArray,
    reg_in_5,
    blockStopArray_6,
    reg_in_7,
    reg_in_8,
    blockStopArray_9,
    clk,
    rst,
    reg_in_10,
    reg_in_11,
    reg_in_12,
    reg_in_13,
    phi_n6_pValidArray_1,
    joinValid,
    full_reg,
    full_reg_14,
    reg_value_15,
    Buffer_4_validArray_0,
    CO,
    Q,
    ap_ce,
    pValidAndForkStop,
    full_reg_i_2__30,
    branchReady,
    ValidArray,
    reg_value_16,
    oehb1_valid,
    full_reg_17,
    \dataOutArray[0] ,
    full_reg_18,
    reg_value_19,
    reg_value_20,
    reg_value_reg_0,
    reg_value_21,
    full_reg_22,
    full_reg_23,
    reg_value_i_4__0,
    full_reg_24,
    validArray,
    reg_value_25,
    reg_value_reg_1,
    reg_value_reg_2,
    icmp_27_validArray_0,
    full_reg_26,
    full_reg_27,
    reg_value_28);
  output reg_value;
  output reg_value_0;
  output reg_value_1;
  output reg_value_2;
  output reg_value_3;
  output reg_value_4;
  output [0:0]E;
  output reg_value_reg;
  output forkStop;
  output fork_14_validArray_5;
  output branch_16_pValidArray_1;
  output [0:0]full_reg_reg;
  output reg_in;
  output [0:0]blockStopArray;
  output reg_in_5;
  output [0:0]blockStopArray_6;
  output reg_in_7;
  output reg_in_8;
  output [0:0]blockStopArray_9;
  input clk;
  input rst;
  input reg_in_10;
  input reg_in_11;
  input reg_in_12;
  input reg_in_13;
  input phi_n6_pValidArray_1;
  input joinValid;
  input full_reg;
  input full_reg_14;
  input reg_value_15;
  input Buffer_4_validArray_0;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input pValidAndForkStop;
  input full_reg_i_2__30;
  input branchReady;
  input [0:0]ValidArray;
  input reg_value_16;
  input oehb1_valid;
  input full_reg_17;
  input [0:0]\dataOutArray[0] ;
  input full_reg_18;
  input reg_value_19;
  input reg_value_20;
  input [0:0]reg_value_reg_0;
  input reg_value_21;
  input full_reg_22;
  input full_reg_23;
  input [0:0]reg_value_i_4__0;
  input full_reg_24;
  input [0:0]validArray;
  input reg_value_25;
  input reg_value_reg_1;
  input reg_value_reg_2;
  input icmp_27_validArray_0;
  input full_reg_26;
  input full_reg_27;
  input reg_value_28;

  wire Buffer_4_validArray_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]ValidArray;
  wire ap_ce;
  wire [0:0]blockStopArray;
  wire [0:0]blockStopArray_6;
  wire [0:0]blockStopArray_9;
  wire branchReady;
  wire branch_16_pValidArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire fork_14_validArray_5;
  wire full_reg;
  wire full_reg_14;
  wire full_reg_17;
  wire full_reg_18;
  wire full_reg_22;
  wire full_reg_23;
  wire full_reg_24;
  wire full_reg_26;
  wire full_reg_27;
  wire full_reg_i_2__30;
  wire [0:0]full_reg_reg;
  wire \generateBlocks[0].regblock_n_2 ;
  wire \generateBlocks[2].regblock_n_3 ;
  wire \generateBlocks[3].regblock_n_1 ;
  wire \generateBlocks[4].regblock_n_1 ;
  wire icmp_27_validArray_0;
  wire joinValid;
  wire oehb1_valid;
  wire pValidAndForkStop;
  wire phi_n6_pValidArray_1;
  wire reg_in;
  wire reg_in_10;
  wire reg_in_11;
  wire reg_in_12;
  wire reg_in_13;
  wire reg_in_5;
  wire reg_in_7;
  wire reg_in_8;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_15;
  wire reg_value_16;
  wire reg_value_19;
  wire reg_value_2;
  wire reg_value_20;
  wire reg_value_21;
  wire reg_value_25;
  wire reg_value_28;
  wire reg_value_3;
  wire reg_value_4;
  wire [0:0]reg_value_i_4__0;
  wire reg_value_reg;
  wire [0:0]reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire rst;
  wire [0:0]validArray;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_116 \generateBlocks[0].regblock 
       (.ValidArray(ValidArray),
        .branch_16_pValidArray_1(branch_16_pValidArray_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg_22(full_reg_22),
        .full_reg_23(full_reg_23),
        .reg_in_13(reg_in_13),
        .reg_value_20(reg_value_20),
        .reg_value_21(reg_value_21),
        .reg_value_4(reg_value_4),
        .reg_value_i_4__0(reg_value_i_4__0),
        .reg_value_reg_0(\generateBlocks[0].regblock_n_2 ),
        .rst(rst),
        .\validArray_reg[0] (reg_value_reg_0));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_117 \generateBlocks[1].regblock 
       (.blockStopArray(blockStopArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg_26(full_reg_26),
        .full_reg_27(full_reg_27),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .reg_in(reg_in),
        .reg_in_12(reg_in_12),
        .reg_value_28(reg_value_28),
        .reg_value_3(reg_value_3),
        .reg_value_reg_0(reg_value_reg_0),
        .reg_value_reg_1(reg_value_reg_1),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_118 \generateBlocks[2].regblock 
       (.Buffer_4_validArray_0(Buffer_4_validArray_0),
        .CO(CO),
        .E(E),
        .Q(Q),
        .ap_ce(ap_ce),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg(full_reg),
        .full_reg_14(full_reg_14),
        .full_reg_reg(full_reg_reg),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .joinValid(joinValid),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .reg_in_11(reg_in_11),
        .reg_in_7(reg_in_7),
        .reg_in_8(reg_in_8),
        .reg_value_15(reg_value_15),
        .reg_value_25(reg_value_25),
        .reg_value_reg_0(reg_value_2),
        .reg_value_reg_1(reg_value_reg),
        .reg_value_reg_2(\generateBlocks[2].regblock_n_3 ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_119 \generateBlocks[3].regblock 
       (.ValidArray(ValidArray),
        .blockStopArray_6(blockStopArray_6),
        .branchReady(branchReady),
        .clk(clk),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in_5(reg_in_5),
        .reg_value_1(reg_value_1),
        .reg_value_16(reg_value_16),
        .reg_value_reg_0(\generateBlocks[3].regblock_n_1 ),
        .reg_value_reg_1(reg_value_reg_2),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_120 \generateBlocks[4].regblock 
       (.clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg_24(full_reg_24),
        .reg_in_10(reg_in_10),
        .reg_value_0(reg_value_0),
        .reg_value_reg_0(\generateBlocks[4].regblock_n_1 ),
        .rst(rst),
        .validArray(validArray));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_121 \generateBlocks[5].regblock 
       (.ValidArray(ValidArray),
        .blockStopArray_9(blockStopArray_9),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .forkStop(forkStop),
        .fork_14_validArray_5(fork_14_validArray_5),
        .full_reg_17(full_reg_17),
        .full_reg_18(full_reg_18),
        .full_reg_i_2__30(\generateBlocks[4].regblock_n_1 ),
        .full_reg_i_2__30_0(\generateBlocks[2].regblock_n_3 ),
        .full_reg_i_2__30_1(\generateBlocks[3].regblock_n_1 ),
        .full_reg_i_2__30_2(full_reg_i_2__30),
        .full_reg_i_2__30_3(\generateBlocks[0].regblock_n_2 ),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .oehb1_valid(oehb1_valid),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_value_19(reg_value_19),
        .reg_value_20(reg_value_20),
        .reg_value_21(reg_value_21),
        .reg_value_reg_0(reg_value),
        .reg_value_reg_1(reg_value_reg_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized4
   (reg_value_0,
    reg_value,
    phi_29_validArray_0,
    blockStopArray,
    forkStop,
    clk,
    rst,
    branch_4_validArray_1,
    oehb1_valid,
    phi_29_dataInArray_0,
    Buffer_17_validArray_0,
    full_reg_0,
    branchReady,
    reg_value_1,
    full_reg0,
    icmp_31_pValidArray_0,
    reg_value_2,
    full_reg_3,
    \dataOutArray[0] );
  output reg_value_0;
  output reg_value;
  output phi_29_validArray_0;
  output [0:0]blockStopArray;
  output forkStop;
  input clk;
  input rst;
  input branch_4_validArray_1;
  input oehb1_valid;
  input phi_29_dataInArray_0;
  input Buffer_17_validArray_0;
  input full_reg_0;
  input branchReady;
  input reg_value_1;
  input full_reg0;
  input icmp_31_pValidArray_0;
  input reg_value_2;
  input full_reg_3;
  input [0:0]\dataOutArray[0] ;

  wire Buffer_17_validArray_0;
  wire [0:0]blockStopArray;
  wire branchReady;
  wire branch_4_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire forkStop;
  wire full_reg0;
  wire full_reg_0;
  wire full_reg_3;
  wire icmp_31_pValidArray_0;
  wire oehb1_valid;
  wire phi_29_dataInArray_0;
  wire phi_29_validArray_0;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_2;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock \generateBlocks[0].regblock 
       (.clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg0(full_reg0),
        .full_reg_3(full_reg_3),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .reg_value(reg_value),
        .reg_value_2(reg_value_2),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_73 \generateBlocks[1].regblock 
       (.Buffer_17_validArray_0(Buffer_17_validArray_0),
        .blockStopArray(blockStopArray),
        .branchReady(branchReady),
        .branch_4_validArray_1(branch_4_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .forkStop(forkStop),
        .full_reg0(full_reg0),
        .full_reg_0(full_reg_0),
        .full_reg_3(full_reg_3),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .oehb1_valid(oehb1_valid),
        .phi_29_dataInArray_0(phi_29_dataInArray_0),
        .phi_29_validArray_0(phi_29_validArray_0),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_1(reg_value_1),
        .reg_value_2(reg_value_2),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized4_74
   (reg_value_reg,
    full_reg_reg,
    phi_12_validArray_0,
    reg_value_reg_0,
    E,
    phi_12_readyArray_1,
    forkStop,
    tehb1_valid,
    clk,
    rst,
    forkStop_1,
    \data_reg_reg[0] ,
    full_reg_2,
    joinValid,
    \data_reg_reg[0]_0 ,
    blockStopArray,
    oehb1_valid,
    full_reg_3,
    \dataOutArray[0] ,
    full_reg_4,
    fork_14_validArray_5,
    full_reg0_0,
    phi_12_pValidArray_2,
    reg_value_8,
    icmp_27_validArray_0);
  output reg_value_reg;
  output full_reg_reg;
  output phi_12_validArray_0;
  output reg_value_reg_0;
  output [0:0]E;
  output phi_12_readyArray_1;
  output forkStop;
  output tehb1_valid;
  input clk;
  input rst;
  input forkStop_1;
  input \data_reg_reg[0] ;
  input full_reg_2;
  input joinValid;
  input \data_reg_reg[0]_0 ;
  input [0:0]blockStopArray;
  input oehb1_valid;
  input full_reg_3;
  input [0:0]\dataOutArray[0] ;
  input full_reg_4;
  input fork_14_validArray_5;
  input full_reg0_0;
  input phi_12_pValidArray_2;
  input reg_value_8;
  input icmp_27_validArray_0;

  wire [0:0]E;
  wire [0:0]blockStopArray;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire \data_reg_reg[0] ;
  wire \data_reg_reg[0]_0 ;
  wire forkStop;
  wire forkStop_1;
  wire fork_14_validArray_5;
  wire full_reg0_0;
  wire full_reg_2;
  wire full_reg_3;
  wire full_reg_4;
  wire full_reg_reg;
  wire icmp_27_validArray_0;
  wire joinValid;
  wire oehb1_valid;
  wire phi_12_pValidArray_2;
  wire phi_12_readyArray_1;
  wire phi_12_validArray_0;
  wire reg_value_8;
  wire reg_value_reg;
  wire reg_value_reg_0;
  wire rst;
  wire tehb1_valid;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_76 \generateBlocks[0].regblock 
       (.clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .fork_14_validArray_5(fork_14_validArray_5),
        .full_reg0_0(full_reg0_0),
        .full_reg_3(full_reg_3),
        .full_reg_4(full_reg_4),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .oehb1_valid(oehb1_valid),
        .reg_value_8(reg_value_8),
        .reg_value_reg_0(reg_value_reg),
        .rst(rst),
        .tehb1_valid(tehb1_valid));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_77 \generateBlocks[1].regblock 
       (.E(E),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[0] (\data_reg_reg[0] ),
        .\data_reg_reg[0]_0 (\data_reg_reg[0]_0 ),
        .\data_reg_reg[0]_1 (reg_value_reg),
        .forkStop(forkStop),
        .forkStop_1(forkStop_1),
        .fork_14_validArray_5(fork_14_validArray_5),
        .full_reg_2(full_reg_2),
        .full_reg_3(full_reg_3),
        .full_reg_4(full_reg_4),
        .full_reg_reg(full_reg_reg),
        .joinValid(joinValid),
        .oehb1_valid(oehb1_valid),
        .phi_12_pValidArray_2(phi_12_pValidArray_2),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value_reg_0(reg_value_reg_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized4_79
   (reg_value,
    reg_value_reg,
    reg_value_reg_0,
    reg_value_reg_1,
    clk,
    rst,
    reg_value_reg_2,
    full_reg_10,
    phi_C1_validArray,
    reg_value_reg_3,
    forkStop,
    full_reg_i_4__3,
    phi_1_pValidArray_2,
    reg_value_4,
    phiC_10_dataOutArray_1,
    full_reg_5,
    oehb1_valid,
    reg_value_reg_4,
    icmp_31_pValidArray_0,
    Buffer_21_validArray_0);
  output reg_value;
  output reg_value_reg;
  output reg_value_reg_0;
  output reg_value_reg_1;
  input clk;
  input rst;
  input reg_value_reg_2;
  input full_reg_10;
  input phi_C1_validArray;
  input reg_value_reg_3;
  input forkStop;
  input [0:0]full_reg_i_4__3;
  input phi_1_pValidArray_2;
  input reg_value_4;
  input phiC_10_dataOutArray_1;
  input full_reg_5;
  input oehb1_valid;
  input reg_value_reg_4;
  input icmp_31_pValidArray_0;
  input Buffer_21_validArray_0;

  wire Buffer_21_validArray_0;
  wire clk;
  wire forkStop;
  wire full_reg_10;
  wire full_reg_5;
  wire [0:0]full_reg_i_4__3;
  wire icmp_31_pValidArray_0;
  wire oehb1_valid;
  wire phiC_10_dataOutArray_1;
  wire phi_1_pValidArray_2;
  wire phi_C1_validArray;
  wire reg_in;
  wire reg_value;
  wire reg_value_4;
  wire reg_value_reg;
  wire reg_value_reg_0;
  wire reg_value_reg_1;
  wire reg_value_reg_2;
  wire reg_value_reg_3;
  wire reg_value_reg_4;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_81 \generateBlocks[0].regblock 
       (.clk(clk),
        .forkStop(forkStop),
        .full_reg_10(full_reg_10),
        .phi_C1_validArray(phi_C1_validArray),
        .reg_in(reg_in),
        .reg_value_reg_0(reg_value_reg),
        .reg_value_reg_1(reg_value_reg_2),
        .reg_value_reg_2(reg_value_reg_3),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_82 \generateBlocks[1].regblock 
       (.Buffer_21_validArray_0(Buffer_21_validArray_0),
        .clk(clk),
        .full_reg_5(full_reg_5),
        .full_reg_i_4__3(full_reg_i_4__3),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .oehb1_valid(oehb1_valid),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phi_1_pValidArray_2(phi_1_pValidArray_2),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_4(reg_value_4),
        .reg_value_reg_0(reg_value_reg_0),
        .reg_value_reg_1(reg_value_reg_1),
        .reg_value_reg_2(reg_value_reg_3),
        .reg_value_reg_3(reg_value_reg_4),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized5
   (reg_value,
    reg_value_0,
    reg_value_1,
    forkStop,
    reg_value_reg,
    phi_1_pValidArray_0,
    fork_23_validArray_1,
    fork_23_validArray_2,
    clk,
    rst,
    phiC_10_validArray_1,
    reg_value_2,
    reg_value_3,
    full_reg,
    ValidArray,
    phiC_10_dataOutArray_1,
    phi_1_pValidArray_2,
    full_reg_4,
    reg_value_reg_0,
    phi_2_pValidArray_2,
    full_reg_5,
    reg_value_reg_1,
    phi_3_pValidArray_2,
    full_reg_6);
  output reg_value;
  output reg_value_0;
  output reg_value_1;
  output forkStop;
  output reg_value_reg;
  output phi_1_pValidArray_0;
  output fork_23_validArray_1;
  output fork_23_validArray_2;
  input clk;
  input rst;
  input phiC_10_validArray_1;
  input reg_value_2;
  input reg_value_3;
  input full_reg;
  input [0:0]ValidArray;
  input phiC_10_dataOutArray_1;
  input phi_1_pValidArray_2;
  input full_reg_4;
  input [0:0]reg_value_reg_0;
  input phi_2_pValidArray_2;
  input full_reg_5;
  input [0:0]reg_value_reg_1;
  input phi_3_pValidArray_2;
  input full_reg_6;

  wire [0:0]ValidArray;
  wire clk;
  wire forkStop;
  wire fork_23_validArray_1;
  wire fork_23_validArray_2;
  wire full_reg;
  wire full_reg_4;
  wire full_reg_5;
  wire full_reg_6;
  wire \generateBlocks[0].regblock_n_2 ;
  wire \generateBlocks[1].regblock_n_2 ;
  wire \generateBlocks[2].regblock_n_1 ;
  wire phiC_10_dataOutArray_1;
  wire phiC_10_validArray_1;
  wire phi_1_pValidArray_0;
  wire phi_1_pValidArray_2;
  wire phi_2_pValidArray_2;
  wire phi_3_pValidArray_2;
  wire reg_in;
  wire reg_in_0;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_2;
  wire reg_value_3;
  wire reg_value_reg;
  wire [0:0]reg_value_reg_0;
  wire [0:0]reg_value_reg_1;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_107 \generateBlocks[0].regblock 
       (.ValidArray(ValidArray),
        .clk(clk),
        .full_reg_4(full_reg_4),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phiC_10_validArray_1(phiC_10_validArray_1),
        .phi_1_pValidArray_0(phi_1_pValidArray_0),
        .phi_1_pValidArray_2(phi_1_pValidArray_2),
        .reg_in(reg_in),
        .reg_value_1(reg_value_1),
        .reg_value_2(reg_value_2),
        .reg_value_reg_0(reg_value_reg),
        .reg_value_reg_1(\generateBlocks[0].regblock_n_2 ),
        .reg_value_reg_2(\generateBlocks[2].regblock_n_1 ),
        .reg_value_reg_3(\generateBlocks[1].regblock_n_2 ),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_108 \generateBlocks[1].regblock 
       (.clk(clk),
        .forkStop(forkStop),
        .fork_23_validArray_1(fork_23_validArray_1),
        .full_reg(full_reg),
        .full_reg_5(full_reg_5),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phiC_10_validArray_1(phiC_10_validArray_1),
        .phi_2_pValidArray_2(phi_2_pValidArray_2),
        .reg_in(reg_in_0),
        .reg_in_0(reg_in),
        .reg_value_0(reg_value_0),
        .reg_value_2(reg_value_2),
        .reg_value_3(reg_value_3),
        .reg_value_reg_0(\generateBlocks[1].regblock_n_2 ),
        .reg_value_reg_1(\generateBlocks[2].regblock_n_1 ),
        .reg_value_reg_2(\generateBlocks[0].regblock_n_2 ),
        .reg_value_reg_3(reg_value_reg_0),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_109 \generateBlocks[2].regblock 
       (.clk(clk),
        .fork_23_validArray_2(fork_23_validArray_2),
        .full_reg_6(full_reg_6),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phiC_10_validArray_1(phiC_10_validArray_1),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .reg_in(reg_in_0),
        .reg_value(reg_value),
        .reg_value_reg_0(\generateBlocks[2].regblock_n_1 ),
        .reg_value_reg_1(reg_value_reg_1),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fork" *) 
module design_1_sparseDemo_0_0_fork__parameterized6
   (reg_value,
    reg_value_0,
    E,
    reg_value_reg,
    forkC_19_validArray_1,
    reg_value_reg_0,
    reg_value_reg_1,
    full_reg0,
    oehb1_valid,
    joinValid,
    reg_in,
    clk,
    rst,
    reg_in_1,
    \data_reg_reg[31] ,
    Buffer_14_validArray_0,
    full_reg,
    reg_value_2,
    full_reg_3,
    Buffer_12_validArray_0,
    full_reg_4,
    reg_value_5,
    full_reg_6,
    Buffer_15_validArray_0,
    full_reg_7,
    reg_value_8,
    full_reg_9,
    \data_reg_reg[31]_0 ,
    full_reg_10,
    forkStop,
    Buffer_24_validArray_0,
    reg_value_11,
    phiC_11_validArray_0,
    full_reg_12,
    full_reg_13,
    Buffer_23_validArray_0);
  output reg_value;
  output reg_value_0;
  output [0:0]E;
  output [0:0]reg_value_reg;
  output forkC_19_validArray_1;
  output [0:0]reg_value_reg_0;
  output [0:0]reg_value_reg_1;
  output full_reg0;
  output oehb1_valid;
  output joinValid;
  input reg_in;
  input clk;
  input rst;
  input reg_in_1;
  input \data_reg_reg[31] ;
  input Buffer_14_validArray_0;
  input full_reg;
  input reg_value_2;
  input full_reg_3;
  input Buffer_12_validArray_0;
  input full_reg_4;
  input reg_value_5;
  input full_reg_6;
  input Buffer_15_validArray_0;
  input full_reg_7;
  input reg_value_8;
  input full_reg_9;
  input [0:0]\data_reg_reg[31]_0 ;
  input full_reg_10;
  input forkStop;
  input Buffer_24_validArray_0;
  input reg_value_11;
  input phiC_11_validArray_0;
  input full_reg_12;
  input full_reg_13;
  input Buffer_23_validArray_0;

  wire Buffer_12_validArray_0;
  wire Buffer_14_validArray_0;
  wire Buffer_15_validArray_0;
  wire Buffer_23_validArray_0;
  wire Buffer_24_validArray_0;
  wire [0:0]E;
  wire clk;
  wire \data_reg_reg[31] ;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire forkC_19_validArray_1;
  wire forkStop;
  wire full_reg;
  wire full_reg0;
  wire full_reg_10;
  wire full_reg_12;
  wire full_reg_13;
  wire full_reg_3;
  wire full_reg_4;
  wire full_reg_6;
  wire full_reg_7;
  wire full_reg_9;
  wire joinValid;
  wire oehb1_valid;
  wire phiC_11_validArray_0;
  wire reg_in;
  wire reg_in_1;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_11;
  wire reg_value_2;
  wire reg_value_5;
  wire reg_value_8;
  wire [0:0]reg_value_reg;
  wire [0:0]reg_value_reg_0;
  wire [0:0]reg_value_reg_1;
  wire rst;

  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_142 \generateBlocks[0].regblock 
       (.Buffer_23_validArray_0(Buffer_23_validArray_0),
        .Buffer_24_validArray_0(Buffer_24_validArray_0),
        .clk(clk),
        .\data_reg_reg[0] (reg_value),
        .forkStop(forkStop),
        .full_reg0(full_reg0),
        .full_reg_12(full_reg_12),
        .full_reg_13(full_reg_13),
        .joinValid(joinValid),
        .oehb1_valid(oehb1_valid),
        .phiC_11_validArray_0(phiC_11_validArray_0),
        .reg_in_1(reg_in_1),
        .reg_value_0(reg_value_0),
        .reg_value_11(reg_value_11),
        .rst(rst));
  design_1_sparseDemo_0_0_eagerFork_RegisterBLock_143 \generateBlocks[1].regblock 
       (.Buffer_12_validArray_0(Buffer_12_validArray_0),
        .Buffer_14_validArray_0(Buffer_14_validArray_0),
        .Buffer_15_validArray_0(Buffer_15_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .E(E),
        .clk(clk),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .\data_reg_reg[31]_0 (\data_reg_reg[31]_0 ),
        .full_reg(full_reg),
        .full_reg_10(full_reg_10),
        .full_reg_13(full_reg_13),
        .full_reg_3(full_reg_3),
        .full_reg_4(full_reg_4),
        .full_reg_6(full_reg_6),
        .full_reg_7(full_reg_7),
        .full_reg_9(full_reg_9),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_2(reg_value_2),
        .reg_value_5(reg_value_5),
        .reg_value_8(reg_value_8),
        .reg_value_reg_0(reg_value_reg),
        .reg_value_reg_1(forkC_19_validArray_1),
        .reg_value_reg_2(reg_value_reg_0),
        .reg_value_reg_3(reg_value_reg_1),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "icmp_slt_op" *) 
module design_1_sparseDemo_0_0_icmp_slt_op
   (\dataOutArray[0] ,
    B_val_ce0_INST_0_i_4_0,
    B_val_ce0_INST_0_i_2_0,
    B_val_ce0_INST_0_i_2_1);
  output [0:0]\dataOutArray[0] ;
  input [0:0]B_val_ce0_INST_0_i_4_0;
  input [31:0]B_val_ce0_INST_0_i_2_0;
  input [30:0]B_val_ce0_INST_0_i_2_1;

  wire B_val_ce0_INST_0_i_10_n_0;
  wire B_val_ce0_INST_0_i_11_n_0;
  wire B_val_ce0_INST_0_i_12_n_0;
  wire B_val_ce0_INST_0_i_13_n_0;
  wire B_val_ce0_INST_0_i_14_n_0;
  wire B_val_ce0_INST_0_i_15_n_0;
  wire B_val_ce0_INST_0_i_16_n_0;
  wire B_val_ce0_INST_0_i_17_n_0;
  wire B_val_ce0_INST_0_i_18_n_0;
  wire B_val_ce0_INST_0_i_19_n_0;
  wire B_val_ce0_INST_0_i_20_n_0;
  wire B_val_ce0_INST_0_i_21_n_0;
  wire B_val_ce0_INST_0_i_22_n_0;
  wire B_val_ce0_INST_0_i_23_n_0;
  wire B_val_ce0_INST_0_i_24_n_0;
  wire B_val_ce0_INST_0_i_25_n_0;
  wire B_val_ce0_INST_0_i_26_n_0;
  wire B_val_ce0_INST_0_i_27_n_0;
  wire B_val_ce0_INST_0_i_28_n_0;
  wire B_val_ce0_INST_0_i_29_n_0;
  wire [31:0]B_val_ce0_INST_0_i_2_0;
  wire [30:0]B_val_ce0_INST_0_i_2_1;
  wire B_val_ce0_INST_0_i_2_n_1;
  wire B_val_ce0_INST_0_i_2_n_2;
  wire B_val_ce0_INST_0_i_2_n_3;
  wire B_val_ce0_INST_0_i_2_n_4;
  wire B_val_ce0_INST_0_i_2_n_5;
  wire B_val_ce0_INST_0_i_2_n_6;
  wire B_val_ce0_INST_0_i_2_n_7;
  wire B_val_ce0_INST_0_i_30_n_0;
  wire B_val_ce0_INST_0_i_31_n_0;
  wire B_val_ce0_INST_0_i_32_n_0;
  wire B_val_ce0_INST_0_i_33_n_0;
  wire B_val_ce0_INST_0_i_34_n_0;
  wire B_val_ce0_INST_0_i_35_n_0;
  wire B_val_ce0_INST_0_i_36_n_0;
  wire [0:0]B_val_ce0_INST_0_i_4_0;
  wire B_val_ce0_INST_0_i_4_n_0;
  wire B_val_ce0_INST_0_i_4_n_1;
  wire B_val_ce0_INST_0_i_4_n_2;
  wire B_val_ce0_INST_0_i_4_n_3;
  wire B_val_ce0_INST_0_i_4_n_4;
  wire B_val_ce0_INST_0_i_4_n_5;
  wire B_val_ce0_INST_0_i_4_n_6;
  wire B_val_ce0_INST_0_i_4_n_7;
  wire B_val_ce0_INST_0_i_5_n_0;
  wire B_val_ce0_INST_0_i_6_n_0;
  wire B_val_ce0_INST_0_i_7_n_0;
  wire B_val_ce0_INST_0_i_8_n_0;
  wire B_val_ce0_INST_0_i_9_n_0;
  wire [0:0]\dataOutArray[0] ;
  wire [7:0]NLW_B_val_ce0_INST_0_i_2_O_UNCONNECTED;
  wire [7:0]NLW_B_val_ce0_INST_0_i_4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_10
       (.I0(B_val_ce0_INST_0_i_2_0[20]),
        .I1(B_val_ce0_INST_0_i_2_1[19]),
        .I2(B_val_ce0_INST_0_i_2_1[20]),
        .I3(B_val_ce0_INST_0_i_2_0[21]),
        .O(B_val_ce0_INST_0_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_11
       (.I0(B_val_ce0_INST_0_i_2_0[18]),
        .I1(B_val_ce0_INST_0_i_2_1[17]),
        .I2(B_val_ce0_INST_0_i_2_1[18]),
        .I3(B_val_ce0_INST_0_i_2_0[19]),
        .O(B_val_ce0_INST_0_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_12
       (.I0(B_val_ce0_INST_0_i_2_0[16]),
        .I1(B_val_ce0_INST_0_i_2_1[15]),
        .I2(B_val_ce0_INST_0_i_2_1[16]),
        .I3(B_val_ce0_INST_0_i_2_0[17]),
        .O(B_val_ce0_INST_0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_13
       (.I0(B_val_ce0_INST_0_i_2_0[30]),
        .I1(B_val_ce0_INST_0_i_2_1[29]),
        .I2(B_val_ce0_INST_0_i_2_1[30]),
        .I3(B_val_ce0_INST_0_i_2_0[31]),
        .O(B_val_ce0_INST_0_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_14
       (.I0(B_val_ce0_INST_0_i_2_0[28]),
        .I1(B_val_ce0_INST_0_i_2_1[27]),
        .I2(B_val_ce0_INST_0_i_2_0[29]),
        .I3(B_val_ce0_INST_0_i_2_1[28]),
        .O(B_val_ce0_INST_0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_15
       (.I0(B_val_ce0_INST_0_i_2_0[26]),
        .I1(B_val_ce0_INST_0_i_2_1[25]),
        .I2(B_val_ce0_INST_0_i_2_0[27]),
        .I3(B_val_ce0_INST_0_i_2_1[26]),
        .O(B_val_ce0_INST_0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_16
       (.I0(B_val_ce0_INST_0_i_2_0[24]),
        .I1(B_val_ce0_INST_0_i_2_1[23]),
        .I2(B_val_ce0_INST_0_i_2_0[25]),
        .I3(B_val_ce0_INST_0_i_2_1[24]),
        .O(B_val_ce0_INST_0_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_17
       (.I0(B_val_ce0_INST_0_i_2_0[22]),
        .I1(B_val_ce0_INST_0_i_2_1[21]),
        .I2(B_val_ce0_INST_0_i_2_0[23]),
        .I3(B_val_ce0_INST_0_i_2_1[22]),
        .O(B_val_ce0_INST_0_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_18
       (.I0(B_val_ce0_INST_0_i_2_0[20]),
        .I1(B_val_ce0_INST_0_i_2_1[19]),
        .I2(B_val_ce0_INST_0_i_2_0[21]),
        .I3(B_val_ce0_INST_0_i_2_1[20]),
        .O(B_val_ce0_INST_0_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_19
       (.I0(B_val_ce0_INST_0_i_2_0[18]),
        .I1(B_val_ce0_INST_0_i_2_1[17]),
        .I2(B_val_ce0_INST_0_i_2_0[19]),
        .I3(B_val_ce0_INST_0_i_2_1[18]),
        .O(B_val_ce0_INST_0_i_19_n_0));
  CARRY8 B_val_ce0_INST_0_i_2
       (.CI(B_val_ce0_INST_0_i_4_n_0),
        .CI_TOP(1'b0),
        .CO({\dataOutArray[0] ,B_val_ce0_INST_0_i_2_n_1,B_val_ce0_INST_0_i_2_n_2,B_val_ce0_INST_0_i_2_n_3,B_val_ce0_INST_0_i_2_n_4,B_val_ce0_INST_0_i_2_n_5,B_val_ce0_INST_0_i_2_n_6,B_val_ce0_INST_0_i_2_n_7}),
        .DI({B_val_ce0_INST_0_i_5_n_0,B_val_ce0_INST_0_i_6_n_0,B_val_ce0_INST_0_i_7_n_0,B_val_ce0_INST_0_i_8_n_0,B_val_ce0_INST_0_i_9_n_0,B_val_ce0_INST_0_i_10_n_0,B_val_ce0_INST_0_i_11_n_0,B_val_ce0_INST_0_i_12_n_0}),
        .O(NLW_B_val_ce0_INST_0_i_2_O_UNCONNECTED[7:0]),
        .S({B_val_ce0_INST_0_i_13_n_0,B_val_ce0_INST_0_i_14_n_0,B_val_ce0_INST_0_i_15_n_0,B_val_ce0_INST_0_i_16_n_0,B_val_ce0_INST_0_i_17_n_0,B_val_ce0_INST_0_i_18_n_0,B_val_ce0_INST_0_i_19_n_0,B_val_ce0_INST_0_i_20_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_20
       (.I0(B_val_ce0_INST_0_i_2_0[16]),
        .I1(B_val_ce0_INST_0_i_2_1[15]),
        .I2(B_val_ce0_INST_0_i_2_0[17]),
        .I3(B_val_ce0_INST_0_i_2_1[16]),
        .O(B_val_ce0_INST_0_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_21
       (.I0(B_val_ce0_INST_0_i_2_0[14]),
        .I1(B_val_ce0_INST_0_i_2_1[13]),
        .I2(B_val_ce0_INST_0_i_2_1[14]),
        .I3(B_val_ce0_INST_0_i_2_0[15]),
        .O(B_val_ce0_INST_0_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_22
       (.I0(B_val_ce0_INST_0_i_2_0[12]),
        .I1(B_val_ce0_INST_0_i_2_1[11]),
        .I2(B_val_ce0_INST_0_i_2_1[12]),
        .I3(B_val_ce0_INST_0_i_2_0[13]),
        .O(B_val_ce0_INST_0_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_23
       (.I0(B_val_ce0_INST_0_i_2_0[10]),
        .I1(B_val_ce0_INST_0_i_2_1[9]),
        .I2(B_val_ce0_INST_0_i_2_1[10]),
        .I3(B_val_ce0_INST_0_i_2_0[11]),
        .O(B_val_ce0_INST_0_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_24
       (.I0(B_val_ce0_INST_0_i_2_0[8]),
        .I1(B_val_ce0_INST_0_i_2_1[7]),
        .I2(B_val_ce0_INST_0_i_2_1[8]),
        .I3(B_val_ce0_INST_0_i_2_0[9]),
        .O(B_val_ce0_INST_0_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_25
       (.I0(B_val_ce0_INST_0_i_2_0[6]),
        .I1(B_val_ce0_INST_0_i_2_1[5]),
        .I2(B_val_ce0_INST_0_i_2_1[6]),
        .I3(B_val_ce0_INST_0_i_2_0[7]),
        .O(B_val_ce0_INST_0_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_26
       (.I0(B_val_ce0_INST_0_i_2_0[4]),
        .I1(B_val_ce0_INST_0_i_2_1[3]),
        .I2(B_val_ce0_INST_0_i_2_1[4]),
        .I3(B_val_ce0_INST_0_i_2_0[5]),
        .O(B_val_ce0_INST_0_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_27
       (.I0(B_val_ce0_INST_0_i_2_0[2]),
        .I1(B_val_ce0_INST_0_i_2_1[1]),
        .I2(B_val_ce0_INST_0_i_2_1[2]),
        .I3(B_val_ce0_INST_0_i_2_0[3]),
        .O(B_val_ce0_INST_0_i_27_n_0));
  LUT4 #(
    .INIT(16'h8F08)) 
    B_val_ce0_INST_0_i_28
       (.I0(B_val_ce0_INST_0_i_4_0),
        .I1(B_val_ce0_INST_0_i_2_0[0]),
        .I2(B_val_ce0_INST_0_i_2_1[0]),
        .I3(B_val_ce0_INST_0_i_2_0[1]),
        .O(B_val_ce0_INST_0_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_29
       (.I0(B_val_ce0_INST_0_i_2_0[14]),
        .I1(B_val_ce0_INST_0_i_2_1[13]),
        .I2(B_val_ce0_INST_0_i_2_0[15]),
        .I3(B_val_ce0_INST_0_i_2_1[14]),
        .O(B_val_ce0_INST_0_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_30
       (.I0(B_val_ce0_INST_0_i_2_0[12]),
        .I1(B_val_ce0_INST_0_i_2_1[11]),
        .I2(B_val_ce0_INST_0_i_2_0[13]),
        .I3(B_val_ce0_INST_0_i_2_1[12]),
        .O(B_val_ce0_INST_0_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_31
       (.I0(B_val_ce0_INST_0_i_2_0[10]),
        .I1(B_val_ce0_INST_0_i_2_1[9]),
        .I2(B_val_ce0_INST_0_i_2_0[11]),
        .I3(B_val_ce0_INST_0_i_2_1[10]),
        .O(B_val_ce0_INST_0_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_32
       (.I0(B_val_ce0_INST_0_i_2_0[8]),
        .I1(B_val_ce0_INST_0_i_2_1[7]),
        .I2(B_val_ce0_INST_0_i_2_0[9]),
        .I3(B_val_ce0_INST_0_i_2_1[8]),
        .O(B_val_ce0_INST_0_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_33
       (.I0(B_val_ce0_INST_0_i_2_0[6]),
        .I1(B_val_ce0_INST_0_i_2_1[5]),
        .I2(B_val_ce0_INST_0_i_2_0[7]),
        .I3(B_val_ce0_INST_0_i_2_1[6]),
        .O(B_val_ce0_INST_0_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_34
       (.I0(B_val_ce0_INST_0_i_2_0[4]),
        .I1(B_val_ce0_INST_0_i_2_1[3]),
        .I2(B_val_ce0_INST_0_i_2_0[5]),
        .I3(B_val_ce0_INST_0_i_2_1[4]),
        .O(B_val_ce0_INST_0_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    B_val_ce0_INST_0_i_35
       (.I0(B_val_ce0_INST_0_i_2_0[2]),
        .I1(B_val_ce0_INST_0_i_2_1[1]),
        .I2(B_val_ce0_INST_0_i_2_0[3]),
        .I3(B_val_ce0_INST_0_i_2_1[2]),
        .O(B_val_ce0_INST_0_i_35_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    B_val_ce0_INST_0_i_36
       (.I0(B_val_ce0_INST_0_i_2_0[0]),
        .I1(B_val_ce0_INST_0_i_4_0),
        .I2(B_val_ce0_INST_0_i_2_0[1]),
        .I3(B_val_ce0_INST_0_i_2_1[0]),
        .O(B_val_ce0_INST_0_i_36_n_0));
  CARRY8 B_val_ce0_INST_0_i_4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({B_val_ce0_INST_0_i_4_n_0,B_val_ce0_INST_0_i_4_n_1,B_val_ce0_INST_0_i_4_n_2,B_val_ce0_INST_0_i_4_n_3,B_val_ce0_INST_0_i_4_n_4,B_val_ce0_INST_0_i_4_n_5,B_val_ce0_INST_0_i_4_n_6,B_val_ce0_INST_0_i_4_n_7}),
        .DI({B_val_ce0_INST_0_i_21_n_0,B_val_ce0_INST_0_i_22_n_0,B_val_ce0_INST_0_i_23_n_0,B_val_ce0_INST_0_i_24_n_0,B_val_ce0_INST_0_i_25_n_0,B_val_ce0_INST_0_i_26_n_0,B_val_ce0_INST_0_i_27_n_0,B_val_ce0_INST_0_i_28_n_0}),
        .O(NLW_B_val_ce0_INST_0_i_4_O_UNCONNECTED[7:0]),
        .S({B_val_ce0_INST_0_i_29_n_0,B_val_ce0_INST_0_i_30_n_0,B_val_ce0_INST_0_i_31_n_0,B_val_ce0_INST_0_i_32_n_0,B_val_ce0_INST_0_i_33_n_0,B_val_ce0_INST_0_i_34_n_0,B_val_ce0_INST_0_i_35_n_0,B_val_ce0_INST_0_i_36_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_5
       (.I0(B_val_ce0_INST_0_i_2_0[30]),
        .I1(B_val_ce0_INST_0_i_2_1[29]),
        .I2(B_val_ce0_INST_0_i_2_0[31]),
        .I3(B_val_ce0_INST_0_i_2_1[30]),
        .O(B_val_ce0_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_6
       (.I0(B_val_ce0_INST_0_i_2_0[28]),
        .I1(B_val_ce0_INST_0_i_2_1[27]),
        .I2(B_val_ce0_INST_0_i_2_1[28]),
        .I3(B_val_ce0_INST_0_i_2_0[29]),
        .O(B_val_ce0_INST_0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_7
       (.I0(B_val_ce0_INST_0_i_2_0[26]),
        .I1(B_val_ce0_INST_0_i_2_1[25]),
        .I2(B_val_ce0_INST_0_i_2_1[26]),
        .I3(B_val_ce0_INST_0_i_2_0[27]),
        .O(B_val_ce0_INST_0_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_8
       (.I0(B_val_ce0_INST_0_i_2_0[24]),
        .I1(B_val_ce0_INST_0_i_2_1[23]),
        .I2(B_val_ce0_INST_0_i_2_1[24]),
        .I3(B_val_ce0_INST_0_i_2_0[25]),
        .O(B_val_ce0_INST_0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    B_val_ce0_INST_0_i_9
       (.I0(B_val_ce0_INST_0_i_2_0[22]),
        .I1(B_val_ce0_INST_0_i_2_1[21]),
        .I2(B_val_ce0_INST_0_i_2_1[22]),
        .I3(B_val_ce0_INST_0_i_2_0[23]),
        .O(B_val_ce0_INST_0_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "icmp_slt_op" *) 
module design_1_sparseDemo_0_0_icmp_slt_op_37
   (\dataOutArray[0] ,
    load_7_dataOutArray_0,
    Q);
  output [0:0]\dataOutArray[0] ;
  input [31:0]load_7_dataOutArray_0;
  input [31:0]Q;

  wire [31:0]Q;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]load_7_dataOutArray_0;
  wire reg_value_i_10_n_0;
  wire reg_value_i_11_n_0;
  wire reg_value_i_12_n_0;
  wire reg_value_i_13_n_0;
  wire reg_value_i_14_n_0;
  wire reg_value_i_15_n_0;
  wire reg_value_i_16_n_0;
  wire reg_value_i_17_n_0;
  wire reg_value_i_18_n_0;
  wire reg_value_i_19_n_0;
  wire reg_value_i_20_n_0;
  wire reg_value_i_21_n_0;
  wire reg_value_i_22_n_0;
  wire reg_value_i_23_n_0;
  wire reg_value_i_24_n_0;
  wire reg_value_i_25_n_0;
  wire reg_value_i_26_n_0;
  wire reg_value_i_27_n_0;
  wire reg_value_i_28_n_0;
  wire reg_value_i_29_n_0;
  wire reg_value_i_30_n_0;
  wire reg_value_i_31_n_0;
  wire reg_value_i_32_n_0;
  wire reg_value_i_33_n_0;
  wire reg_value_i_34_n_0;
  wire reg_value_i_35_n_0;
  wire reg_value_i_36_n_0;
  wire reg_value_i_5_n_0;
  wire reg_value_i_6_n_0;
  wire reg_value_i_7_n_0;
  wire reg_value_i_8_n_0;
  wire reg_value_i_9_n_0;
  wire reg_value_reg_i_2_n_1;
  wire reg_value_reg_i_2_n_2;
  wire reg_value_reg_i_2_n_3;
  wire reg_value_reg_i_2_n_4;
  wire reg_value_reg_i_2_n_5;
  wire reg_value_reg_i_2_n_6;
  wire reg_value_reg_i_2_n_7;
  wire reg_value_reg_i_4_n_0;
  wire reg_value_reg_i_4_n_1;
  wire reg_value_reg_i_4_n_2;
  wire reg_value_reg_i_4_n_3;
  wire reg_value_reg_i_4_n_4;
  wire reg_value_reg_i_4_n_5;
  wire reg_value_reg_i_4_n_6;
  wire reg_value_reg_i_4_n_7;
  wire [7:0]NLW_reg_value_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_reg_value_reg_i_4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_10
       (.I0(load_7_dataOutArray_0[20]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(load_7_dataOutArray_0[21]),
        .O(reg_value_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_11
       (.I0(load_7_dataOutArray_0[18]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(load_7_dataOutArray_0[19]),
        .O(reg_value_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_12
       (.I0(load_7_dataOutArray_0[16]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(load_7_dataOutArray_0[17]),
        .O(reg_value_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_13
       (.I0(load_7_dataOutArray_0[30]),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(load_7_dataOutArray_0[31]),
        .O(reg_value_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_14
       (.I0(load_7_dataOutArray_0[28]),
        .I1(Q[28]),
        .I2(load_7_dataOutArray_0[29]),
        .I3(Q[29]),
        .O(reg_value_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_15
       (.I0(load_7_dataOutArray_0[26]),
        .I1(Q[26]),
        .I2(load_7_dataOutArray_0[27]),
        .I3(Q[27]),
        .O(reg_value_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_16
       (.I0(load_7_dataOutArray_0[24]),
        .I1(Q[24]),
        .I2(load_7_dataOutArray_0[25]),
        .I3(Q[25]),
        .O(reg_value_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_17
       (.I0(load_7_dataOutArray_0[22]),
        .I1(Q[22]),
        .I2(load_7_dataOutArray_0[23]),
        .I3(Q[23]),
        .O(reg_value_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_18
       (.I0(load_7_dataOutArray_0[20]),
        .I1(Q[20]),
        .I2(load_7_dataOutArray_0[21]),
        .I3(Q[21]),
        .O(reg_value_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_19
       (.I0(load_7_dataOutArray_0[18]),
        .I1(Q[18]),
        .I2(load_7_dataOutArray_0[19]),
        .I3(Q[19]),
        .O(reg_value_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_20
       (.I0(load_7_dataOutArray_0[16]),
        .I1(Q[16]),
        .I2(load_7_dataOutArray_0[17]),
        .I3(Q[17]),
        .O(reg_value_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_21
       (.I0(load_7_dataOutArray_0[14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(load_7_dataOutArray_0[15]),
        .O(reg_value_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_22
       (.I0(load_7_dataOutArray_0[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(load_7_dataOutArray_0[13]),
        .O(reg_value_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_23
       (.I0(load_7_dataOutArray_0[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(load_7_dataOutArray_0[11]),
        .O(reg_value_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_24
       (.I0(load_7_dataOutArray_0[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(load_7_dataOutArray_0[9]),
        .O(reg_value_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_25
       (.I0(load_7_dataOutArray_0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(load_7_dataOutArray_0[7]),
        .O(reg_value_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_26
       (.I0(load_7_dataOutArray_0[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(load_7_dataOutArray_0[5]),
        .O(reg_value_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_27
       (.I0(load_7_dataOutArray_0[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(load_7_dataOutArray_0[3]),
        .O(reg_value_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_28
       (.I0(load_7_dataOutArray_0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(load_7_dataOutArray_0[1]),
        .O(reg_value_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_29
       (.I0(load_7_dataOutArray_0[14]),
        .I1(Q[14]),
        .I2(load_7_dataOutArray_0[15]),
        .I3(Q[15]),
        .O(reg_value_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_30
       (.I0(load_7_dataOutArray_0[12]),
        .I1(Q[12]),
        .I2(load_7_dataOutArray_0[13]),
        .I3(Q[13]),
        .O(reg_value_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_31
       (.I0(load_7_dataOutArray_0[10]),
        .I1(Q[10]),
        .I2(load_7_dataOutArray_0[11]),
        .I3(Q[11]),
        .O(reg_value_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_32
       (.I0(load_7_dataOutArray_0[8]),
        .I1(Q[8]),
        .I2(load_7_dataOutArray_0[9]),
        .I3(Q[9]),
        .O(reg_value_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_33
       (.I0(load_7_dataOutArray_0[6]),
        .I1(Q[6]),
        .I2(load_7_dataOutArray_0[7]),
        .I3(Q[7]),
        .O(reg_value_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_34
       (.I0(load_7_dataOutArray_0[4]),
        .I1(Q[4]),
        .I2(load_7_dataOutArray_0[5]),
        .I3(Q[5]),
        .O(reg_value_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_35
       (.I0(load_7_dataOutArray_0[2]),
        .I1(Q[2]),
        .I2(load_7_dataOutArray_0[3]),
        .I3(Q[3]),
        .O(reg_value_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reg_value_i_36
       (.I0(load_7_dataOutArray_0[0]),
        .I1(Q[0]),
        .I2(load_7_dataOutArray_0[1]),
        .I3(Q[1]),
        .O(reg_value_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_5
       (.I0(load_7_dataOutArray_0[30]),
        .I1(Q[30]),
        .I2(load_7_dataOutArray_0[31]),
        .I3(Q[31]),
        .O(reg_value_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_6
       (.I0(load_7_dataOutArray_0[28]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(load_7_dataOutArray_0[29]),
        .O(reg_value_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_7
       (.I0(load_7_dataOutArray_0[26]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(load_7_dataOutArray_0[27]),
        .O(reg_value_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_8
       (.I0(load_7_dataOutArray_0[24]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(load_7_dataOutArray_0[25]),
        .O(reg_value_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reg_value_i_9
       (.I0(load_7_dataOutArray_0[22]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(load_7_dataOutArray_0[23]),
        .O(reg_value_i_9_n_0));
  CARRY8 reg_value_reg_i_2
       (.CI(reg_value_reg_i_4_n_0),
        .CI_TOP(1'b0),
        .CO({\dataOutArray[0] ,reg_value_reg_i_2_n_1,reg_value_reg_i_2_n_2,reg_value_reg_i_2_n_3,reg_value_reg_i_2_n_4,reg_value_reg_i_2_n_5,reg_value_reg_i_2_n_6,reg_value_reg_i_2_n_7}),
        .DI({reg_value_i_5_n_0,reg_value_i_6_n_0,reg_value_i_7_n_0,reg_value_i_8_n_0,reg_value_i_9_n_0,reg_value_i_10_n_0,reg_value_i_11_n_0,reg_value_i_12_n_0}),
        .O(NLW_reg_value_reg_i_2_O_UNCONNECTED[7:0]),
        .S({reg_value_i_13_n_0,reg_value_i_14_n_0,reg_value_i_15_n_0,reg_value_i_16_n_0,reg_value_i_17_n_0,reg_value_i_18_n_0,reg_value_i_19_n_0,reg_value_i_20_n_0}));
  CARRY8 reg_value_reg_i_4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({reg_value_reg_i_4_n_0,reg_value_reg_i_4_n_1,reg_value_reg_i_4_n_2,reg_value_reg_i_4_n_3,reg_value_reg_i_4_n_4,reg_value_reg_i_4_n_5,reg_value_reg_i_4_n_6,reg_value_reg_i_4_n_7}),
        .DI({reg_value_i_21_n_0,reg_value_i_22_n_0,reg_value_i_23_n_0,reg_value_i_24_n_0,reg_value_i_25_n_0,reg_value_i_26_n_0,reg_value_i_27_n_0,reg_value_i_28_n_0}),
        .O(NLW_reg_value_reg_i_4_O_UNCONNECTED[7:0]),
        .S({reg_value_i_29_n_0,reg_value_i_30_n_0,reg_value_i_31_n_0,reg_value_i_32_n_0,reg_value_i_33_n_0,reg_value_i_34_n_0,reg_value_i_35_n_0,reg_value_i_36_n_0}));
endmodule

(* ORIG_REF_NAME = "icmp_ult_op" *) 
module design_1_sparseDemo_0_0_icmp_ult_op
   (\dataOutArray[0] ,
    DI,
    full_reg_reg_i_5_0,
    S,
    full_reg_reg_i_6_0);
  output [0:0]\dataOutArray[0] ;
  input [1:0]DI;
  input [7:0]full_reg_reg_i_5_0;
  input [6:0]S;
  input [0:0]full_reg_reg_i_6_0;

  wire [1:0]DI;
  wire [6:0]S;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg_i_15_n_0;
  wire [7:0]full_reg_reg_i_5_0;
  wire full_reg_reg_i_5_n_2;
  wire full_reg_reg_i_5_n_3;
  wire full_reg_reg_i_5_n_4;
  wire full_reg_reg_i_5_n_5;
  wire full_reg_reg_i_5_n_6;
  wire full_reg_reg_i_5_n_7;
  wire [0:0]full_reg_reg_i_6_0;
  wire full_reg_reg_i_6_n_0;
  wire full_reg_reg_i_6_n_1;
  wire full_reg_reg_i_6_n_2;
  wire full_reg_reg_i_6_n_3;
  wire full_reg_reg_i_6_n_4;
  wire full_reg_reg_i_6_n_5;
  wire full_reg_reg_i_6_n_6;
  wire full_reg_reg_i_6_n_7;
  wire [7:7]NLW_full_reg_reg_i_5_CO_UNCONNECTED;
  wire [7:0]NLW_full_reg_reg_i_5_O_UNCONNECTED;
  wire [7:0]NLW_full_reg_reg_i_6_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    full_reg_i_15
       (.I0(full_reg_reg_i_6_0),
        .O(full_reg_i_15_n_0));
  CARRY8 full_reg_reg_i_5
       (.CI(full_reg_reg_i_6_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_full_reg_reg_i_5_CO_UNCONNECTED[7],\dataOutArray[0] ,full_reg_reg_i_5_n_2,full_reg_reg_i_5_n_3,full_reg_reg_i_5_n_4,full_reg_reg_i_5_n_5,full_reg_reg_i_5_n_6,full_reg_reg_i_5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_reg_reg_i_5_O_UNCONNECTED[7:0]),
        .S({1'b0,S}));
  CARRY8 full_reg_reg_i_6
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({full_reg_reg_i_6_n_0,full_reg_reg_i_6_n_1,full_reg_reg_i_6_n_2,full_reg_reg_i_6_n_3,full_reg_reg_i_6_n_4,full_reg_reg_i_6_n_5,full_reg_reg_i_6_n_6,full_reg_reg_i_6_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,DI[1],full_reg_i_15_n_0,DI[0]}),
        .O(NLW_full_reg_reg_i_6_O_UNCONNECTED[7:0]),
        .S(full_reg_reg_i_5_0));
endmodule

(* ORIG_REF_NAME = "join" *) 
module design_1_sparseDemo_0_0_join
   (reg_value_reg,
    reg_value,
    full_reg,
    Buffer_23_validArray_0,
    reg_value_0,
    phi_12_readyArray_1);
  output reg_value_reg;
  input reg_value;
  input full_reg;
  input Buffer_23_validArray_0;
  input reg_value_0;
  input phi_12_readyArray_1;

  wire Buffer_23_validArray_0;
  wire full_reg;
  wire phi_12_readyArray_1;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_reg;

  LUT5 #(
    .INIT(32'hA8000000)) 
    \/i_ 
       (.I0(reg_value),
        .I1(full_reg),
        .I2(Buffer_23_validArray_0),
        .I3(reg_value_0),
        .I4(phi_12_readyArray_1),
        .O(reg_value_reg));
endmodule

(* ORIG_REF_NAME = "mc_load_op" *) 
module design_1_sparseDemo_0_0_mc_load_op
   (full_reg,
    full_reg_0,
    A_id_ce1,
    A_id_address1,
    full_reg_reg,
    Q,
    clk,
    rst,
    full_reg_reg_0,
    phi_12_validArray_0,
    reg_value,
    D,
    MC_A_id_validArray_0,
    E,
    \data_reg_reg[31] );
  output full_reg;
  output full_reg_0;
  output A_id_ce1;
  output [31:0]A_id_address1;
  output full_reg_reg;
  output [31:0]Q;
  input clk;
  input rst;
  input full_reg_reg_0;
  input phi_12_validArray_0;
  input reg_value;
  input [31:0]D;
  input MC_A_id_validArray_0;
  input [0:0]E;
  input [31:0]\data_reg_reg[31] ;

  wire [31:0]A_id_address1;
  wire A_id_ce1;
  wire Buffer_2_n_1;
  wire Buffer_2_n_2;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire [31:0]Q;
  wire clk;
  wire [31:0]\data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire phi_12_validArray_0;
  wire reg_value;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_92 Buffer_1
       (.A_id_address1(A_id_address1),
        .A_id_ce1(A_id_ce1),
        .D(D),
        .E(Buffer_2_n_1),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .clk(clk),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .full_reg_reg_2(Buffer_2_n_2),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(reg_value),
        .rst(rst),
        .\valid_reg[0] (full_reg_0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_93 Buffer_2
       (.E(Buffer_2_n_1),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[31]_0 (E),
        .\data_reg_reg[31]_1 (\data_reg_reg[31] ),
        .full_reg(full_reg),
        .full_reg_reg_0(full_reg_0),
        .full_reg_reg_1(Buffer_2_n_2),
        .full_reg_reg_2(full_reg_reg_0),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(reg_value),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "mc_load_op" *) 
module design_1_sparseDemo_0_0_mc_load_op_38
   (full_reg,
    full_reg_0,
    A_val_ce1,
    A_val_address1,
    full_reg_reg,
    a,
    Q,
    clk,
    rst,
    full_reg_reg_0,
    phi_12_validArray_0,
    reg_value,
    D,
    MC_A_val_validArray_0,
    load_18_dataOutArray_0,
    \buf_in_reg[2]_8 ,
    E,
    \data_reg_reg[31] );
  output full_reg;
  output full_reg_0;
  output A_val_ce1;
  output [31:0]A_val_address1;
  output full_reg_reg;
  output [31:0]a;
  output [31:0]Q;
  input clk;
  input rst;
  input full_reg_reg_0;
  input phi_12_validArray_0;
  input reg_value;
  input [31:0]D;
  input MC_A_val_validArray_0;
  input [31:0]load_18_dataOutArray_0;
  input [31:0]\buf_in_reg[2]_8 ;
  input [0:0]E;
  input [31:0]\data_reg_reg[31] ;

  wire [31:0]A_val_address1;
  wire A_val_ce1;
  wire Buffer_2_n_1;
  wire Buffer_2_n_2;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_val_validArray_0;
  wire [31:0]Q;
  wire [31:0]a;
  wire [31:0]\buf_in_reg[2]_8 ;
  wire clk;
  wire [31:0]\data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire [31:0]load_18_dataOutArray_0;
  wire phi_12_validArray_0;
  wire reg_value;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_90 Buffer_1
       (.A_val_address1(A_val_address1),
        .A_val_ce1(A_val_ce1),
        .D(D),
        .E(Buffer_2_n_1),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .clk(clk),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .full_reg_reg_2(Buffer_2_n_2),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(reg_value),
        .rst(rst),
        .\valid_reg[0] (full_reg_0));
  design_1_sparseDemo_0_0_TEHB__parameterized0_91 Buffer_2
       (.E(Buffer_2_n_1),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .Q(Q),
        .a(a),
        .\buf_in_reg[2]_8 (\buf_in_reg[2]_8 ),
        .clk(clk),
        .\data_reg_reg[31]_0 (E),
        .\data_reg_reg[31]_1 (\data_reg_reg[31] ),
        .full_reg(full_reg),
        .full_reg_reg_0(full_reg_0),
        .full_reg_reg_1(Buffer_2_n_2),
        .full_reg_reg_2(full_reg_reg_0),
        .load_18_dataOutArray_0(load_18_dataOutArray_0),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(reg_value),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "mc_load_op" *) 
module design_1_sparseDemo_0_0_mc_load_op_39
   (full_reg,
    full_reg_0,
    full_reg_reg,
    full_reg_reg_0,
    full_reg_reg_1,
    full_reg_reg_2,
    full_reg_reg_3,
    full_reg_reg_4,
    full_reg_reg_5,
    full_reg_reg_6,
    full_reg_reg_7,
    full_reg_reg_8,
    full_reg_reg_9,
    full_reg_reg_10,
    full_reg_reg_11,
    full_reg_reg_12,
    full_reg_reg_13,
    full_reg_reg_14,
    full_reg_reg_15,
    full_reg_reg_16,
    full_reg_reg_17,
    full_reg_reg_18,
    full_reg_reg_19,
    full_reg_reg_20,
    full_reg_reg_21,
    full_reg_reg_22,
    full_reg_reg_23,
    full_reg_reg_24,
    full_reg_reg_25,
    full_reg_reg_26,
    full_reg_reg_27,
    full_reg_reg_28,
    full_reg_reg_29,
    full_reg_reg_30,
    full_reg_reg_31,
    \valid_reg[0] ,
    Q,
    clk,
    rst,
    full_reg_reg_32,
    MC_A_id_validArray_0,
    full_reg_1,
    reg_value,
    load_15_dataOutArray_0,
    load_21_pValidArray_0,
    E,
    D);
  output full_reg;
  output full_reg_0;
  output full_reg_reg;
  output full_reg_reg_0;
  output full_reg_reg_1;
  output full_reg_reg_2;
  output full_reg_reg_3;
  output full_reg_reg_4;
  output full_reg_reg_5;
  output full_reg_reg_6;
  output full_reg_reg_7;
  output full_reg_reg_8;
  output full_reg_reg_9;
  output full_reg_reg_10;
  output full_reg_reg_11;
  output full_reg_reg_12;
  output full_reg_reg_13;
  output full_reg_reg_14;
  output full_reg_reg_15;
  output full_reg_reg_16;
  output full_reg_reg_17;
  output full_reg_reg_18;
  output full_reg_reg_19;
  output full_reg_reg_20;
  output full_reg_reg_21;
  output full_reg_reg_22;
  output full_reg_reg_23;
  output full_reg_reg_24;
  output full_reg_reg_25;
  output full_reg_reg_26;
  output full_reg_reg_27;
  output full_reg_reg_28;
  output full_reg_reg_29;
  output full_reg_reg_30;
  output full_reg_reg_31;
  output \valid_reg[0] ;
  output [31:0]Q;
  input clk;
  input rst;
  input full_reg_reg_32;
  input MC_A_id_validArray_0;
  input full_reg_1;
  input reg_value;
  input [31:0]load_15_dataOutArray_0;
  input load_21_pValidArray_0;
  input [0:0]E;
  input [31:0]D;

  wire Buffer_2_n_1;
  wire Buffer_2_n_2;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire [31:0]Q;
  wire clk;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_10;
  wire full_reg_reg_11;
  wire full_reg_reg_12;
  wire full_reg_reg_13;
  wire full_reg_reg_14;
  wire full_reg_reg_15;
  wire full_reg_reg_16;
  wire full_reg_reg_17;
  wire full_reg_reg_18;
  wire full_reg_reg_19;
  wire full_reg_reg_2;
  wire full_reg_reg_20;
  wire full_reg_reg_21;
  wire full_reg_reg_22;
  wire full_reg_reg_23;
  wire full_reg_reg_24;
  wire full_reg_reg_25;
  wire full_reg_reg_26;
  wire full_reg_reg_27;
  wire full_reg_reg_28;
  wire full_reg_reg_29;
  wire full_reg_reg_3;
  wire full_reg_reg_30;
  wire full_reg_reg_31;
  wire full_reg_reg_32;
  wire full_reg_reg_4;
  wire full_reg_reg_5;
  wire full_reg_reg_6;
  wire full_reg_reg_7;
  wire full_reg_reg_8;
  wire full_reg_reg_9;
  wire [31:0]load_15_dataOutArray_0;
  wire load_21_pValidArray_0;
  wire reg_value;
  wire rst;
  wire \valid_reg[0] ;

  design_1_sparseDemo_0_0_TEHB__parameterized0_88 Buffer_1
       (.E(Buffer_2_n_1),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .clk(clk),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .full_reg_reg_10(full_reg_reg_8),
        .full_reg_reg_11(full_reg_reg_9),
        .full_reg_reg_12(full_reg_reg_10),
        .full_reg_reg_13(full_reg_reg_11),
        .full_reg_reg_14(full_reg_reg_12),
        .full_reg_reg_15(full_reg_reg_13),
        .full_reg_reg_16(full_reg_reg_14),
        .full_reg_reg_17(full_reg_reg_15),
        .full_reg_reg_18(full_reg_reg_16),
        .full_reg_reg_19(full_reg_reg_17),
        .full_reg_reg_2(full_reg_reg_0),
        .full_reg_reg_20(full_reg_reg_18),
        .full_reg_reg_21(full_reg_reg_19),
        .full_reg_reg_22(full_reg_reg_20),
        .full_reg_reg_23(full_reg_reg_21),
        .full_reg_reg_24(full_reg_reg_22),
        .full_reg_reg_25(full_reg_reg_23),
        .full_reg_reg_26(full_reg_reg_24),
        .full_reg_reg_27(full_reg_reg_25),
        .full_reg_reg_28(full_reg_reg_26),
        .full_reg_reg_29(full_reg_reg_27),
        .full_reg_reg_3(full_reg_reg_1),
        .full_reg_reg_30(full_reg_reg_28),
        .full_reg_reg_31(full_reg_reg_29),
        .full_reg_reg_32(full_reg_reg_30),
        .full_reg_reg_33(full_reg_reg_31),
        .full_reg_reg_34(Buffer_2_n_2),
        .full_reg_reg_4(full_reg_reg_2),
        .full_reg_reg_5(full_reg_reg_3),
        .full_reg_reg_6(full_reg_reg_4),
        .full_reg_reg_7(full_reg_reg_5),
        .full_reg_reg_8(full_reg_reg_6),
        .full_reg_reg_9(full_reg_reg_7),
        .load_15_dataOutArray_0(load_15_dataOutArray_0),
        .load_21_pValidArray_0(load_21_pValidArray_0),
        .reg_value(reg_value),
        .rst(rst),
        .\sel_prev_reg[0] (full_reg_0),
        .\valid_reg[0] (\valid_reg[0] ));
  design_1_sparseDemo_0_0_TEHB__parameterized0_89 Buffer_2
       (.D(D),
        .E(Buffer_2_n_1),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[31]_0 (E),
        .full_reg(full_reg),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg_0),
        .full_reg_reg_1(Buffer_2_n_2),
        .full_reg_reg_2(full_reg_reg_32),
        .reg_value(reg_value),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "mc_load_op" *) 
module design_1_sparseDemo_0_0_mc_load_op_40
   (full_reg,
    full_reg_0,
    B_ptr_ce1,
    priorityOut,
    DI,
    D,
    \data_reg_reg[31] ,
    \k_0_reg_94_reg[30] ,
    ap_ready,
    B_ptr_address1,
    full_reg_reg,
    \sel_prev_reg[1] ,
    reg_value,
    full_reg_1,
    MC_A_id_validArray_0,
    MC_B_ptr_validArray_1,
    CO,
    Q,
    ap_ce,
    ap_NS_fsm4_carry__0,
    \data_reg_reg[31]_0 ,
    \buf_in_reg[1][31] ,
    \dataInArray[0] ,
    B_ptr_address1_0_sp_1,
    \data_reg_reg[31]_1 ,
    B_ptr_address1_1_sp_1,
    B_ptr_address1_2_sp_1,
    B_ptr_address1_3_sp_1,
    B_ptr_address1_4_sp_1,
    B_ptr_address1_5_sp_1,
    B_ptr_address1_6_sp_1,
    B_ptr_address1_7_sp_1,
    B_ptr_address1_8_sp_1,
    B_ptr_address1_9_sp_1,
    B_ptr_address1_10_sp_1,
    B_ptr_address1_11_sp_1,
    B_ptr_address1_12_sp_1,
    B_ptr_address1_13_sp_1,
    B_ptr_address1_14_sp_1,
    B_ptr_address1_15_sp_1,
    B_ptr_address1_16_sp_1,
    B_ptr_address1_17_sp_1,
    B_ptr_address1_18_sp_1,
    B_ptr_address1_19_sp_1,
    B_ptr_address1_20_sp_1,
    B_ptr_address1_21_sp_1,
    B_ptr_address1_22_sp_1,
    B_ptr_address1_23_sp_1,
    B_ptr_address1_24_sp_1,
    B_ptr_address1_25_sp_1,
    B_ptr_address1_26_sp_1,
    B_ptr_address1_27_sp_1,
    B_ptr_address1_28_sp_1,
    B_ptr_address1_29_sp_1,
    B_ptr_address1_30_sp_1,
    B_ptr_address1_31_sp_1,
    clk,
    rst);
  output full_reg;
  output full_reg_0;
  output B_ptr_ce1;
  output [0:0]priorityOut;
  output [7:0]DI;
  output [31:0]D;
  output [15:0]\data_reg_reg[31] ;
  output [7:0]\k_0_reg_94_reg[30] ;
  output ap_ready;
  output [31:0]B_ptr_address1;
  output full_reg_reg;
  input \sel_prev_reg[1] ;
  input reg_value;
  input full_reg_1;
  input MC_A_id_validArray_0;
  input MC_B_ptr_validArray_1;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input [31:0]ap_NS_fsm4_carry__0;
  input [31:0]\data_reg_reg[31]_0 ;
  input [31:0]\buf_in_reg[1][31] ;
  input [0:0]\dataInArray[0] ;
  input B_ptr_address1_0_sp_1;
  input [31:0]\data_reg_reg[31]_1 ;
  input B_ptr_address1_1_sp_1;
  input B_ptr_address1_2_sp_1;
  input B_ptr_address1_3_sp_1;
  input B_ptr_address1_4_sp_1;
  input B_ptr_address1_5_sp_1;
  input B_ptr_address1_6_sp_1;
  input B_ptr_address1_7_sp_1;
  input B_ptr_address1_8_sp_1;
  input B_ptr_address1_9_sp_1;
  input B_ptr_address1_10_sp_1;
  input B_ptr_address1_11_sp_1;
  input B_ptr_address1_12_sp_1;
  input B_ptr_address1_13_sp_1;
  input B_ptr_address1_14_sp_1;
  input B_ptr_address1_15_sp_1;
  input B_ptr_address1_16_sp_1;
  input B_ptr_address1_17_sp_1;
  input B_ptr_address1_18_sp_1;
  input B_ptr_address1_19_sp_1;
  input B_ptr_address1_20_sp_1;
  input B_ptr_address1_21_sp_1;
  input B_ptr_address1_22_sp_1;
  input B_ptr_address1_23_sp_1;
  input B_ptr_address1_24_sp_1;
  input B_ptr_address1_25_sp_1;
  input B_ptr_address1_26_sp_1;
  input B_ptr_address1_27_sp_1;
  input B_ptr_address1_28_sp_1;
  input B_ptr_address1_29_sp_1;
  input B_ptr_address1_30_sp_1;
  input B_ptr_address1_31_sp_1;
  input clk;
  input rst;

  wire [31:0]B_ptr_address1;
  wire B_ptr_address1_0_sn_1;
  wire B_ptr_address1_10_sn_1;
  wire B_ptr_address1_11_sn_1;
  wire B_ptr_address1_12_sn_1;
  wire B_ptr_address1_13_sn_1;
  wire B_ptr_address1_14_sn_1;
  wire B_ptr_address1_15_sn_1;
  wire B_ptr_address1_16_sn_1;
  wire B_ptr_address1_17_sn_1;
  wire B_ptr_address1_18_sn_1;
  wire B_ptr_address1_19_sn_1;
  wire B_ptr_address1_1_sn_1;
  wire B_ptr_address1_20_sn_1;
  wire B_ptr_address1_21_sn_1;
  wire B_ptr_address1_22_sn_1;
  wire B_ptr_address1_23_sn_1;
  wire B_ptr_address1_24_sn_1;
  wire B_ptr_address1_25_sn_1;
  wire B_ptr_address1_26_sn_1;
  wire B_ptr_address1_27_sn_1;
  wire B_ptr_address1_28_sn_1;
  wire B_ptr_address1_29_sn_1;
  wire B_ptr_address1_2_sn_1;
  wire B_ptr_address1_30_sn_1;
  wire B_ptr_address1_31_sn_1;
  wire B_ptr_address1_3_sn_1;
  wire B_ptr_address1_4_sn_1;
  wire B_ptr_address1_5_sn_1;
  wire B_ptr_address1_6_sn_1;
  wire B_ptr_address1_7_sn_1;
  wire B_ptr_address1_8_sn_1;
  wire B_ptr_address1_9_sn_1;
  wire B_ptr_ce1;
  wire Buffer_2_n_1;
  wire Buffer_2_n_2;
  wire [0:0]CO;
  wire [31:0]D;
  wire [7:0]DI;
  wire MC_A_id_validArray_0;
  wire MC_B_ptr_validArray_1;
  wire [0:0]Q;
  wire [31:0]ap_NS_fsm4_carry__0;
  wire ap_ce;
  wire ap_ready;
  wire [31:0]\buf_in_reg[1][31] ;
  wire clk;
  wire [0:0]\dataInArray[0] ;
  wire [15:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_reg;
  wire [7:0]\k_0_reg_94_reg[30] ;
  wire [0:0]priorityOut;
  wire reg_value;
  wire rst;
  wire \sel_prev_reg[1] ;

  assign B_ptr_address1_0_sn_1 = B_ptr_address1_0_sp_1;
  assign B_ptr_address1_10_sn_1 = B_ptr_address1_10_sp_1;
  assign B_ptr_address1_11_sn_1 = B_ptr_address1_11_sp_1;
  assign B_ptr_address1_12_sn_1 = B_ptr_address1_12_sp_1;
  assign B_ptr_address1_13_sn_1 = B_ptr_address1_13_sp_1;
  assign B_ptr_address1_14_sn_1 = B_ptr_address1_14_sp_1;
  assign B_ptr_address1_15_sn_1 = B_ptr_address1_15_sp_1;
  assign B_ptr_address1_16_sn_1 = B_ptr_address1_16_sp_1;
  assign B_ptr_address1_17_sn_1 = B_ptr_address1_17_sp_1;
  assign B_ptr_address1_18_sn_1 = B_ptr_address1_18_sp_1;
  assign B_ptr_address1_19_sn_1 = B_ptr_address1_19_sp_1;
  assign B_ptr_address1_1_sn_1 = B_ptr_address1_1_sp_1;
  assign B_ptr_address1_20_sn_1 = B_ptr_address1_20_sp_1;
  assign B_ptr_address1_21_sn_1 = B_ptr_address1_21_sp_1;
  assign B_ptr_address1_22_sn_1 = B_ptr_address1_22_sp_1;
  assign B_ptr_address1_23_sn_1 = B_ptr_address1_23_sp_1;
  assign B_ptr_address1_24_sn_1 = B_ptr_address1_24_sp_1;
  assign B_ptr_address1_25_sn_1 = B_ptr_address1_25_sp_1;
  assign B_ptr_address1_26_sn_1 = B_ptr_address1_26_sp_1;
  assign B_ptr_address1_27_sn_1 = B_ptr_address1_27_sp_1;
  assign B_ptr_address1_28_sn_1 = B_ptr_address1_28_sp_1;
  assign B_ptr_address1_29_sn_1 = B_ptr_address1_29_sp_1;
  assign B_ptr_address1_2_sn_1 = B_ptr_address1_2_sp_1;
  assign B_ptr_address1_30_sn_1 = B_ptr_address1_30_sp_1;
  assign B_ptr_address1_31_sn_1 = B_ptr_address1_31_sp_1;
  assign B_ptr_address1_3_sn_1 = B_ptr_address1_3_sp_1;
  assign B_ptr_address1_4_sn_1 = B_ptr_address1_4_sp_1;
  assign B_ptr_address1_5_sn_1 = B_ptr_address1_5_sp_1;
  assign B_ptr_address1_6_sn_1 = B_ptr_address1_6_sp_1;
  assign B_ptr_address1_7_sn_1 = B_ptr_address1_7_sp_1;
  assign B_ptr_address1_8_sn_1 = B_ptr_address1_8_sp_1;
  assign B_ptr_address1_9_sn_1 = B_ptr_address1_9_sp_1;
  design_1_sparseDemo_0_0_TEHB__parameterized0_86 Buffer_1
       (.B_ptr_address1(B_ptr_address1),
        .\B_ptr_address1[31]_0 (B_ptr_address1_31_sn_1),
        .B_ptr_address1_0_sp_1(B_ptr_address1_0_sn_1),
        .B_ptr_address1_10_sp_1(B_ptr_address1_10_sn_1),
        .B_ptr_address1_11_sp_1(B_ptr_address1_11_sn_1),
        .B_ptr_address1_12_sp_1(B_ptr_address1_12_sn_1),
        .B_ptr_address1_13_sp_1(B_ptr_address1_13_sn_1),
        .B_ptr_address1_14_sp_1(B_ptr_address1_14_sn_1),
        .B_ptr_address1_15_sp_1(B_ptr_address1_15_sn_1),
        .B_ptr_address1_16_sp_1(B_ptr_address1_16_sn_1),
        .B_ptr_address1_17_sp_1(B_ptr_address1_17_sn_1),
        .B_ptr_address1_18_sp_1(B_ptr_address1_18_sn_1),
        .B_ptr_address1_19_sp_1(B_ptr_address1_19_sn_1),
        .B_ptr_address1_1_sp_1(B_ptr_address1_1_sn_1),
        .B_ptr_address1_20_sp_1(B_ptr_address1_20_sn_1),
        .B_ptr_address1_21_sp_1(B_ptr_address1_21_sn_1),
        .B_ptr_address1_22_sp_1(B_ptr_address1_22_sn_1),
        .B_ptr_address1_23_sp_1(B_ptr_address1_23_sn_1),
        .B_ptr_address1_24_sp_1(B_ptr_address1_24_sn_1),
        .B_ptr_address1_25_sp_1(B_ptr_address1_25_sn_1),
        .B_ptr_address1_26_sp_1(B_ptr_address1_26_sn_1),
        .B_ptr_address1_27_sp_1(B_ptr_address1_27_sn_1),
        .B_ptr_address1_28_sp_1(B_ptr_address1_28_sn_1),
        .B_ptr_address1_29_sp_1(B_ptr_address1_29_sn_1),
        .B_ptr_address1_2_sp_1(B_ptr_address1_2_sn_1),
        .B_ptr_address1_30_sp_1(B_ptr_address1_30_sn_1),
        .B_ptr_address1_31_sp_1(priorityOut),
        .B_ptr_address1_3_sp_1(B_ptr_address1_3_sn_1),
        .B_ptr_address1_4_sp_1(B_ptr_address1_4_sn_1),
        .B_ptr_address1_5_sp_1(B_ptr_address1_5_sn_1),
        .B_ptr_address1_6_sp_1(B_ptr_address1_6_sn_1),
        .B_ptr_address1_7_sp_1(B_ptr_address1_7_sn_1),
        .B_ptr_address1_8_sp_1(B_ptr_address1_8_sn_1),
        .B_ptr_address1_9_sp_1(B_ptr_address1_9_sn_1),
        .B_ptr_ce1(B_ptr_ce1),
        .B_ptr_ce1_0(\sel_prev_reg[1] ),
        .B_ptr_ce1_1(full_reg),
        .E(Buffer_2_n_1),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .clk(clk),
        .\dataInArray[0] (\dataInArray[0] ),
        .\data_reg_reg[31]_0 (\data_reg_reg[31]_1 ),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg_0),
        .full_reg_reg_1(Buffer_2_n_2),
        .reg_value(reg_value),
        .rst(rst));
  design_1_sparseDemo_0_0_TEHB__parameterized0_87 Buffer_2
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(Buffer_2_n_1),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .MC_B_ptr_validArray_1(MC_B_ptr_validArray_1),
        .Q(Q),
        .ap_NS_fsm4_carry__0(ap_NS_fsm4_carry__0),
        .ap_ce(ap_ce),
        .ap_ready(ap_ready),
        .\buf_in_reg[1][31] (\buf_in_reg[1][31] ),
        .clk(clk),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(Buffer_2_n_2),
        .full_reg_reg_2(full_reg_reg),
        .\k_0_reg_94_reg[30] (\k_0_reg_94_reg[30] ),
        .priorityOut(priorityOut),
        .reg_value(reg_value),
        .rst(rst),
        .\sel_prev_reg[1] (\sel_prev_reg[1] ),
        .\sel_prev_reg[1]_0 (full_reg_0));
endmodule

(* ORIG_REF_NAME = "mc_load_op" *) 
module design_1_sparseDemo_0_0_mc_load_op_41
   (full_reg,
    full_reg_0,
    A_ptr_address1,
    A_ptr_ce1,
    \validArray_reg[0] ,
    reg_in,
    reg_in_1,
    branchC_21_validArray_1,
    branch_4_validArray_1,
    branch_5_validArray_1,
    branch_7_validArray_1,
    \data_reg_reg[31] ,
    \data_reg_reg[31]_0 ,
    clk,
    rst,
    ValidArray,
    reg_value,
    Q,
    D,
    MC_A_ptr_validArray_0,
    blockStopArray,
    full_reg_reg,
    \dataOutArray[0] ,
    reg_value_2,
    icmp_9_validArray_0,
    Buffer_22_validArray_0,
    reg_value_3,
    Buffer_2_validArray_0,
    reg_value_4,
    Buffer_7_validArray_0,
    reg_value_5,
    reg_value_6,
    E,
    \data_reg_reg[31]_1 ,
    \data_reg_reg[31]_2 ,
    Buffer_18_validArray_0,
    load_7_dataOutArray_0);
  output full_reg;
  output full_reg_0;
  output [31:0]A_ptr_address1;
  output A_ptr_ce1;
  output \validArray_reg[0] ;
  output reg_in;
  output reg_in_1;
  output branchC_21_validArray_1;
  output branch_4_validArray_1;
  output branch_5_validArray_1;
  output branch_7_validArray_1;
  output [31:0]\data_reg_reg[31] ;
  output [31:0]\data_reg_reg[31]_0 ;
  input clk;
  input rst;
  input [0:0]ValidArray;
  input reg_value;
  input [0:0]Q;
  input [31:0]D;
  input MC_A_ptr_validArray_0;
  input [0:0]blockStopArray;
  input full_reg_reg;
  input [0:0]\dataOutArray[0] ;
  input reg_value_2;
  input icmp_9_validArray_0;
  input Buffer_22_validArray_0;
  input reg_value_3;
  input Buffer_2_validArray_0;
  input reg_value_4;
  input Buffer_7_validArray_0;
  input reg_value_5;
  input reg_value_6;
  input [0:0]E;
  input [31:0]\data_reg_reg[31]_1 ;
  input [31:0]\data_reg_reg[31]_2 ;
  input Buffer_18_validArray_0;
  input [31:0]load_7_dataOutArray_0;

  wire [31:0]A_ptr_address1;
  wire A_ptr_ce1;
  wire Buffer_18_validArray_0;
  wire Buffer_22_validArray_0;
  wire Buffer_2_n_1;
  wire Buffer_2_n_2;
  wire Buffer_2_validArray_0;
  wire Buffer_7_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_ptr_validArray_0;
  wire [0:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire branchC_21_validArray_1;
  wire branch_4_validArray_1;
  wire branch_5_validArray_1;
  wire branch_7_validArray_1;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire [31:0]\data_reg_reg[31]_2 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_reg;
  wire icmp_9_validArray_0;
  wire [31:0]load_7_dataOutArray_0;
  wire reg_in;
  wire reg_in_1;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_3;
  wire reg_value_4;
  wire reg_value_5;
  wire reg_value_6;
  wire rst;
  wire \validArray_reg[0] ;

  design_1_sparseDemo_0_0_TEHB__parameterized0_84 Buffer_1
       (.A_ptr_address1(A_ptr_address1),
        .A_ptr_ce1(A_ptr_ce1),
        .D(D),
        .E(Buffer_2_n_1),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .Q(Q),
        .ValidArray(ValidArray),
        .clk(clk),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(Buffer_2_n_2),
        .\out_reg_reg[0][0] (full_reg_0),
        .reg_value(reg_value),
        .rst(rst),
        .\validArray_reg[0] (\validArray_reg[0] ));
  design_1_sparseDemo_0_0_TEHB__parameterized0_85 Buffer_2
       (.Buffer_18_validArray_0(Buffer_18_validArray_0),
        .Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_2_validArray_0(Buffer_2_validArray_0),
        .Buffer_7_validArray_0(Buffer_7_validArray_0),
        .E(Buffer_2_n_1),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .ValidArray(ValidArray),
        .blockStopArray(blockStopArray),
        .branchC_21_validArray_1(branchC_21_validArray_1),
        .branch_4_validArray_1(branch_4_validArray_1),
        .branch_5_validArray_1(branch_5_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .\data_reg_reg[31]_2 (E),
        .\data_reg_reg[31]_3 (\data_reg_reg[31]_1 ),
        .\data_reg_reg[31]_4 (\data_reg_reg[31]_2 ),
        .full_reg(full_reg),
        .full_reg_reg_0(full_reg_0),
        .full_reg_reg_1(Buffer_2_n_2),
        .full_reg_reg_2(full_reg_reg),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .load_7_dataOutArray_0(load_7_dataOutArray_0),
        .reg_in(reg_in),
        .reg_in_1(reg_in_1),
        .reg_value(reg_value),
        .reg_value_2(reg_value_2),
        .reg_value_3(reg_value_3),
        .reg_value_4(reg_value_4),
        .reg_value_5(reg_value_5),
        .reg_value_6(reg_value_6),
        .reg_value_reg(branch_7_validArray_1),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge
   (full_reg,
    E,
    reg_in,
    joinValid,
    Q,
    phi_n2_dataOutArray_0,
    Buffer_14_validArray_0,
    full_reg_reg,
    tehb1_valid,
    phi_12_readyArray_1,
    reg_value,
    reg_value_reg,
    reg_value_0,
    full_reg_1,
    Buffer_23_validArray_0,
    clk,
    rst,
    \data_reg_reg[31] ,
    D);
  output full_reg;
  output [0:0]E;
  output reg_in;
  output joinValid;
  output [31:0]Q;
  output [31:0]phi_n2_dataOutArray_0;
  input Buffer_14_validArray_0;
  input full_reg_reg;
  input tehb1_valid;
  input phi_12_readyArray_1;
  input reg_value;
  input reg_value_reg;
  input reg_value_0;
  input full_reg_1;
  input Buffer_23_validArray_0;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[31] ;
  input [31:0]D;

  wire Buffer_14_validArray_0;
  wire Buffer_23_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_1;
  wire full_reg_reg;
  wire joinValid;
  wire phi_12_readyArray_1;
  wire [31:0]phi_n2_dataOutArray_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;

  design_1_sparseDemo_0_0_TEHB__parameterized0_64 tehb1
       (.Buffer_14_validArray_0(Buffer_14_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .joinValid(joinValid),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .phi_n2_dataOutArray_0(phi_n2_dataOutArray_0),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_reg(reg_value_reg),
        .rst(rst),
        .tehb1_valid(tehb1_valid));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge_49
   (full_reg,
    E,
    joinValid,
    full_reg_reg,
    reg_in,
    D,
    Buffer_12_validArray_0,
    full_reg_0,
    reg_value,
    forkC_19_validArray_1,
    phi_n6_pValidArray_1,
    full_reg_1,
    tehb1_valid,
    reg_value_reg,
    reg_value_2,
    full_reg_3,
    Buffer_23_validArray_0,
    Q,
    \data_reg_reg[13] ,
    clk,
    rst,
    \data_reg_reg[13]_0 );
  output full_reg;
  output [0:0]E;
  output joinValid;
  output [0:0]full_reg_reg;
  output reg_in;
  output [13:0]D;
  input Buffer_12_validArray_0;
  input full_reg_0;
  input reg_value;
  input forkC_19_validArray_1;
  input phi_n6_pValidArray_1;
  input full_reg_1;
  input tehb1_valid;
  input reg_value_reg;
  input reg_value_2;
  input full_reg_3;
  input Buffer_23_validArray_0;
  input [13:0]Q;
  input [13:0]\data_reg_reg[13] ;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[13]_0 ;

  wire Buffer_12_validArray_0;
  wire Buffer_23_validArray_0;
  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire clk;
  wire [13:0]\data_reg_reg[13] ;
  wire [0:0]\data_reg_reg[13]_0 ;
  wire forkC_19_validArray_1;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_3;
  wire [0:0]full_reg_reg;
  wire joinValid;
  wire phi_n6_pValidArray_1;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;

  design_1_sparseDemo_0_0_TEHB__parameterized0_63 tehb1
       (.Buffer_12_validArray_0(Buffer_12_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[13]_0 (\data_reg_reg[13] ),
        .\data_reg_reg[13]_1 (\data_reg_reg[13]_0 ),
        .forkC_19_validArray_1(forkC_19_validArray_1),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .full_reg_3(full_reg_3),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(joinValid),
        .full_reg_reg_2(full_reg_reg),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_2(reg_value_2),
        .reg_value_reg(reg_value_reg),
        .rst(rst),
        .tehb1_valid(tehb1_valid));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge_50
   (full_reg,
    E,
    reg_in,
    joinValid,
    D,
    Buffer_15_validArray_0,
    full_reg_0,
    reg_value,
    forkC_19_validArray_1,
    tehb1_valid,
    reg_value_reg,
    reg_value_1,
    full_reg_2,
    Buffer_23_validArray_0,
    \data_reg_reg[31] ,
    phi_n7_pValidArray_1,
    \data_reg_reg[31]_0 ,
    clk,
    rst,
    \data_reg_reg[31]_1 );
  output full_reg;
  output [0:0]E;
  output reg_in;
  output joinValid;
  output [31:0]D;
  input Buffer_15_validArray_0;
  input full_reg_0;
  input reg_value;
  input forkC_19_validArray_1;
  input tehb1_valid;
  input reg_value_reg;
  input reg_value_1;
  input full_reg_2;
  input Buffer_23_validArray_0;
  input [31:0]\data_reg_reg[31] ;
  input phi_n7_pValidArray_1;
  input [31:0]\data_reg_reg[31]_0 ;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[31]_1 ;

  wire Buffer_15_validArray_0;
  wire Buffer_23_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire clk;
  wire [31:0]\data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [0:0]\data_reg_reg[31]_1 ;
  wire forkC_19_validArray_1;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_2;
  wire joinValid;
  wire phi_n7_pValidArray_1;
  wire reg_in;
  wire reg_value;
  wire reg_value_1;
  wire reg_value_reg;
  wire rst;
  wire tehb1_valid;

  design_1_sparseDemo_0_0_TEHB__parameterized0_62 tehb1
       (.Buffer_15_validArray_0(Buffer_15_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .D(D),
        .E(E),
        .clk(clk),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .\data_reg_reg[31]_2 (\data_reg_reg[31]_1 ),
        .forkC_19_validArray_1(forkC_19_validArray_1),
        .full_reg_0(full_reg_0),
        .full_reg_2(full_reg_2),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(joinValid),
        .phi_n7_pValidArray_1(phi_n7_pValidArray_1),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_1(reg_value_1),
        .reg_value_reg(reg_value_reg),
        .rst(rst),
        .tehb1_valid(tehb1_valid));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge_51
   (full_reg,
    E,
    joinValid,
    reg_in,
    D,
    full_reg_reg,
    full_reg_0,
    reg_value,
    forkC_19_validArray_1,
    phi_n8_pValidArray_1,
    full_reg_1,
    reg_value_reg,
    reg_value_2,
    full_reg_3,
    Buffer_23_validArray_0,
    Q,
    \data_reg_reg[31] ,
    clk,
    rst,
    \data_reg_reg[31]_0 );
  output full_reg;
  output [0:0]E;
  output joinValid;
  output reg_in;
  output [31:0]D;
  input [0:0]full_reg_reg;
  input full_reg_0;
  input reg_value;
  input forkC_19_validArray_1;
  input phi_n8_pValidArray_1;
  input full_reg_1;
  input reg_value_reg;
  input reg_value_2;
  input full_reg_3;
  input Buffer_23_validArray_0;
  input [31:0]Q;
  input [31:0]\data_reg_reg[31] ;
  input clk;
  input rst;
  input [0:0]\data_reg_reg[31]_0 ;

  wire Buffer_23_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [31:0]\data_reg_reg[31] ;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire forkC_19_validArray_1;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_3;
  wire [0:0]full_reg_reg;
  wire joinValid;
  wire phi_n8_pValidArray_1;
  wire reg_in;
  wire reg_value;
  wire reg_value_2;
  wire reg_value_reg;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_61 tehb1
       (.Buffer_23_validArray_0(Buffer_23_validArray_0),
        .D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .forkC_19_validArray_1(forkC_19_validArray_1),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .full_reg_3(full_reg_3),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(joinValid),
        .full_reg_reg_2(full_reg_reg),
        .phi_n8_pValidArray_1(phi_n8_pValidArray_1),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_2(reg_value_2),
        .reg_value_reg(reg_value_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge_55
   (end_valid,
    full_reg,
    ValidArray,
    full_reg_0,
    clk,
    rst);
  output end_valid;
  output full_reg;
  input [0:0]ValidArray;
  input full_reg_0;
  input clk;
  input rst;

  wire [0:0]ValidArray;
  wire clk;
  wire end_valid;
  wire full_reg;
  wire full_reg_0;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_57 tehb1
       (.ValidArray(ValidArray),
        .clk(clk),
        .end_valid(end_valid),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge__parameterized0
   (full_reg,
    full_reg0,
    clk,
    rst);
  output full_reg;
  input full_reg0;
  input clk;
  input rst;

  wire clk;
  wire full_reg;
  wire full_reg0;
  wire rst;

  design_1_sparseDemo_0_0_TEHB_78 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg0(full_reg0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge__parameterized1
   (full_reg,
    reg_in,
    full_reg_reg,
    add_30_dataInArray_0,
    \dataInArray[0] ,
    full_reg_reg_0,
    clk,
    rst,
    forkStop,
    reg_value,
    branch_5_validArray_1,
    ValidArray,
    reg_value_0,
    reg_value_reg,
    reg_value_1,
    E,
    D,
    Q,
    \data_reg_reg[31]_i_4 );
  output full_reg;
  output reg_in;
  output full_reg_reg;
  output [31:0]add_30_dataInArray_0;
  output [29:0]\dataInArray[0] ;
  input full_reg_reg_0;
  input clk;
  input rst;
  input forkStop;
  input reg_value;
  input branch_5_validArray_1;
  input [0:0]ValidArray;
  input reg_value_0;
  input reg_value_reg;
  input reg_value_1;
  input [0:0]E;
  input [31:0]D;
  input [31:0]Q;
  input [31:0]\data_reg_reg[31]_i_4 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [31:0]add_30_dataInArray_0;
  wire branch_5_validArray_1;
  wire clk;
  wire [29:0]\dataInArray[0] ;
  wire [31:0]\data_reg_reg[31]_i_4 ;
  wire forkStop;
  wire full_reg;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire reg_in;
  wire reg_value;
  wire reg_value_0;
  wire reg_value_1;
  wire reg_value_reg;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_66 tehb1
       (.D(D),
        .E(E),
        .Q(Q),
        .ValidArray(ValidArray),
        .add_30_dataInArray_0(add_30_dataInArray_0),
        .branch_5_validArray_1(branch_5_validArray_1),
        .clk(clk),
        .\dataInArray[0] (\dataInArray[0] ),
        .\data_reg_reg[31]_i_4 (\data_reg_reg[31]_i_4 ),
        .forkStop(forkStop),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .full_reg_reg_2(full_reg_reg_0),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .reg_value_0(reg_value_0),
        .reg_value_1(reg_value_1),
        .reg_value_reg(reg_value_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge__parameterized1_48
   (full_reg,
    full_reg_reg,
    Q,
    E,
    full_reg_reg_0,
    clk,
    rst,
    \data_reg_reg[31] ,
    D,
    Buffer_18_validArray_0,
    tehb1_valid,
    \data_reg_reg[31]_0 );
  output full_reg;
  output [31:0]full_reg_reg;
  output [31:0]Q;
  output [0:0]E;
  input full_reg_reg_0;
  input clk;
  input rst;
  input \data_reg_reg[31] ;
  input [31:0]D;
  input Buffer_18_validArray_0;
  input tehb1_valid;
  input [0:0]\data_reg_reg[31]_0 ;

  wire Buffer_18_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire \data_reg_reg[31] ;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire full_reg;
  wire [31:0]full_reg_reg;
  wire full_reg_reg_0;
  wire rst;
  wire tehb1_valid;

  design_1_sparseDemo_0_0_TEHB__parameterized0_65 tehb1
       (.Buffer_18_validArray_0(Buffer_18_validArray_0),
        .D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .full_reg_reg_2(full_reg_reg_0),
        .rst(rst),
        .tehb1_valid(tehb1_valid));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge__parameterized1_52
   (full_reg,
    Q,
    \data_reg_reg[13] ,
    clk,
    rst,
    joinValid,
    phi_n6_pValidArray_1,
    full_reg_0,
    E,
    D);
  output full_reg;
  output [13:0]Q;
  output [13:0]\data_reg_reg[13] ;
  input clk;
  input rst;
  input joinValid;
  input phi_n6_pValidArray_1;
  input full_reg_0;
  input [0:0]E;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire clk;
  wire [13:0]\data_reg_reg[13] ;
  wire full_reg;
  wire full_reg_0;
  wire joinValid;
  wire phi_n6_pValidArray_1;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_60 tehb1
       (.D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[13]_0 (\data_reg_reg[13] ),
        .full_reg_0(full_reg_0),
        .full_reg_reg_0(full_reg),
        .joinValid(joinValid),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge__parameterized1_53
   (full_reg,
    Q,
    \data_reg_reg[31] ,
    full_reg_reg,
    clk,
    rst,
    E,
    D);
  output full_reg;
  output [31:0]Q;
  output [31:0]\data_reg_reg[31] ;
  input full_reg_reg;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [31:0]\data_reg_reg[31] ;
  wire full_reg;
  wire full_reg_reg;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_59 tehb1
       (.D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "merge" *) 
module design_1_sparseDemo_0_0_merge__parameterized1_54
   (full_reg,
    E,
    full_reg_reg,
    full_reg_reg_0,
    validArray0,
    Q,
    \data_reg_reg[31] ,
    clk,
    rst,
    joinValid,
    phi_n8_pValidArray_1,
    full_reg_0,
    \dataOutArray[0] ,
    full_reg_1,
    reg_value,
    icmp_27_validArray_0,
    \validArray_reg[0] ,
    \data_reg_reg[31]_0 ,
    D);
  output full_reg;
  output [0:0]E;
  output full_reg_reg;
  output [0:0]full_reg_reg_0;
  output validArray0;
  output [31:0]Q;
  output [31:0]\data_reg_reg[31] ;
  input clk;
  input rst;
  input joinValid;
  input phi_n8_pValidArray_1;
  input full_reg_0;
  input [0:0]\dataOutArray[0] ;
  input full_reg_1;
  input reg_value;
  input icmp_27_validArray_0;
  input [0:0]\validArray_reg[0] ;
  input [0:0]\data_reg_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire [31:0]\data_reg_reg[31] ;
  wire [0:0]\data_reg_reg[31]_0 ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire full_reg_reg;
  wire [0:0]full_reg_reg_0;
  wire icmp_27_validArray_0;
  wire joinValid;
  wire phi_n8_pValidArray_1;
  wire reg_value;
  wire rst;
  wire validArray0;
  wire [0:0]\validArray_reg[0] ;

  design_1_sparseDemo_0_0_TEHB__parameterized0_58 tehb1
       (.D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .full_reg_reg_2(full_reg_reg_0),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .joinValid(joinValid),
        .phi_n8_pValidArray_1(phi_n8_pValidArray_1),
        .reg_value(reg_value),
        .rst(rst),
        .validArray0(validArray0),
        .\validArray_reg[0] (\validArray_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mul_4_stage" *) 
module design_1_sparseDemo_0_0_mul_4_stage
   (D,
    oehb_ready,
    clk,
    Q);
  output [13:0]D;
  input oehb_ready;
  input clk;
  input [16:0]Q;

  wire [13:0]D;
  wire [16:0]Q;
  wire clk;
  wire oehb_ready;
  wire q0_reg_n_100;
  wire q0_reg_n_101;
  wire q0_reg_n_102;
  wire q0_reg_n_103;
  wire q0_reg_n_104;
  wire q0_reg_n_105;
  wire q0_reg_n_106;
  wire q0_reg_n_107;
  wire q0_reg_n_108;
  wire q0_reg_n_109;
  wire q0_reg_n_110;
  wire q0_reg_n_111;
  wire q0_reg_n_112;
  wire q0_reg_n_113;
  wire q0_reg_n_114;
  wire q0_reg_n_115;
  wire q0_reg_n_116;
  wire q0_reg_n_117;
  wire q0_reg_n_118;
  wire q0_reg_n_119;
  wire q0_reg_n_120;
  wire q0_reg_n_121;
  wire q0_reg_n_122;
  wire q0_reg_n_123;
  wire q0_reg_n_124;
  wire q0_reg_n_125;
  wire q0_reg_n_126;
  wire q0_reg_n_127;
  wire q0_reg_n_128;
  wire q0_reg_n_129;
  wire q0_reg_n_130;
  wire q0_reg_n_131;
  wire q0_reg_n_132;
  wire q0_reg_n_133;
  wire q0_reg_n_134;
  wire q0_reg_n_135;
  wire q0_reg_n_136;
  wire q0_reg_n_137;
  wire q0_reg_n_138;
  wire q0_reg_n_139;
  wire q0_reg_n_140;
  wire q0_reg_n_141;
  wire q0_reg_n_142;
  wire q0_reg_n_143;
  wire q0_reg_n_144;
  wire q0_reg_n_145;
  wire q0_reg_n_146;
  wire q0_reg_n_147;
  wire q0_reg_n_148;
  wire q0_reg_n_149;
  wire q0_reg_n_150;
  wire q0_reg_n_151;
  wire q0_reg_n_152;
  wire q0_reg_n_153;
  wire q0_reg_n_58;
  wire q0_reg_n_59;
  wire q0_reg_n_60;
  wire q0_reg_n_61;
  wire q0_reg_n_62;
  wire q0_reg_n_63;
  wire q0_reg_n_64;
  wire q0_reg_n_65;
  wire q0_reg_n_66;
  wire q0_reg_n_67;
  wire q0_reg_n_68;
  wire q0_reg_n_69;
  wire q0_reg_n_70;
  wire q0_reg_n_71;
  wire q0_reg_n_72;
  wire q0_reg_n_73;
  wire q0_reg_n_74;
  wire q0_reg_n_75;
  wire q0_reg_n_76;
  wire q0_reg_n_77;
  wire q0_reg_n_78;
  wire q0_reg_n_79;
  wire q0_reg_n_80;
  wire q0_reg_n_81;
  wire q0_reg_n_82;
  wire q0_reg_n_83;
  wire q0_reg_n_84;
  wire q0_reg_n_85;
  wire q0_reg_n_86;
  wire q0_reg_n_87;
  wire q0_reg_n_88;
  wire q0_reg_n_89;
  wire q0_reg_n_90;
  wire q0_reg_n_91;
  wire q0_reg_n_92;
  wire q0_reg_n_93;
  wire q0_reg_n_94;
  wire q0_reg_n_95;
  wire q0_reg_n_96;
  wire q0_reg_n_97;
  wire q0_reg_n_98;
  wire q0_reg_n_99;
  wire NLW_q0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_q0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_q0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_q0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_q0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_q0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_q0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_q0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_q0_reg_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_q0_reg_XOROUT_UNCONNECTED;

  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    q0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_q0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_q0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_q0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_q0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(oehb_ready),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(oehb_ready),
        .CEP(oehb_ready),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_q0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_q0_reg_OVERFLOW_UNCONNECTED),
        .P({q0_reg_n_58,q0_reg_n_59,q0_reg_n_60,q0_reg_n_61,q0_reg_n_62,q0_reg_n_63,q0_reg_n_64,q0_reg_n_65,q0_reg_n_66,q0_reg_n_67,q0_reg_n_68,q0_reg_n_69,q0_reg_n_70,q0_reg_n_71,q0_reg_n_72,q0_reg_n_73,q0_reg_n_74,q0_reg_n_75,q0_reg_n_76,q0_reg_n_77,q0_reg_n_78,q0_reg_n_79,q0_reg_n_80,q0_reg_n_81,q0_reg_n_82,q0_reg_n_83,q0_reg_n_84,q0_reg_n_85,q0_reg_n_86,q0_reg_n_87,q0_reg_n_88,q0_reg_n_89,q0_reg_n_90,q0_reg_n_91,q0_reg_n_92,q0_reg_n_93,q0_reg_n_94,q0_reg_n_95,q0_reg_n_96,q0_reg_n_97,q0_reg_n_98,q0_reg_n_99,q0_reg_n_100,q0_reg_n_101,q0_reg_n_102,q0_reg_n_103,q0_reg_n_104,q0_reg_n_105}),
        .PATTERNBDETECT(NLW_q0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_q0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({q0_reg_n_106,q0_reg_n_107,q0_reg_n_108,q0_reg_n_109,q0_reg_n_110,q0_reg_n_111,q0_reg_n_112,q0_reg_n_113,q0_reg_n_114,q0_reg_n_115,q0_reg_n_116,q0_reg_n_117,q0_reg_n_118,q0_reg_n_119,q0_reg_n_120,q0_reg_n_121,q0_reg_n_122,q0_reg_n_123,q0_reg_n_124,q0_reg_n_125,q0_reg_n_126,q0_reg_n_127,q0_reg_n_128,q0_reg_n_129,q0_reg_n_130,q0_reg_n_131,q0_reg_n_132,q0_reg_n_133,q0_reg_n_134,q0_reg_n_135,q0_reg_n_136,q0_reg_n_137,q0_reg_n_138,q0_reg_n_139,q0_reg_n_140,q0_reg_n_141,q0_reg_n_142,q0_reg_n_143,q0_reg_n_144,q0_reg_n_145,q0_reg_n_146,q0_reg_n_147,q0_reg_n_148,q0_reg_n_149,q0_reg_n_150,q0_reg_n_151,q0_reg_n_152,q0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_q0_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_q0_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \q2_reg[0] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q2_reg[10] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \q2_reg[11] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \q2_reg[12] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \q2_reg[13] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \q2_reg[1] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q2_reg[2] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q2_reg[3] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \q2_reg[4] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \q2_reg[5] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \q2_reg[6] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \q2_reg[7] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \q2_reg[8] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \q2_reg[9] 
       (.C(clk),
        .CE(oehb_ready),
        .D(q0_reg_n_96),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mul_op" *) 
module design_1_sparseDemo_0_0_mul_op
   (regs,
    mul_8_validArray_0,
    D,
    rst,
    oehb_ready,
    clk,
    Q,
    \gen_assignements[0].first_assignment.regs_reg[0] );
  output regs;
  output mul_8_validArray_0;
  output [13:0]D;
  input rst;
  input oehb_ready;
  input clk;
  input [16:0]Q;
  input \gen_assignements[0].first_assignment.regs_reg[0] ;

  wire [13:0]D;
  wire [16:0]Q;
  wire clk;
  wire \gen_assignements[0].first_assignment.regs_reg[0] ;
  wire mul_8_validArray_0;
  wire oehb_ready;
  wire regs;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_delay_buffer buff
       (.clk(clk),
        .\gen_assignements[0].first_assignment.regs_reg[0]_0 (\gen_assignements[0].first_assignment.regs_reg[0] ),
        .oehb_ready(oehb_ready),
        .regs(regs),
        .rst(rst),
        .validArray0(validArray0));
  design_1_sparseDemo_0_0_mul_4_stage multiply_unit
       (.D(D),
        .Q(Q),
        .clk(clk),
        .oehb_ready(oehb_ready));
  design_1_sparseDemo_0_0_OEHB_83 oehb
       (.clk(clk),
        .mul_8_validArray_0(mul_8_validArray_0),
        .rst(rst),
        .validArray0(validArray0));
endmodule

(* ORIG_REF_NAME = "mux" *) 
module design_1_sparseDemo_0_0_mux
   (full_reg,
    validArray0,
    full_reg_reg,
    full_reg_reg_0,
    D,
    Q,
    clk,
    rst,
    full_reg_reg_1,
    full_reg_0,
    full_reg_reg_2,
    \data_reg_reg[31] ,
    add_30_dataInArray_0,
    \dataOutArray[0] ,
    E,
    \data_reg_reg[31]_0 );
  output full_reg;
  output validArray0;
  output [0:0]full_reg_reg;
  output full_reg_reg_0;
  output [31:0]D;
  output [31:0]Q;
  input clk;
  input rst;
  input full_reg_reg_1;
  input full_reg_0;
  input full_reg_reg_2;
  input \data_reg_reg[31] ;
  input [0:0]add_30_dataInArray_0;
  input [30:0]\dataOutArray[0] ;
  input [0:0]E;
  input [31:0]\data_reg_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]add_30_dataInArray_0;
  wire clk;
  wire [30:0]\dataOutArray[0] ;
  wire \data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire full_reg;
  wire full_reg_0;
  wire [0:0]full_reg_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire full_reg_reg_2;
  wire rst;
  wire validArray0;

  design_1_sparseDemo_0_0_TEHB__parameterized0_71 tehb1
       (.D(D),
        .E(E),
        .Q(Q),
        .add_30_dataInArray_0(add_30_dataInArray_0),
        .clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .full_reg_0(full_reg_0),
        .full_reg_reg_0(full_reg),
        .full_reg_reg_1(full_reg_reg),
        .full_reg_reg_2(full_reg_reg_0),
        .full_reg_reg_3(full_reg_reg_1),
        .full_reg_reg_4(full_reg_reg_2),
        .rst(rst),
        .validArray0(validArray0));
endmodule

(* ORIG_REF_NAME = "mux" *) 
module design_1_sparseDemo_0_0_mux_44
   (full_reg,
    Q,
    full_reg_reg,
    clk,
    rst,
    E,
    D);
  output full_reg;
  output [31:0]Q;
  input full_reg_reg;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clk;
  wire full_reg;
  wire full_reg_reg;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_70 tehb1
       (.D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .full_reg(full_reg),
        .full_reg_reg_0(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "mux" *) 
module design_1_sparseDemo_0_0_mux_45
   (full_reg,
    clk,
    rst,
    full_reg_reg,
    full_reg_0);
  output full_reg;
  input clk;
  input rst;
  input full_reg_reg;
  input full_reg_0;

  wire clk;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_reg;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_69 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .full_reg_reg_0(full_reg_reg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "mux" *) 
module design_1_sparseDemo_0_0_mux_46
   (full_reg,
    clk,
    rst,
    full_reg_reg,
    full_reg_reg_0);
  output full_reg;
  input clk;
  input rst;
  input full_reg_reg;
  input full_reg_reg_0;

  wire clk;
  wire full_reg;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0_68 tehb1
       (.clk(clk),
        .full_reg(full_reg),
        .full_reg_reg_0(full_reg_reg),
        .full_reg_reg_1(full_reg_reg_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "mux" *) 
module design_1_sparseDemo_0_0_mux_47
   (full_reg,
    \validArray_reg[0] ,
    tehb1_valid,
    D,
    validArray0,
    clk,
    rst,
    \validArray_reg[0]_0 ,
    blockStopArray,
    Buffer_3_validArray_0,
    \data_reg_reg[31] ,
    full_reg_0,
    \data_reg_reg[31]_0 ,
    Q,
    ValidArray,
    fork_23_validArray_2,
    phiC_10_dataOutArray_1,
    phi_3_pValidArray_2,
    full_reg_1,
    E,
    \data_reg_reg[31]_1 );
  output full_reg;
  output \validArray_reg[0] ;
  output tehb1_valid;
  output [31:0]D;
  output validArray0;
  input clk;
  input rst;
  input \validArray_reg[0]_0 ;
  input [0:0]blockStopArray;
  input Buffer_3_validArray_0;
  input \data_reg_reg[31] ;
  input full_reg_0;
  input [31:0]\data_reg_reg[31]_0 ;
  input [31:0]Q;
  input [0:0]ValidArray;
  input fork_23_validArray_2;
  input phiC_10_dataOutArray_1;
  input phi_3_pValidArray_2;
  input full_reg_1;
  input [0:0]E;
  input [31:0]\data_reg_reg[31]_1 ;

  wire Buffer_3_validArray_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ValidArray;
  wire [0:0]blockStopArray;
  wire clk;
  wire \data_reg_reg[31] ;
  wire [31:0]\data_reg_reg[31]_0 ;
  wire [31:0]\data_reg_reg[31]_1 ;
  wire fork_23_validArray_2;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire phiC_10_dataOutArray_1;
  wire phi_3_pValidArray_2;
  wire rst;
  wire tehb1_valid;
  wire validArray0;
  wire \validArray_reg[0] ;
  wire \validArray_reg[0]_0 ;

  design_1_sparseDemo_0_0_TEHB__parameterized0_67 tehb1
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .D(D),
        .E(E),
        .Q(Q),
        .ValidArray(ValidArray),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\data_reg_reg[31]_0 (\data_reg_reg[31] ),
        .\data_reg_reg[31]_1 (\data_reg_reg[31]_0 ),
        .\data_reg_reg[31]_2 (\data_reg_reg[31]_1 ),
        .fork_23_validArray_2(fork_23_validArray_2),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .full_reg_reg_0(full_reg),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .validArray0(validArray0),
        .\validArray_reg[0] (\validArray_reg[0] ),
        .\validArray_reg[0]_0 (\validArray_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "read_data_signals" *) 
module design_1_sparseDemo_0_0_read_data_signals
   (\valid_reg[0]_0 ,
    MC_A_val_validArray_0,
    call_0_pValidArray_2,
    \sel_prev_reg[0]_0 ,
    \out_reg_reg[0][31]_0 ,
    D,
    full_reg,
    CO,
    Q,
    ap_ce,
    E,
    clk,
    rst,
    A_val_din1,
    \valid_reg[0]_1 );
  output \valid_reg[0]_0 ;
  output MC_A_val_validArray_0;
  output call_0_pValidArray_2;
  output \sel_prev_reg[0]_0 ;
  output [31:0]\out_reg_reg[0][31]_0 ;
  output [31:0]D;
  input full_reg;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input [0:0]E;
  input clk;
  input rst;
  input [31:0]A_val_din1;
  input \valid_reg[0]_1 ;

  wire [31:0]A_val_din1;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_val_validArray_0;
  wire [0:0]Q;
  wire ap_ce;
  wire call_0_pValidArray_2;
  wire clk;
  wire full_reg;
  wire [31:0]\out_reg_reg[0][31]_0 ;
  wire rst;
  wire \sel_prev_reg[0]_0 ;
  wire \valid_reg[0]_0 ;
  wire \valid_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \buf_in[2][31]_i_1 
       (.I0(MC_A_val_validArray_0),
        .I1(full_reg),
        .O(call_0_pValidArray_2));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1 
       (.I0(A_val_din1[0]),
        .I1(\out_reg_reg[0][31]_0 [0]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1 
       (.I0(A_val_din1[10]),
        .I1(\out_reg_reg[0][31]_0 [10]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1 
       (.I0(A_val_din1[11]),
        .I1(\out_reg_reg[0][31]_0 [11]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1 
       (.I0(A_val_din1[12]),
        .I1(\out_reg_reg[0][31]_0 [12]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1 
       (.I0(A_val_din1[13]),
        .I1(\out_reg_reg[0][31]_0 [13]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1 
       (.I0(A_val_din1[14]),
        .I1(\out_reg_reg[0][31]_0 [14]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1 
       (.I0(A_val_din1[15]),
        .I1(\out_reg_reg[0][31]_0 [15]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1 
       (.I0(A_val_din1[16]),
        .I1(\out_reg_reg[0][31]_0 [16]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1 
       (.I0(A_val_din1[17]),
        .I1(\out_reg_reg[0][31]_0 [17]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1 
       (.I0(A_val_din1[18]),
        .I1(\out_reg_reg[0][31]_0 [18]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1 
       (.I0(A_val_din1[19]),
        .I1(\out_reg_reg[0][31]_0 [19]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1 
       (.I0(A_val_din1[1]),
        .I1(\out_reg_reg[0][31]_0 [1]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1 
       (.I0(A_val_din1[20]),
        .I1(\out_reg_reg[0][31]_0 [20]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1 
       (.I0(A_val_din1[21]),
        .I1(\out_reg_reg[0][31]_0 [21]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1 
       (.I0(A_val_din1[22]),
        .I1(\out_reg_reg[0][31]_0 [22]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1 
       (.I0(A_val_din1[23]),
        .I1(\out_reg_reg[0][31]_0 [23]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1 
       (.I0(A_val_din1[24]),
        .I1(\out_reg_reg[0][31]_0 [24]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1 
       (.I0(A_val_din1[25]),
        .I1(\out_reg_reg[0][31]_0 [25]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1 
       (.I0(A_val_din1[26]),
        .I1(\out_reg_reg[0][31]_0 [26]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1 
       (.I0(A_val_din1[27]),
        .I1(\out_reg_reg[0][31]_0 [27]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1 
       (.I0(A_val_din1[28]),
        .I1(\out_reg_reg[0][31]_0 [28]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1 
       (.I0(A_val_din1[29]),
        .I1(\out_reg_reg[0][31]_0 [29]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1 
       (.I0(A_val_din1[2]),
        .I1(\out_reg_reg[0][31]_0 [2]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1 
       (.I0(A_val_din1[30]),
        .I1(\out_reg_reg[0][31]_0 [30]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2 
       (.I0(A_val_din1[31]),
        .I1(\out_reg_reg[0][31]_0 [31]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1 
       (.I0(A_val_din1[3]),
        .I1(\out_reg_reg[0][31]_0 [3]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1 
       (.I0(A_val_din1[4]),
        .I1(\out_reg_reg[0][31]_0 [4]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1 
       (.I0(A_val_din1[5]),
        .I1(\out_reg_reg[0][31]_0 [5]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1 
       (.I0(A_val_din1[6]),
        .I1(\out_reg_reg[0][31]_0 [6]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1 
       (.I0(A_val_din1[7]),
        .I1(\out_reg_reg[0][31]_0 [7]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1 
       (.I0(A_val_din1[8]),
        .I1(\out_reg_reg[0][31]_0 [8]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1 
       (.I0(A_val_din1[9]),
        .I1(\out_reg_reg[0][31]_0 [9]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    full_reg_i_1__46
       (.I0(MC_A_val_validArray_0),
        .I1(full_reg),
        .I2(CO),
        .I3(Q),
        .I4(ap_ce),
        .O(\valid_reg[0]_0 ));
  FDRE \out_reg_reg[0][0] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[0]),
        .Q(\out_reg_reg[0][31]_0 [0]),
        .R(1'b0));
  FDRE \out_reg_reg[0][10] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[10]),
        .Q(\out_reg_reg[0][31]_0 [10]),
        .R(1'b0));
  FDRE \out_reg_reg[0][11] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[11]),
        .Q(\out_reg_reg[0][31]_0 [11]),
        .R(1'b0));
  FDRE \out_reg_reg[0][12] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[12]),
        .Q(\out_reg_reg[0][31]_0 [12]),
        .R(1'b0));
  FDRE \out_reg_reg[0][13] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[13]),
        .Q(\out_reg_reg[0][31]_0 [13]),
        .R(1'b0));
  FDRE \out_reg_reg[0][14] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[14]),
        .Q(\out_reg_reg[0][31]_0 [14]),
        .R(1'b0));
  FDRE \out_reg_reg[0][15] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[15]),
        .Q(\out_reg_reg[0][31]_0 [15]),
        .R(1'b0));
  FDRE \out_reg_reg[0][16] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[16]),
        .Q(\out_reg_reg[0][31]_0 [16]),
        .R(1'b0));
  FDRE \out_reg_reg[0][17] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[17]),
        .Q(\out_reg_reg[0][31]_0 [17]),
        .R(1'b0));
  FDRE \out_reg_reg[0][18] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[18]),
        .Q(\out_reg_reg[0][31]_0 [18]),
        .R(1'b0));
  FDRE \out_reg_reg[0][19] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[19]),
        .Q(\out_reg_reg[0][31]_0 [19]),
        .R(1'b0));
  FDRE \out_reg_reg[0][1] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[1]),
        .Q(\out_reg_reg[0][31]_0 [1]),
        .R(1'b0));
  FDRE \out_reg_reg[0][20] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[20]),
        .Q(\out_reg_reg[0][31]_0 [20]),
        .R(1'b0));
  FDRE \out_reg_reg[0][21] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[21]),
        .Q(\out_reg_reg[0][31]_0 [21]),
        .R(1'b0));
  FDRE \out_reg_reg[0][22] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[22]),
        .Q(\out_reg_reg[0][31]_0 [22]),
        .R(1'b0));
  FDRE \out_reg_reg[0][23] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[23]),
        .Q(\out_reg_reg[0][31]_0 [23]),
        .R(1'b0));
  FDRE \out_reg_reg[0][24] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[24]),
        .Q(\out_reg_reg[0][31]_0 [24]),
        .R(1'b0));
  FDRE \out_reg_reg[0][25] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[25]),
        .Q(\out_reg_reg[0][31]_0 [25]),
        .R(1'b0));
  FDRE \out_reg_reg[0][26] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[26]),
        .Q(\out_reg_reg[0][31]_0 [26]),
        .R(1'b0));
  FDRE \out_reg_reg[0][27] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[27]),
        .Q(\out_reg_reg[0][31]_0 [27]),
        .R(1'b0));
  FDRE \out_reg_reg[0][28] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[28]),
        .Q(\out_reg_reg[0][31]_0 [28]),
        .R(1'b0));
  FDRE \out_reg_reg[0][29] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[29]),
        .Q(\out_reg_reg[0][31]_0 [29]),
        .R(1'b0));
  FDRE \out_reg_reg[0][2] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[2]),
        .Q(\out_reg_reg[0][31]_0 [2]),
        .R(1'b0));
  FDRE \out_reg_reg[0][30] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[30]),
        .Q(\out_reg_reg[0][31]_0 [30]),
        .R(1'b0));
  FDRE \out_reg_reg[0][31] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[31]),
        .Q(\out_reg_reg[0][31]_0 [31]),
        .R(1'b0));
  FDRE \out_reg_reg[0][3] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[3]),
        .Q(\out_reg_reg[0][31]_0 [3]),
        .R(1'b0));
  FDRE \out_reg_reg[0][4] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[4]),
        .Q(\out_reg_reg[0][31]_0 [4]),
        .R(1'b0));
  FDRE \out_reg_reg[0][5] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[5]),
        .Q(\out_reg_reg[0][31]_0 [5]),
        .R(1'b0));
  FDRE \out_reg_reg[0][6] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[6]),
        .Q(\out_reg_reg[0][31]_0 [6]),
        .R(1'b0));
  FDRE \out_reg_reg[0][7] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[7]),
        .Q(\out_reg_reg[0][31]_0 [7]),
        .R(1'b0));
  FDRE \out_reg_reg[0][8] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[8]),
        .Q(\out_reg_reg[0][31]_0 [8]),
        .R(1'b0));
  FDRE \out_reg_reg[0][9] 
       (.C(clk),
        .CE(E),
        .D(A_val_din1[9]),
        .Q(\out_reg_reg[0][31]_0 [9]),
        .R(1'b0));
  FDCE \sel_prev_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(E),
        .Q(\sel_prev_reg[0]_0 ));
  FDCE \valid_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\valid_reg[0]_1 ),
        .Q(MC_A_val_validArray_0));
endmodule

(* ORIG_REF_NAME = "read_data_signals" *) 
module design_1_sparseDemo_0_0_read_data_signals_150
   (\sel_prev_reg[0]_0 ,
    MC_A_ptr_validArray_0,
    \valid_reg[0]_0 ,
    fork_2_pValidArray_0,
    Q,
    D,
    E,
    clk,
    rst,
    \valid_reg[0]_1 ,
    \data_reg_reg[31] ,
    blockStopArray,
    full_reg,
    A_ptr_din1);
  output \sel_prev_reg[0]_0 ;
  output MC_A_ptr_validArray_0;
  output [0:0]\valid_reg[0]_0 ;
  output fork_2_pValidArray_0;
  output [31:0]Q;
  output [31:0]D;
  input [0:0]E;
  input clk;
  input rst;
  input \valid_reg[0]_1 ;
  input \data_reg_reg[31] ;
  input [0:0]blockStopArray;
  input full_reg;
  input [31:0]A_ptr_din1;

  wire [31:0]A_ptr_din1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_ptr_validArray_0;
  wire [31:0]Q;
  wire [0:0]blockStopArray;
  wire clk;
  wire \data_reg_reg[31] ;
  wire fork_2_pValidArray_0;
  wire full_reg;
  wire rst;
  wire \sel_prev_reg[0]_0 ;
  wire [0:0]\valid_reg[0]_0 ;
  wire \valid_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1 
       (.I0(A_ptr_din1[0]),
        .I1(Q[0]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1 
       (.I0(A_ptr_din1[10]),
        .I1(Q[10]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1 
       (.I0(A_ptr_din1[11]),
        .I1(Q[11]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1 
       (.I0(A_ptr_din1[12]),
        .I1(Q[12]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1 
       (.I0(A_ptr_din1[13]),
        .I1(Q[13]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1 
       (.I0(A_ptr_din1[14]),
        .I1(Q[14]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1 
       (.I0(A_ptr_din1[15]),
        .I1(Q[15]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1 
       (.I0(A_ptr_din1[16]),
        .I1(Q[16]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1 
       (.I0(A_ptr_din1[17]),
        .I1(Q[17]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1 
       (.I0(A_ptr_din1[18]),
        .I1(Q[18]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1 
       (.I0(A_ptr_din1[19]),
        .I1(Q[19]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1 
       (.I0(A_ptr_din1[1]),
        .I1(Q[1]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1 
       (.I0(A_ptr_din1[20]),
        .I1(Q[20]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1 
       (.I0(A_ptr_din1[21]),
        .I1(Q[21]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1 
       (.I0(A_ptr_din1[22]),
        .I1(Q[22]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1 
       (.I0(A_ptr_din1[23]),
        .I1(Q[23]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1 
       (.I0(A_ptr_din1[24]),
        .I1(Q[24]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1 
       (.I0(A_ptr_din1[25]),
        .I1(Q[25]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1 
       (.I0(A_ptr_din1[26]),
        .I1(Q[26]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1 
       (.I0(A_ptr_din1[27]),
        .I1(Q[27]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1 
       (.I0(A_ptr_din1[28]),
        .I1(Q[28]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1 
       (.I0(A_ptr_din1[29]),
        .I1(Q[29]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1 
       (.I0(A_ptr_din1[2]),
        .I1(Q[2]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1 
       (.I0(A_ptr_din1[30]),
        .I1(Q[30]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \data_reg[31]_i_1__17 
       (.I0(MC_A_ptr_validArray_0),
        .I1(\data_reg_reg[31] ),
        .I2(blockStopArray),
        .I3(full_reg),
        .O(\valid_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2 
       (.I0(A_ptr_din1[31]),
        .I1(Q[31]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1 
       (.I0(A_ptr_din1[3]),
        .I1(Q[3]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1 
       (.I0(A_ptr_din1[4]),
        .I1(Q[4]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1 
       (.I0(A_ptr_din1[5]),
        .I1(Q[5]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1 
       (.I0(A_ptr_din1[6]),
        .I1(Q[6]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1 
       (.I0(A_ptr_din1[7]),
        .I1(Q[7]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1 
       (.I0(A_ptr_din1[8]),
        .I1(Q[8]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1 
       (.I0(A_ptr_din1[9]),
        .I1(Q[9]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_reg_i_3
       (.I0(MC_A_ptr_validArray_0),
        .I1(full_reg),
        .O(fork_2_pValidArray_0));
  FDRE \out_reg_reg[0][0] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \out_reg_reg[0][10] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \out_reg_reg[0][11] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \out_reg_reg[0][12] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \out_reg_reg[0][13] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \out_reg_reg[0][14] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \out_reg_reg[0][15] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \out_reg_reg[0][16] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \out_reg_reg[0][17] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \out_reg_reg[0][18] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \out_reg_reg[0][19] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \out_reg_reg[0][1] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \out_reg_reg[0][20] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \out_reg_reg[0][21] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \out_reg_reg[0][22] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \out_reg_reg[0][23] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \out_reg_reg[0][24] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \out_reg_reg[0][25] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \out_reg_reg[0][26] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \out_reg_reg[0][27] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \out_reg_reg[0][28] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \out_reg_reg[0][29] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \out_reg_reg[0][2] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \out_reg_reg[0][30] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \out_reg_reg[0][31] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \out_reg_reg[0][3] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \out_reg_reg[0][4] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \out_reg_reg[0][5] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \out_reg_reg[0][6] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \out_reg_reg[0][7] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \out_reg_reg[0][8] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \out_reg_reg[0][9] 
       (.C(clk),
        .CE(E),
        .D(A_ptr_din1[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDCE \sel_prev_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(E),
        .Q(\sel_prev_reg[0]_0 ));
  FDCE \valid_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\valid_reg[0]_1 ),
        .Q(MC_A_ptr_validArray_0));
endmodule

(* ORIG_REF_NAME = "read_data_signals" *) 
module design_1_sparseDemo_0_0_read_data_signals_152
   (\sel_prev_reg[0]_0 ,
    Q,
    D,
    MC_A_id_validArray_0,
    E,
    clk,
    rst,
    A_id_din1,
    \valid_reg[0]_0 );
  output \sel_prev_reg[0]_0 ;
  output [31:0]Q;
  output [31:0]D;
  output MC_A_id_validArray_0;
  input [0:0]E;
  input clk;
  input rst;
  input [31:0]A_id_din1;
  input \valid_reg[0]_0 ;

  wire [31:0]A_id_din1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire [31:0]Q;
  wire clk;
  wire rst;
  wire \sel_prev_reg[0]_0 ;
  wire \valid_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1 
       (.I0(A_id_din1[0]),
        .I1(Q[0]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1 
       (.I0(A_id_din1[10]),
        .I1(Q[10]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1 
       (.I0(A_id_din1[11]),
        .I1(Q[11]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1 
       (.I0(A_id_din1[12]),
        .I1(Q[12]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1 
       (.I0(A_id_din1[13]),
        .I1(Q[13]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1 
       (.I0(A_id_din1[14]),
        .I1(Q[14]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1 
       (.I0(A_id_din1[15]),
        .I1(Q[15]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1 
       (.I0(A_id_din1[16]),
        .I1(Q[16]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1 
       (.I0(A_id_din1[17]),
        .I1(Q[17]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1 
       (.I0(A_id_din1[18]),
        .I1(Q[18]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1 
       (.I0(A_id_din1[19]),
        .I1(Q[19]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1 
       (.I0(A_id_din1[1]),
        .I1(Q[1]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1 
       (.I0(A_id_din1[20]),
        .I1(Q[20]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1 
       (.I0(A_id_din1[21]),
        .I1(Q[21]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1 
       (.I0(A_id_din1[22]),
        .I1(Q[22]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1 
       (.I0(A_id_din1[23]),
        .I1(Q[23]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1 
       (.I0(A_id_din1[24]),
        .I1(Q[24]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1 
       (.I0(A_id_din1[25]),
        .I1(Q[25]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1 
       (.I0(A_id_din1[26]),
        .I1(Q[26]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1 
       (.I0(A_id_din1[27]),
        .I1(Q[27]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1 
       (.I0(A_id_din1[28]),
        .I1(Q[28]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1 
       (.I0(A_id_din1[29]),
        .I1(Q[29]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1 
       (.I0(A_id_din1[2]),
        .I1(Q[2]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1 
       (.I0(A_id_din1[30]),
        .I1(Q[30]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2 
       (.I0(A_id_din1[31]),
        .I1(Q[31]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1 
       (.I0(A_id_din1[3]),
        .I1(Q[3]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1 
       (.I0(A_id_din1[4]),
        .I1(Q[4]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1 
       (.I0(A_id_din1[5]),
        .I1(Q[5]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1 
       (.I0(A_id_din1[6]),
        .I1(Q[6]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1 
       (.I0(A_id_din1[7]),
        .I1(Q[7]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1 
       (.I0(A_id_din1[8]),
        .I1(Q[8]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1 
       (.I0(A_id_din1[9]),
        .I1(Q[9]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(D[9]));
  FDRE \out_reg_reg[0][0] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \out_reg_reg[0][10] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \out_reg_reg[0][11] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \out_reg_reg[0][12] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \out_reg_reg[0][13] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \out_reg_reg[0][14] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \out_reg_reg[0][15] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \out_reg_reg[0][16] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \out_reg_reg[0][17] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \out_reg_reg[0][18] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \out_reg_reg[0][19] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \out_reg_reg[0][1] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \out_reg_reg[0][20] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \out_reg_reg[0][21] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \out_reg_reg[0][22] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \out_reg_reg[0][23] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \out_reg_reg[0][24] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \out_reg_reg[0][25] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \out_reg_reg[0][26] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \out_reg_reg[0][27] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \out_reg_reg[0][28] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \out_reg_reg[0][29] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \out_reg_reg[0][2] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \out_reg_reg[0][30] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \out_reg_reg[0][31] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \out_reg_reg[0][3] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \out_reg_reg[0][4] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \out_reg_reg[0][5] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \out_reg_reg[0][6] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \out_reg_reg[0][7] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \out_reg_reg[0][8] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \out_reg_reg[0][9] 
       (.C(clk),
        .CE(E),
        .D(A_id_din1[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDCE \sel_prev_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(E),
        .Q(\sel_prev_reg[0]_0 ));
  FDCE \valid_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\valid_reg[0]_0 ),
        .Q(MC_A_id_validArray_0));
endmodule

(* ORIG_REF_NAME = "read_data_signals" *) 
module design_1_sparseDemo_0_0_read_data_signals__parameterized0
   (MC_B_ptr_validArray_1,
    \valid_reg[0]_0 ,
    \valid_reg[0]_1 ,
    call_0_pValidArray_0,
    \valid_reg[0]_2 ,
    \sel_prev_reg[0]_0 ,
    \out_reg_reg[0][31]_0 ,
    \B_ptr_din1[31] ,
    \B_ptr_din1[31]_0 ,
    \valid_reg[1]_0 ,
    clk,
    rst,
    \valid_reg[0]_3 ,
    full_reg,
    CO,
    Q,
    ap_ce,
    MC_A_val_validArray_0,
    full_reg_0,
    full_reg_1,
    D,
    B_ptr_din1);
  output MC_B_ptr_validArray_1;
  output \valid_reg[0]_0 ;
  output \valid_reg[0]_1 ;
  output call_0_pValidArray_0;
  output \valid_reg[0]_2 ;
  output [0:0]\sel_prev_reg[0]_0 ;
  output [31:0]\out_reg_reg[0][31]_0 ;
  output [31:0]\B_ptr_din1[31] ;
  output [31:0]\B_ptr_din1[31]_0 ;
  input \valid_reg[1]_0 ;
  input clk;
  input rst;
  input \valid_reg[0]_3 ;
  input full_reg;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input MC_A_val_validArray_0;
  input full_reg_0;
  input full_reg_1;
  input [1:0]D;
  input [31:0]B_ptr_din1;

  wire [31:0]B_ptr_din1;
  wire [31:0]\B_ptr_din1[31] ;
  wire [31:0]\B_ptr_din1[31]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire MC_A_val_validArray_0;
  wire MC_B_ptr_validArray_1;
  wire [0:0]Q;
  wire ap_ce;
  wire call_0_pValidArray_0;
  wire clk;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire [31:0]\out_reg_reg[0][31]_0 ;
  wire [31:0]\out_reg_reg[1]_3 ;
  wire rst;
  wire [0:0]\sel_prev_reg[0]_0 ;
  wire \sel_prev_reg_n_0_[1] ;
  wire \valid_reg[0]_0 ;
  wire \valid_reg[0]_1 ;
  wire \valid_reg[0]_2 ;
  wire \valid_reg[0]_3 ;
  wire \valid_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \buf_in[0][31]_i_1 
       (.I0(\valid_reg[0]_0 ),
        .I1(full_reg),
        .O(call_0_pValidArray_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[0]_i_1 
       (.I0(B_ptr_din1[0]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [0]),
        .O(\B_ptr_din1[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[0]_i_1__0 
       (.I0(B_ptr_din1[0]),
        .I1(\out_reg_reg[0][31]_0 [0]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[10]_i_1 
       (.I0(B_ptr_din1[10]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [10]),
        .O(\B_ptr_din1[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[10]_i_1__0 
       (.I0(B_ptr_din1[10]),
        .I1(\out_reg_reg[0][31]_0 [10]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[11]_i_1 
       (.I0(B_ptr_din1[11]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [11]),
        .O(\B_ptr_din1[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[11]_i_1__0 
       (.I0(B_ptr_din1[11]),
        .I1(\out_reg_reg[0][31]_0 [11]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[12]_i_1 
       (.I0(B_ptr_din1[12]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [12]),
        .O(\B_ptr_din1[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[12]_i_1__0 
       (.I0(B_ptr_din1[12]),
        .I1(\out_reg_reg[0][31]_0 [12]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[13]_i_1 
       (.I0(B_ptr_din1[13]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [13]),
        .O(\B_ptr_din1[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[13]_i_1__0 
       (.I0(B_ptr_din1[13]),
        .I1(\out_reg_reg[0][31]_0 [13]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[14]_i_1 
       (.I0(B_ptr_din1[14]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [14]),
        .O(\B_ptr_din1[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[14]_i_1__0 
       (.I0(B_ptr_din1[14]),
        .I1(\out_reg_reg[0][31]_0 [14]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[15]_i_1 
       (.I0(B_ptr_din1[15]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [15]),
        .O(\B_ptr_din1[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[15]_i_1__0 
       (.I0(B_ptr_din1[15]),
        .I1(\out_reg_reg[0][31]_0 [15]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[16]_i_1 
       (.I0(B_ptr_din1[16]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [16]),
        .O(\B_ptr_din1[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[16]_i_1__0 
       (.I0(B_ptr_din1[16]),
        .I1(\out_reg_reg[0][31]_0 [16]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[17]_i_1 
       (.I0(B_ptr_din1[17]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [17]),
        .O(\B_ptr_din1[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[17]_i_1__0 
       (.I0(B_ptr_din1[17]),
        .I1(\out_reg_reg[0][31]_0 [17]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[18]_i_1 
       (.I0(B_ptr_din1[18]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [18]),
        .O(\B_ptr_din1[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[18]_i_1__0 
       (.I0(B_ptr_din1[18]),
        .I1(\out_reg_reg[0][31]_0 [18]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[19]_i_1 
       (.I0(B_ptr_din1[19]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [19]),
        .O(\B_ptr_din1[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[19]_i_1__0 
       (.I0(B_ptr_din1[19]),
        .I1(\out_reg_reg[0][31]_0 [19]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[1]_i_1 
       (.I0(B_ptr_din1[1]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [1]),
        .O(\B_ptr_din1[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[1]_i_1__0 
       (.I0(B_ptr_din1[1]),
        .I1(\out_reg_reg[0][31]_0 [1]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[20]_i_1 
       (.I0(B_ptr_din1[20]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [20]),
        .O(\B_ptr_din1[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[20]_i_1__0 
       (.I0(B_ptr_din1[20]),
        .I1(\out_reg_reg[0][31]_0 [20]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[21]_i_1 
       (.I0(B_ptr_din1[21]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [21]),
        .O(\B_ptr_din1[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[21]_i_1__0 
       (.I0(B_ptr_din1[21]),
        .I1(\out_reg_reg[0][31]_0 [21]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[22]_i_1 
       (.I0(B_ptr_din1[22]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [22]),
        .O(\B_ptr_din1[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[22]_i_1__0 
       (.I0(B_ptr_din1[22]),
        .I1(\out_reg_reg[0][31]_0 [22]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[23]_i_1 
       (.I0(B_ptr_din1[23]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [23]),
        .O(\B_ptr_din1[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[23]_i_1__0 
       (.I0(B_ptr_din1[23]),
        .I1(\out_reg_reg[0][31]_0 [23]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[24]_i_1 
       (.I0(B_ptr_din1[24]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [24]),
        .O(\B_ptr_din1[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[24]_i_1__0 
       (.I0(B_ptr_din1[24]),
        .I1(\out_reg_reg[0][31]_0 [24]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[25]_i_1 
       (.I0(B_ptr_din1[25]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [25]),
        .O(\B_ptr_din1[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[25]_i_1__0 
       (.I0(B_ptr_din1[25]),
        .I1(\out_reg_reg[0][31]_0 [25]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[26]_i_1 
       (.I0(B_ptr_din1[26]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [26]),
        .O(\B_ptr_din1[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[26]_i_1__0 
       (.I0(B_ptr_din1[26]),
        .I1(\out_reg_reg[0][31]_0 [26]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[27]_i_1 
       (.I0(B_ptr_din1[27]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [27]),
        .O(\B_ptr_din1[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[27]_i_1__0 
       (.I0(B_ptr_din1[27]),
        .I1(\out_reg_reg[0][31]_0 [27]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[28]_i_1 
       (.I0(B_ptr_din1[28]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [28]),
        .O(\B_ptr_din1[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[28]_i_1__0 
       (.I0(B_ptr_din1[28]),
        .I1(\out_reg_reg[0][31]_0 [28]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[29]_i_1 
       (.I0(B_ptr_din1[29]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [29]),
        .O(\B_ptr_din1[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[29]_i_1__0 
       (.I0(B_ptr_din1[29]),
        .I1(\out_reg_reg[0][31]_0 [29]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[2]_i_1 
       (.I0(B_ptr_din1[2]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [2]),
        .O(\B_ptr_din1[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[2]_i_1__0 
       (.I0(B_ptr_din1[2]),
        .I1(\out_reg_reg[0][31]_0 [2]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[30]_i_1 
       (.I0(B_ptr_din1[30]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [30]),
        .O(\B_ptr_din1[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[30]_i_1__0 
       (.I0(B_ptr_din1[30]),
        .I1(\out_reg_reg[0][31]_0 [30]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[31]_i_2 
       (.I0(B_ptr_din1[31]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [31]),
        .O(\B_ptr_din1[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[31]_i_2__0 
       (.I0(B_ptr_din1[31]),
        .I1(\out_reg_reg[0][31]_0 [31]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3]_i_1 
       (.I0(B_ptr_din1[3]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [3]),
        .O(\B_ptr_din1[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[3]_i_1__0 
       (.I0(B_ptr_din1[3]),
        .I1(\out_reg_reg[0][31]_0 [3]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[4]_i_1 
       (.I0(B_ptr_din1[4]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [4]),
        .O(\B_ptr_din1[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[4]_i_1__0 
       (.I0(B_ptr_din1[4]),
        .I1(\out_reg_reg[0][31]_0 [4]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[5]_i_1 
       (.I0(B_ptr_din1[5]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [5]),
        .O(\B_ptr_din1[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[5]_i_1__0 
       (.I0(B_ptr_din1[5]),
        .I1(\out_reg_reg[0][31]_0 [5]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[6]_i_1 
       (.I0(B_ptr_din1[6]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [6]),
        .O(\B_ptr_din1[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[6]_i_1__0 
       (.I0(B_ptr_din1[6]),
        .I1(\out_reg_reg[0][31]_0 [6]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[7]_i_1 
       (.I0(B_ptr_din1[7]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [7]),
        .O(\B_ptr_din1[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[7]_i_1__0 
       (.I0(B_ptr_din1[7]),
        .I1(\out_reg_reg[0][31]_0 [7]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[8]_i_1 
       (.I0(B_ptr_din1[8]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [8]),
        .O(\B_ptr_din1[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[8]_i_1__0 
       (.I0(B_ptr_din1[8]),
        .I1(\out_reg_reg[0][31]_0 [8]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[9]_i_1 
       (.I0(B_ptr_din1[9]),
        .I1(\sel_prev_reg_n_0_[1] ),
        .I2(\out_reg_reg[1]_3 [9]),
        .O(\B_ptr_din1[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_reg[9]_i_1__0 
       (.I0(B_ptr_din1[9]),
        .I1(\out_reg_reg[0][31]_0 [9]),
        .I2(\sel_prev_reg[0]_0 ),
        .O(\B_ptr_din1[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    full_reg_i_1__47
       (.I0(\valid_reg[0]_0 ),
        .I1(full_reg),
        .I2(CO),
        .I3(Q),
        .I4(ap_ce),
        .O(\valid_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    \k_0_reg_94[10]_i_4 
       (.I0(MC_A_val_validArray_0),
        .I1(full_reg_0),
        .I2(MC_B_ptr_validArray_1),
        .I3(full_reg_1),
        .I4(full_reg),
        .I5(\valid_reg[0]_0 ),
        .O(\valid_reg[0]_2 ));
  FDRE \out_reg_reg[0][0] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[0]),
        .Q(\out_reg_reg[0][31]_0 [0]),
        .R(1'b0));
  FDRE \out_reg_reg[0][10] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[10]),
        .Q(\out_reg_reg[0][31]_0 [10]),
        .R(1'b0));
  FDRE \out_reg_reg[0][11] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[11]),
        .Q(\out_reg_reg[0][31]_0 [11]),
        .R(1'b0));
  FDRE \out_reg_reg[0][12] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[12]),
        .Q(\out_reg_reg[0][31]_0 [12]),
        .R(1'b0));
  FDRE \out_reg_reg[0][13] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[13]),
        .Q(\out_reg_reg[0][31]_0 [13]),
        .R(1'b0));
  FDRE \out_reg_reg[0][14] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[14]),
        .Q(\out_reg_reg[0][31]_0 [14]),
        .R(1'b0));
  FDRE \out_reg_reg[0][15] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[15]),
        .Q(\out_reg_reg[0][31]_0 [15]),
        .R(1'b0));
  FDRE \out_reg_reg[0][16] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[16]),
        .Q(\out_reg_reg[0][31]_0 [16]),
        .R(1'b0));
  FDRE \out_reg_reg[0][17] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[17]),
        .Q(\out_reg_reg[0][31]_0 [17]),
        .R(1'b0));
  FDRE \out_reg_reg[0][18] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[18]),
        .Q(\out_reg_reg[0][31]_0 [18]),
        .R(1'b0));
  FDRE \out_reg_reg[0][19] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[19]),
        .Q(\out_reg_reg[0][31]_0 [19]),
        .R(1'b0));
  FDRE \out_reg_reg[0][1] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[1]),
        .Q(\out_reg_reg[0][31]_0 [1]),
        .R(1'b0));
  FDRE \out_reg_reg[0][20] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[20]),
        .Q(\out_reg_reg[0][31]_0 [20]),
        .R(1'b0));
  FDRE \out_reg_reg[0][21] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[21]),
        .Q(\out_reg_reg[0][31]_0 [21]),
        .R(1'b0));
  FDRE \out_reg_reg[0][22] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[22]),
        .Q(\out_reg_reg[0][31]_0 [22]),
        .R(1'b0));
  FDRE \out_reg_reg[0][23] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[23]),
        .Q(\out_reg_reg[0][31]_0 [23]),
        .R(1'b0));
  FDRE \out_reg_reg[0][24] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[24]),
        .Q(\out_reg_reg[0][31]_0 [24]),
        .R(1'b0));
  FDRE \out_reg_reg[0][25] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[25]),
        .Q(\out_reg_reg[0][31]_0 [25]),
        .R(1'b0));
  FDRE \out_reg_reg[0][26] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[26]),
        .Q(\out_reg_reg[0][31]_0 [26]),
        .R(1'b0));
  FDRE \out_reg_reg[0][27] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[27]),
        .Q(\out_reg_reg[0][31]_0 [27]),
        .R(1'b0));
  FDRE \out_reg_reg[0][28] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[28]),
        .Q(\out_reg_reg[0][31]_0 [28]),
        .R(1'b0));
  FDRE \out_reg_reg[0][29] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[29]),
        .Q(\out_reg_reg[0][31]_0 [29]),
        .R(1'b0));
  FDRE \out_reg_reg[0][2] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[2]),
        .Q(\out_reg_reg[0][31]_0 [2]),
        .R(1'b0));
  FDRE \out_reg_reg[0][30] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[30]),
        .Q(\out_reg_reg[0][31]_0 [30]),
        .R(1'b0));
  FDRE \out_reg_reg[0][31] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[31]),
        .Q(\out_reg_reg[0][31]_0 [31]),
        .R(1'b0));
  FDRE \out_reg_reg[0][3] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[3]),
        .Q(\out_reg_reg[0][31]_0 [3]),
        .R(1'b0));
  FDRE \out_reg_reg[0][4] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[4]),
        .Q(\out_reg_reg[0][31]_0 [4]),
        .R(1'b0));
  FDRE \out_reg_reg[0][5] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[5]),
        .Q(\out_reg_reg[0][31]_0 [5]),
        .R(1'b0));
  FDRE \out_reg_reg[0][6] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[6]),
        .Q(\out_reg_reg[0][31]_0 [6]),
        .R(1'b0));
  FDRE \out_reg_reg[0][7] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[7]),
        .Q(\out_reg_reg[0][31]_0 [7]),
        .R(1'b0));
  FDRE \out_reg_reg[0][8] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[8]),
        .Q(\out_reg_reg[0][31]_0 [8]),
        .R(1'b0));
  FDRE \out_reg_reg[0][9] 
       (.C(clk),
        .CE(D[0]),
        .D(B_ptr_din1[9]),
        .Q(\out_reg_reg[0][31]_0 [9]),
        .R(1'b0));
  FDRE \out_reg_reg[1][0] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[0]),
        .Q(\out_reg_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \out_reg_reg[1][10] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[10]),
        .Q(\out_reg_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \out_reg_reg[1][11] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[11]),
        .Q(\out_reg_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \out_reg_reg[1][12] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[12]),
        .Q(\out_reg_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \out_reg_reg[1][13] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[13]),
        .Q(\out_reg_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \out_reg_reg[1][14] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[14]),
        .Q(\out_reg_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \out_reg_reg[1][15] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[15]),
        .Q(\out_reg_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \out_reg_reg[1][16] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[16]),
        .Q(\out_reg_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \out_reg_reg[1][17] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[17]),
        .Q(\out_reg_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \out_reg_reg[1][18] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[18]),
        .Q(\out_reg_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \out_reg_reg[1][19] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[19]),
        .Q(\out_reg_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \out_reg_reg[1][1] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[1]),
        .Q(\out_reg_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \out_reg_reg[1][20] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[20]),
        .Q(\out_reg_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \out_reg_reg[1][21] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[21]),
        .Q(\out_reg_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \out_reg_reg[1][22] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[22]),
        .Q(\out_reg_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \out_reg_reg[1][23] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[23]),
        .Q(\out_reg_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \out_reg_reg[1][24] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[24]),
        .Q(\out_reg_reg[1]_3 [24]),
        .R(1'b0));
  FDRE \out_reg_reg[1][25] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[25]),
        .Q(\out_reg_reg[1]_3 [25]),
        .R(1'b0));
  FDRE \out_reg_reg[1][26] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[26]),
        .Q(\out_reg_reg[1]_3 [26]),
        .R(1'b0));
  FDRE \out_reg_reg[1][27] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[27]),
        .Q(\out_reg_reg[1]_3 [27]),
        .R(1'b0));
  FDRE \out_reg_reg[1][28] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[28]),
        .Q(\out_reg_reg[1]_3 [28]),
        .R(1'b0));
  FDRE \out_reg_reg[1][29] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[29]),
        .Q(\out_reg_reg[1]_3 [29]),
        .R(1'b0));
  FDRE \out_reg_reg[1][2] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[2]),
        .Q(\out_reg_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \out_reg_reg[1][30] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[30]),
        .Q(\out_reg_reg[1]_3 [30]),
        .R(1'b0));
  FDRE \out_reg_reg[1][31] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[31]),
        .Q(\out_reg_reg[1]_3 [31]),
        .R(1'b0));
  FDRE \out_reg_reg[1][3] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[3]),
        .Q(\out_reg_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \out_reg_reg[1][4] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[4]),
        .Q(\out_reg_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \out_reg_reg[1][5] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[5]),
        .Q(\out_reg_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \out_reg_reg[1][6] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[6]),
        .Q(\out_reg_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \out_reg_reg[1][7] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[7]),
        .Q(\out_reg_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \out_reg_reg[1][8] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[8]),
        .Q(\out_reg_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \out_reg_reg[1][9] 
       (.C(clk),
        .CE(D[1]),
        .D(B_ptr_din1[9]),
        .Q(\out_reg_reg[1]_3 [9]),
        .R(1'b0));
  FDCE \sel_prev_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(\sel_prev_reg[0]_0 ));
  FDCE \sel_prev_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(\sel_prev_reg_n_0_[1] ));
  FDCE \valid_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\valid_reg[0]_3 ),
        .Q(\valid_reg[0]_0 ));
  FDCE \valid_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\valid_reg[1]_0 ),
        .Q(MC_B_ptr_validArray_1));
endmodule

(* ORIG_REF_NAME = "read_memory_arbiter" *) 
module design_1_sparseDemo_0_0_read_memory_arbiter
   (\valid_reg[0] ,
    MC_A_val_validArray_0,
    call_0_pValidArray_2,
    \sel_prev_reg[0] ,
    \out_reg_reg[0][31] ,
    D,
    full_reg,
    CO,
    Q,
    ap_ce,
    E,
    clk,
    rst,
    A_val_din1,
    \valid_reg[0]_0 );
  output \valid_reg[0] ;
  output MC_A_val_validArray_0;
  output call_0_pValidArray_2;
  output \sel_prev_reg[0] ;
  output [31:0]\out_reg_reg[0][31] ;
  output [31:0]D;
  input full_reg;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input [0:0]E;
  input clk;
  input rst;
  input [31:0]A_val_din1;
  input \valid_reg[0]_0 ;

  wire [31:0]A_val_din1;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_val_validArray_0;
  wire [0:0]Q;
  wire ap_ce;
  wire call_0_pValidArray_2;
  wire clk;
  wire full_reg;
  wire [31:0]\out_reg_reg[0][31] ;
  wire rst;
  wire \sel_prev_reg[0] ;
  wire \valid_reg[0] ;
  wire \valid_reg[0]_0 ;

  design_1_sparseDemo_0_0_read_data_signals data
       (.A_val_din1(A_val_din1),
        .CO(CO),
        .D(D),
        .E(E),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .Q(Q),
        .ap_ce(ap_ce),
        .call_0_pValidArray_2(call_0_pValidArray_2),
        .clk(clk),
        .full_reg(full_reg),
        .\out_reg_reg[0][31]_0 (\out_reg_reg[0][31] ),
        .rst(rst),
        .\sel_prev_reg[0]_0 (\sel_prev_reg[0] ),
        .\valid_reg[0]_0 (\valid_reg[0] ),
        .\valid_reg[0]_1 (\valid_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "read_memory_arbiter" *) 
module design_1_sparseDemo_0_0_read_memory_arbiter_149
   (\sel_prev_reg[0] ,
    MC_A_ptr_validArray_0,
    \valid_reg[0] ,
    fork_2_pValidArray_0,
    Q,
    D,
    E,
    clk,
    rst,
    \valid_reg[0]_0 ,
    \data_reg_reg[31] ,
    blockStopArray,
    full_reg,
    A_ptr_din1);
  output \sel_prev_reg[0] ;
  output MC_A_ptr_validArray_0;
  output [0:0]\valid_reg[0] ;
  output fork_2_pValidArray_0;
  output [31:0]Q;
  output [31:0]D;
  input [0:0]E;
  input clk;
  input rst;
  input \valid_reg[0]_0 ;
  input \data_reg_reg[31] ;
  input [0:0]blockStopArray;
  input full_reg;
  input [31:0]A_ptr_din1;

  wire [31:0]A_ptr_din1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_ptr_validArray_0;
  wire [31:0]Q;
  wire [0:0]blockStopArray;
  wire clk;
  wire \data_reg_reg[31] ;
  wire fork_2_pValidArray_0;
  wire full_reg;
  wire rst;
  wire \sel_prev_reg[0] ;
  wire [0:0]\valid_reg[0] ;
  wire \valid_reg[0]_0 ;

  design_1_sparseDemo_0_0_read_data_signals_150 data
       (.A_ptr_din1(A_ptr_din1),
        .D(D),
        .E(E),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .Q(Q),
        .blockStopArray(blockStopArray),
        .clk(clk),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .fork_2_pValidArray_0(fork_2_pValidArray_0),
        .full_reg(full_reg),
        .rst(rst),
        .\sel_prev_reg[0]_0 (\sel_prev_reg[0] ),
        .\valid_reg[0]_0 (\valid_reg[0] ),
        .\valid_reg[0]_1 (\valid_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "read_memory_arbiter" *) 
module design_1_sparseDemo_0_0_read_memory_arbiter_151
   (\sel_prev_reg[0] ,
    Q,
    D,
    MC_A_id_validArray_0,
    E,
    clk,
    rst,
    A_id_din1,
    \valid_reg[0] );
  output \sel_prev_reg[0] ;
  output [31:0]Q;
  output [31:0]D;
  output MC_A_id_validArray_0;
  input [0:0]E;
  input clk;
  input rst;
  input [31:0]A_id_din1;
  input \valid_reg[0] ;

  wire [31:0]A_id_din1;
  wire [31:0]D;
  wire [0:0]E;
  wire MC_A_id_validArray_0;
  wire [31:0]Q;
  wire clk;
  wire rst;
  wire \sel_prev_reg[0] ;
  wire \valid_reg[0] ;

  design_1_sparseDemo_0_0_read_data_signals_152 data
       (.A_id_din1(A_id_din1),
        .D(D),
        .E(E),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .Q(Q),
        .clk(clk),
        .rst(rst),
        .\sel_prev_reg[0]_0 (\sel_prev_reg[0] ),
        .\valid_reg[0]_0 (\valid_reg[0] ));
endmodule

(* ORIG_REF_NAME = "read_memory_arbiter" *) 
module design_1_sparseDemo_0_0_read_memory_arbiter__parameterized0
   (MC_B_ptr_validArray_1,
    \valid_reg[0] ,
    \valid_reg[0]_0 ,
    call_0_pValidArray_0,
    \valid_reg[0]_1 ,
    \sel_prev_reg[0] ,
    \out_reg_reg[0][31] ,
    \B_ptr_din1[31] ,
    \B_ptr_din1[31]_0 ,
    \valid_reg[1] ,
    clk,
    rst,
    \valid_reg[0]_2 ,
    full_reg,
    CO,
    Q,
    ap_ce,
    MC_A_val_validArray_0,
    full_reg_0,
    full_reg_1,
    D,
    B_ptr_din1);
  output MC_B_ptr_validArray_1;
  output \valid_reg[0] ;
  output \valid_reg[0]_0 ;
  output call_0_pValidArray_0;
  output \valid_reg[0]_1 ;
  output [0:0]\sel_prev_reg[0] ;
  output [31:0]\out_reg_reg[0][31] ;
  output [31:0]\B_ptr_din1[31] ;
  output [31:0]\B_ptr_din1[31]_0 ;
  input \valid_reg[1] ;
  input clk;
  input rst;
  input \valid_reg[0]_2 ;
  input full_reg;
  input [0:0]CO;
  input [0:0]Q;
  input ap_ce;
  input MC_A_val_validArray_0;
  input full_reg_0;
  input full_reg_1;
  input [1:0]D;
  input [31:0]B_ptr_din1;

  wire [31:0]B_ptr_din1;
  wire [31:0]\B_ptr_din1[31] ;
  wire [31:0]\B_ptr_din1[31]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire MC_A_val_validArray_0;
  wire MC_B_ptr_validArray_1;
  wire [0:0]Q;
  wire ap_ce;
  wire call_0_pValidArray_0;
  wire clk;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire [31:0]\out_reg_reg[0][31] ;
  wire rst;
  wire [0:0]\sel_prev_reg[0] ;
  wire \valid_reg[0] ;
  wire \valid_reg[0]_0 ;
  wire \valid_reg[0]_1 ;
  wire \valid_reg[0]_2 ;
  wire \valid_reg[1] ;

  design_1_sparseDemo_0_0_read_data_signals__parameterized0 data
       (.B_ptr_din1(B_ptr_din1),
        .\B_ptr_din1[31] (\B_ptr_din1[31] ),
        .\B_ptr_din1[31]_0 (\B_ptr_din1[31]_0 ),
        .CO(CO),
        .D(D),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .MC_B_ptr_validArray_1(MC_B_ptr_validArray_1),
        .Q(Q),
        .ap_ce(ap_ce),
        .call_0_pValidArray_0(call_0_pValidArray_0),
        .clk(clk),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .full_reg_1(full_reg_1),
        .\out_reg_reg[0][31]_0 (\out_reg_reg[0][31] ),
        .rst(rst),
        .\sel_prev_reg[0]_0 (\sel_prev_reg[0] ),
        .\valid_reg[0]_0 (\valid_reg[0] ),
        .\valid_reg[0]_1 (\valid_reg[0]_0 ),
        .\valid_reg[0]_2 (\valid_reg[0]_1 ),
        .\valid_reg[0]_3 (\valid_reg[0]_2 ),
        .\valid_reg[1]_0 (\valid_reg[1] ));
endmodule

(* ORIG_REF_NAME = "ret_op" *) 
module design_1_sparseDemo_0_0_ret_op
   (full_reg,
    clk,
    rst,
    ValidArray,
    full_reg_0,
    end_ready);
  output full_reg;
  input clk;
  input rst;
  input [0:0]ValidArray;
  input full_reg_0;
  input end_ready;

  wire [0:0]ValidArray;
  wire clk;
  wire end_ready;
  wire full_reg;
  wire full_reg_0;
  wire rst;

  design_1_sparseDemo_0_0_TEHB__parameterized0 tehb
       (.ValidArray(ValidArray),
        .clk(clk),
        .end_ready(end_ready),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "sparseDemo" *) 
module design_1_sparseDemo_0_0_sparseDemo
   (A_ptr_address1,
    A_ptr_ce1,
    A_id_ce1,
    A_val_ce1,
    A_id_address1,
    A_val_address1,
    B_ptr_address1,
    B_ptr_ce1,
    B_val_address0,
    C_address0,
    C_d0,
    B_val_ce0,
    C_we0,
    C_ce0,
    end_valid,
    start_ready,
    end_ready,
    clk,
    rst,
    A_ptr_din1,
    A_id_din1,
    A_val_din1,
    B_ptr_din1,
    B_val_q0,
    B_id_q0,
    C_q0,
    start_valid);
  output [31:0]A_ptr_address1;
  output A_ptr_ce1;
  output A_id_ce1;
  output A_val_ce1;
  output [31:0]A_id_address1;
  output [31:0]A_val_address1;
  output [31:0]B_ptr_address1;
  output B_ptr_ce1;
  output [10:0]B_val_address0;
  output [13:0]C_address0;
  output [31:0]C_d0;
  output B_val_ce0;
  output C_we0;
  output C_ce0;
  output end_valid;
  output start_ready;
  input end_ready;
  input clk;
  input rst;
  input [31:0]A_ptr_din1;
  input [31:0]A_id_din1;
  input [31:0]A_val_din1;
  input [31:0]B_ptr_din1;
  input [31:0]B_val_q0;
  input [13:0]B_id_q0;
  input [31:0]C_q0;
  input start_valid;

  wire [31:0]A_id_address1;
  wire A_id_ce1;
  wire [31:0]A_id_din1;
  wire [31:0]A_ptr_address1;
  wire A_ptr_ce1;
  wire [31:0]A_ptr_din1;
  wire [31:0]A_val_address1;
  wire A_val_ce1;
  wire [31:0]A_val_din1;
  wire [13:0]B_id_q0;
  wire [31:0]B_ptr_address1;
  wire B_ptr_ce1;
  wire [31:0]B_ptr_din1;
  wire [10:0]B_val_address0;
  wire B_val_ce0;
  wire [31:0]B_val_q0;
  wire Buffer_10_validArray_0;
  wire Buffer_11_validArray_0;
  wire [13:0]Buffer_12_dataOutArray_0;
  wire Buffer_12_pValidArray_0;
  wire Buffer_12_validArray_0;
  wire [31:0]Buffer_13_dataOutArray_0;
  wire Buffer_13_n_0;
  wire Buffer_13_validArray_0;
  wire [31:0]Buffer_14_dataOutArray_0;
  wire Buffer_14_pValidArray_0;
  wire Buffer_14_validArray_0;
  wire [31:0]Buffer_15_dataOutArray_0;
  wire Buffer_15_validArray_0;
  wire Buffer_16_n_1;
  wire Buffer_16_validArray_0;
  wire Buffer_17_validArray_0;
  wire [31:0]Buffer_18_dataOutArray_0;
  wire Buffer_18_n_2;
  wire Buffer_18_validArray_0;
  wire [31:0]Buffer_19_dataOutArray_0;
  wire Buffer_19_validArray_0;
  wire Buffer_1_validArray_0;
  wire Buffer_20_validArray_0;
  wire Buffer_21_validArray_0;
  wire Buffer_22_validArray_0;
  wire Buffer_23_n_3;
  wire Buffer_23_validArray_0;
  wire Buffer_24_validArray_0;
  wire Buffer_25_validArray_0;
  wire Buffer_2_n_100;
  wire Buffer_2_n_101;
  wire Buffer_2_n_102;
  wire Buffer_2_n_103;
  wire Buffer_2_n_104;
  wire Buffer_2_n_105;
  wire Buffer_2_n_106;
  wire Buffer_2_n_107;
  wire Buffer_2_n_108;
  wire Buffer_2_n_109;
  wire Buffer_2_n_110;
  wire Buffer_2_n_111;
  wire Buffer_2_n_112;
  wire Buffer_2_n_113;
  wire Buffer_2_n_114;
  wire Buffer_2_n_115;
  wire Buffer_2_n_116;
  wire Buffer_2_n_117;
  wire Buffer_2_n_118;
  wire Buffer_2_n_119;
  wire Buffer_2_n_120;
  wire Buffer_2_n_121;
  wire Buffer_2_n_122;
  wire Buffer_2_n_123;
  wire Buffer_2_n_124;
  wire Buffer_2_n_125;
  wire Buffer_2_n_126;
  wire Buffer_2_n_34;
  wire Buffer_2_n_35;
  wire Buffer_2_n_36;
  wire Buffer_2_n_37;
  wire Buffer_2_n_38;
  wire Buffer_2_n_39;
  wire Buffer_2_n_40;
  wire Buffer_2_n_41;
  wire Buffer_2_n_42;
  wire Buffer_2_n_43;
  wire Buffer_2_n_44;
  wire Buffer_2_n_45;
  wire Buffer_2_n_46;
  wire Buffer_2_n_47;
  wire Buffer_2_n_48;
  wire Buffer_2_n_49;
  wire Buffer_2_n_50;
  wire Buffer_2_n_51;
  wire Buffer_2_n_52;
  wire Buffer_2_n_53;
  wire Buffer_2_n_54;
  wire Buffer_2_n_55;
  wire Buffer_2_n_56;
  wire Buffer_2_n_57;
  wire Buffer_2_n_58;
  wire Buffer_2_n_59;
  wire Buffer_2_n_60;
  wire Buffer_2_n_61;
  wire Buffer_2_n_62;
  wire Buffer_2_n_63;
  wire Buffer_2_n_64;
  wire Buffer_2_n_97;
  wire Buffer_2_n_98;
  wire Buffer_2_n_99;
  wire Buffer_2_validArray_0;
  wire Buffer_3_n_2;
  wire Buffer_3_validArray_0;
  wire Buffer_4_n_2;
  wire Buffer_4_n_23;
  wire Buffer_4_n_24;
  wire Buffer_4_n_25;
  wire Buffer_4_n_26;
  wire Buffer_4_n_27;
  wire Buffer_4_n_28;
  wire Buffer_4_n_29;
  wire Buffer_4_n_3;
  wire Buffer_4_n_30;
  wire Buffer_4_n_4;
  wire Buffer_4_n_5;
  wire Buffer_4_n_6;
  wire Buffer_4_n_7;
  wire Buffer_4_validArray_0;
  wire Buffer_5_n_0;
  wire Buffer_5_n_13;
  wire Buffer_5_n_2;
  wire Buffer_5_n_4;
  wire Buffer_5_n_6;
  wire Buffer_5_n_7;
  wire Buffer_5_validArray_0;
  wire Buffer_6_validArray_0;
  wire Buffer_7_validArray_0;
  wire Buffer_8_n_34;
  wire Buffer_8_validArray_0;
  wire Buffer_9_validArray_0;
  wire [13:0]C_address0;
  wire C_ce0;
  wire [31:0]C_d0;
  wire [31:0]C_q0;
  wire C_we0;
  wire [31:0]MC_A_id_dataOutArray_0;
  wire MC_A_id_validArray_0;
  wire [31:0]MC_A_ptr_dataOutArray_0;
  wire MC_A_ptr_n_2;
  wire MC_A_ptr_validArray_0;
  wire [31:0]MC_A_val_dataOutArray_0;
  wire MC_A_val_n_0;
  wire MC_A_val_validArray_0;
  wire [31:0]MC_B_ptr_dataOutArray_0;
  wire [31:0]MC_B_ptr_dataOutArray_1;
  wire MC_B_ptr_n_2;
  wire MC_B_ptr_n_4;
  wire MC_B_ptr_n_5;
  wire MC_B_ptr_validArray_1;
  wire [31:0]a;
  wire [31:0]add_22_dataOutArray_0;
  wire [31:0]add_26_dataInArray_0;
  wire [31:1]add_26_dataOutArray_0;
  wire [31:0]add_30_dataInArray_0;
  wire [31:1]add_30_dataOutArray_0;
  wire add_30_n_0;
  wire add_30_n_1;
  wire add_30_n_2;
  wire add_30_n_3;
  wire add_30_n_38;
  wire add_30_n_39;
  wire add_30_n_4;
  wire add_30_n_40;
  wire add_30_n_41;
  wire add_30_n_42;
  wire add_30_n_43;
  wire add_30_n_44;
  wire add_30_n_45;
  wire add_30_n_46;
  wire add_30_n_47;
  wire add_30_n_5;
  wire add_30_n_6;
  wire [31:0]add_4_dataOutArray_0;
  wire ap_ce;
  wire ap_ready;
  wire [31:0]bR;
  wire [2:1]blockStopArray;
  wire [1:1]blockStopArray_53;
  wire [1:1]blockStopArray_54;
  wire [1:1]blockStopArray_71;
  wire [1:1]blockStopArray_73;
  wire branchC_21_validArray_1;
  wire \branchC_22/joinValid ;
  wire \branch_10/joinValid ;
  wire \branch_11/joinValid ;
  wire \branch_13/branchReady ;
  wire \branch_15/joinValid ;
  wire [31:0]branch_16_dataInArray_0;
  wire branch_16_pValidArray_1;
  wire \branch_18/branchReady ;
  wire \branch_18/joinValid ;
  wire branch_4_validArray_1;
  wire [31:0]branch_5_dataInArray_0;
  wire branch_5_validArray_1;
  wire \branch_7/branchReady ;
  wire \branch_7/joinValid ;
  wire branch_7_validArray_1;
  wire branch_8_n_0;
  wire \branch_9/joinValid ;
  wire [31:0]\buf_in_reg[1]_6 ;
  wire [31:0]\buf_in_reg[2]_8 ;
  wire [13:0]\buf_in_reg[3]_7 ;
  wire call_0_pValidArray_0;
  wire call_0_pValidArray_2;
  wire call_0_pValidArray_3;
  wire call_0_validArray_0;
  wire clk;
  wire [31:0]data_reg;
  wire [31:0]data_reg_146;
  wire [31:0]data_reg_156;
  wire [31:0]data_reg_159;
  wire [13:0]data_reg_174;
  wire [31:0]data_reg_176;
  wire [31:0]data_reg_178;
  wire end_ready;
  wire end_valid;
  wire forkC_17_n_0;
  wire forkC_17_n_1;
  wire forkC_17_n_2;
  wire forkC_17_n_3;
  wire forkC_19_n_2;
  wire forkC_19_n_3;
  wire forkC_19_n_5;
  wire forkC_19_n_6;
  wire forkC_19_validArray_1;
  wire forkStop;
  wire forkStop_56;
  wire forkStop_63;
  wire forkStop_76;
  wire forkStop_95;
  wire [31:0]fork_0_dataInArray_0;
  wire fork_0_n_2;
  wire fork_0_n_3;
  wire fork_0_n_4;
  wire fork_12_validArray_1;
  wire fork_12_validArray_2;
  wire fork_12_validArray_4;
  wire fork_12_validArray_5;
  wire fork_14_n_6;
  wire fork_14_n_7;
  wire fork_14_validArray_5;
  wire fork_15_n_4;
  wire fork_15_n_5;
  wire fork_15_n_7;
  wire [31:0]fork_1_dataInArray_0;
  wire fork_1_n_4;
  wire fork_23_n_4;
  wire fork_23_validArray_1;
  wire fork_23_validArray_2;
  wire fork_2_n_2;
  wire fork_2_n_7;
  wire fork_2_pValidArray_0;
  wire fork_4_n_2;
  wire fork_4_n_3;
  wire fork_5_n_2;
  wire fork_7_n_2;
  wire fork_7_n_3;
  wire [13:0]fork_8_dataInArray_0;
  wire [31:0]fork_9_dataInArray_0;
  wire fork_9_n_3;
  wire [0:0]\fork_C1/blockStopArray ;
  wire \fork_C1/forkStop ;
  wire \fork_C1/forkStop_134 ;
  wire \fork_C1/forkStop_139 ;
  wire \fork_C1/generateBlocks[0].regblock/reg_value ;
  wire \fork_C1/generateBlocks[0].regblock/reg_value_136 ;
  wire \fork_C1/generateBlocks[0].regblock/reg_value_141 ;
  wire \fork_C1/generateBlocks[1].regblock/reg_value ;
  wire full_reg;
  wire full_reg_111;
  wire full_reg_112;
  wire full_reg_113;
  wire full_reg_114;
  wire full_reg_115;
  wire full_reg_116;
  wire full_reg_117;
  wire full_reg_118;
  wire full_reg_122;
  wire full_reg_123;
  wire \func/ap_CS_fsm_state2 ;
  wire \func/ap_CS_fsm_state4 ;
  wire \func/ap_CS_fsm_state6 ;
  wire \func/icmp_ln5_fu_103_p2 ;
  wire \func/mul_ln9_reg_1870 ;
  wire \generateBlocks[0].regblock/reg_in ;
  wire \generateBlocks[0].regblock/reg_in_121 ;
  wire \generateBlocks[0].regblock/reg_in_153 ;
  wire \generateBlocks[0].regblock/reg_in_172 ;
  wire \generateBlocks[0].regblock/reg_in_39 ;
  wire \generateBlocks[0].regblock/reg_in_62 ;
  wire \generateBlocks[0].regblock/reg_in_70 ;
  wire \generateBlocks[0].regblock/reg_in_72 ;
  wire \generateBlocks[0].regblock/reg_in_74 ;
  wire \generateBlocks[0].regblock/reg_in_88 ;
  wire \generateBlocks[0].regblock/reg_value ;
  wire \generateBlocks[0].regblock/reg_value_101 ;
  wire \generateBlocks[0].regblock/reg_value_103 ;
  wire \generateBlocks[0].regblock/reg_value_106 ;
  wire \generateBlocks[0].regblock/reg_value_109 ;
  wire \generateBlocks[0].regblock/reg_value_45 ;
  wire \generateBlocks[0].regblock/reg_value_48 ;
  wire \generateBlocks[0].regblock/reg_value_50 ;
  wire \generateBlocks[0].regblock/reg_value_57 ;
  wire \generateBlocks[0].regblock/reg_value_64 ;
  wire \generateBlocks[0].regblock/reg_value_77 ;
  wire \generateBlocks[0].regblock/reg_value_83 ;
  wire \generateBlocks[0].regblock/reg_value_90 ;
  wire \generateBlocks[0].regblock/reg_value_92 ;
  wire \generateBlocks[0].regblock/reg_value_96 ;
  wire \generateBlocks[0].regblock/reg_value_99 ;
  wire \generateBlocks[1].regblock/reg_in ;
  wire \generateBlocks[1].regblock/reg_in_120 ;
  wire \generateBlocks[1].regblock/reg_in_168 ;
  wire \generateBlocks[1].regblock/reg_in_33 ;
  wire \generateBlocks[1].regblock/reg_in_40 ;
  wire \generateBlocks[1].regblock/reg_in_47 ;
  wire \generateBlocks[1].regblock/reg_in_61 ;
  wire \generateBlocks[1].regblock/reg_in_69 ;
  wire \generateBlocks[1].regblock/reg_value ;
  wire \generateBlocks[1].regblock/reg_value_100 ;
  wire \generateBlocks[1].regblock/reg_value_102 ;
  wire \generateBlocks[1].regblock/reg_value_104 ;
  wire \generateBlocks[1].regblock/reg_value_107 ;
  wire \generateBlocks[1].regblock/reg_value_110 ;
  wire \generateBlocks[1].regblock/reg_value_49 ;
  wire \generateBlocks[1].regblock/reg_value_51 ;
  wire \generateBlocks[1].regblock/reg_value_58 ;
  wire \generateBlocks[1].regblock/reg_value_65 ;
  wire \generateBlocks[1].regblock/reg_value_78 ;
  wire \generateBlocks[1].regblock/reg_value_84 ;
  wire \generateBlocks[1].regblock/reg_value_91 ;
  wire \generateBlocks[1].regblock/reg_value_93 ;
  wire \generateBlocks[1].regblock/reg_value_97 ;
  wire \generateBlocks[2].regblock/reg_in ;
  wire \generateBlocks[2].regblock/reg_in_105 ;
  wire \generateBlocks[2].regblock/reg_in_164 ;
  wire \generateBlocks[2].regblock/reg_in_27 ;
  wire \generateBlocks[2].regblock/reg_in_41 ;
  wire \generateBlocks[2].regblock/reg_value ;
  wire \generateBlocks[2].regblock/reg_value_52 ;
  wire \generateBlocks[2].regblock/reg_value_59 ;
  wire \generateBlocks[2].regblock/reg_value_66 ;
  wire \generateBlocks[2].regblock/reg_value_79 ;
  wire \generateBlocks[2].regblock/reg_value_85 ;
  wire \generateBlocks[2].regblock/reg_value_94 ;
  wire \generateBlocks[2].regblock/reg_value_98 ;
  wire \generateBlocks[3].regblock/reg_in ;
  wire \generateBlocks[3].regblock/reg_in_160 ;
  wire \generateBlocks[3].regblock/reg_in_42 ;
  wire \generateBlocks[3].regblock/reg_value ;
  wire \generateBlocks[3].regblock/reg_value_60 ;
  wire \generateBlocks[3].regblock/reg_value_67 ;
  wire \generateBlocks[3].regblock/reg_value_80 ;
  wire \generateBlocks[3].regblock/reg_value_86 ;
  wire \generateBlocks[4].regblock/reg_in ;
  wire \generateBlocks[4].regblock/reg_in_14 ;
  wire \generateBlocks[4].regblock/reg_in_34 ;
  wire \generateBlocks[4].regblock/reg_value ;
  wire \generateBlocks[4].regblock/reg_value_68 ;
  wire \generateBlocks[4].regblock/reg_value_81 ;
  wire \generateBlocks[5].regblock/reg_in ;
  wire \generateBlocks[5].regblock/reg_value ;
  wire \generateBlocks[5].regblock/reg_value_82 ;
  wire icmp_27_dataOutArray_0;
  wire icmp_27_validArray_0;
  wire icmp_31_dataOutArray_0;
  wire icmp_31_pValidArray_0;
  wire icmp_9_dataOutArray_0;
  wire icmp_9_validArray_0;
  wire joinValid;
  wire [31:11]k_0_reg_94;
  wire [31:0]load_15_dataOutArray_0;
  wire load_15_n_35;
  wire load_15_n_36;
  wire load_15_n_37;
  wire load_15_n_38;
  wire load_15_n_39;
  wire load_15_n_40;
  wire load_15_n_41;
  wire load_15_n_42;
  wire load_15_n_43;
  wire load_15_n_44;
  wire load_15_n_45;
  wire load_15_n_46;
  wire load_15_n_47;
  wire load_15_n_48;
  wire load_15_n_49;
  wire load_15_n_50;
  wire load_15_n_51;
  wire load_15_n_52;
  wire load_15_n_53;
  wire load_15_n_54;
  wire load_15_n_55;
  wire load_15_n_56;
  wire load_15_n_57;
  wire load_15_n_58;
  wire load_15_n_59;
  wire load_15_n_60;
  wire load_15_n_61;
  wire load_15_n_62;
  wire load_15_n_63;
  wire load_15_n_64;
  wire load_15_n_65;
  wire load_15_n_66;
  wire load_15_n_67;
  wire [31:0]load_18_dataOutArray_0;
  wire load_18_n_35;
  wire load_18_n_68;
  wire load_18_n_69;
  wire load_18_n_70;
  wire load_18_n_71;
  wire load_18_n_72;
  wire load_18_n_73;
  wire load_18_n_74;
  wire load_18_n_75;
  wire load_18_n_76;
  wire load_18_n_77;
  wire load_18_n_78;
  wire load_18_n_79;
  wire load_18_n_80;
  wire load_18_n_81;
  wire load_18_n_82;
  wire load_18_n_83;
  wire load_18_n_84;
  wire load_18_n_85;
  wire load_18_n_86;
  wire load_18_n_87;
  wire load_18_n_88;
  wire load_18_n_89;
  wire load_18_n_90;
  wire load_18_n_91;
  wire load_18_n_92;
  wire load_18_n_93;
  wire load_18_n_94;
  wire load_18_n_95;
  wire load_18_n_96;
  wire load_18_n_97;
  wire load_18_n_98;
  wire load_18_n_99;
  wire [31:0]load_21_dataOutArray_0;
  wire load_21_n_10;
  wire load_21_n_11;
  wire load_21_n_12;
  wire load_21_n_13;
  wire load_21_n_14;
  wire load_21_n_15;
  wire load_21_n_16;
  wire load_21_n_17;
  wire load_21_n_18;
  wire load_21_n_19;
  wire load_21_n_2;
  wire load_21_n_20;
  wire load_21_n_21;
  wire load_21_n_22;
  wire load_21_n_23;
  wire load_21_n_24;
  wire load_21_n_25;
  wire load_21_n_26;
  wire load_21_n_27;
  wire load_21_n_28;
  wire load_21_n_29;
  wire load_21_n_3;
  wire load_21_n_30;
  wire load_21_n_31;
  wire load_21_n_32;
  wire load_21_n_33;
  wire load_21_n_34;
  wire load_21_n_35;
  wire load_21_n_36;
  wire load_21_n_37;
  wire load_21_n_38;
  wire load_21_n_39;
  wire load_21_n_4;
  wire load_21_n_40;
  wire load_21_n_41;
  wire load_21_n_42;
  wire load_21_n_43;
  wire load_21_n_44;
  wire load_21_n_45;
  wire load_21_n_46;
  wire load_21_n_47;
  wire load_21_n_48;
  wire load_21_n_49;
  wire load_21_n_5;
  wire load_21_n_50;
  wire load_21_n_51;
  wire load_21_n_52;
  wire load_21_n_53;
  wire load_21_n_54;
  wire load_21_n_55;
  wire load_21_n_56;
  wire load_21_n_57;
  wire load_21_n_58;
  wire load_21_n_59;
  wire load_21_n_6;
  wire load_21_n_60;
  wire load_21_n_61;
  wire load_21_n_62;
  wire load_21_n_63;
  wire load_21_n_64;
  wire load_21_n_65;
  wire load_21_n_66;
  wire load_21_n_67;
  wire load_21_n_7;
  wire load_21_n_8;
  wire load_21_n_9;
  wire load_21_pValidArray_0;
  wire load_25_n_10;
  wire load_25_n_101;
  wire load_25_n_11;
  wire load_25_n_4;
  wire load_25_n_44;
  wire load_25_n_45;
  wire load_25_n_46;
  wire load_25_n_47;
  wire load_25_n_48;
  wire load_25_n_49;
  wire load_25_n_5;
  wire load_25_n_50;
  wire load_25_n_51;
  wire load_25_n_52;
  wire load_25_n_53;
  wire load_25_n_54;
  wire load_25_n_55;
  wire load_25_n_56;
  wire load_25_n_57;
  wire load_25_n_58;
  wire load_25_n_59;
  wire load_25_n_6;
  wire load_25_n_60;
  wire load_25_n_61;
  wire load_25_n_62;
  wire load_25_n_63;
  wire load_25_n_64;
  wire load_25_n_65;
  wire load_25_n_66;
  wire load_25_n_67;
  wire load_25_n_7;
  wire load_25_n_8;
  wire load_25_n_9;
  wire [31:0]load_7_dataOutArray_0;
  wire load_7_n_35;
  wire load_7_n_42;
  wire load_7_n_43;
  wire load_7_n_44;
  wire load_7_n_45;
  wire load_7_n_46;
  wire load_7_n_47;
  wire load_7_n_48;
  wire load_7_n_49;
  wire load_7_n_50;
  wire load_7_n_51;
  wire load_7_n_52;
  wire load_7_n_53;
  wire load_7_n_54;
  wire load_7_n_55;
  wire load_7_n_56;
  wire load_7_n_57;
  wire load_7_n_58;
  wire load_7_n_59;
  wire load_7_n_60;
  wire load_7_n_61;
  wire load_7_n_62;
  wire load_7_n_63;
  wire load_7_n_64;
  wire load_7_n_65;
  wire load_7_n_66;
  wire load_7_n_67;
  wire load_7_n_68;
  wire load_7_n_69;
  wire load_7_n_70;
  wire load_7_n_71;
  wire load_7_n_72;
  wire load_7_n_73;
  wire [13:0]mul_8_dataOutArray_0;
  wire mul_8_validArray_0;
  wire \oehb1/full_reg ;
  wire \oehb1/full_reg0 ;
  wire \oehb1/full_reg0_44 ;
  wire \oehb1/full_reg_137 ;
  wire \oehb1/full_reg_142 ;
  wire \oehb1/reg_en ;
  wire \oehb1/reg_en_143 ;
  wire \oehb1/reg_en_155 ;
  wire \oehb1/reg_en_161 ;
  wire \oehb1/reg_en_165 ;
  wire \oehb1/reg_en_169 ;
  wire \oehb1/reg_en_180 ;
  wire \oehb1/reg_en_46 ;
  wire \oehb1/reg_en_75 ;
  wire \oehb1/validArray0 ;
  wire \oehb1/validArray0_125 ;
  wire \oehb1/validArray0_126 ;
  wire \oehb1/validArray0_133 ;
  wire \oehb1/validArray0_138 ;
  wire \oehb1/validArray0_144 ;
  wire \oehb1/validArray0_150 ;
  wire \oehb1/validArray0_179 ;
  wire \oehb1/validArray0_18 ;
  wire \oehb1/validArray0_24 ;
  wire \oehb1/validArray0_36 ;
  wire \oehb1/validArray0_37 ;
  wire \oehb1/validArray0_38 ;
  wire \oehb1/validArray0_87 ;
  wire oehb1_ready;
  wire oehb1_ready_127;
  wire oehb1_ready_128;
  wire oehb1_ready_129;
  wire oehb1_ready_140;
  wire oehb1_ready_55;
  wire oehb1_valid;
  wire oehb1_valid_43;
  wire oehb_ready;
  wire [13:13]offset;
  wire [31:0]\out_reg_reg[0]_0 ;
  wire [31:0]\out_reg_reg[0]_1 ;
  wire [31:0]\out_reg_reg[0]_2 ;
  wire [31:0]\out_reg_reg[0]_4 ;
  wire pValidAndForkStop;
  wire pValidAndForkStop_108;
  wire phiC_10_dataOutArray_1;
  wire phiC_10_n_34;
  wire phiC_10_n_35;
  wire phiC_10_n_40;
  wire phiC_10_n_41;
  wire phiC_10_n_42;
  wire phiC_10_n_43;
  wire phiC_10_n_44;
  wire phiC_10_n_45;
  wire phiC_10_n_47;
  wire phiC_10_validArray_1;
  wire phiC_11_validArray_0;
  wire phiC_12_n_2;
  wire phiC_12_validArray_1;
  wire phiC_13_n_4;
  wire phiC_13_n_5;
  wire phi_12_dataInArray_0;
  wire [31:0]phi_12_dataOutArray_0;
  wire phi_12_pValidArray_2;
  wire phi_12_readyArray_1;
  wire phi_12_validArray_0;
  wire [31:0]phi_1_dataOutArray_0;
  wire phi_1_n_3;
  wire phi_1_pValidArray_0;
  wire phi_1_pValidArray_2;
  wire phi_29_validArray_0;
  wire phi_2_pValidArray_2;
  wire [31:0]phi_3_dataOutArray_0;
  wire phi_3_n_1;
  wire phi_3_pValidArray_2;
  wire phi_C1_validArray;
  wire phi_n0_n_2;
  wire phi_n0_n_35;
  wire phi_n0_n_36;
  wire phi_n0_n_37;
  wire phi_n0_n_38;
  wire phi_n0_n_39;
  wire phi_n0_n_40;
  wire phi_n0_n_41;
  wire phi_n0_n_42;
  wire phi_n0_n_43;
  wire phi_n0_n_44;
  wire phi_n0_n_45;
  wire phi_n0_n_46;
  wire phi_n0_n_47;
  wire phi_n0_n_48;
  wire phi_n0_n_49;
  wire phi_n0_n_50;
  wire phi_n0_n_51;
  wire phi_n0_n_52;
  wire phi_n0_n_53;
  wire phi_n0_n_54;
  wire phi_n0_n_55;
  wire phi_n0_n_56;
  wire phi_n0_n_57;
  wire phi_n0_n_58;
  wire phi_n0_n_59;
  wire phi_n0_n_60;
  wire phi_n0_n_61;
  wire phi_n0_n_62;
  wire phi_n0_n_63;
  wire phi_n0_n_64;
  wire phi_n0_validArray_0;
  wire [31:0]phi_n2_dataOutArray_0;
  wire phi_n3_n_1;
  wire phi_n5_n_1;
  wire [13:0]phi_n6_dataOutArray_0;
  wire phi_n6_pValidArray_1;
  wire [31:0]phi_n7_dataOutArray_0;
  wire phi_n7_pValidArray_1;
  wire [31:0]phi_n8_dataOutArray_0;
  wire phi_n8_n_1;
  wire phi_n8_n_2;
  wire phi_n8_pValidArray_1;
  wire [1:1]\read_arbiter/priorityOut ;
  wire regs;
  wire rst;
  wire sel_prev;
  wire sel_prev_31;
  wire sel_prev_32;
  wire start_0_validArray_0;
  wire start_ready;
  wire start_valid;
  wire \tehb/full_reg ;
  wire \tehb1/full_reg ;
  wire \tehb1/full_reg0 ;
  wire \tehb1/full_reg0_124 ;
  wire \tehb1/full_reg0_132 ;
  wire \tehb1/full_reg_0 ;
  wire \tehb1/full_reg_1 ;
  wire \tehb1/full_reg_10 ;
  wire \tehb1/full_reg_11 ;
  wire \tehb1/full_reg_12 ;
  wire \tehb1/full_reg_13 ;
  wire \tehb1/full_reg_131 ;
  wire \tehb1/full_reg_145 ;
  wire \tehb1/full_reg_147 ;
  wire \tehb1/full_reg_148 ;
  wire \tehb1/full_reg_149 ;
  wire \tehb1/full_reg_15 ;
  wire \tehb1/full_reg_152 ;
  wire \tehb1/full_reg_154 ;
  wire \tehb1/full_reg_158 ;
  wire \tehb1/full_reg_16 ;
  wire \tehb1/full_reg_162 ;
  wire \tehb1/full_reg_166 ;
  wire \tehb1/full_reg_17 ;
  wire \tehb1/full_reg_170 ;
  wire \tehb1/full_reg_173 ;
  wire \tehb1/full_reg_175 ;
  wire \tehb1/full_reg_177 ;
  wire \tehb1/full_reg_181 ;
  wire \tehb1/full_reg_182 ;
  wire \tehb1/full_reg_2 ;
  wire \tehb1/full_reg_21 ;
  wire \tehb1/full_reg_22 ;
  wire \tehb1/full_reg_26 ;
  wire \tehb1/full_reg_28 ;
  wire \tehb1/full_reg_3 ;
  wire \tehb1/full_reg_30 ;
  wire \tehb1/full_reg_4 ;
  wire \tehb1/full_reg_5 ;
  wire \tehb1/full_reg_6 ;
  wire \tehb1/full_reg_7 ;
  wire \tehb1/full_reg_8 ;
  wire \tehb1/full_reg_9 ;
  wire \tehb1/reg_en ;
  wire \tehb1/reg_en_135 ;
  wire \tehb1/reg_en_19 ;
  wire tehb1_valid;
  wire tehb1_valid_151;
  wire tehb1_valid_20;
  wire tehb1_valid_23;
  wire tehb1_valid_25;
  wire tehb1_valid_35;
  wire tehb1_valid_89;
  wire [31:0]tehb_data_in;
  wire [31:0]tehb_data_in_119;
  wire [31:1]tehb_data_in_130;
  wire [31:0]tehb_data_in_157;
  wire [13:0]tehb_data_in_163;
  wire [31:0]tehb_data_in_167;
  wire [31:0]tehb_data_in_171;
  wire [31:0]tehb_data_in_29;

  design_1_sparseDemo_0_0_elasticBuffer__parameterized0 Buffer_1
       (.D(phi_1_dataOutArray_0),
        .E(\tehb1/reg_en ),
        .Q(fork_0_dataInArray_0),
        .ValidArray(Buffer_1_validArray_0),
        .add_30_dataInArray_0(add_30_dataInArray_0[0]),
        .clk(clk),
        .\dataOutArray[0] (add_30_dataOutArray_0),
        .\data_reg_reg[0] (phiC_10_n_40),
        .\data_reg_reg[0]_0 (\oehb1/reg_en_143 ),
        .\data_reg_reg[31] (fork_0_n_2),
        .\data_reg_reg[31]_0 (data_reg),
        .\data_reg_reg[31]_1 (phiC_10_n_35),
        .full_reg(\tehb1/full_reg_2 ),
        .full_reg_0(\tehb1/full_reg_145 ),
        .full_reg_reg(phi_1_n_3),
        .rst(rst),
        .validArray0(\oehb1/validArray0_144 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_0 Buffer_10
       (.ValidArray(Buffer_10_validArray_0),
        .clk(clk),
        .full_reg(\tehb1/full_reg_0 ),
        .full_reg_reg(forkC_17_n_2),
        .rst(rst),
        .validArray0(\oehb1/validArray0_37 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_1 Buffer_11
       (.ValidArray(Buffer_11_validArray_0),
        .clk(clk),
        .full_reg(\tehb1/full_reg_1 ),
        .full_reg_reg(forkC_17_n_3),
        .rst(rst),
        .validArray0(\oehb1/validArray0_36 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_2 Buffer_12
       (.Buffer_12_pValidArray_0(Buffer_12_pValidArray_0),
        .Buffer_12_validArray_0(Buffer_12_validArray_0),
        .D(mul_8_dataOutArray_0),
        .E(\oehb1/reg_en_165 ),
        .Q(Buffer_12_dataOutArray_0),
        .clk(clk),
        .full_reg(\tehb1/full_reg_3 ),
        .full_reg_0(\tehb1/full_reg_166 ),
        .full_reg_reg(Buffer_16_n_1),
        .rst(rst),
        .validArray0(\oehb1/validArray0 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_3 Buffer_13
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .E(Buffer_13_n_0),
        .Q(branch_5_dataInArray_0),
        .ValidArray(Buffer_1_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .\data_reg_reg[31] (Buffer_13_dataOutArray_0),
        .fork_12_validArray_2(fork_12_validArray_2),
        .full_reg(\tehb1/full_reg_4 ),
        .full_reg_0(\tehb1/full_reg_28 ),
        .full_reg_1(\tehb1/full_reg_173 ),
        .full_reg_2(\tehb1/full_reg_154 ),
        .full_reg_reg(\oehb1/reg_en ),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .oehb1_ready(oehb1_ready),
        .reg_value(\generateBlocks[2].regblock/reg_value ),
        .reg_value_3(\generateBlocks[2].regblock/reg_value_59 ),
        .rst(rst),
        .\validArray_reg[0] (Buffer_13_validArray_0));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_4 Buffer_14
       (.Buffer_14_pValidArray_0(Buffer_14_pValidArray_0),
        .Buffer_14_validArray_0(Buffer_14_validArray_0),
        .E(\oehb1/reg_en_161 ),
        .Q(Buffer_14_dataOutArray_0),
        .clk(clk),
        .\dataOutArray[0] (fork_1_dataInArray_0),
        .full_reg(\tehb1/full_reg_5 ),
        .full_reg_0(\tehb1/full_reg_162 ),
        .full_reg_reg(Buffer_3_n_2),
        .rst(rst),
        .validArray0(\oehb1/validArray0_18 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_5 Buffer_15
       (.Buffer_15_validArray_0(Buffer_15_validArray_0),
        .E(\oehb1/reg_en_169 ),
        .Q(Buffer_15_dataOutArray_0),
        .branchReady(\branch_7/branchReady ),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .full_reg(\tehb1/full_reg_6 ),
        .full_reg_0(\tehb1/full_reg_170 ),
        .full_reg_1(\tehb1/full_reg_158 ),
        .full_reg_reg(fork_2_n_2),
        .joinValid(\branch_7/joinValid ),
        .load_7_dataOutArray_0(load_7_dataOutArray_0),
        .rst(rst),
        .validArray0(\oehb1/validArray0_87 ));
  design_1_sparseDemo_0_0_TEHB Buffer_16
       (.Buffer_12_pValidArray_0(Buffer_12_pValidArray_0),
        .Buffer_12_validArray_0(Buffer_12_validArray_0),
        .Buffer_16_validArray_0(Buffer_16_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .fork_12_validArray_4(fork_12_validArray_4),
        .full_reg(full_reg),
        .full_reg_0(\tehb1/full_reg_166 ),
        .full_reg_1(\tehb1/full_reg_3 ),
        .full_reg_reg_0(Buffer_16_n_1),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .mul_8_validArray_0(mul_8_validArray_0),
        .oehb_ready(oehb_ready),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(\generateBlocks[4].regblock/reg_in ),
        .reg_value(\generateBlocks[4].regblock/reg_value ),
        .rst(rst),
        .tehb1_valid(tehb1_valid),
        .validArray0(\oehb1/validArray0 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_6 Buffer_17
       (.Buffer_17_validArray_0(Buffer_17_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .full_reg(\tehb1/full_reg_7 ),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .oehb1_ready(oehb1_ready_140),
        .reg_value(\generateBlocks[4].regblock/reg_value_81 ),
        .rst(rst),
        .validArray(call_0_validArray_0));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_7 Buffer_18
       (.Buffer_18_validArray_0(Buffer_18_validArray_0),
        .E(\oehb1/reg_en_155 ),
        .Q(Buffer_18_dataOutArray_0),
        .ValidArray(Buffer_19_validArray_0),
        .blockStopArray(blockStopArray[2]),
        .branch_5_validArray_1(branch_5_validArray_1),
        .branch_7_validArray_1(branch_7_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (icmp_31_dataOutArray_0),
        .\data_reg_reg[0] (icmp_27_dataOutArray_0),
        .\data_reg_reg[31] (fork_9_dataInArray_0),
        .forkStop(forkStop),
        .full_reg(\tehb1/full_reg_8 ),
        .full_reg_0(\tehb1/full_reg_152 ),
        .full_reg_1(\tehb1/full_reg_158 ),
        .full_reg_3(\tehb1/full_reg_154 ),
        .full_reg_reg(Buffer_5_n_7),
        .full_reg_reg_0(phiC_10_n_44),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .joinValid(\branch_15/joinValid ),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .reg_in(\generateBlocks[2].regblock/reg_in ),
        .reg_value(\generateBlocks[2].regblock/reg_value_85 ),
        .reg_value_2(\generateBlocks[0].regblock/reg_value_103 ),
        .reg_value_reg(Buffer_18_n_2),
        .rst(rst),
        .validArray0(\oehb1/validArray0_24 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_8 Buffer_19
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .D(tehb_data_in),
        .Q(Buffer_19_dataOutArray_0),
        .ValidArray(Buffer_19_validArray_0),
        .branch_16_pValidArray_1(branch_16_pValidArray_1),
        .branch_5_validArray_1(branch_5_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .\data_reg_reg[31] (branch_5_dataInArray_0),
        .\data_reg_reg[31]_0 (branch_16_dataInArray_0),
        .full_reg(\tehb1/full_reg_9 ),
        .full_reg_0(\tehb1/full_reg_154 ),
        .full_reg_i_3__12(icmp_9_dataOutArray_0),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .phi_n0_validArray_0(phi_n0_validArray_0),
        .reg_value(\generateBlocks[2].regblock/reg_value_59 ),
        .rst(rst),
        .\validArray_reg[0] (Buffer_6_validArray_0));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_9 Buffer_2
       (.A_id_din1(A_id_din1),
        .A_ptr_din1(A_ptr_din1),
        .A_val_din1(A_val_din1),
        .B_ptr_din1(B_ptr_din1),
        .Buffer_2_validArray_0(Buffer_2_validArray_0),
        .D(load_15_dataOutArray_0[31:1]),
        .DI({Buffer_2_n_97,Buffer_2_n_98,Buffer_2_n_99,Buffer_2_n_100,Buffer_2_n_101,Buffer_2_n_102,Buffer_2_n_103,Buffer_2_n_104}),
        .Q({load_7_n_42,load_7_n_43,load_7_n_44,load_7_n_45,load_7_n_46,load_7_n_47,load_7_n_48,load_7_n_49,load_7_n_50,load_7_n_51,load_7_n_52,load_7_n_53,load_7_n_54,load_7_n_55,load_7_n_56,load_7_n_57,load_7_n_58,load_7_n_59,load_7_n_60,load_7_n_61,load_7_n_62,load_7_n_63,load_7_n_64,load_7_n_65,load_7_n_66,load_7_n_67,load_7_n_68,load_7_n_69,load_7_n_70,load_7_n_71,load_7_n_72,load_7_n_73}),
        .\buf_in_reg[0][0] (MC_B_ptr_n_5),
        .\buf_in_reg[0][31] ({load_21_n_36,load_21_n_37,load_21_n_38,load_21_n_39,load_21_n_40,load_21_n_41,load_21_n_42,load_21_n_43,load_21_n_44,load_21_n_45,load_21_n_46,load_21_n_47,load_21_n_48,load_21_n_49,load_21_n_50,load_21_n_51,load_21_n_52,load_21_n_53,load_21_n_54,load_21_n_55,load_21_n_56,load_21_n_57,load_21_n_58,load_21_n_59,load_21_n_60,load_21_n_61,load_21_n_62,load_21_n_63,load_21_n_64,load_21_n_65,load_21_n_66,load_21_n_67}),
        .\buf_in_reg[0][31]_0 (\out_reg_reg[0]_4 ),
        .\buf_in_reg[2][31] ({load_18_n_68,load_18_n_69,load_18_n_70,load_18_n_71,load_18_n_72,load_18_n_73,load_18_n_74,load_18_n_75,load_18_n_76,load_18_n_77,load_18_n_78,load_18_n_79,load_18_n_80,load_18_n_81,load_18_n_82,load_18_n_83,load_18_n_84,load_18_n_85,load_18_n_86,load_18_n_87,load_18_n_88,load_18_n_89,load_18_n_90,load_18_n_91,load_18_n_92,load_18_n_93,load_18_n_94,load_18_n_95,load_18_n_96,load_18_n_97,load_18_n_98,load_18_n_99}),
        .\buf_in_reg[2][31]_0 (\out_reg_reg[0]_2 ),
        .clk(clk),
        .\dataInArray[0] ({Buffer_2_n_34,Buffer_2_n_35,Buffer_2_n_36,Buffer_2_n_37,Buffer_2_n_38,Buffer_2_n_39,Buffer_2_n_40,Buffer_2_n_41,Buffer_2_n_42,Buffer_2_n_43,Buffer_2_n_44,Buffer_2_n_45,Buffer_2_n_46,Buffer_2_n_47,Buffer_2_n_48,Buffer_2_n_49,Buffer_2_n_50,Buffer_2_n_51,Buffer_2_n_52,Buffer_2_n_53,Buffer_2_n_54,Buffer_2_n_55,Buffer_2_n_56,Buffer_2_n_57,Buffer_2_n_58,Buffer_2_n_59,Buffer_2_n_60,Buffer_2_n_61,Buffer_2_n_62,Buffer_2_n_63,Buffer_2_n_64,load_15_dataOutArray_0[0]}),
        .\data_reg_reg[16] ({Buffer_2_n_105,Buffer_2_n_106,Buffer_2_n_107,Buffer_2_n_108,Buffer_2_n_109,Buffer_2_n_110,Buffer_2_n_111,Buffer_2_n_112}),
        .\data_reg_reg[24] ({Buffer_2_n_113,Buffer_2_n_114,Buffer_2_n_115,Buffer_2_n_116,Buffer_2_n_117,Buffer_2_n_118,Buffer_2_n_119,Buffer_2_n_120}),
        .\data_reg_reg[30] ({Buffer_2_n_121,Buffer_2_n_122,Buffer_2_n_123,Buffer_2_n_124,Buffer_2_n_125,Buffer_2_n_126}),
        .\data_reg_reg[31] (\out_reg_reg[0]_0 ),
        .\data_reg_reg[31]_0 ({load_15_n_36,load_15_n_37,load_15_n_38,load_15_n_39,load_15_n_40,load_15_n_41,load_15_n_42,load_15_n_43,load_15_n_44,load_15_n_45,load_15_n_46,load_15_n_47,load_15_n_48,load_15_n_49,load_15_n_50,load_15_n_51,load_15_n_52,load_15_n_53,load_15_n_54,load_15_n_55,load_15_n_56,load_15_n_57,load_15_n_58,load_15_n_59,load_15_n_60,load_15_n_61,load_15_n_62,load_15_n_63,load_15_n_64,load_15_n_65,load_15_n_66,load_15_n_67}),
        .\data_reg_reg[31]_1 (\out_reg_reg[0]_1 ),
        .full_reg(\tehb1/full_reg_10 ),
        .full_reg_0(\tehb1/full_reg_148 ),
        .full_reg_1(full_reg_122),
        .full_reg_3(full_reg_111),
        .full_reg_5(full_reg_113),
        .full_reg_6(full_reg_115),
        .load_18_dataOutArray_0(load_18_dataOutArray_0),
        .load_21_dataOutArray_0(load_21_dataOutArray_0),
        .load_7_dataOutArray_0(load_7_dataOutArray_0),
        .oehb1_ready(oehb1_ready_55),
        .rst(rst),
        .sel_prev(sel_prev_31),
        .sel_prev_2(sel_prev),
        .sel_prev_4(sel_prev_32),
        .\validArray_reg[0] (phiC_10_n_41));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_10 Buffer_20
       (.ValidArray(Buffer_20_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (icmp_31_dataOutArray_0),
        .full_reg(\tehb1/full_reg_11 ),
        .full_reg_0(\tehb1/full_reg_182 ),
        .joinValid(\branch_18/joinValid ),
        .rst(rst));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized1 Buffer_21
       (.Buffer_21_validArray_0(Buffer_21_validArray_0),
        .clk(clk),
        .full_reg(\tehb1/full_reg_12 ),
        .full_reg_0(\oehb1/full_reg ),
        .rst(rst),
        .tehb1_valid(tehb1_valid_35),
        .validArray0(\oehb1/validArray0_126 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized1_11 Buffer_22
       (.Buffer_22_validArray_0(Buffer_22_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .full_reg(\tehb1/full_reg_13 ),
        .full_reg0(\tehb1/full_reg0_124 ),
        .full_reg_0(\oehb1/full_reg_142 ),
        .full_reg_1(\tehb1/full_reg_15 ),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(\generateBlocks[5].regblock/reg_in ),
        .reg_value(\generateBlocks[5].regblock/reg_value ),
        .rst(rst),
        .validArray0(\oehb1/validArray0_125 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized1_12 Buffer_23
       (.Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .forkStop(forkStop_63),
        .fork_12_validArray_5(fork_12_validArray_5),
        .full_reg(\tehb1/full_reg_15 ),
        .full_reg_0(\oehb1/full_reg_137 ),
        .full_reg_1(\tehb1/full_reg_131 ),
        .phiC_11_validArray_0(phiC_11_validArray_0),
        .reg_in(\generateBlocks[4].regblock/reg_in_14 ),
        .reg_value(\generateBlocks[0].regblock/reg_value ),
        .reg_value_2(\generateBlocks[4].regblock/reg_value_68 ),
        .reg_value_3(\generateBlocks[1].regblock/reg_value ),
        .rst(rst),
        .\validArray_reg[0] (Buffer_23_n_3));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized1_13 Buffer_24
       (.Buffer_24_validArray_0(Buffer_24_validArray_0),
        .clk(clk),
        .full_reg(\tehb1/full_reg_16 ),
        .full_reg0(\tehb1/full_reg0_132 ),
        .rst(rst),
        .validArray0(\oehb1/validArray0_133 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized1_14 Buffer_25
       (.Buffer_21_validArray_0(Buffer_21_validArray_0),
        .Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_25_validArray_0(Buffer_25_validArray_0),
        .clk(clk),
        .\dataOutArray[0] (icmp_31_dataOutArray_0),
        .forkStop(\fork_C1/forkStop_139 ),
        .full_reg(\tehb1/full_reg_17 ),
        .full_reg0(\oehb1/full_reg0 ),
        .full_reg_2(\oehb1/full_reg_142 ),
        .full_reg_reg(icmp_9_dataOutArray_0),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .oehb1_valid(oehb1_valid),
        .phi_C1_validArray(phi_C1_validArray),
        .reg_value(\fork_C1/generateBlocks[0].regblock/reg_value_141 ),
        .reg_value_0(\generateBlocks[3].regblock/reg_value_86 ),
        .reg_value_1(\generateBlocks[5].regblock/reg_value ),
        .rst(rst),
        .tehb1_valid(tehb1_valid_23),
        .validArray0(\oehb1/validArray0_138 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_15 Buffer_3
       (.Buffer_14_pValidArray_0(Buffer_14_pValidArray_0),
        .Buffer_14_validArray_0(Buffer_14_validArray_0),
        .Buffer_16_validArray_0(Buffer_16_validArray_0),
        .Buffer_3_validArray_0(Buffer_3_validArray_0),
        .D(phi_3_dataOutArray_0),
        .E(\tehb1/reg_en_19 ),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .Q(fork_1_dataInArray_0),
        .ValidArray(Buffer_11_validArray_0),
        .blockStopArray(blockStopArray_54),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .\data_reg_reg[0] (fork_1_n_4),
        .\data_reg_reg[0]_0 (phiC_10_n_45),
        .\data_reg_reg[0]_1 (\oehb1/reg_en_46 ),
        .fork_23_validArray_2(fork_23_validArray_2),
        .full_reg(\tehb1/full_reg_21 ),
        .full_reg_1(\tehb1/full_reg_152 ),
        .full_reg_2(\tehb1/full_reg_162 ),
        .full_reg_3(full_reg_122),
        .full_reg_7(\tehb1/full_reg_5 ),
        .full_reg_9(full_reg),
        .full_reg_reg(Buffer_3_n_2),
        .full_reg_reg_0(phi_3_n_1),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .reg_value(\generateBlocks[0].regblock/reg_value_48 ),
        .reg_value_4(\generateBlocks[0].regblock/reg_value_90 ),
        .reg_value_5(\generateBlocks[1].regblock/reg_value_49 ),
        .reg_value_6(\generateBlocks[1].regblock/reg_value_58 ),
        .reg_value_8(\generateBlocks[4].regblock/reg_value ),
        .rst(rst),
        .tehb1_valid(tehb1_valid_20),
        .validArray0(\oehb1/validArray0_18 ),
        .validArray0_0(\oehb1/validArray0_150 ));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_16 Buffer_4
       (.B_id_q0(B_id_q0),
        .\B_id_q0[7] ({Buffer_4_n_23,Buffer_4_n_24,Buffer_4_n_25,Buffer_4_n_26,Buffer_4_n_27,Buffer_4_n_28,Buffer_4_n_29,Buffer_4_n_30}),
        .Buffer_4_validArray_0(Buffer_4_validArray_0),
        .D(offset),
        .E(fork_14_n_6),
        .Q(fork_8_dataInArray_0),
        .S({Buffer_4_n_2,Buffer_4_n_3,Buffer_4_n_4,Buffer_4_n_5,Buffer_4_n_6,Buffer_4_n_7}),
        .\buf_in_reg[3]_7 (\buf_in_reg[3]_7 ),
        .clk(clk),
        .\data_reg_reg[0] (\oehb1/reg_en_75 ),
        .\data_reg_reg[13] (phi_n6_dataOutArray_0),
        .\data_reg_reg[13]_0 (data_reg_174),
        .\data_reg_reg[13]_1 (tehb_data_in_163),
        .full_reg(\tehb1/full_reg_22 ),
        .full_reg_0(\tehb1/full_reg_175 ),
        .joinValid(\branch_9/joinValid ),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .reg_value(\generateBlocks[0].regblock/reg_value_106 ),
        .rst(rst),
        .\validArray_reg[0] (fork_14_n_7));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_17 Buffer_5
       (.B_val_ce0(B_val_ce0),
        .Buffer_18_validArray_0(Buffer_18_validArray_0),
        .Buffer_4_validArray_0(Buffer_4_validArray_0),
        .CO(\func/icmp_ln5_fu_103_p2 ),
        .C_we0(C_we0),
        .D(phi_n7_dataOutArray_0),
        .E(Buffer_5_n_0),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .Q({\func/ap_CS_fsm_state6 ,\func/ap_CS_fsm_state4 ,\func/ap_CS_fsm_state2 }),
        .ValidArray(Buffer_5_validArray_0),
        .\ap_CS_fsm_reg[1] (Buffer_5_n_4),
        .\ap_CS_fsm_reg[1]_0 (Buffer_5_n_6),
        .\ap_CS_fsm_reg[3] (\func/mul_ln9_reg_1870 ),
        .ap_ce(ap_ce),
        .blockStopArray(blockStopArray_73),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .\data_reg_reg[31] (fork_9_dataInArray_0),
        .\data_reg_reg[31]_0 (data_reg_176),
        .\data_reg_reg[31]_1 (tehb_data_in_167),
        .full_reg(\tehb1/full_reg_177 ),
        .full_reg_1(full_reg_113),
        .full_reg_10(\tehb1/full_reg_17 ),
        .full_reg_2(full_reg_115),
        .full_reg_3(\tehb1/full_reg_158 ),
        .full_reg_4(\tehb1/full_reg_7 ),
        .full_reg_6(\tehb1/full_reg_8 ),
        .full_reg_reg(Buffer_5_n_2),
        .full_reg_reg_0(Buffer_5_n_7),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .joinValid(\branch_10/joinValid ),
        .load_21_pValidArray_0(load_21_pValidArray_0),
        .oehb1_valid(oehb1_valid_43),
        .pValidAndForkStop(pValidAndForkStop_108),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .phi_n7_pValidArray_1(phi_n7_pValidArray_1),
        .phi_n8_pValidArray_1(phi_n8_pValidArray_1),
        .reg_in(\generateBlocks[1].regblock/reg_in ),
        .reg_value(\generateBlocks[4].regblock/reg_value_81 ),
        .reg_value_11(\generateBlocks[2].regblock/reg_value_79 ),
        .reg_value_12(\generateBlocks[1].regblock/reg_value_107 ),
        .reg_value_13(\generateBlocks[0].regblock/reg_value_77 ),
        .reg_value_5(\generateBlocks[1].regblock/reg_value_78 ),
        .reg_value_7(\generateBlocks[1].regblock/reg_value_110 ),
        .reg_value_8(\fork_C1/generateBlocks[0].regblock/reg_value_136 ),
        .reg_value_9(\generateBlocks[5].regblock/reg_value_82 ),
        .reg_value_reg(Buffer_5_n_13),
        .rst(rst),
        .tehb1_valid(tehb1_valid_25),
        .tehb1_valid_0(tehb1_valid_23),
        .validArray(call_0_validArray_0),
        .validArray0(\oehb1/validArray0_24 ),
        .\validArray_reg[0] (fork_9_n_3),
        .\validArray_reg[0]_0 (Buffer_6_validArray_0));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_18 Buffer_6
       (.D(phi_n8_dataOutArray_0),
        .E(phi_n8_n_1),
        .Q(branch_16_dataInArray_0),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .\data_reg_reg[0] (\oehb1/reg_en_180 ),
        .\data_reg_reg[31] (data_reg_178),
        .\data_reg_reg[31]_0 (tehb_data_in_171),
        .full_reg(\tehb1/full_reg_26 ),
        .full_reg_0(\tehb1/full_reg_9 ),
        .full_reg_1(\tehb1/full_reg_181 ),
        .full_reg_reg(phi_n8_n_2),
        .pValidAndForkStop(pValidAndForkStop_108),
        .reg_in(\generateBlocks[0].regblock/reg_in ),
        .reg_value(\generateBlocks[0].regblock/reg_value_77 ),
        .rst(rst),
        .validArray0(\oehb1/validArray0_179 ),
        .\validArray_reg[0] (Buffer_6_validArray_0));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_19 Buffer_7
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .E(Buffer_13_n_0),
        .Q(branch_5_dataInArray_0),
        .ValidArray(Buffer_1_validArray_0),
        .clk(clk),
        .\dataInArray[0] (fork_0_dataInArray_0),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .\data_reg_reg[0] (\oehb1/reg_en ),
        .full_reg(\tehb1/full_reg_28 ),
        .full_reg_0(\tehb1/full_reg_154 ),
        .full_reg_1(\tehb1/full_reg_4 ),
        .oehb1_ready(oehb1_ready),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(\generateBlocks[2].regblock/reg_in_27 ),
        .reg_value(\generateBlocks[2].regblock/reg_value ),
        .reg_value_2(\generateBlocks[2].regblock/reg_value_59 ),
        .rst(rst));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_20 Buffer_8
       (.D(tehb_data_in_29),
        .Q(data_reg_146),
        .ValidArray(Buffer_8_validArray_0),
        .blockStopArray(blockStopArray_71),
        .clk(clk),
        .\dataOutArray[0] (add_26_dataOutArray_0),
        .\data_reg_reg[0] (icmp_27_dataOutArray_0),
        .\data_reg_reg[31] (add_26_dataInArray_0),
        .\data_reg_reg[31]_0 (data_reg_159),
        .\data_reg_reg[31]_1 (Buffer_14_dataOutArray_0),
        .full_reg(\tehb1/full_reg_30 ),
        .full_reg_0(\tehb1/full_reg_147 ),
        .full_reg_1(\tehb1/full_reg_162 ),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .phiC_12_validArray_1(phiC_12_validArray_1),
        .phi_12_dataInArray_0(phi_12_dataInArray_0),
        .phi_12_dataOutArray_0(phi_12_dataOutArray_0),
        .phi_12_pValidArray_2(phi_12_pValidArray_2),
        .phi_12_validArray_0(phi_12_validArray_0),
        .phi_n2_dataOutArray_0(phi_n2_dataOutArray_0),
        .reg_value(\generateBlocks[0].regblock/reg_value_96 ),
        .reg_value_2(\generateBlocks[1].regblock/reg_value_102 ),
        .reg_value_3(\generateBlocks[3].regblock/reg_value_80 ),
        .reg_value_4(\generateBlocks[0].regblock/reg_value_101 ),
        .reg_value_5(\generateBlocks[0].regblock/reg_value_109 ),
        .reg_value_reg(Buffer_5_validArray_0),
        .rst(rst),
        .\validArray_reg[0] (Buffer_8_n_34),
        .\validArray_reg[0]_0 (fork_5_n_2));
  design_1_sparseDemo_0_0_elasticBuffer__parameterized0_21 Buffer_9
       (.ValidArray(Buffer_9_validArray_0),
        .clk(clk),
        .full_reg(\tehb1/full_reg ),
        .full_reg_reg(forkC_17_n_1),
        .rst(rst),
        .validArray0(\oehb1/validArray0_38 ));
  design_1_sparseDemo_0_0_MemCont MC_A_id
       (.A_id_din1(A_id_din1),
        .D(MC_A_id_dataOutArray_0),
        .E(A_id_ce1),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .Q(\out_reg_reg[0]_1 ),
        .clk(clk),
        .rst(rst),
        .sel_prev(sel_prev),
        .\valid_reg[0] (load_15_n_35));
  design_1_sparseDemo_0_0_MemCont_22 MC_A_ptr
       (.A_ptr_din1(A_ptr_din1),
        .D(MC_A_ptr_dataOutArray_0),
        .E(A_ptr_ce1),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .Q(\out_reg_reg[0]_0 ),
        .blockStopArray(blockStopArray_53),
        .clk(clk),
        .\data_reg_reg[31] (fork_2_n_7),
        .fork_2_pValidArray_0(fork_2_pValidArray_0),
        .full_reg(full_reg_122),
        .rst(rst),
        .sel_prev(sel_prev_31),
        .\valid_reg[0] (MC_A_ptr_n_2),
        .\valid_reg[0]_0 (load_7_n_35));
  design_1_sparseDemo_0_0_MemCont_23 MC_A_val
       (.A_val_din1(A_val_din1),
        .CO(\func/icmp_ln5_fu_103_p2 ),
        .D(MC_A_val_dataOutArray_0),
        .E(A_val_ce1),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .Q(\func/ap_CS_fsm_state2 ),
        .ap_ce(ap_ce),
        .call_0_pValidArray_2(call_0_pValidArray_2),
        .clk(clk),
        .full_reg(full_reg_113),
        .\out_reg_reg[0][31] (\out_reg_reg[0]_2 ),
        .rst(rst),
        .sel_prev(sel_prev_32),
        .\valid_reg[0] (MC_A_val_n_0),
        .\valid_reg[0]_0 (load_18_n_35));
  design_1_sparseDemo_0_0_MemCont__parameterized0 MC_B_ptr
       (.B_ptr_din1(B_ptr_din1),
        .\B_ptr_din1[31] (MC_B_ptr_dataOutArray_0),
        .CO(\func/icmp_ln5_fu_103_p2 ),
        .D(MC_B_ptr_dataOutArray_1),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .MC_B_ptr_validArray_1(MC_B_ptr_validArray_1),
        .Q(\func/ap_CS_fsm_state2 ),
        .ap_ce(ap_ce),
        .call_0_pValidArray_0(call_0_pValidArray_0),
        .clk(clk),
        .full_reg(full_reg_115),
        .full_reg_0(full_reg_113),
        .full_reg_1(full_reg_118),
        .load_21_pValidArray_0(load_21_pValidArray_0),
        .\out_reg_reg[0][31] (\out_reg_reg[0]_4 ),
        .priorityOut(\read_arbiter/priorityOut ),
        .rst(rst),
        .\sel_prev_reg[0] (MC_B_ptr_n_5),
        .\sel_prev_reg[0]_0 (load_21_n_2),
        .\valid_reg[0] (MC_B_ptr_n_2),
        .\valid_reg[0]_0 (MC_B_ptr_n_4),
        .\valid_reg[0]_1 (load_21_n_35),
        .\valid_reg[1] (load_25_n_101));
  design_1_sparseDemo_0_0_add_op add_22
       (.A_id_din1(A_id_din1[0]),
        .D(add_22_dataOutArray_0),
        .DI({Buffer_2_n_97,Buffer_2_n_98,Buffer_2_n_99,Buffer_2_n_100,Buffer_2_n_101,Buffer_2_n_102,Buffer_2_n_103,Buffer_2_n_104}),
        .Q(\out_reg_reg[0]_1 [0]),
        .\dataInArray[0] ({Buffer_2_n_34,Buffer_2_n_35,Buffer_2_n_36,Buffer_2_n_37,Buffer_2_n_38,Buffer_2_n_39,Buffer_2_n_40,Buffer_2_n_41,Buffer_2_n_42,Buffer_2_n_43,Buffer_2_n_44,Buffer_2_n_45,Buffer_2_n_46,Buffer_2_n_47,Buffer_2_n_48,Buffer_2_n_49,Buffer_2_n_50,Buffer_2_n_51,Buffer_2_n_52,Buffer_2_n_53,Buffer_2_n_54,Buffer_2_n_55,Buffer_2_n_56,Buffer_2_n_57,Buffer_2_n_58,Buffer_2_n_59,Buffer_2_n_60,Buffer_2_n_61,Buffer_2_n_62,Buffer_2_n_63,Buffer_2_n_64,load_15_dataOutArray_0[0]}),
        .\data_reg_reg[0] (load_15_n_67),
        .\data_reg_reg[16] ({Buffer_2_n_105,Buffer_2_n_106,Buffer_2_n_107,Buffer_2_n_108,Buffer_2_n_109,Buffer_2_n_110,Buffer_2_n_111,Buffer_2_n_112}),
        .\data_reg_reg[24] ({Buffer_2_n_113,Buffer_2_n_114,Buffer_2_n_115,Buffer_2_n_116,Buffer_2_n_117,Buffer_2_n_118,Buffer_2_n_119,Buffer_2_n_120}),
        .\data_reg_reg[31] ({Buffer_2_n_121,Buffer_2_n_122,Buffer_2_n_123,Buffer_2_n_124,Buffer_2_n_125,Buffer_2_n_126}),
        .full_reg(full_reg_111),
        .sel_prev(sel_prev));
  design_1_sparseDemo_0_0_add_op_24 add_26
       (.\dataInArray[0] (add_26_dataInArray_0),
        .\dataOutArray[0] (add_26_dataOutArray_0));
  design_1_sparseDemo_0_0_add_op_25 add_30
       (.DI({add_30_n_46,add_30_n_47}),
        .S({add_30_n_0,add_30_n_1,add_30_n_2,add_30_n_3,add_30_n_4,add_30_n_5,add_30_n_6}),
        .ValidArray(Buffer_19_validArray_0),
        .add_30_dataInArray_0(add_30_dataInArray_0),
        .blockStopArray(blockStopArray),
        .branchReady(\branch_18/branchReady ),
        .branch_5_validArray_1(branch_5_validArray_1),
        .\dataInArray[0] ({phi_n0_n_35,phi_n0_n_36,phi_n0_n_37,phi_n0_n_38,phi_n0_n_39,phi_n0_n_40,phi_n0_n_41,phi_n0_n_42,phi_n0_n_43,phi_n0_n_44,phi_n0_n_45,phi_n0_n_46,phi_n0_n_47,phi_n0_n_48,phi_n0_n_49,phi_n0_n_50,phi_n0_n_51,phi_n0_n_52,phi_n0_n_53,phi_n0_n_54,phi_n0_n_55,phi_n0_n_56,phi_n0_n_57,phi_n0_n_58,phi_n0_n_59,phi_n0_n_60,phi_n0_n_61,phi_n0_n_62,phi_n0_n_63,phi_n0_n_64}),
        .\dataOutArray[0] (add_30_dataOutArray_0),
        .\data_reg_reg[24]_i_2_0 ({add_30_n_38,add_30_n_39,add_30_n_40,add_30_n_41,add_30_n_42,add_30_n_43,add_30_n_44,add_30_n_45}),
        .forkStop(forkStop),
        .full_reg(\tehb1/full_reg_154 ),
        .full_reg_2(\tehb1/full_reg_148 ),
        .full_reg_3(\tehb1/full_reg_11 ),
        .full_reg_4(\oehb1/full_reg ),
        .full_reg_i_3__4(phiC_10_n_42),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .oehb1_valid(oehb1_valid),
        .phi_29_validArray_0(phi_29_validArray_0),
        .phi_2_pValidArray_2(phi_2_pValidArray_2),
        .reg_in(\generateBlocks[1].regblock/reg_in_33 ),
        .reg_in_0(\generateBlocks[3].regblock/reg_in ),
        .reg_value(\generateBlocks[0].regblock/reg_value_103 ),
        .reg_value_1(\generateBlocks[1].regblock/reg_value_84 ),
        .reg_value_5(\fork_C1/generateBlocks[0].regblock/reg_value_141 ),
        .reg_value_6(\generateBlocks[3].regblock/reg_value_86 ),
        .reg_value_reg(phi_n0_n_2),
        .reg_value_reg_0(icmp_31_dataOutArray_0));
  design_1_sparseDemo_0_0_add_op_26 add_4
       (.D(add_4_dataOutArray_0),
        .Q(fork_0_dataInArray_0));
  design_1_sparseDemo_0_0_branch branch_8
       (.Buffer_23_validArray_0(Buffer_23_validArray_0),
        .full_reg(\tehb1/full_reg_131 ),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .reg_value(\generateBlocks[1].regblock/reg_value ),
        .reg_value_0(\generateBlocks[3].regblock/reg_value_67 ),
        .reg_value_reg(branch_8_n_0));
  design_1_sparseDemo_0_0_ss_Static call_0
       (.B_id_q0(B_id_q0[12:0]),
        .B_val_q0(B_val_q0),
        .CO(\func/icmp_ln5_fu_103_p2 ),
        .\C_addr_reg_182_reg[7] ({Buffer_4_n_23,Buffer_4_n_24,Buffer_4_n_25,Buffer_4_n_26,Buffer_4_n_27,Buffer_4_n_28,Buffer_4_n_29,Buffer_4_n_30}),
        .C_address0(C_address0),
        .C_ce0(C_ce0),
        .C_d0(C_d0),
        .C_q0(C_q0),
        .D(bR),
        .DI({load_25_n_4,load_25_n_5,load_25_n_6,load_25_n_7,load_25_n_8,load_25_n_9,load_25_n_10,load_25_n_11}),
        .E(\func/mul_ln9_reg_1870 ),
        .MC_B_ptr_validArray_1(MC_B_ptr_validArray_1),
        .Q({\func/ap_CS_fsm_state6 ,\func/ap_CS_fsm_state4 ,\func/ap_CS_fsm_state2 }),
        .S({Buffer_4_n_2,Buffer_4_n_3,Buffer_4_n_4,Buffer_4_n_5,Buffer_4_n_6,Buffer_4_n_7}),
        .a(a),
        .\ap_CS_fsm_reg[2] ({load_25_n_60,load_25_n_61,load_25_n_62,load_25_n_63,load_25_n_64,load_25_n_65,load_25_n_66,load_25_n_67}),
        .ap_NS_fsm4_carry__0_i_9({MC_B_ptr_dataOutArray_1[31],MC_B_ptr_dataOutArray_1[29],MC_B_ptr_dataOutArray_1[27],MC_B_ptr_dataOutArray_1[25],MC_B_ptr_dataOutArray_1[23],MC_B_ptr_dataOutArray_1[21],MC_B_ptr_dataOutArray_1[19],MC_B_ptr_dataOutArray_1[17],MC_B_ptr_dataOutArray_1[15],MC_B_ptr_dataOutArray_1[13],MC_B_ptr_dataOutArray_1[11],MC_B_ptr_dataOutArray_1[9],MC_B_ptr_dataOutArray_1[7],MC_B_ptr_dataOutArray_1[5],MC_B_ptr_dataOutArray_1[3],MC_B_ptr_dataOutArray_1[1]}),
        .ap_NS_fsm4_carry__0_i_9_0({load_25_n_44,load_25_n_45,load_25_n_46,load_25_n_47,load_25_n_48,load_25_n_49,load_25_n_50,load_25_n_51,load_25_n_52,load_25_n_53,load_25_n_54,load_25_n_55,load_25_n_56,load_25_n_57,load_25_n_58,load_25_n_59}),
        .ap_ce(ap_ce),
        .ap_ready(ap_ready),
        .\buf_in_reg[1][31]_0 (\buf_in_reg[1]_6 ),
        .\buf_in_reg[2]_8 (\buf_in_reg[2]_8 ),
        .\buf_in_reg[3][12]_0 (fork_8_dataInArray_0[12:0]),
        .\buf_in_reg[3][13]_0 (offset),
        .\buf_in_reg[3]_7 (\buf_in_reg[3]_7 ),
        .call_0_pValidArray_0(call_0_pValidArray_0),
        .call_0_pValidArray_2(call_0_pValidArray_2),
        .call_0_pValidArray_3(call_0_pValidArray_3),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .full_reg(full_reg_118),
        .full_reg_0(full_reg_115),
        .full_reg_1(\tehb1/full_reg_7 ),
        .\k_0_reg_94_reg[0] (MC_B_ptr_n_4),
        .\k_0_reg_94_reg[31] ({k_0_reg_94,B_val_address0}),
        .load_18_dataOutArray_0(load_18_dataOutArray_0),
        .load_21_dataOutArray_0(load_21_dataOutArray_0),
        .load_21_pValidArray_0(load_21_pValidArray_0),
        .pValidAndForkStop(pValidAndForkStop_108),
        .reg_in(\generateBlocks[4].regblock/reg_in_34 ),
        .reg_value(\generateBlocks[4].regblock/reg_value_81 ),
        .rst(rst),
        .validArray(call_0_validArray_0));
  design_1_sparseDemo_0_0_fork__parameterized0 forkC_17
       (.clk(clk),
        .full_reg(\tehb1/full_reg ),
        .full_reg_12(\tehb1/full_reg_12 ),
        .full_reg_5(\tehb1/full_reg_0 ),
        .full_reg_8(\tehb1/full_reg_1 ),
        .full_reg_reg(forkC_17_n_1),
        .full_reg_reg_0(forkC_17_n_2),
        .full_reg_reg_1(forkC_17_n_3),
        .oehb1_ready(oehb1_ready_129),
        .oehb1_ready_10(oehb1_ready_127),
        .oehb1_ready_7(oehb1_ready_128),
        .reg_in(\generateBlocks[3].regblock/reg_in_42 ),
        .reg_in_0(\generateBlocks[2].regblock/reg_in_41 ),
        .reg_in_1(\generateBlocks[1].regblock/reg_in_40 ),
        .reg_in_2(\generateBlocks[0].regblock/reg_in_39 ),
        .reg_value(\generateBlocks[2].regblock/reg_value_52 ),
        .reg_value_11(\generateBlocks[3].regblock/reg_value ),
        .reg_value_6(\generateBlocks[1].regblock/reg_value_51 ),
        .reg_value_9(\generateBlocks[0].regblock/reg_value_50 ),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0),
        .tehb1_valid(tehb1_valid_35),
        .validArray0(\oehb1/validArray0_38 ),
        .validArray0_3(\oehb1/validArray0_37 ),
        .validArray0_4(\oehb1/validArray0_36 ),
        .\validArray_reg[0] (forkC_17_n_0));
  design_1_sparseDemo_0_0_fork__parameterized6 forkC_19
       (.Buffer_12_validArray_0(Buffer_12_validArray_0),
        .Buffer_14_validArray_0(Buffer_14_validArray_0),
        .Buffer_15_validArray_0(Buffer_15_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .Buffer_24_validArray_0(Buffer_24_validArray_0),
        .E(forkC_19_n_2),
        .clk(clk),
        .\data_reg_reg[31] (branch_8_n_0),
        .\data_reg_reg[31]_0 (Buffer_13_validArray_0),
        .forkC_19_validArray_1(forkC_19_validArray_1),
        .forkStop(\fork_C1/forkStop_134 ),
        .full_reg(\tehb1/full_reg_162 ),
        .full_reg0(\oehb1/full_reg0_44 ),
        .full_reg_10(\tehb1/full_reg_173 ),
        .full_reg_12(\oehb1/full_reg_137 ),
        .full_reg_13(\tehb1/full_reg_131 ),
        .full_reg_3(\tehb1/full_reg_175 ),
        .full_reg_4(\tehb1/full_reg_166 ),
        .full_reg_6(\tehb1/full_reg_177 ),
        .full_reg_7(\tehb1/full_reg_170 ),
        .full_reg_9(\tehb1/full_reg_181 ),
        .joinValid(\branchC_22/joinValid ),
        .oehb1_valid(oehb1_valid_43),
        .phiC_11_validArray_0(phiC_11_validArray_0),
        .reg_in(\generateBlocks[1].regblock/reg_in_61 ),
        .reg_in_1(\generateBlocks[0].regblock/reg_in_62 ),
        .reg_value(\generateBlocks[1].regblock/reg_value ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value ),
        .reg_value_11(\generateBlocks[4].regblock/reg_value_68 ),
        .reg_value_2(\generateBlocks[2].regblock/reg_value_66 ),
        .reg_value_5(\generateBlocks[1].regblock/reg_value_65 ),
        .reg_value_8(\generateBlocks[0].regblock/reg_value_64 ),
        .reg_value_reg(forkC_19_n_3),
        .reg_value_reg_0(forkC_19_n_5),
        .reg_value_reg_1(forkC_19_n_6),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized1 fork_0
       (.ValidArray(Buffer_1_validArray_0),
        .clk(clk),
        .\data_reg_reg[31] (phiC_10_n_40),
        .full_reg(\tehb1/full_reg_145 ),
        .full_reg_1(\tehb1/full_reg_2 ),
        .full_reg_2(full_reg_123),
        .full_reg_3(\tehb1/full_reg_28 ),
        .full_reg_reg(fork_0_n_2),
        .oehb_ready(oehb_ready),
        .reg_value(\generateBlocks[2].regblock/reg_value ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value_45 ),
        .reg_value_reg(fork_0_n_4),
        .regs(regs),
        .rst(rst),
        .\validArray_reg[0] (fork_0_n_3));
  design_1_sparseDemo_0_0_fork__parameterized2 fork_1
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .blockStopArray(blockStopArray_54),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .forkStop(forkStop_56),
        .fork_12_validArray_1(fork_12_validArray_1),
        .full_reg(\tehb1/full_reg_5 ),
        .full_reg_3(full_reg_122),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(\generateBlocks[1].regblock/reg_in_47 ),
        .reg_value(\generateBlocks[1].regblock/reg_value_49 ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value_48 ),
        .reg_value_1(\generateBlocks[1].regblock/reg_value_58 ),
        .reg_value_2(\generateBlocks[0].regblock/reg_value_90 ),
        .reg_value_reg(fork_1_n_4),
        .rst(rst),
        .tehb1_valid(tehb1_valid_151),
        .\validArray_reg[0] (\oehb1/reg_en_46 ));
  design_1_sparseDemo_0_0_fork fork_11
       (.clk(clk),
        .reg_in(\generateBlocks[3].regblock/reg_in_42 ),
        .reg_in_3(\generateBlocks[2].regblock/reg_in_41 ),
        .reg_in_4(\generateBlocks[1].regblock/reg_in_40 ),
        .reg_in_5(\generateBlocks[0].regblock/reg_in_39 ),
        .reg_value(\generateBlocks[3].regblock/reg_value ),
        .reg_value_0(\generateBlocks[2].regblock/reg_value_52 ),
        .reg_value_1(\generateBlocks[1].regblock/reg_value_51 ),
        .reg_value_2(\generateBlocks[0].regblock/reg_value_50 ),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized3 fork_12
       (.Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_2_validArray_0(Buffer_2_validArray_0),
        .Buffer_3_validArray_0(Buffer_3_validArray_0),
        .Buffer_7_validArray_0(Buffer_7_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .blockStopArray(blockStopArray_54),
        .blockStopArray_5(blockStopArray_53),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .forkStop(forkStop_56),
        .fork_12_validArray_1(fork_12_validArray_1),
        .fork_12_validArray_2(fork_12_validArray_2),
        .fork_12_validArray_4(fork_12_validArray_4),
        .fork_12_validArray_5(fork_12_validArray_5),
        .fork_2_pValidArray_0(fork_2_pValidArray_0),
        .full_reg(full_reg),
        .full_reg_10(\tehb1/full_reg_149 ),
        .full_reg_12(full_reg_122),
        .full_reg_15(\tehb1/full_reg_5 ),
        .full_reg_16(\tehb1/full_reg_6 ),
        .full_reg_17(\tehb1/full_reg_158 ),
        .full_reg_19(\tehb1/full_reg_15 ),
        .full_reg_20(\oehb1/full_reg_142 ),
        .full_reg_21(\tehb1/full_reg_4 ),
        .full_reg_22(\tehb1/full_reg_154 ),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .oehb1_ready(oehb1_ready_55),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(\generateBlocks[5].regblock/reg_in ),
        .reg_in_6(\generateBlocks[4].regblock/reg_in ),
        .reg_in_7(\generateBlocks[2].regblock/reg_in_27 ),
        .reg_in_8(\generateBlocks[1].regblock/reg_in_47 ),
        .reg_in_9(\generateBlocks[0].regblock/reg_in_88 ),
        .reg_value(\generateBlocks[5].regblock/reg_value ),
        .reg_value_0(\generateBlocks[4].regblock/reg_value ),
        .reg_value_1(\generateBlocks[3].regblock/reg_value_60 ),
        .reg_value_11(\generateBlocks[0].regblock/reg_value_90 ),
        .reg_value_13(\generateBlocks[0].regblock/reg_value_48 ),
        .reg_value_14(\generateBlocks[1].regblock/reg_value_49 ),
        .reg_value_18(\generateBlocks[1].regblock/reg_value_91 ),
        .reg_value_2(\generateBlocks[2].regblock/reg_value_59 ),
        .reg_value_3(\generateBlocks[1].regblock/reg_value_58 ),
        .reg_value_4(\generateBlocks[0].regblock/reg_value_57 ),
        .reg_value_reg(phiC_13_n_5),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized0_27 fork_13
       (.Buffer_12_validArray_0(Buffer_12_validArray_0),
        .Buffer_14_validArray_0(Buffer_14_validArray_0),
        .Buffer_15_validArray_0(Buffer_15_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .clk(clk),
        .forkStop(forkStop_63),
        .full_reg(\oehb1/full_reg_137 ),
        .full_reg0(\tehb1/full_reg0 ),
        .full_reg_12(\tehb1/full_reg_162 ),
        .full_reg_13(\tehb1/full_reg_175 ),
        .full_reg_14(\tehb1/full_reg_166 ),
        .full_reg_15(\tehb1/full_reg_177 ),
        .full_reg_16(\tehb1/full_reg_170 ),
        .full_reg_17(\tehb1/full_reg_181 ),
        .full_reg_18(\tehb1/full_reg_173 ),
        .full_reg_19(\tehb1/full_reg_131 ),
        .full_reg_i_2__11(Buffer_13_validArray_0),
        .phiC_11_validArray_0(phiC_11_validArray_0),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .reg_in(\generateBlocks[0].regblock/reg_in_62 ),
        .reg_in_4(\generateBlocks[1].regblock/reg_in_61 ),
        .reg_in_5(\generateBlocks[4].regblock/reg_in_14 ),
        .reg_in_6(\generateBlocks[3].regblock/reg_in_160 ),
        .reg_in_7(\generateBlocks[2].regblock/reg_in_164 ),
        .reg_in_8(\generateBlocks[1].regblock/reg_in_168 ),
        .reg_in_9(\generateBlocks[0].regblock/reg_in_172 ),
        .reg_value(\generateBlocks[4].regblock/reg_value_68 ),
        .reg_value_0(\generateBlocks[3].regblock/reg_value_67 ),
        .reg_value_1(\generateBlocks[2].regblock/reg_value_66 ),
        .reg_value_10(\generateBlocks[1].regblock/reg_value ),
        .reg_value_11(\generateBlocks[0].regblock/reg_value ),
        .reg_value_2(\generateBlocks[1].regblock/reg_value_65 ),
        .reg_value_3(\generateBlocks[0].regblock/reg_value_64 ),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized3_28 fork_14
       (.Buffer_4_validArray_0(Buffer_4_validArray_0),
        .CO(\func/icmp_ln5_fu_103_p2 ),
        .E(fork_14_n_6),
        .Q(\func/ap_CS_fsm_state2 ),
        .ValidArray(Buffer_8_validArray_0),
        .ap_ce(ap_ce),
        .blockStopArray(blockStopArray_73),
        .blockStopArray_6(blockStopArray_71),
        .blockStopArray_9(\fork_C1/blockStopArray ),
        .branchReady(\branch_13/branchReady ),
        .branch_16_pValidArray_1(branch_16_pValidArray_1),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .forkStop(forkStop_76),
        .fork_14_validArray_5(fork_14_validArray_5),
        .full_reg(\tehb1/full_reg_175 ),
        .full_reg_14(\tehb1/full_reg_22 ),
        .full_reg_17(\tehb1/full_reg_17 ),
        .full_reg_18(\tehb1/full_reg_16 ),
        .full_reg_22(\tehb1/full_reg_181 ),
        .full_reg_23(\tehb1/full_reg_9 ),
        .full_reg_24(\tehb1/full_reg_7 ),
        .full_reg_26(\tehb1/full_reg_177 ),
        .full_reg_27(\tehb1/full_reg_8 ),
        .full_reg_i_2__30(Buffer_5_n_13),
        .full_reg_reg(\oehb1/reg_en_75 ),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .joinValid(\branch_9/joinValid ),
        .oehb1_valid(oehb1_valid_43),
        .pValidAndForkStop(pValidAndForkStop_108),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .reg_in(\generateBlocks[0].regblock/reg_in_74 ),
        .reg_in_10(\generateBlocks[4].regblock/reg_in_34 ),
        .reg_in_11(\generateBlocks[2].regblock/reg_in_105 ),
        .reg_in_12(\generateBlocks[1].regblock/reg_in ),
        .reg_in_13(\generateBlocks[0].regblock/reg_in ),
        .reg_in_5(\generateBlocks[0].regblock/reg_in_72 ),
        .reg_in_7(\generateBlocks[0].regblock/reg_in_70 ),
        .reg_in_8(\generateBlocks[1].regblock/reg_in_69 ),
        .reg_value(\generateBlocks[5].regblock/reg_value_82 ),
        .reg_value_0(\generateBlocks[4].regblock/reg_value_81 ),
        .reg_value_1(\generateBlocks[3].regblock/reg_value_80 ),
        .reg_value_15(\generateBlocks[0].regblock/reg_value_106 ),
        .reg_value_16(\generateBlocks[1].regblock/reg_value_102 ),
        .reg_value_19(\fork_C1/generateBlocks[0].regblock/reg_value_136 ),
        .reg_value_2(\generateBlocks[2].regblock/reg_value_79 ),
        .reg_value_20(\generateBlocks[0].regblock/reg_value_109 ),
        .reg_value_21(\generateBlocks[0].regblock/reg_value_101 ),
        .reg_value_25(\generateBlocks[1].regblock/reg_value_107 ),
        .reg_value_28(\generateBlocks[1].regblock/reg_value_110 ),
        .reg_value_3(\generateBlocks[1].regblock/reg_value_78 ),
        .reg_value_4(\generateBlocks[0].regblock/reg_value_77 ),
        .reg_value_i_4__0(Buffer_6_validArray_0),
        .reg_value_reg(fork_14_n_7),
        .reg_value_reg_0(Buffer_5_validArray_0),
        .reg_value_reg_1(fork_9_n_3),
        .reg_value_reg_2(fork_5_n_2),
        .rst(rst),
        .validArray(call_0_validArray_0));
  design_1_sparseDemo_0_0_fork_29 fork_15
       (.Buffer_18_validArray_0(Buffer_18_validArray_0),
        .E(fork_15_n_4),
        .ValidArray(Buffer_19_validArray_0),
        .branchReady(\branch_18/branchReady ),
        .branch_5_validArray_1(branch_5_validArray_1),
        .branch_7_validArray_1(branch_7_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (icmp_31_dataOutArray_0),
        .\data_reg_reg[31] (phiC_10_n_44),
        .full_reg(\tehb1/full_reg_158 ),
        .full_reg_7(\tehb1/full_reg_154 ),
        .full_reg_8(\tehb1/full_reg_152 ),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .joinValid(\branch_18/joinValid ),
        .phi_29_validArray_0(phi_29_validArray_0),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .reg_in(\generateBlocks[3].regblock/reg_in ),
        .reg_in_3(\generateBlocks[2].regblock/reg_in ),
        .reg_in_4(\generateBlocks[1].regblock/reg_in_33 ),
        .reg_in_5(\generateBlocks[0].regblock/reg_in_153 ),
        .reg_value(\generateBlocks[3].regblock/reg_value_86 ),
        .reg_value_0(\generateBlocks[2].regblock/reg_value_85 ),
        .reg_value_1(\generateBlocks[1].regblock/reg_value_84 ),
        .reg_value_2(\generateBlocks[0].regblock/reg_value_83 ),
        .reg_value_6(\generateBlocks[0].regblock/reg_value_103 ),
        .reg_value_9(\fork_C1/generateBlocks[0].regblock/reg_value_141 ),
        .reg_value_reg(fork_15_n_5),
        .reg_value_reg_0(fork_15_n_7),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized2_30 fork_2
       (.Buffer_15_validArray_0(Buffer_15_validArray_0),
        .Buffer_3_validArray_0(Buffer_3_validArray_0),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .branchReady(\branch_7/branchReady ),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .forkStop(forkStop_56),
        .fork_2_pValidArray_0(fork_2_pValidArray_0),
        .full_reg(\tehb1/full_reg_170 ),
        .full_reg_3(full_reg_122),
        .full_reg_6(\tehb1/full_reg_6 ),
        .full_reg_reg(fork_2_n_2),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .joinValid(\branch_7/joinValid ),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(\generateBlocks[0].regblock/reg_in_88 ),
        .reg_in_1(\generateBlocks[1].regblock/reg_in_120 ),
        .reg_in_2(\generateBlocks[0].regblock/reg_in_121 ),
        .reg_value(\generateBlocks[1].regblock/reg_value_91 ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value_90 ),
        .reg_value_4(\generateBlocks[0].regblock/reg_value_57 ),
        .reg_value_5(\generateBlocks[0].regblock/reg_value_48 ),
        .reg_value_reg(fork_2_n_7),
        .rst(rst),
        .tehb1_valid(tehb1_valid_89),
        .validArray0(\oehb1/validArray0_87 ));
  design_1_sparseDemo_0_0_fork__parameterized5 fork_23
       (.ValidArray(Buffer_9_validArray_0),
        .clk(clk),
        .forkStop(\fork_C1/forkStop ),
        .fork_23_validArray_1(fork_23_validArray_1),
        .fork_23_validArray_2(fork_23_validArray_2),
        .full_reg(\tehb1/full_reg_13 ),
        .full_reg_4(\tehb1/full_reg_145 ),
        .full_reg_5(\tehb1/full_reg_148 ),
        .full_reg_6(\tehb1/full_reg_152 ),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phiC_10_validArray_1(phiC_10_validArray_1),
        .phi_1_pValidArray_0(phi_1_pValidArray_0),
        .phi_1_pValidArray_2(phi_1_pValidArray_2),
        .phi_2_pValidArray_2(phi_2_pValidArray_2),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .reg_value(\generateBlocks[2].regblock/reg_value_94 ),
        .reg_value_0(\generateBlocks[1].regblock/reg_value_93 ),
        .reg_value_1(\generateBlocks[0].regblock/reg_value_92 ),
        .reg_value_2(\fork_C1/generateBlocks[1].regblock/reg_value ),
        .reg_value_3(\fork_C1/generateBlocks[0].regblock/reg_value ),
        .reg_value_reg(fork_23_n_4),
        .reg_value_reg_0(Buffer_10_validArray_0),
        .reg_value_reg_1(Buffer_11_validArray_0),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized1_31 fork_3
       (.clk(clk),
        .forkStop(forkStop_95),
        .full_reg(\tehb1/full_reg_30 ),
        .full_reg_2(full_reg_112),
        .full_reg_3(full_reg_114),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(\generateBlocks[2].regblock/reg_value_98 ),
        .reg_value_0(\generateBlocks[1].regblock/reg_value_97 ),
        .reg_value_1(\generateBlocks[0].regblock/reg_value_96 ),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized2_32 fork_4
       (.E(fork_4_n_3),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .clk(clk),
        .full_reg(full_reg_111),
        .full_reg_1(full_reg_116),
        .full_reg_2(full_reg_117),
        .full_reg_reg(fork_4_n_2),
        .reg_value(\generateBlocks[1].regblock/reg_value_100 ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value_99 ),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized2_33 fork_5
       (.ValidArray(Buffer_8_validArray_0),
        .blockStopArray(blockStopArray_71),
        .clk(clk),
        .forkStop(forkStop_76),
        .reg_in(\generateBlocks[0].regblock/reg_in_72 ),
        .reg_value(\generateBlocks[1].regblock/reg_value_102 ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value_101 ),
        .reg_value_1(\generateBlocks[0].regblock/reg_value_109 ),
        .reg_value_reg(fork_5_n_2),
        .reg_value_reg_0(Buffer_5_validArray_0),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized2_34 fork_7
       (.Buffer_7_validArray_0(Buffer_7_validArray_0),
        .E(fork_7_n_2),
        .ValidArray(Buffer_19_validArray_0),
        .branch_5_validArray_1(branch_5_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (icmp_31_dataOutArray_0),
        .forkStop(forkStop),
        .fork_12_validArray_2(fork_12_validArray_2),
        .full_reg(\tehb1/full_reg_154 ),
        .full_reg_reg(fork_7_n_3),
        .full_reg_reg_0(phiC_10_n_47),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .phi_1_pValidArray_2(phi_1_pValidArray_2),
        .phi_n0_validArray_0(phi_n0_validArray_0),
        .reg_value(\generateBlocks[1].regblock/reg_value_104 ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value_103 ),
        .reg_value_1(\generateBlocks[0].regblock/reg_value_83 ),
        .reg_value_reg(icmp_9_dataOutArray_0),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized2_35 fork_8
       (.Buffer_4_validArray_0(Buffer_4_validArray_0),
        .call_0_pValidArray_3(call_0_pValidArray_3),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .full_reg(\tehb1/full_reg_175 ),
        .pValidAndForkStop(pValidAndForkStop_108),
        .reg_in(\generateBlocks[2].regblock/reg_in_105 ),
        .reg_in_1(\generateBlocks[1].regblock/reg_in_69 ),
        .reg_in_2(\generateBlocks[0].regblock/reg_in_70 ),
        .reg_value(\generateBlocks[1].regblock/reg_value_107 ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value_106 ),
        .reg_value_3(\generateBlocks[2].regblock/reg_value_79 ),
        .rst(rst));
  design_1_sparseDemo_0_0_fork__parameterized2_36 fork_9
       (.ValidArray(Buffer_5_validArray_0),
        .blockStopArray(blockStopArray_73),
        .clk(clk),
        .\data_reg_reg[0] (Buffer_8_validArray_0),
        .forkStop(forkStop_76),
        .joinValid(\branch_15/joinValid ),
        .pValidAndForkStop(pValidAndForkStop_108),
        .reg_in(\generateBlocks[0].regblock/reg_in_74 ),
        .reg_value(\generateBlocks[1].regblock/reg_value_110 ),
        .reg_value_0(\generateBlocks[0].regblock/reg_value_109 ),
        .reg_value_1(\generateBlocks[0].regblock/reg_value_101 ),
        .reg_value_2(\generateBlocks[1].regblock/reg_value_78 ),
        .reg_value_reg(fork_9_n_3),
        .rst(rst));
  design_1_sparseDemo_0_0_icmp_slt_op icmp_27
       (.B_val_ce0_INST_0_i_2_0(fork_9_dataInArray_0),
        .B_val_ce0_INST_0_i_2_1(add_26_dataOutArray_0),
        .B_val_ce0_INST_0_i_4_0(add_26_dataInArray_0[0]),
        .\dataOutArray[0] (icmp_27_dataOutArray_0));
  design_1_sparseDemo_0_0_icmp_ult_op icmp_31
       (.DI({add_30_n_46,add_30_n_47}),
        .S({add_30_n_0,add_30_n_1,add_30_n_2,add_30_n_3,add_30_n_4,add_30_n_5,add_30_n_6}),
        .\dataOutArray[0] (icmp_31_dataOutArray_0),
        .full_reg_reg_i_5_0({add_30_n_38,add_30_n_39,add_30_n_40,add_30_n_41,add_30_n_42,add_30_n_43,add_30_n_44,add_30_n_45}),
        .full_reg_reg_i_6_0(add_30_dataOutArray_0[5]));
  design_1_sparseDemo_0_0_icmp_slt_op_37 icmp_9
       (.Q(fork_1_dataInArray_0),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .load_7_dataOutArray_0(load_7_dataOutArray_0));
  design_1_sparseDemo_0_0_mc_load_op load_15
       (.A_id_address1(A_id_address1),
        .A_id_ce1(A_id_ce1),
        .D(phi_12_dataOutArray_0),
        .E(fork_4_n_3),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .Q({load_15_n_36,load_15_n_37,load_15_n_38,load_15_n_39,load_15_n_40,load_15_n_41,load_15_n_42,load_15_n_43,load_15_n_44,load_15_n_45,load_15_n_46,load_15_n_47,load_15_n_48,load_15_n_49,load_15_n_50,load_15_n_51,load_15_n_52,load_15_n_53,load_15_n_54,load_15_n_55,load_15_n_56,load_15_n_57,load_15_n_58,load_15_n_59,load_15_n_60,load_15_n_61,load_15_n_62,load_15_n_63,load_15_n_64,load_15_n_65,load_15_n_66,load_15_n_67}),
        .clk(clk),
        .\data_reg_reg[31] (MC_A_id_dataOutArray_0),
        .full_reg(full_reg_112),
        .full_reg_0(full_reg_111),
        .full_reg_reg(load_15_n_35),
        .full_reg_reg_0(fork_4_n_2),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(\generateBlocks[1].regblock/reg_value_97 ),
        .rst(rst));
  design_1_sparseDemo_0_0_mc_load_op_38 load_18
       (.A_val_address1(A_val_address1),
        .A_val_ce1(A_val_ce1),
        .D(phi_12_dataOutArray_0),
        .E(Buffer_5_n_4),
        .MC_A_val_validArray_0(MC_A_val_validArray_0),
        .Q({load_18_n_68,load_18_n_69,load_18_n_70,load_18_n_71,load_18_n_72,load_18_n_73,load_18_n_74,load_18_n_75,load_18_n_76,load_18_n_77,load_18_n_78,load_18_n_79,load_18_n_80,load_18_n_81,load_18_n_82,load_18_n_83,load_18_n_84,load_18_n_85,load_18_n_86,load_18_n_87,load_18_n_88,load_18_n_89,load_18_n_90,load_18_n_91,load_18_n_92,load_18_n_93,load_18_n_94,load_18_n_95,load_18_n_96,load_18_n_97,load_18_n_98,load_18_n_99}),
        .a(a),
        .\buf_in_reg[2]_8 (\buf_in_reg[2]_8 ),
        .clk(clk),
        .\data_reg_reg[31] (MC_A_val_dataOutArray_0),
        .full_reg(full_reg_114),
        .full_reg_0(full_reg_113),
        .full_reg_reg(load_18_n_35),
        .full_reg_reg_0(MC_A_val_n_0),
        .load_18_dataOutArray_0(load_18_dataOutArray_0),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(\generateBlocks[2].regblock/reg_value_98 ),
        .rst(rst));
  design_1_sparseDemo_0_0_mc_load_op_39 load_21
       (.D(MC_B_ptr_dataOutArray_0),
        .E(Buffer_5_n_6),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .Q({load_21_n_36,load_21_n_37,load_21_n_38,load_21_n_39,load_21_n_40,load_21_n_41,load_21_n_42,load_21_n_43,load_21_n_44,load_21_n_45,load_21_n_46,load_21_n_47,load_21_n_48,load_21_n_49,load_21_n_50,load_21_n_51,load_21_n_52,load_21_n_53,load_21_n_54,load_21_n_55,load_21_n_56,load_21_n_57,load_21_n_58,load_21_n_59,load_21_n_60,load_21_n_61,load_21_n_62,load_21_n_63,load_21_n_64,load_21_n_65,load_21_n_66,load_21_n_67}),
        .clk(clk),
        .full_reg(full_reg_116),
        .full_reg_0(full_reg_115),
        .full_reg_1(full_reg_111),
        .full_reg_reg(load_21_n_2),
        .full_reg_reg_0(load_21_n_3),
        .full_reg_reg_1(load_21_n_4),
        .full_reg_reg_10(load_21_n_13),
        .full_reg_reg_11(load_21_n_14),
        .full_reg_reg_12(load_21_n_15),
        .full_reg_reg_13(load_21_n_16),
        .full_reg_reg_14(load_21_n_17),
        .full_reg_reg_15(load_21_n_18),
        .full_reg_reg_16(load_21_n_19),
        .full_reg_reg_17(load_21_n_20),
        .full_reg_reg_18(load_21_n_21),
        .full_reg_reg_19(load_21_n_22),
        .full_reg_reg_2(load_21_n_5),
        .full_reg_reg_20(load_21_n_23),
        .full_reg_reg_21(load_21_n_24),
        .full_reg_reg_22(load_21_n_25),
        .full_reg_reg_23(load_21_n_26),
        .full_reg_reg_24(load_21_n_27),
        .full_reg_reg_25(load_21_n_28),
        .full_reg_reg_26(load_21_n_29),
        .full_reg_reg_27(load_21_n_30),
        .full_reg_reg_28(load_21_n_31),
        .full_reg_reg_29(load_21_n_32),
        .full_reg_reg_3(load_21_n_6),
        .full_reg_reg_30(load_21_n_33),
        .full_reg_reg_31(load_21_n_34),
        .full_reg_reg_32(MC_B_ptr_n_2),
        .full_reg_reg_4(load_21_n_7),
        .full_reg_reg_5(load_21_n_8),
        .full_reg_reg_6(load_21_n_9),
        .full_reg_reg_7(load_21_n_10),
        .full_reg_reg_8(load_21_n_11),
        .full_reg_reg_9(load_21_n_12),
        .load_15_dataOutArray_0(load_15_dataOutArray_0),
        .load_21_pValidArray_0(load_21_pValidArray_0),
        .reg_value(\generateBlocks[1].regblock/reg_value_100 ),
        .rst(rst),
        .\valid_reg[0] (load_21_n_35));
  design_1_sparseDemo_0_0_mc_load_op_40 load_25
       (.B_ptr_address1(B_ptr_address1),
        .B_ptr_address1_0_sp_1(load_21_n_3),
        .B_ptr_address1_10_sp_1(load_21_n_13),
        .B_ptr_address1_11_sp_1(load_21_n_14),
        .B_ptr_address1_12_sp_1(load_21_n_15),
        .B_ptr_address1_13_sp_1(load_21_n_16),
        .B_ptr_address1_14_sp_1(load_21_n_17),
        .B_ptr_address1_15_sp_1(load_21_n_18),
        .B_ptr_address1_16_sp_1(load_21_n_19),
        .B_ptr_address1_17_sp_1(load_21_n_20),
        .B_ptr_address1_18_sp_1(load_21_n_21),
        .B_ptr_address1_19_sp_1(load_21_n_22),
        .B_ptr_address1_1_sp_1(load_21_n_4),
        .B_ptr_address1_20_sp_1(load_21_n_23),
        .B_ptr_address1_21_sp_1(load_21_n_24),
        .B_ptr_address1_22_sp_1(load_21_n_25),
        .B_ptr_address1_23_sp_1(load_21_n_26),
        .B_ptr_address1_24_sp_1(load_21_n_27),
        .B_ptr_address1_25_sp_1(load_21_n_28),
        .B_ptr_address1_26_sp_1(load_21_n_29),
        .B_ptr_address1_27_sp_1(load_21_n_30),
        .B_ptr_address1_28_sp_1(load_21_n_31),
        .B_ptr_address1_29_sp_1(load_21_n_32),
        .B_ptr_address1_2_sp_1(load_21_n_5),
        .B_ptr_address1_30_sp_1(load_21_n_33),
        .B_ptr_address1_31_sp_1(load_21_n_34),
        .B_ptr_address1_3_sp_1(load_21_n_6),
        .B_ptr_address1_4_sp_1(load_21_n_7),
        .B_ptr_address1_5_sp_1(load_21_n_8),
        .B_ptr_address1_6_sp_1(load_21_n_9),
        .B_ptr_address1_7_sp_1(load_21_n_10),
        .B_ptr_address1_8_sp_1(load_21_n_11),
        .B_ptr_address1_9_sp_1(load_21_n_12),
        .B_ptr_ce1(B_ptr_ce1),
        .CO(\func/icmp_ln5_fu_103_p2 ),
        .D(bR),
        .DI({load_25_n_4,load_25_n_5,load_25_n_6,load_25_n_7,load_25_n_8,load_25_n_9,load_25_n_10,load_25_n_11}),
        .MC_A_id_validArray_0(MC_A_id_validArray_0),
        .MC_B_ptr_validArray_1(MC_B_ptr_validArray_1),
        .Q(\func/ap_CS_fsm_state2 ),
        .ap_NS_fsm4_carry__0({k_0_reg_94,B_val_address0}),
        .ap_ce(ap_ce),
        .ap_ready(ap_ready),
        .\buf_in_reg[1][31] (\buf_in_reg[1]_6 ),
        .clk(clk),
        .\dataInArray[0] (load_15_dataOutArray_0[0]),
        .\data_reg_reg[31] ({load_25_n_44,load_25_n_45,load_25_n_46,load_25_n_47,load_25_n_48,load_25_n_49,load_25_n_50,load_25_n_51,load_25_n_52,load_25_n_53,load_25_n_54,load_25_n_55,load_25_n_56,load_25_n_57,load_25_n_58,load_25_n_59}),
        .\data_reg_reg[31]_0 (MC_B_ptr_dataOutArray_1),
        .\data_reg_reg[31]_1 (add_22_dataOutArray_0),
        .full_reg(full_reg_118),
        .full_reg_0(full_reg_117),
        .full_reg_1(full_reg_111),
        .full_reg_reg(load_25_n_101),
        .\k_0_reg_94_reg[30] ({load_25_n_60,load_25_n_61,load_25_n_62,load_25_n_63,load_25_n_64,load_25_n_65,load_25_n_66,load_25_n_67}),
        .priorityOut(\read_arbiter/priorityOut ),
        .reg_value(\generateBlocks[0].regblock/reg_value_99 ),
        .rst(rst),
        .\sel_prev_reg[1] (load_21_n_2));
  design_1_sparseDemo_0_0_mc_load_op_41 load_7
       (.A_ptr_address1(A_ptr_address1),
        .A_ptr_ce1(A_ptr_ce1),
        .Buffer_18_validArray_0(Buffer_18_validArray_0),
        .Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_2_validArray_0(Buffer_2_validArray_0),
        .Buffer_7_validArray_0(Buffer_7_validArray_0),
        .D(add_4_dataOutArray_0),
        .E(MC_A_ptr_n_2),
        .MC_A_ptr_validArray_0(MC_A_ptr_validArray_0),
        .Q(fork_0_dataInArray_0[0]),
        .ValidArray(Buffer_1_validArray_0),
        .blockStopArray(blockStopArray_53),
        .branchC_21_validArray_1(branchC_21_validArray_1),
        .branch_4_validArray_1(branch_4_validArray_1),
        .branch_5_validArray_1(branch_5_validArray_1),
        .branch_7_validArray_1(branch_7_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (icmp_9_dataOutArray_0),
        .\data_reg_reg[31] ({load_7_n_42,load_7_n_43,load_7_n_44,load_7_n_45,load_7_n_46,load_7_n_47,load_7_n_48,load_7_n_49,load_7_n_50,load_7_n_51,load_7_n_52,load_7_n_53,load_7_n_54,load_7_n_55,load_7_n_56,load_7_n_57,load_7_n_58,load_7_n_59,load_7_n_60,load_7_n_61,load_7_n_62,load_7_n_63,load_7_n_64,load_7_n_65,load_7_n_66,load_7_n_67,load_7_n_68,load_7_n_69,load_7_n_70,load_7_n_71,load_7_n_72,load_7_n_73}),
        .\data_reg_reg[31]_0 (tehb_data_in_119),
        .\data_reg_reg[31]_1 (MC_A_ptr_dataOutArray_0),
        .\data_reg_reg[31]_2 (Buffer_18_dataOutArray_0),
        .full_reg(full_reg_123),
        .full_reg_0(full_reg_122),
        .full_reg_reg(fork_2_n_7),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .load_7_dataOutArray_0(load_7_dataOutArray_0),
        .reg_in(\generateBlocks[0].regblock/reg_in_121 ),
        .reg_in_1(\generateBlocks[1].regblock/reg_in_120 ),
        .reg_value(\generateBlocks[0].regblock/reg_value_45 ),
        .reg_value_2(\generateBlocks[5].regblock/reg_value ),
        .reg_value_3(\generateBlocks[3].regblock/reg_value_60 ),
        .reg_value_4(\generateBlocks[2].regblock/reg_value_59 ),
        .reg_value_5(\generateBlocks[0].regblock/reg_value_57 ),
        .reg_value_6(\generateBlocks[1].regblock/reg_value_91 ),
        .rst(rst),
        .\validArray_reg[0] (load_7_n_35));
  design_1_sparseDemo_0_0_mul_op mul_8
       (.D(mul_8_dataOutArray_0),
        .Q(fork_0_dataInArray_0[16:0]),
        .clk(clk),
        .\gen_assignements[0].first_assignment.regs_reg[0] (fork_0_n_4),
        .mul_8_validArray_0(mul_8_validArray_0),
        .oehb_ready(oehb_ready),
        .regs(regs),
        .rst(rst));
  design_1_sparseDemo_0_0_cntrlMerge phiC_10
       (.Buffer_21_validArray_0(Buffer_21_validArray_0),
        .Buffer_22_validArray_0(Buffer_22_validArray_0),
        .D({tehb_data_in_130,phiC_10_n_34}),
        .ValidArray(Buffer_9_validArray_0),
        .add_30_dataInArray_0(add_30_dataInArray_0[0]),
        .clk(clk),
        .\dataOutArray[0] (add_30_dataOutArray_0),
        .\data_reg_reg[0] (phiC_10_n_40),
        .\data_reg_reg[0]_0 (phiC_10_n_41),
        .\data_reg_reg[0]_1 (phiC_10_n_45),
        .\data_reg_reg[0]_2 (Buffer_11_validArray_0),
        .forkStop(\fork_C1/forkStop ),
        .fork_12_validArray_5(fork_12_validArray_5),
        .fork_23_validArray_1(fork_23_validArray_1),
        .fork_23_validArray_2(fork_23_validArray_2),
        .full_reg(\oehb1/full_reg ),
        .full_reg0(\tehb1/full_reg0_124 ),
        .full_reg_10(\tehb1/full_reg_13 ),
        .full_reg_11(\oehb1/full_reg_142 ),
        .full_reg_12(\tehb1/full_reg_15 ),
        .full_reg_5(\tehb1/full_reg_145 ),
        .full_reg_6(\tehb1/full_reg_148 ),
        .full_reg_7(\tehb1/full_reg_152 ),
        .full_reg_i_4__3(icmp_31_dataOutArray_0),
        .full_reg_reg(Buffer_10_validArray_0),
        .full_reg_reg_0(icmp_9_dataOutArray_0),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .oehb1_ready(oehb1_ready_129),
        .oehb1_ready_1(oehb1_ready_128),
        .oehb1_ready_2(oehb1_ready_127),
        .oehb1_valid(oehb1_valid),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phiC_10_validArray_1(phiC_10_validArray_1),
        .phi_1_pValidArray_0(phi_1_pValidArray_0),
        .phi_1_pValidArray_2(phi_1_pValidArray_2),
        .phi_2_pValidArray_2(phi_2_pValidArray_2),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .phi_C1_validArray(phi_C1_validArray),
        .reg_value(\fork_C1/generateBlocks[1].regblock/reg_value ),
        .reg_value_0(\fork_C1/generateBlocks[0].regblock/reg_value ),
        .reg_value_4(\generateBlocks[0].regblock/reg_value_92 ),
        .reg_value_8(\generateBlocks[1].regblock/reg_value_93 ),
        .reg_value_9(\generateBlocks[2].regblock/reg_value_94 ),
        .reg_value_reg(phiC_10_n_35),
        .reg_value_reg_0(phiC_10_n_42),
        .reg_value_reg_1(phiC_10_n_43),
        .reg_value_reg_2(phiC_10_n_44),
        .reg_value_reg_3(phiC_10_n_47),
        .reg_value_reg_4(fork_23_n_4),
        .reg_value_reg_5(fork_15_n_7),
        .rst(rst),
        .tehb1_valid(tehb1_valid_35),
        .validArray0(\oehb1/validArray0_126 ),
        .validArray0_3(\oehb1/validArray0_125 ));
  design_1_sparseDemo_0_0_merge__parameterized0 phiC_11
       (.clk(clk),
        .full_reg(\tehb1/full_reg_131 ),
        .full_reg0(\tehb1/full_reg0 ),
        .rst(rst));
  design_1_sparseDemo_0_0_cntrlMerge_42 phiC_12
       (.Buffer_24_validArray_0(Buffer_24_validArray_0),
        .E(\tehb1/reg_en_135 ),
        .blockStopArray(\fork_C1/blockStopArray ),
        .branchReady(\branch_13/branchReady ),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .\data_reg_reg[0] (Buffer_8_n_34),
        .forkStop(\fork_C1/forkStop_134 ),
        .forkStop_1(forkStop_95),
        .fork_14_validArray_5(fork_14_validArray_5),
        .full_reg(\oehb1/full_reg_137 ),
        .full_reg0(\tehb1/full_reg0_132 ),
        .full_reg0_0(\oehb1/full_reg0_44 ),
        .full_reg_2(\tehb1/full_reg_147 ),
        .full_reg_3(\tehb1/full_reg_17 ),
        .full_reg_4(\tehb1/full_reg_16 ),
        .full_reg_reg(phiC_12_n_2),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .joinValid(joinValid),
        .joinValid_9(\branchC_22/joinValid ),
        .oehb1_valid(oehb1_valid_43),
        .phiC_11_validArray_0(phiC_11_validArray_0),
        .phiC_12_validArray_1(phiC_12_validArray_1),
        .phi_12_dataInArray_0(phi_12_dataInArray_0),
        .phi_12_pValidArray_2(phi_12_pValidArray_2),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .phi_12_validArray_0(phi_12_validArray_0),
        .reg_value(\fork_C1/generateBlocks[0].regblock/reg_value_136 ),
        .reg_value_5(\generateBlocks[1].regblock/reg_value ),
        .reg_value_6(\generateBlocks[4].regblock/reg_value_68 ),
        .reg_value_7(\generateBlocks[0].regblock/reg_value ),
        .reg_value_8(\generateBlocks[5].regblock/reg_value_82 ),
        .rst(rst),
        .validArray0(\oehb1/validArray0_133 ));
  design_1_sparseDemo_0_0_cntrlMerge_43 phiC_13
       (.Buffer_17_validArray_0(Buffer_17_validArray_0),
        .Buffer_22_validArray_0(Buffer_22_validArray_0),
        .Buffer_25_validArray_0(Buffer_25_validArray_0),
        .blockStopArray(blockStopArray[1]),
        .branchC_21_validArray_1(branchC_21_validArray_1),
        .branchReady(\branch_18/branchReady ),
        .branch_4_validArray_1(branch_4_validArray_1),
        .clk(clk),
        .\dataOutArray[0] (icmp_31_dataOutArray_0),
        .forkStop(\fork_C1/forkStop_139 ),
        .full_reg(\oehb1/full_reg_142 ),
        .full_reg0(\oehb1/full_reg0 ),
        .full_reg_0(\tehb1/full_reg_149 ),
        .full_reg_3(\oehb1/full_reg ),
        .icmp_31_pValidArray_0(icmp_31_pValidArray_0),
        .icmp_9_validArray_0(icmp_9_validArray_0),
        .oehb1_ready(oehb1_ready_140),
        .oehb1_valid(oehb1_valid),
        .phi_29_validArray_0(phi_29_validArray_0),
        .reg_value(\fork_C1/generateBlocks[0].regblock/reg_value_141 ),
        .reg_value_1(\generateBlocks[1].regblock/reg_value_84 ),
        .reg_value_2(\generateBlocks[3].regblock/reg_value_86 ),
        .reg_value_4(\generateBlocks[5].regblock/reg_value ),
        .reg_value_i_2__11(icmp_9_dataOutArray_0),
        .reg_value_reg(phiC_13_n_5),
        .rst(rst),
        .tehb1_valid(tehb1_valid_23),
        .validArray0(\oehb1/validArray0_138 ),
        .\validArray_reg[0] (phiC_13_n_4));
  design_1_sparseDemo_0_0_mux phi_1
       (.D(phi_1_dataOutArray_0),
        .E(\tehb1/reg_en ),
        .Q(data_reg),
        .add_30_dataInArray_0(add_30_dataInArray_0[0]),
        .clk(clk),
        .\dataOutArray[0] (add_30_dataOutArray_0),
        .\data_reg_reg[31] (phiC_10_n_35),
        .\data_reg_reg[31]_0 ({tehb_data_in_130,phiC_10_n_34}),
        .full_reg(\tehb1/full_reg_145 ),
        .full_reg_0(\tehb1/full_reg_2 ),
        .full_reg_reg(\oehb1/reg_en_143 ),
        .full_reg_reg_0(phi_1_n_3),
        .full_reg_reg_1(phiC_10_n_40),
        .full_reg_reg_2(fork_0_n_3),
        .rst(rst),
        .validArray0(\oehb1/validArray0_144 ));
  design_1_sparseDemo_0_0_mux_44 phi_12
       (.D(tehb_data_in_29),
        .E(\tehb1/reg_en_135 ),
        .Q(data_reg_146),
        .clk(clk),
        .full_reg(\tehb1/full_reg_147 ),
        .full_reg_reg(phiC_12_n_2),
        .rst(rst));
  design_1_sparseDemo_0_0_mux_45 phi_2
       (.clk(clk),
        .full_reg(\tehb1/full_reg_148 ),
        .full_reg_0(\tehb1/full_reg_10 ),
        .full_reg_reg(phiC_10_n_41),
        .rst(rst));
  design_1_sparseDemo_0_0_mux_46 phi_29
       (.clk(clk),
        .full_reg(\tehb1/full_reg_149 ),
        .full_reg_reg(phiC_13_n_4),
        .full_reg_reg_0(fork_15_n_5),
        .rst(rst));
  design_1_sparseDemo_0_0_mux_47 phi_3
       (.Buffer_3_validArray_0(Buffer_3_validArray_0),
        .D(phi_3_dataOutArray_0),
        .E(\tehb1/reg_en_19 ),
        .Q(data_reg_156),
        .ValidArray(Buffer_11_validArray_0),
        .blockStopArray(blockStopArray_54),
        .clk(clk),
        .\data_reg_reg[31] (phiC_10_n_43),
        .\data_reg_reg[31]_0 (tehb_data_in_119),
        .\data_reg_reg[31]_1 (tehb_data_in_157),
        .fork_23_validArray_2(fork_23_validArray_2),
        .full_reg(\tehb1/full_reg_152 ),
        .full_reg_0(\tehb1/full_reg_158 ),
        .full_reg_1(\tehb1/full_reg_21 ),
        .phiC_10_dataOutArray_1(phiC_10_dataOutArray_1),
        .phi_3_pValidArray_2(phi_3_pValidArray_2),
        .rst(rst),
        .tehb1_valid(tehb1_valid_151),
        .validArray0(\oehb1/validArray0_150 ),
        .\validArray_reg[0] (phi_3_n_1),
        .\validArray_reg[0]_0 (fork_1_n_4));
  design_1_sparseDemo_0_0_merge__parameterized1 phi_n0
       (.D(tehb_data_in),
        .E(fork_7_n_2),
        .Q(Buffer_19_dataOutArray_0),
        .ValidArray(Buffer_19_validArray_0),
        .add_30_dataInArray_0(add_30_dataInArray_0),
        .branch_5_validArray_1(branch_5_validArray_1),
        .clk(clk),
        .\dataInArray[0] ({phi_n0_n_35,phi_n0_n_36,phi_n0_n_37,phi_n0_n_38,phi_n0_n_39,phi_n0_n_40,phi_n0_n_41,phi_n0_n_42,phi_n0_n_43,phi_n0_n_44,phi_n0_n_45,phi_n0_n_46,phi_n0_n_47,phi_n0_n_48,phi_n0_n_49,phi_n0_n_50,phi_n0_n_51,phi_n0_n_52,phi_n0_n_53,phi_n0_n_54,phi_n0_n_55,phi_n0_n_56,phi_n0_n_57,phi_n0_n_58,phi_n0_n_59,phi_n0_n_60,phi_n0_n_61,phi_n0_n_62,phi_n0_n_63,phi_n0_n_64}),
        .\data_reg_reg[31]_i_4 (branch_5_dataInArray_0),
        .forkStop(forkStop),
        .full_reg(\tehb1/full_reg_154 ),
        .full_reg_reg(phi_n0_n_2),
        .full_reg_reg_0(fork_7_n_3),
        .reg_in(\generateBlocks[0].regblock/reg_in_153 ),
        .reg_value(\generateBlocks[0].regblock/reg_value_103 ),
        .reg_value_0(\generateBlocks[1].regblock/reg_value_104 ),
        .reg_value_1(\generateBlocks[0].regblock/reg_value_83 ),
        .reg_value_reg(phiC_10_n_47),
        .rst(rst));
  design_1_sparseDemo_0_0_merge__parameterized1_48 phi_n1
       (.Buffer_18_validArray_0(Buffer_18_validArray_0),
        .D(tehb_data_in_119),
        .E(\oehb1/reg_en_155 ),
        .Q(data_reg_156),
        .clk(clk),
        .\data_reg_reg[31] (phiC_10_n_43),
        .\data_reg_reg[31]_0 (fork_15_n_4),
        .full_reg(\tehb1/full_reg_158 ),
        .full_reg_reg(tehb_data_in_157),
        .full_reg_reg_0(Buffer_18_n_2),
        .rst(rst),
        .tehb1_valid(tehb1_valid_25));
  design_1_sparseDemo_0_0_merge phi_n2
       (.Buffer_14_validArray_0(Buffer_14_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .D(Buffer_14_dataOutArray_0),
        .E(\oehb1/reg_en_161 ),
        .Q(data_reg_159),
        .clk(clk),
        .\data_reg_reg[31] (forkC_19_n_2),
        .full_reg(\tehb1/full_reg_162 ),
        .full_reg_1(\tehb1/full_reg_131 ),
        .full_reg_reg(branch_8_n_0),
        .joinValid(joinValid),
        .phi_12_readyArray_1(phi_12_readyArray_1),
        .phi_n2_dataOutArray_0(phi_n2_dataOutArray_0),
        .reg_in(\generateBlocks[3].regblock/reg_in_160 ),
        .reg_value(\generateBlocks[3].regblock/reg_value_67 ),
        .reg_value_0(\generateBlocks[1].regblock/reg_value ),
        .reg_value_reg(Buffer_23_n_3),
        .rst(rst),
        .tehb1_valid(tehb1_valid_20));
  design_1_sparseDemo_0_0_merge_49 phi_n3
       (.Buffer_12_validArray_0(Buffer_12_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .D(tehb_data_in_163),
        .E(phi_n3_n_1),
        .Q(fork_8_dataInArray_0),
        .clk(clk),
        .\data_reg_reg[13] (Buffer_12_dataOutArray_0),
        .\data_reg_reg[13]_0 (forkC_19_n_3),
        .forkC_19_validArray_1(forkC_19_validArray_1),
        .full_reg(\tehb1/full_reg_166 ),
        .full_reg_0(\tehb1/full_reg_175 ),
        .full_reg_1(\tehb1/full_reg_22 ),
        .full_reg_3(\tehb1/full_reg_131 ),
        .full_reg_reg(\oehb1/reg_en_165 ),
        .joinValid(\branch_9/joinValid ),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .reg_in(\generateBlocks[2].regblock/reg_in_164 ),
        .reg_value(\generateBlocks[2].regblock/reg_value_66 ),
        .reg_value_2(\generateBlocks[1].regblock/reg_value ),
        .reg_value_reg(Buffer_23_n_3),
        .rst(rst),
        .tehb1_valid(tehb1_valid));
  design_1_sparseDemo_0_0_merge_50 phi_n4
       (.Buffer_15_validArray_0(Buffer_15_validArray_0),
        .Buffer_23_validArray_0(Buffer_23_validArray_0),
        .D(tehb_data_in_167),
        .E(\oehb1/reg_en_169 ),
        .clk(clk),
        .\data_reg_reg[31] (fork_9_dataInArray_0),
        .\data_reg_reg[31]_0 (Buffer_15_dataOutArray_0),
        .\data_reg_reg[31]_1 (forkC_19_n_5),
        .forkC_19_validArray_1(forkC_19_validArray_1),
        .full_reg(\tehb1/full_reg_170 ),
        .full_reg_0(\tehb1/full_reg_177 ),
        .full_reg_2(\tehb1/full_reg_131 ),
        .joinValid(\branch_10/joinValid ),
        .phi_n7_pValidArray_1(phi_n7_pValidArray_1),
        .reg_in(\generateBlocks[1].regblock/reg_in_168 ),
        .reg_value(\generateBlocks[1].regblock/reg_value_65 ),
        .reg_value_1(\generateBlocks[1].regblock/reg_value ),
        .reg_value_reg(Buffer_23_n_3),
        .rst(rst),
        .tehb1_valid(tehb1_valid_89));
  design_1_sparseDemo_0_0_merge_51 phi_n5
       (.Buffer_23_validArray_0(Buffer_23_validArray_0),
        .D(tehb_data_in_171),
        .E(phi_n5_n_1),
        .Q(branch_16_dataInArray_0),
        .clk(clk),
        .\data_reg_reg[31] (Buffer_13_dataOutArray_0),
        .\data_reg_reg[31]_0 (forkC_19_n_6),
        .forkC_19_validArray_1(forkC_19_validArray_1),
        .full_reg(\tehb1/full_reg_173 ),
        .full_reg_0(\tehb1/full_reg_181 ),
        .full_reg_1(\tehb1/full_reg_26 ),
        .full_reg_3(\tehb1/full_reg_131 ),
        .full_reg_reg(Buffer_13_validArray_0),
        .joinValid(\branch_11/joinValid ),
        .phi_n8_pValidArray_1(phi_n8_pValidArray_1),
        .reg_in(\generateBlocks[0].regblock/reg_in_172 ),
        .reg_value(\generateBlocks[0].regblock/reg_value_64 ),
        .reg_value_2(\generateBlocks[1].regblock/reg_value ),
        .reg_value_reg(Buffer_23_n_3),
        .rst(rst));
  design_1_sparseDemo_0_0_merge__parameterized1_52 phi_n6
       (.D(tehb_data_in_163),
        .E(phi_n3_n_1),
        .Q(data_reg_174),
        .clk(clk),
        .\data_reg_reg[13] (phi_n6_dataOutArray_0),
        .full_reg(\tehb1/full_reg_175 ),
        .full_reg_0(\tehb1/full_reg_22 ),
        .joinValid(\branch_9/joinValid ),
        .phi_n6_pValidArray_1(phi_n6_pValidArray_1),
        .rst(rst));
  design_1_sparseDemo_0_0_merge__parameterized1_53 phi_n7
       (.D(tehb_data_in_167),
        .E(Buffer_5_n_0),
        .Q(data_reg_176),
        .clk(clk),
        .\data_reg_reg[31] (phi_n7_dataOutArray_0),
        .full_reg(\tehb1/full_reg_177 ),
        .full_reg_reg(Buffer_5_n_2),
        .rst(rst));
  design_1_sparseDemo_0_0_merge__parameterized1_54 phi_n8
       (.D(tehb_data_in_171),
        .E(phi_n8_n_1),
        .Q(data_reg_178),
        .clk(clk),
        .\dataOutArray[0] (icmp_27_dataOutArray_0),
        .\data_reg_reg[31] (phi_n8_dataOutArray_0),
        .\data_reg_reg[31]_0 (phi_n5_n_1),
        .full_reg(\tehb1/full_reg_181 ),
        .full_reg_0(\tehb1/full_reg_26 ),
        .full_reg_1(\tehb1/full_reg_9 ),
        .full_reg_reg(phi_n8_n_2),
        .full_reg_reg_0(\oehb1/reg_en_180 ),
        .icmp_27_validArray_0(icmp_27_validArray_0),
        .joinValid(\branch_11/joinValid ),
        .phi_n8_pValidArray_1(phi_n8_pValidArray_1),
        .reg_value(\generateBlocks[0].regblock/reg_value_77 ),
        .rst(rst),
        .validArray0(\oehb1/validArray0_179 ),
        .\validArray_reg[0] (Buffer_6_validArray_0));
  design_1_sparseDemo_0_0_merge_55 phi_n9
       (.ValidArray(Buffer_20_validArray_0),
        .clk(clk),
        .end_valid(end_valid),
        .full_reg(\tehb1/full_reg_182 ),
        .full_reg_0(\tehb/full_reg ),
        .rst(rst));
  design_1_sparseDemo_0_0_ret_op ret_0
       (.ValidArray(Buffer_20_validArray_0),
        .clk(clk),
        .end_ready(end_ready),
        .full_reg(\tehb/full_reg ),
        .full_reg_0(\tehb1/full_reg_182 ),
        .rst(rst));
  design_1_sparseDemo_0_0_start_node start_0
       (.clk(clk),
        .full_reg_reg(forkC_17_n_0),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0),
        .start_ready(start_ready),
        .start_valid(start_valid));
endmodule

(* ORIG_REF_NAME = "ss_Static" *) 
module design_1_sparseDemo_0_0_ss_Static
   (validArray,
    CO,
    Q,
    \k_0_reg_94_reg[31] ,
    \buf_in_reg[1][31]_0 ,
    C_ce0,
    reg_in,
    \buf_in_reg[3]_7 ,
    C_address0,
    \buf_in_reg[2]_8 ,
    C_d0,
    clk,
    rst,
    E,
    B_val_q0,
    a,
    DI,
    \ap_CS_fsm_reg[2] ,
    B_id_q0,
    \C_addr_reg_182_reg[7] ,
    S,
    ap_ce,
    D,
    full_reg,
    MC_B_ptr_validArray_1,
    ap_NS_fsm4_carry__0_i_9,
    ap_NS_fsm4_carry__0_i_9_0,
    load_21_pValidArray_0,
    full_reg_0,
    load_21_dataOutArray_0,
    ap_ready,
    \k_0_reg_94_reg[0] ,
    call_0_pValidArray_3,
    full_reg_1,
    \dataOutArray[0] ,
    reg_value,
    pValidAndForkStop,
    call_0_pValidArray_0,
    \buf_in_reg[3][13]_0 ,
    \buf_in_reg[3][12]_0 ,
    call_0_pValidArray_2,
    load_18_dataOutArray_0,
    C_q0);
  output [0:0]validArray;
  output [0:0]CO;
  output [2:0]Q;
  output [31:0]\k_0_reg_94_reg[31] ;
  output [31:0]\buf_in_reg[1][31]_0 ;
  output C_ce0;
  output reg_in;
  output [13:0]\buf_in_reg[3]_7 ;
  output [13:0]C_address0;
  output [31:0]\buf_in_reg[2]_8 ;
  output [31:0]C_d0;
  input clk;
  input rst;
  input [0:0]E;
  input [31:0]B_val_q0;
  input [31:0]a;
  input [7:0]DI;
  input [7:0]\ap_CS_fsm_reg[2] ;
  input [12:0]B_id_q0;
  input [7:0]\C_addr_reg_182_reg[7] ;
  input [5:0]S;
  input ap_ce;
  input [31:0]D;
  input full_reg;
  input MC_B_ptr_validArray_1;
  input [15:0]ap_NS_fsm4_carry__0_i_9;
  input [15:0]ap_NS_fsm4_carry__0_i_9_0;
  input load_21_pValidArray_0;
  input full_reg_0;
  input [31:0]load_21_dataOutArray_0;
  input ap_ready;
  input \k_0_reg_94_reg[0] ;
  input call_0_pValidArray_3;
  input full_reg_1;
  input [0:0]\dataOutArray[0] ;
  input reg_value;
  input pValidAndForkStop;
  input call_0_pValidArray_0;
  input [0:0]\buf_in_reg[3][13]_0 ;
  input [12:0]\buf_in_reg[3][12]_0 ;
  input call_0_pValidArray_2;
  input [31:0]load_18_dataOutArray_0;
  input [31:0]C_q0;

  wire [12:0]B_id_q0;
  wire [31:0]B_val_q0;
  wire [0:0]CO;
  wire [7:0]\C_addr_reg_182_reg[7] ;
  wire [13:0]C_address0;
  wire C_ce0;
  wire [31:0]C_d0;
  wire [31:0]C_q0;
  wire [31:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire MC_B_ptr_validArray_1;
  wire [2:0]Q;
  wire [5:0]S;
  wire [31:0]a;
  wire [7:0]\ap_CS_fsm_reg[2] ;
  wire [15:0]ap_NS_fsm4_carry__0_i_9;
  wire [15:0]ap_NS_fsm4_carry__0_i_9_0;
  wire ap_ce;
  wire ap_ready;
  wire [31:0]\buf_in_reg[0]_5 ;
  wire [31:0]\buf_in_reg[1][31]_0 ;
  wire [31:0]\buf_in_reg[2]_8 ;
  wire [12:0]\buf_in_reg[3][12]_0 ;
  wire [0:0]\buf_in_reg[3][13]_0 ;
  wire [13:0]\buf_in_reg[3]_7 ;
  wire call_0_pValidArray_0;
  wire call_0_pValidArray_2;
  wire call_0_pValidArray_3;
  wire clk;
  wire [0:0]\dataOutArray[0] ;
  wire full_reg;
  wire full_reg_0;
  wire full_reg_1;
  wire func_n_1;
  wire \k_0_reg_94_reg[0] ;
  wire [31:0]\k_0_reg_94_reg[31] ;
  wire [31:0]load_18_dataOutArray_0;
  wire [31:0]load_21_dataOutArray_0;
  wire load_21_pValidArray_0;
  wire pValidAndForkStop;
  wire reg_in;
  wire reg_value;
  wire rst;
  wire [0:0]validArray;

  FDCE \buf_in_reg[0][0] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[0]),
        .Q(\buf_in_reg[0]_5 [0]));
  FDCE \buf_in_reg[0][10] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[10]),
        .Q(\buf_in_reg[0]_5 [10]));
  FDCE \buf_in_reg[0][11] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[11]),
        .Q(\buf_in_reg[0]_5 [11]));
  FDCE \buf_in_reg[0][12] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[12]),
        .Q(\buf_in_reg[0]_5 [12]));
  FDCE \buf_in_reg[0][13] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[13]),
        .Q(\buf_in_reg[0]_5 [13]));
  FDCE \buf_in_reg[0][14] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[14]),
        .Q(\buf_in_reg[0]_5 [14]));
  FDCE \buf_in_reg[0][15] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[15]),
        .Q(\buf_in_reg[0]_5 [15]));
  FDCE \buf_in_reg[0][16] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[16]),
        .Q(\buf_in_reg[0]_5 [16]));
  FDCE \buf_in_reg[0][17] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[17]),
        .Q(\buf_in_reg[0]_5 [17]));
  FDCE \buf_in_reg[0][18] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[18]),
        .Q(\buf_in_reg[0]_5 [18]));
  FDCE \buf_in_reg[0][19] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[19]),
        .Q(\buf_in_reg[0]_5 [19]));
  FDCE \buf_in_reg[0][1] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[1]),
        .Q(\buf_in_reg[0]_5 [1]));
  FDCE \buf_in_reg[0][20] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[20]),
        .Q(\buf_in_reg[0]_5 [20]));
  FDCE \buf_in_reg[0][21] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[21]),
        .Q(\buf_in_reg[0]_5 [21]));
  FDCE \buf_in_reg[0][22] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[22]),
        .Q(\buf_in_reg[0]_5 [22]));
  FDCE \buf_in_reg[0][23] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[23]),
        .Q(\buf_in_reg[0]_5 [23]));
  FDCE \buf_in_reg[0][24] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[24]),
        .Q(\buf_in_reg[0]_5 [24]));
  FDCE \buf_in_reg[0][25] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[25]),
        .Q(\buf_in_reg[0]_5 [25]));
  FDCE \buf_in_reg[0][26] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[26]),
        .Q(\buf_in_reg[0]_5 [26]));
  FDCE \buf_in_reg[0][27] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[27]),
        .Q(\buf_in_reg[0]_5 [27]));
  FDCE \buf_in_reg[0][28] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[28]),
        .Q(\buf_in_reg[0]_5 [28]));
  FDCE \buf_in_reg[0][29] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[29]),
        .Q(\buf_in_reg[0]_5 [29]));
  FDCE \buf_in_reg[0][2] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[2]),
        .Q(\buf_in_reg[0]_5 [2]));
  FDCE \buf_in_reg[0][30] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[30]),
        .Q(\buf_in_reg[0]_5 [30]));
  FDCE \buf_in_reg[0][31] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[31]),
        .Q(\buf_in_reg[0]_5 [31]));
  FDCE \buf_in_reg[0][3] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[3]),
        .Q(\buf_in_reg[0]_5 [3]));
  FDCE \buf_in_reg[0][4] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[4]),
        .Q(\buf_in_reg[0]_5 [4]));
  FDCE \buf_in_reg[0][5] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[5]),
        .Q(\buf_in_reg[0]_5 [5]));
  FDCE \buf_in_reg[0][6] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[6]),
        .Q(\buf_in_reg[0]_5 [6]));
  FDCE \buf_in_reg[0][7] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[7]),
        .Q(\buf_in_reg[0]_5 [7]));
  FDCE \buf_in_reg[0][8] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[8]),
        .Q(\buf_in_reg[0]_5 [8]));
  FDCE \buf_in_reg[0][9] 
       (.C(clk),
        .CE(call_0_pValidArray_0),
        .CLR(rst),
        .D(load_21_dataOutArray_0[9]),
        .Q(\buf_in_reg[0]_5 [9]));
  FDCE \buf_in_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(\buf_in_reg[1][31]_0 [0]));
  FDCE \buf_in_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(\buf_in_reg[1][31]_0 [10]));
  FDCE \buf_in_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(\buf_in_reg[1][31]_0 [11]));
  FDCE \buf_in_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(\buf_in_reg[1][31]_0 [12]));
  FDCE \buf_in_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(\buf_in_reg[1][31]_0 [13]));
  FDCE \buf_in_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(\buf_in_reg[1][31]_0 [14]));
  FDCE \buf_in_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(\buf_in_reg[1][31]_0 [15]));
  FDCE \buf_in_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[16]),
        .Q(\buf_in_reg[1][31]_0 [16]));
  FDCE \buf_in_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[17]),
        .Q(\buf_in_reg[1][31]_0 [17]));
  FDCE \buf_in_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[18]),
        .Q(\buf_in_reg[1][31]_0 [18]));
  FDCE \buf_in_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[19]),
        .Q(\buf_in_reg[1][31]_0 [19]));
  FDCE \buf_in_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(\buf_in_reg[1][31]_0 [1]));
  FDCE \buf_in_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[20]),
        .Q(\buf_in_reg[1][31]_0 [20]));
  FDCE \buf_in_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[21]),
        .Q(\buf_in_reg[1][31]_0 [21]));
  FDCE \buf_in_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[22]),
        .Q(\buf_in_reg[1][31]_0 [22]));
  FDCE \buf_in_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[23]),
        .Q(\buf_in_reg[1][31]_0 [23]));
  FDCE \buf_in_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[24]),
        .Q(\buf_in_reg[1][31]_0 [24]));
  FDCE \buf_in_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[25]),
        .Q(\buf_in_reg[1][31]_0 [25]));
  FDCE \buf_in_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[26]),
        .Q(\buf_in_reg[1][31]_0 [26]));
  FDCE \buf_in_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[27]),
        .Q(\buf_in_reg[1][31]_0 [27]));
  FDCE \buf_in_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[28]),
        .Q(\buf_in_reg[1][31]_0 [28]));
  FDCE \buf_in_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[29]),
        .Q(\buf_in_reg[1][31]_0 [29]));
  FDCE \buf_in_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(\buf_in_reg[1][31]_0 [2]));
  FDCE \buf_in_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[30]),
        .Q(\buf_in_reg[1][31]_0 [30]));
  FDCE \buf_in_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[31]),
        .Q(\buf_in_reg[1][31]_0 [31]));
  FDCE \buf_in_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(\buf_in_reg[1][31]_0 [3]));
  FDCE \buf_in_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(\buf_in_reg[1][31]_0 [4]));
  FDCE \buf_in_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(\buf_in_reg[1][31]_0 [5]));
  FDCE \buf_in_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(\buf_in_reg[1][31]_0 [6]));
  FDCE \buf_in_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(\buf_in_reg[1][31]_0 [7]));
  FDCE \buf_in_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(\buf_in_reg[1][31]_0 [8]));
  FDCE \buf_in_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(\buf_in_reg[1][31]_0 [9]));
  FDCE \buf_in_reg[2][0] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[0]),
        .Q(\buf_in_reg[2]_8 [0]));
  FDCE \buf_in_reg[2][10] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[10]),
        .Q(\buf_in_reg[2]_8 [10]));
  FDCE \buf_in_reg[2][11] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[11]),
        .Q(\buf_in_reg[2]_8 [11]));
  FDCE \buf_in_reg[2][12] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[12]),
        .Q(\buf_in_reg[2]_8 [12]));
  FDCE \buf_in_reg[2][13] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[13]),
        .Q(\buf_in_reg[2]_8 [13]));
  FDCE \buf_in_reg[2][14] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[14]),
        .Q(\buf_in_reg[2]_8 [14]));
  FDCE \buf_in_reg[2][15] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[15]),
        .Q(\buf_in_reg[2]_8 [15]));
  FDCE \buf_in_reg[2][16] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[16]),
        .Q(\buf_in_reg[2]_8 [16]));
  FDCE \buf_in_reg[2][17] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[17]),
        .Q(\buf_in_reg[2]_8 [17]));
  FDCE \buf_in_reg[2][18] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[18]),
        .Q(\buf_in_reg[2]_8 [18]));
  FDCE \buf_in_reg[2][19] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[19]),
        .Q(\buf_in_reg[2]_8 [19]));
  FDCE \buf_in_reg[2][1] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[1]),
        .Q(\buf_in_reg[2]_8 [1]));
  FDCE \buf_in_reg[2][20] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[20]),
        .Q(\buf_in_reg[2]_8 [20]));
  FDCE \buf_in_reg[2][21] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[21]),
        .Q(\buf_in_reg[2]_8 [21]));
  FDCE \buf_in_reg[2][22] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[22]),
        .Q(\buf_in_reg[2]_8 [22]));
  FDCE \buf_in_reg[2][23] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[23]),
        .Q(\buf_in_reg[2]_8 [23]));
  FDCE \buf_in_reg[2][24] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[24]),
        .Q(\buf_in_reg[2]_8 [24]));
  FDCE \buf_in_reg[2][25] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[25]),
        .Q(\buf_in_reg[2]_8 [25]));
  FDCE \buf_in_reg[2][26] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[26]),
        .Q(\buf_in_reg[2]_8 [26]));
  FDCE \buf_in_reg[2][27] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[27]),
        .Q(\buf_in_reg[2]_8 [27]));
  FDCE \buf_in_reg[2][28] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[28]),
        .Q(\buf_in_reg[2]_8 [28]));
  FDCE \buf_in_reg[2][29] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[29]),
        .Q(\buf_in_reg[2]_8 [29]));
  FDCE \buf_in_reg[2][2] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[2]),
        .Q(\buf_in_reg[2]_8 [2]));
  FDCE \buf_in_reg[2][30] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[30]),
        .Q(\buf_in_reg[2]_8 [30]));
  FDCE \buf_in_reg[2][31] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[31]),
        .Q(\buf_in_reg[2]_8 [31]));
  FDCE \buf_in_reg[2][3] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[3]),
        .Q(\buf_in_reg[2]_8 [3]));
  FDCE \buf_in_reg[2][4] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[4]),
        .Q(\buf_in_reg[2]_8 [4]));
  FDCE \buf_in_reg[2][5] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[5]),
        .Q(\buf_in_reg[2]_8 [5]));
  FDCE \buf_in_reg[2][6] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[6]),
        .Q(\buf_in_reg[2]_8 [6]));
  FDCE \buf_in_reg[2][7] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[7]),
        .Q(\buf_in_reg[2]_8 [7]));
  FDCE \buf_in_reg[2][8] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[8]),
        .Q(\buf_in_reg[2]_8 [8]));
  FDCE \buf_in_reg[2][9] 
       (.C(clk),
        .CE(call_0_pValidArray_2),
        .CLR(rst),
        .D(load_18_dataOutArray_0[9]),
        .Q(\buf_in_reg[2]_8 [9]));
  FDCE \buf_in_reg[3][0] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [0]),
        .Q(\buf_in_reg[3]_7 [0]));
  FDCE \buf_in_reg[3][10] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [10]),
        .Q(\buf_in_reg[3]_7 [10]));
  FDCE \buf_in_reg[3][11] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [11]),
        .Q(\buf_in_reg[3]_7 [11]));
  FDCE \buf_in_reg[3][12] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [12]),
        .Q(\buf_in_reg[3]_7 [12]));
  FDCE \buf_in_reg[3][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\buf_in_reg[3][13]_0 ),
        .Q(\buf_in_reg[3]_7 [13]));
  FDCE \buf_in_reg[3][1] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [1]),
        .Q(\buf_in_reg[3]_7 [1]));
  FDCE \buf_in_reg[3][2] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [2]),
        .Q(\buf_in_reg[3]_7 [2]));
  FDCE \buf_in_reg[3][3] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [3]),
        .Q(\buf_in_reg[3]_7 [3]));
  FDCE \buf_in_reg[3][4] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [4]),
        .Q(\buf_in_reg[3]_7 [4]));
  FDCE \buf_in_reg[3][5] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [5]),
        .Q(\buf_in_reg[3]_7 [5]));
  FDCE \buf_in_reg[3][6] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [6]),
        .Q(\buf_in_reg[3]_7 [6]));
  FDCE \buf_in_reg[3][7] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [7]),
        .Q(\buf_in_reg[3]_7 [7]));
  FDCE \buf_in_reg[3][8] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [8]),
        .Q(\buf_in_reg[3]_7 [8]));
  FDCE \buf_in_reg[3][9] 
       (.C(clk),
        .CE(call_0_pValidArray_3),
        .CLR(rst),
        .D(\buf_in_reg[3][12]_0 [9]),
        .Q(\buf_in_reg[3]_7 [9]));
  design_1_sparseDemo_0_0_Static func
       (.B_id_q0(B_id_q0),
        .B_val_q0(B_val_q0),
        .CO(CO),
        .\C_addr_reg_182_reg[7]_0 (\C_addr_reg_182_reg[7] ),
        .C_address0(C_address0),
        .C_ce0(C_ce0),
        .C_d0(C_d0),
        .C_q0(C_q0),
        .D({D[30],D[28],D[26],D[24],D[22],D[20],D[18],D[16],D[14],D[12],D[10],D[8],D[6],D[4],D[2],D[0]}),
        .DI(DI),
        .E(E),
        .MC_B_ptr_validArray_1(MC_B_ptr_validArray_1),
        .Q(Q),
        .S(S),
        .a(a),
        .\ap_CS_fsm_reg[1]_0 (func_n_1),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_NS_fsm4_carry__0_i_9_0({\buf_in_reg[1][31]_0 [31],\buf_in_reg[1][31]_0 [29],\buf_in_reg[1][31]_0 [27],\buf_in_reg[1][31]_0 [25],\buf_in_reg[1][31]_0 [23],\buf_in_reg[1][31]_0 [21],\buf_in_reg[1][31]_0 [19],\buf_in_reg[1][31]_0 [17],\buf_in_reg[1][31]_0 [15],\buf_in_reg[1][31]_0 [13],\buf_in_reg[1][31]_0 [11],\buf_in_reg[1][31]_0 [9],\buf_in_reg[1][31]_0 [7],\buf_in_reg[1][31]_0 [5],\buf_in_reg[1][31]_0 [3],\buf_in_reg[1][31]_0 [1]}),
        .ap_NS_fsm4_carry__0_i_9_1(ap_NS_fsm4_carry__0_i_9),
        .ap_NS_fsm4_carry__0_i_9_2(ap_NS_fsm4_carry__0_i_9_0),
        .ap_ce(ap_ce),
        .ap_ready(ap_ready),
        .\buf_in_reg[0]_5 (\buf_in_reg[0]_5 ),
        .call_0_pValidArray_3(call_0_pValidArray_3),
        .clk(clk),
        .full_reg(full_reg),
        .full_reg_0(full_reg_0),
        .\k_0_reg_94_reg[0]_0 (\k_0_reg_94_reg[0] ),
        .\k_0_reg_94_reg[31]_0 (\k_0_reg_94_reg[31] ),
        .load_21_dataOutArray_0(load_21_dataOutArray_0),
        .load_21_pValidArray_0(load_21_pValidArray_0),
        .rst(rst));
  design_1_sparseDemo_0_0_OEHB__parameterized0 ob
       (.clk(clk),
        .\dataOutArray[0] (\dataOutArray[0] ),
        .full_reg_1(full_reg_1),
        .pValidAndForkStop(pValidAndForkStop),
        .reg_in(reg_in),
        .reg_value(reg_value),
        .rst(rst),
        .validArray(validArray),
        .\validArray_reg[0]_0 (func_n_1));
endmodule

(* ORIG_REF_NAME = "start_node" *) 
module design_1_sparseDemo_0_0_start_node
   (start_0_validArray_0,
    start_ready,
    clk,
    rst,
    full_reg_reg,
    start_valid);
  output start_0_validArray_0;
  output start_ready;
  input clk;
  input rst;
  input full_reg_reg;
  input start_valid;

  wire clk;
  wire full_reg_reg;
  wire rst;
  wire set;
  wire set_i_1_n_0;
  wire start_0_validArray_0;
  wire start_internal;
  wire start_internal_i_1_n_0;
  wire start_ready;
  wire start_valid;

  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hE)) 
    set_i_1
       (.I0(start_valid),
        .I1(set),
        .O(set_i_1_n_0));
  FDCE set_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(set_i_1_n_0),
        .Q(set));
  design_1_sparseDemo_0_0_elasticBuffer startBuff
       (.clk(clk),
        .full_reg_reg(full_reg_reg),
        .rst(rst),
        .start_0_validArray_0(start_0_validArray_0),
        .start_internal(start_internal),
        .start_ready(start_ready));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    start_internal_i_1
       (.I0(start_valid),
        .I1(set),
        .O(start_internal_i_1_n_0));
  FDCE start_internal_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(start_internal_i_1_n_0),
        .Q(start_internal));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
