<module name="MCASP_0__CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCASP_REV" acronym="MCASP_REV" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x44300A02" description="Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_PWRIDLESYSCONFIG" acronym="MCASP_PWRIDLESYSCONFIG" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OTHER" width="4" begin="5" end="2" resetval="0x0" description="Reserved for future programming." range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="1" end="0" resetval="0x2" description="Power management Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state. 0h (R/W) = Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e. regardless of the IP module's internal requirements. Backup mode, for debug only. 1h (R/W) = No-idle mode: local target never enters idle state. Backup mode, for debug only. 2h (R/W) = Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PFUNC" acronym="MCASP_PFUNC" offset="0x10" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines if AFSR pin functions as McASP or GPIO. 0h (R/W) = Pin functions as McASP pin. 1h (R/W) = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines if AHCLKR pin functions as McASP or GPIO. 0h (R/W) = Pin functions as McASP pin. 1h (R/W) = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines if ACLKR pin functions as McASP or GPIO. 0h (R/W) = Pin functions as McASP pin. 1h (R/W) = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines if AFSX pin functions as McASP or GPIO. 0h (R/W) = Pin functions as McASP pin. 1h (R/W) = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines if AHCLKX pin functions as McASP or GPIO. 0h (R/W) = Pin functions as McASP pin. 1h (R/W) = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines if ACLKX pin functions as McASP or GPIO. 0h (R/W) = Pin functions as McASP pin. 1h (R/W) = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines if AMUTE pin functions as McASP or GPIO. 0h (R/W) = Pin functions as McASP pin. 1h (R/W) = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="24" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Determines if AXRn pin functions as McASP or GPIO. 0h (R/W) = Pin functions as McASP pin. 1h (R/W) = Pin functions as GPIO pin." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDIR" acronym="MCASP_PDIR" offset="0x14" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines if AFSR pin functions as an input or output. 0h (R/W) = Pin functions as input. 1h (R/W) = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines if AHCLKR pin functions as an input or output. 0h (R/W) = Pin functions as input. 1h (R/W) = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines if ACLKR pin functions as an input or output. 0h (R/W) = Pin functions as input. 1h (R/W) = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines if AFSX pin functions as an input or output. 0h (R/W) = Pin functions as input. 1h (R/W) = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines if AHCLKX pin functions as an input or output. 0h (R/W) = Pin functions as input. 1h (R/W) = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines if ACLKX pin functions as an input or output. 0h (R/W) = Pin functions as input. 1h (R/W) = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines if AMUTE pin functions as an input or output. 0h (R/W) = Pin functions as input. 1h (R/W) = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="24" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Determines if AXRn pin functions as an input or output. 0h (R/W) = Pin functions as input. 1h (R/W) = Pin functions as output." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDOUT" acronym="MCASP_PDOUT" offset="0x18" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines drive on AFSR output pin when the corresponding 0h (R/W) = Pin drives low. 1h (R/W) = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines drive on AHCLKR output pin when the corresponding 0h (R/W) = Pin drives low. 1h (R/W) = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines drive on ACLKR output pin when the corresponding 0h (R/W) = Pin drives low. 1h (R/W) = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines drive on AFSX output pin when the corresponding 0h (R/W) = Pin drives low. 1h (R/W) = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines drive on AHCLKX output pin when the corresponding 0h (R/W) = Pin drives low. 1h (R/W) = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines drive on ACLKX output pin when the corresponding 0h (R/W) = Pin drives low. 1h (R/W) = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines drive on AMUTE output pin when the corresponding 0h (R/W) = Pin drives low. 1h (R/W) = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="24" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Determines drive on AXR[n] output pin when the corresponding 0h (R/W) = Pin drives low. 1h (R/W) = Pin drives high." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDIN" acronym="MCASP_PDIN" offset="0x1C" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Logic level on AFSR pin. 0h (R/W) = Pin is logic low. 1h (R/W) = Pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Logic level on AHCLKR pin. 0h (R/W) = Pin is logic low. 1h (R/W) = Pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Logic level on ACLKR pin. 0h (R/W) = Pin is logic low. 1h (R/W) = Pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Logic level on AFSX pin. 0h (R/W) = Pin is logic low. 1h (R/W) = Pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Logic level on AHCLKX pin. 0h (R/W) = Pin is logic low. 1h (R/W) = Pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Logic level on ACLKX pin. 0h (R/W) = Pin is logic low. 1h (R/W) = Pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Logic level on AMUTE pin. 0h (R/W) = Pin is logic low. 1h (R/W) = Pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="24" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Logic level on AXR[n] pin. 0h (R/W) = Pin is logic low. 1h (R/W) = Pin is logic high." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDSET" acronym="MCASP_PDSET" offset="0x1C" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Logic level on AFSR pin. 0h (W) = No effect 1h (W) = MACSP_PDOUT[31] bit is set to 1" range="" rwaccess="W"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Logic level on AHCLKR pin. 0h (W) = No effect 1h (W) = MACSP_PDOUT[30] bit is set to 1" range="" rwaccess="W"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Logic level on ACLKR pin. 0h (W) = No effect 1h (W) = MACSP_PDOUT[29] bit is set to 1" range="" rwaccess="W"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Logic level on AFSX pin. 0h (W) = No effect 1h (W) = MACSP_PDOUT[28] bit is set to 1" range="" rwaccess="W"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Logic level on AHCLKX pin. 0h (W) = No effect 1h (W) = MACSP_PDOUT[27] bit is set to 1" range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Logic level on ACLKX pin. 0h (W) = No effect 1h (W) = MACSP_PDOUT[26] bit is set to 1" range="" rwaccess="W"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Logic level on AMUTE pin. 0h (W) = No effect 1h (W) = MACSP_PDOUT[25] bit is set to 1" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="21" begin="24" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Logic level on AXR[n] pin. 0h (W) = No effect 1h (W) = MACSP_PDOUT[3-0] bits is set to 1" range="" rwaccess="W"/>
  </register>
  <register id="MCASP_PDCLR" acronym="MCASP_PDCLR" offset="0x20" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Allows the corresponding AFSR bit in 0h (R/W) = No effect. 1h (R/W) =" range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Allows the corresponding AHCLKR bit in 0h (R/W) = No effect. 1h (R/W) =" range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Allows the corresponding ACLKR bit in 0h (R/W) = No effect. 1h (R/W) =" range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Allows the corresponding AFSX bit in 0h (R/W) = No effect. 1h (R/W) =" range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Allows the corresponding AHCLKX bit in 0h (R/W) = No effect. 1h (R/W) =" range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Allows the corresponding ACLKX bit in 0h (R/W) = No effect. 1h (R/W) =" range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Allows the corresponding AMUTE bit in 0h (R/W) = No effect. 1h (R/W) =" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="24" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Allows the corresponding AXR[n] bit in 0h (R/W) = No effect. 1h (R/W) =" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_GBLCTL" acronym="MCASP_GBLCTL" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit. 0h (R/W) = Transmit frame sync generator is reset. 1h (R/W) = Transmit frame sync generator is active. When released from reset, the transmit frame sync generator begins counting serial clocks and generating frame sync as programmed." range="" rwaccess="RW"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit. 0h (R/W) = Transmit state machine is held in reset. AXRn pin state: If 1h (R/W) = Transmit state machine is released from reset. When released from reset, the transmit state machine immediately transfers data from XRBUF[n] to XRSR[n]. The transmit state machine sets the underrun flag (XUNDRN) in" range="" rwaccess="RW"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. By clearing then setting this bit, the transmit buffer is flushed to an empty state (XDATA = 1). If XSMRST = 1, XSRCLR = 1, XDATA = 1, and 0h (R/W) = Transmit serializers are cleared. 1h (R/W) = Transmit serializers are active. When the transmit serializers are first taken out of reset (XSRCLR changes from 0 to 1), the transmit data ready bit (XDATA) in" range="" rwaccess="RW"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit. 0h (R/W) = Transmit high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1h (R/W) = Transmit high-frequency clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit. 0h (R/W) = Transmit clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1 of its input. 1h (R/W) = Transmit clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit. 0h (R/W) = Receive frame sync generator is reset. 1h (R/W) = Receive frame sync generator is active. When released from reset, the receive frame sync generator begins counting serial clocks and generating frame sync as programmed." range="" rwaccess="RW"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit. 0h (R/W) = Receive state machine is held in reset. 1h (R/W) = Receive state machine is released from reset. When released from reset, the receive state machine immediately begins detecting frame sync and is ready to receive. Receive TDM time slot begins at slot 0 after reset is released." range="" rwaccess="RW"/>
    <bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. By clearing then setting this bit, the receive buffer is flushed. 0h (R/W) = Receive serializers are cleared. 1h (R/W) = Receive serializers are active." range="" rwaccess="RW"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit. 0h (R/W) = Receive high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1h (R/W) = Receive high-frequency clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive high-frequency clock divider reset enable bit. 0h (R/W) = Receive clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1 of its input. 1h (R/W) = Receive clock divider is running." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AMUTE" acronym="MCASP_AMUTE" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XDMAERR" width="1" begin="12" end="12" resetval="0x0" description="If transmit DMA error (XDMAERR), drive 0h (R/W) = Drive is disabled. Detection of transmit DMA error is ignored by 1h (R/W) = Drive is enabled (active). Upon detection of transmit DMA error," range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="11" end="11" resetval="0x0" description="If receive DMA error (RDMAERR), drive 0h (R/W) = Drive is disabled. Detection of receive DMA error is ignored by 1h (R/W) = Drive is enabled (active). Upon detection of receive DMA error," range="" rwaccess="RW"/>
    <bitfield id="XCKFAIL" width="1" begin="10" end="10" resetval="0x0" description="If transmit clock failure (XCKFAIL), drive 0h (R/W) = Drive is disabled. Detection of transmit clock failure is ignored by 1h (R/W) = Drive is enabled (active). Upon detection of transmit clock failure," range="" rwaccess="RW"/>
    <bitfield id="RCKFAIL" width="1" begin="9" end="9" resetval="0x0" description="If receive clock failure (RCKFAIL), drive 0h (R/W) = Drive is disabled. Detection of receive clock failure is ignored by 1h (R/W) = Drive is enabled (active). Upon detection of receive clock failure," range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="8" end="8" resetval="0x0" description="If unexpected transmit frame sync error (XSYNCERR), drive 0h (R/W) = Drive is disabled. Detection of unexpected transmit frame sync error is ignored by 1h (R/W) = Drive is enabled (active). Upon detection of unexpected transmit frame sync error," range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="7" end="7" resetval="0x0" description="If unexpected receive frame sync error (RSYNCERR), drive 0h (R/W) = Drive is disabled. Detection of unexpected receive frame sync error is ignored by 1h (R/W) = Drive is enabled (active). Upon detection of unexpected receive frame sync error," range="" rwaccess="RW"/>
    <bitfield id="XUNDRN" width="1" begin="6" end="6" resetval="0x0" description="If transmit underrun error (XUNDRN), drive 0h (R/W) = Drive is disabled. Detection of transmit underrun error is ignored by 1h (R/W) = Drive is enabled (active). Upon detection of transmit underrun error," range="" rwaccess="RW"/>
    <bitfield id="ROVRN" width="1" begin="5" end="5" resetval="0x0" description="If receiver overrun error (ROVRN), drive 0h (R/W) = Drive is disabled. Detection of receiver overrun error is ignored by 1h (R/W) = Drive is enabled (active). Upon detection of receiver overrun error," range="" rwaccess="RW"/>
    <bitfield id="INSTAT" width="1" begin="4" end="4" resetval="0x0" description="Determines drive on AXRn pin when 0h (R/W) = AMUTEIN pin is inactive. 1h (R/W) = AMUTEIN pin is active. Audio mute in error is detected." range="" rwaccess="R"/>
    <bitfield id="INEN" width="1" begin="3" end="3" resetval="0x0" description="Drive 0h (R/W) = Drive is disabled. AMUTEIN is ignored by 1h (R/W) = Drive is enabled (active). INSTAT = 1 drives" range="" rwaccess="RW"/>
    <bitfield id="INPOL" width="1" begin="2" end="2" resetval="0x0" description="Audio mute in (AMUTEIN) polarity select bit. 0h (R/W) = Polarity is active high. A high on AMUTEIN sets INSTAT to 1. 1h (R/W) = Polarity is active low. A low on AM UTEIN sets INSTAT to 1." range="" rwaccess="RW"/>
    <bitfield id="MUTEN" width="2" begin="1" end="0" resetval="0x0" description="0h (R/W) = 1h (R/W) = 2h (R/W) = 3h (R/W) = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DLBCTL" acronym="MCASP_DLBCTL" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="3" end="2" resetval="0x0" description="Loopback generator mode bits. Applies only when loopback mode is enabled (DLBEN = 1). 0h (R/W) = Default and reserved on loopback mode (DLBEN = 1). When in non-loopback mode (DLBEN = 0), MODE should be left at default (00). When in loopback mode (DLBEN = 1), MODE = 00 is reserved and is not applicable. 1h (R/W) = Transmit clock and frame sync generators used by both transmit and receive sections. When in loopback mode (DLBEN = 1), MODE must be 01. 2h (R/W) = Reserved. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="ORD" width="1" begin="1" end="1" resetval="0x0" description="Loopback order bit when loopback mode is enabled (DLBEN = 1). 0h (R/W) = Odd serializers N + 1 transmit to even serializers N that receive. The corresponding serializers must be programmed properly. 1h (R/W) = Even serializers N transmit to odd serializers N + 1 that receive. The corresponding serializers must be programmed properly." range="" rwaccess="RW"/>
    <bitfield id="DLBEN" width="1" begin="0" end="0" resetval="0x0" description="Loopback mode enable bit. 0h (R/W) = Loopback mode is disabled. 1h (R/W) = Loopback mode is enabled." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCTL" acronym="MCASP_DITCTL" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VB" width="1" begin="3" end="3" resetval="0x0" description="Valid bit for odd time slots (DIT right subframe). 0h (R/W) = V bit is 0 during odd DIT subframes. 1h (R/W) = V bit is 1 during odd DIT subframes." range="" rwaccess="RW"/>
    <bitfield id="VA" width="1" begin="2" end="2" resetval="0x0" description="Valid bit for even time slots (DIT left subframe). 0h (R/W) = V bit is 0 during even DIT subframes. 1h (R/W) = V bit is 1 during even DIT subframes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DITEN" width="1" begin="0" end="0" resetval="0x0" description="DIT mode enable bit. DITEN should only be changed while the XSMRST bit in 0h (R/W) = DIT mode is disabled. Transmitter operates in TDM or burst mode. 1h (R/W) = DIT mode is enabled. Transmitter operates in DIT encoded mode." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RGBLCTL" acronym="MCASP_RGBLCTL" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit. A read of this bit returns the XFRST bit value of" range="" rwaccess="R"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit. A read of this bit returns the XSMRST bit value of" range="" rwaccess="R"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. A read of this bit returns the XSRCLR bit value of" range="" rwaccess="R"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit. A read of this bit returns the XHCLKRST bit value of" range="" rwaccess="R"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit. A read of this bit returns the XCLKRST bit value of" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit. A write to this bit affects the RFRST bit of 0h (R/W) = Receive frame sync generator is reset. 1h (R/W) = Receive frame sync generator is active." range="" rwaccess="RW"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit. A write to this bit affects the RSMRST bit of 0h (R/W) = Receive state machine is held in reset. 1h (R/W) = Receive state machine is released from reset." range="" rwaccess="RW"/>
    <bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. A write to this bit affects the RSRCLR bit of 0h (R/W) = Receive serializers are cleared. 1h (R/W) = Receive serializers are active." range="" rwaccess="RW"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit. A write to this bit affects the RHCLKRST bit of 0h (R/W) = Receive high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1h (R/W) = Receive high-frequency clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive clock divider reset enable bit. A write to this bit affects the RCLKRST bit of 0h (R/W) = Receive clock divider is held in reset. 1h (R/W) = Receive clock divider is running." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RMASK" acronym="MCASP_RMASK" offset="0x64" width="32" description="">
    <bitfield id="RMASK" width="32" begin="31" end="0" resetval="0x0" description="Receive data mask n enable bit. 0h (R/W) = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in 1h (R/W) = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RFMT" acronym="MCASP_RFMT" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RDATDLY" width="2" begin="17" end="16" resetval="0x0" description="Receive bit delay. 0h (R/W) = 0-bit delay. The first receive data bit, AXRn, occurs in same ACLKR cycle as the receive frame sync (AFSR). 1h (R/W) = 1-bit delay. The first receive data bit, AXRn, occurs one ACLKR cycle after the receive frame sync (AFSR). 2h (R/W) = 2-bit delay. The first receive data bit, AXRn, occurs two ACLKR cycles after the receive frame sync (AFSR). 3h (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="RRVRS" width="1" begin="15" end="15" resetval="0x0" description="Receive serial bitstream order. 0h (R/W) = Bitstream is LSB first. No bit reversal is performed in receive format bit reverse unit. 1h (R/W) = Bitstream is MSB first. Bit reversal is performed in receive format bit reverse unit." range="" rwaccess="RW"/>
    <bitfield id="RPAD" width="2" begin="14" end="13" resetval="0x0" description="Pad value for extra bits in slot not belonging to the word. This field only applies to bits when 0h (R/W) = Pad extra bits with 0. 1h (R/W) = Pad extra bits with 1. 2h (R/W) = Pad extra bits with one of the bits from the word as specified by RPBIT bits. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="RPBIT" width="5" begin="12" end="8" resetval="0x0" description="RPBIT value determines which bit (as read by the CPU or DMA from 0h (R/W) = Pad with bit 0 value. 1h (R/W) = Pad with bit 1 to bit 31 value from 1h to 1Fh." range="" rwaccess="RW"/>
    <bitfield id="RSSZ" width="4" begin="7" end="4" resetval="0x0" description="Receive slot size. 0h (R/W) = Reseved. 1h (R/W) = Reserved. 2h (R/W) = Reserved. 3h (R/W) = Slot size is 8 bits. 4h (R/W) = Reserved 5h (R/W) = Slot size is 12 bits. 6h (R/W) = Reserved 7h (R/W) = Slot size is 16 bits. 8h (R/W) = Reserved 9h (R/W) = Slot size is 20 bits. Ah (R/W) = Reserved Bh (R/W) = Slot size is 24 bits Ch (R/W) = Reserved Dh (R/W) = Slot size is 28 bits. Eh (R/W) = Reserved Fh (R/W) = Slot size is 32 bits." range="" rwaccess="RW"/>
    <bitfield id="RBUSEL" width="1" begin="3" end="3" resetval="0x0" description="Selects whether reads from serializer buffer XRBUF[n] originate from the configuration bus (CFG) or the data (DAT) port. 0h (R/W) = Reads from XRBUF[n] originate on data port. Reads from XRBUF[n] on configuration bus are ignored. 1h (R/W) = Reads from XRBUF[n] originate on configuration bus. Reads from XRBUF[n] on data port are ignored." range="" rwaccess="RW"/>
    <bitfield id="RROT" width="3" begin="2" end="0" resetval="0x0" description="Right-rotation value for receive rotate right format unit. 0h (R/W) = Rotate right by 0 (no rotation). 1h (R/W) = Rotate right by 4 bit positions. 2h (R/W) = Rotate right by 8 bit positions. 3h (R/W) = Rotate right by 12 bit positions. 4h (R/W) = Rotate right by 16 bit positions. 5h (R/W) = Rotate right by 20 bit positions. 6h (R/W) = Rotate right by 24 bit positions. 7h (R/W) = Rotate right by 28 bit positions." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AFSRCTL" acronym="MCASP_AFSRCTL" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RMOD" width="9" begin="15" end="7" resetval="0x0" description="Receive frame sync mode select bits. 1FFh = Reserved from 181h to 1FFh. 0h (R/W) = Burst mode. 1h (R/W) = Reserved. 2h (R/W) = 2-slot TDM (I2S mode) to 32-slot TDM from 2h to 20h. 21h (R/W) = Reserved from 21h to 17Fh. 180h (R/W) = 384-slot TDM (external DIR IC inputting 384-slot DIR frames to McASP over I2S interface). 181h (R/W) = Reserved from 181h to 1FFh." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FRWID" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync width select bit indicates the width of the receive frame sync (AFSR) during its active period. 0h (R/W) = Single bit. 1h (R/W) = Single word." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSRM" width="1" begin="1" end="1" resetval="0x0" description="Receive frame sync generation select bit. 0h (R/W) = Externally-generated receive frame sync. 1h (R/W) = Internally-generated receive frame sync." range="" rwaccess="RW"/>
    <bitfield id="FSRP" width="1" begin="0" end="0" resetval="0x0" description="Receive frame sync polarity select bit. 0h (R/W) = A rising edge on receive frame sync (AFSR) indicates the beginning of a frame. 1h (R/W) = A falling edge on receive frame sync (AFSR) indicates the beginning of a frame." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_ACLKRCTL" acronym="MCASP_ACLKRCTL" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKRP" width="1" begin="7" end="7" resetval="0x0" description="Receive bitstream clock polarity select bit. 0h (R/W) = Falling edge. Receiver samples data on the falling edge of the serial clock, so the external transmitter driving this receiver must shift data out on the rising edge of the serial clock. 1h (R/W) = Rising edge. Receiver samples data on the rising edge of the serial clock, so the external transmitter driving this receiver must shift data out on the falling edge of the serial clock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKRM" width="1" begin="5" end="5" resetval="0x0" description="Receive bit clock source bit. Note that this bit does not have any effect, if 0h (R/W) = External receive clock source from ACLKR pin. 1h (R/W) = Internal receive clock source from output of programmable bit clock divider." range="" rwaccess="RW"/>
    <bitfield id="CLKRDIV" width="5" begin="4" end="0" resetval="0x0" description="Receive bit clock divide ratio bits determine the divide-down ratio from AHCLKR to ACLKR. Note that this bit does not have any effect, if 0h (R/W) = Divide-by-1. 1h (R/W) = Divide-by-2. 2h (R/W) = Divide-by-3 to divide-by-32 from 2h to 1Fh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AHCLKRCTL" acronym="MCASP_AHCLKRCTL" offset="0x74" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HCLKRM" width="1" begin="15" end="15" resetval="0x0" description="Receive high-frequency clock source bit. 0h (R/W) = External receive high-frequency clock source from AHCLKR pin. 1h (R/W) = Internal receive high-frequency clock source from output of programmable high clock divider." range="" rwaccess="RW"/>
    <bitfield id="HCLKRP" width="1" begin="14" end="14" resetval="0x0" description="Receive bitstream high-frequency clock polarity select bit. 0h (R/W) = AHCLKR is not inverted before programmable bit clock divider. In the special case where the receive bit clock (ACLKR) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKRDIV = 0 in 1h (R/W) = AHCLKR is inverted before programmable bit clock divider. In the special case where the receive bit clock (ACLKR) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKRDIV = 0 in" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HCLKRDIV" width="12" begin="11" end="0" resetval="0x0" description="Receive high-frequency clock divide ratio bits determine the divide-down ratio from AUXCLK to AHCLKR. 0h (R/W) = Divide-by-1. 1h (R/W) = Divide-by-2. 2h (R/W) = Divide-by-3 to divide-by-4096 from 2h to FFFh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RTDM" acronym="MCASP_RTDM" offset="0x78" width="32" description="">
    <bitfield id="RTDMS" width="32" begin="31" end="0" resetval="0x0" description="Receiver mode during TDM time slot n. 0h (R/W) = Receive TDM time slot n is inactive. The receive serializer does not shift in data during this slot. 1h (R/W) = Receive TDM time slot n is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RINTCTL" acronym="MCASP_RINTCTL" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RSTAFRM" width="1" begin="7" end="7" resetval="0x0" description="Receive start of frame interrupt enable bit. 0h (R/W) = Interrupt is disabled. A receive start of frame interrupt does not generate a McASP receive interrupt (RINT). 1h (R/W) = Interrupt is enabled. A receive start of frame interrupt generates a McASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RDATA" width="1" begin="5" end="5" resetval="0x0" description="Receive data ready interrupt enable bit. 0h (R/W) = Interrupt is disabled. A receive data ready interrupt does not generate a McASP receive interrupt (RINT). 1h (R/W) = Interrupt is enabled. A receive data ready interrupt generates a McASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RLAST" width="1" begin="4" end="4" resetval="0x0" description="Receive last slot interrupt enable bit. 0h (R/W) = Interrupt is disabled. A receive last slot interrupt does not generate a McASP receive interrupt (RINT). 1h (R/W) = Interrupt is enabled. A receive last slot interrupt generates a McASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="3" end="3" resetval="0x0" description="Receive DMA error interrupt enable bit. 0h (R/W) = Interrupt is disabled. A receive DMA error interrupt does not generate a McASP receive interrupt (RINT). 1h (R/W) = Interrupt is enabled. A receive DMA error interrupt generates a McASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Receive clock failure interrupt enable bit. 0h (R/W) = Interrupt is disabled. A receive clock failure interrupt does not generate a McASP receive interrupt (RINT). 1h (R/W) = Interrupt is enabled. A receive clock failure interrupt generates a McASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected receive frame sync interrupt enable bit. 0h (R/W) = Interrupt is disabled. An unexpected receive frame sync interrupt does not generate a McASP receive interrupt (RINT). 1h (R/W) = Interrupt is enabled. An unexpected receive frame sync interrupt generates a McASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="ROVRN" width="1" begin="0" end="0" resetval="0x0" description="Receiver overrun interrupt enable bit. 0h (R/W) = Interrupt is disabled. A receiver overrun interrupt does not generate a McASP receive interrupt (RINT). 1h (R/W) = Interrupt is enabled. A receiver overrun interrupt generates a McASP receive interrupt (RINT)." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RSTAT" acronym="MCASP_RSTAT" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RERR" width="1" begin="8" end="8" resetval="0x0" description="RERR bit always returns a logic-OR of: ROVRN OR RSYNCERR OR RCKFAIL OR RDMAERR. Allows a single bit to be checked to determine if a receiver error interrupt has occurred. 0h (R/W) = No errors have occurred. 1h (R/W) = An error has occurred." range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="7" end="7" resetval="0x0" description="Receive DMA error flag. RDMAERR is set when the CPU or DMA reads more serializers through the data port in a given time slot than were programmed as receivers. Causes a receive interrupt (RINT), if this bit is set and RDMAERR in 0h (R/W) = Receive DMA error did not occur. 1h (R/W) = Receive DMA error did occur." range="" rwaccess="RW1C"/>
    <bitfield id="RSTAFRM" width="1" begin="6" end="6" resetval="0x0" description="Receive start of frame flag. Causes a receive interrupt (RINT), if this bit is set and RSTAFRM in 0h (R/W) = No new receive frame sync (AFSR) is detected. 1h (R/W) = A new receive frame sync (AFSR) is detected." range="" rwaccess="RW1C"/>
    <bitfield id="RDATA" width="1" begin="5" end="5" resetval="0x0" description="Receive data ready flag. Causes a receive interrupt (RINT), if this bit is set and RDATA in 0h (R/W) = No new data in 1h (R/W) = Data is transferred from XRSR to" range="" rwaccess="RW1C"/>
    <bitfield id="RLAST" width="1" begin="4" end="4" resetval="0x0" description="Receive last slot flag. RLAST is set along with RDATA, if the current slot is the last slot in a frame. Causes a receive interrupt (RINT), if this bit is set and RLAST in 0h (R/W) = Current slot is not the last slot in a frame. 1h (R/W) = Current slot is the last slot in a frame. RDATA is also set." range="" rwaccess="RW1C"/>
    <bitfield id="RTDMSLOT" width="1" begin="3" end="3" resetval="0x0" description="Returns the LSB of 0h (R/W) = Current TDM time slot is odd. 1h (R/W) = Current TDM time slot is even." range="" rwaccess="R"/>
    <bitfield id="RCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Receive clock failure flag. RCKFAIL is set when the receive clock failure detection circuit reports an error. Causes a receive interrupt (RINT), if this bit is set and RCKFAIL in 0h (R/W) = Receive clock failure did not occur. 1h (R/W) = Receive clock failure did occur." range="" rwaccess="RW1C"/>
    <bitfield id="RSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected receive frame sync flag. RSYNCERR is set when a new receive frame sync (AFSR) occurs before it is expected. Causes a receive interrupt (RINT), if this bit is set and RSYNCERR in 0h (R/W) = Unexpected receive frame sync did not occur. 1h (R/W) = Unexpected receive frame sync did occur." range="" rwaccess="RW1C"/>
    <bitfield id="ROVRN" width="1" begin="0" end="0" resetval="0x0" description="Receiver overrun flag. ROVRN is set when the receive serializer is instructed to transfer data from XRSR to 0h (R/W) = Receiver overrun did not occur. 1h (R/W) = Receiver overrun did occur." range="" rwaccess="RW1C"/>
  </register>
  <register id="MCASP_RSLOT" acronym="MCASP_RSLOT" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RSLOTCNT" width="9" begin="8" end="0" resetval="0x0" description="0-17Fh = Current receive time slot count. Legal values: 0 to 383 (17Fh). TDM function is not supported for &amp;amp;gt; 32 time slots. However, TDM time slot counter may count to 383 when used to receive a DIR block (transferred over TDM format)." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_RCLKCHK" acronym="MCASP_RCLKCHK" offset="0x88" width="32" description="">
    <bitfield id="RCNT" width="8" begin="31" end="24" resetval="0x0" description="Receive clock count value (from previous measurement). The clock circuit continually counts the number of system clocks for every 32 receive high-frequency master clock (AHCLKR) signals, and stores the count in RCNT until the next measurement is taken." range="" rwaccess="R"/>
    <bitfield id="RMAX" width="8" begin="23" end="16" resetval="0x0" description="Receive clock maximum boundary. This 8 bit unsigned value sets the maximum allowed boundary for the clock check counter after 32 receive high-frequency master clock (AHCLKR) signals have been received. If the current counter value is greater than RMAX after counting 32 AHCLKR signals, RCKFAIL in" range="" rwaccess="RW"/>
    <bitfield id="RMIN" width="8" begin="15" end="8" resetval="0x0" description="Receive clock minimum boundary. This 8 bit unsigned value sets the minimum allowed boundary for the clock check counter after 32 receive high-frequency master clock (AHCLKR) signals have been received. If RCNT is less than RMIN after counting 32 AHCLKR signals, RCKFAIL in" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RPS" width="4" begin="3" end="0" resetval="0x0" description="Receive clock check prescaler value. 0h (R/W) = McASP system clock divided by 1. 1h (R/W) = McASP system clock divided by 2. 2h (R/W) = McASP system clock divided by 4. 3h (R/W) = McASP system clock divided by 8. 4h (R/W) = McASP system clock divided by 16. 5h (R/W) = McASP system clock divided by 32. 6h (R/W) = McASP system clock divided by 64. 7h (R/W) = McASP system clock divided by 128. 8h (R/W) = McASP system clock divided by 256. 9h (R/W) = Reserved from 9h to Fh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_REVTCTL" acronym="MCASP_REVTCTL" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RDATDMA" width="1" begin="0" end="0" resetval="0x0" description="Receive data DMA request enable bit. If writing to this bit, always write the default value of 0. 0h (R/W) = Receive data DMA request is enabled. 1h (R/W) = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XGBLCTL" acronym="MCASP_XGBLCTL" offset="0xA0" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit. A write to this bit affects the XFRST bit of 0h (R/W) = Transmit frame sync generator is reset. 1h (R/W) = Transmit frame sync generator is active." range="" rwaccess="RW"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit. A write to this bit affects the XSMRST bit of 0h (R/W) = Transmit state machine is held in reset. 1h (R/W) = Transmit state machine is released from reset." range="" rwaccess="RW"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. A write to this bit affects the XSRCLR bit of 0h (R/W) = Transmit serializers are cleared. 1h (R/W) = Transmit serializers are active." range="" rwaccess="RW"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit. A write to this bit affects the XHCLKRST bit of 0h (R/W) = Transmit high-frequency clock divider is held in reset. 1h (R/W) = Transmit high-frequency clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit. A write to this bit affects the XCLKRST bit of 0h (R/W) = Transmit clock divider is held in reset. 1h (R/W) = Transmit clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit. A read of this bit returns the RFRST bit value of" range="" rwaccess="R"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit. A read of this bit returns the RSMRST bit value of" range="" rwaccess="R"/>
    <bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. A read of this bit returns the RSRSCLR bit value of" range="" rwaccess="R"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit. A read of this bit returns the RHCLKRST bit value of" range="" rwaccess="R"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive clock divider reset enable bit. A read of this bit returns the RCLKRST bit value of" range="" rwaccess="R"/>
  </register>
  <register id="MCASP_XMASK" acronym="MCASP_XMASK" offset="0xA4" width="32" description="">
    <bitfield id="XMASK" width="32" begin="31" end="0" resetval="0x0" description="Transmit data mask n enable bit. 0h (R/W) = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in 1h (R/W) = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XFMT" acronym="MCASP_XFMT" offset="0xA8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XDATDLY" width="2" begin="17" end="16" resetval="0x0" description="Transmit sync bit delay. 0h (R/W) = 0-bit delay. The first transmit data bit, AXRn, occurs in same ACLKX cycle as the transmit frame sync (AFSX). 1h (R/W) = 1-bit delay. The first transmit data bit, AXRn, occurs one ACLKX cycle after the transmit frame sync (AFSX). 2h (R/W) = 2-bit delay. The first transmit data bit, AXRn, occurs two ACLKX cycles after the transmit frame sync (AFSX). 3h (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="XRVRS" width="1" begin="15" end="15" resetval="0x0" description="Transmit serial bitstream order. 0h (R/W) = Bitstream is LSB first. No bit reversal is performed in transmit format bit reverse unit. 1h (R/W) = Bitstream is MSB first. Bit reversal is performed in transmit format bit reverse unit." range="" rwaccess="RW"/>
    <bitfield id="XPAD" width="2" begin="14" end="13" resetval="0x0" description="Pad value for extra bits in slot not belonging to word defined by 0h (R/W) = Pad extra bits with 0. 1h (R/W) = Pad extra bits with 1. 2h (R/W) = Pad extra bits with one of the bits from the word as specified by XPBIT bits. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="XPBIT" width="5" begin="12" end="8" resetval="0x0" description="XPBIT value determines which bit (as written by the CPU or DMA to 0h (R/W) = Pad with bit 0 value. 1h (R/W) = Pad with bit 1 to bit 31 value from 1h to 1Fh." range="" rwaccess="RW"/>
    <bitfield id="XSSZ" width="4" begin="7" end="4" resetval="0x0" description="Transmit slot size. 0h (R/W) = Reserved. 1h (R/W) = Reserved. 2h (R/W) = Reserved. 3h (R/W) = Slot size is 8 bits. 4h (R/W) = Reserved. 5h (R/W) = Slot size is 12 bits. 6h (R/W) = Reserved. 7h (R/W) = Slot size is 16 bits. 8h (R/W) = Reserved. 9h (R/W) = Slot size is 20 bits. Ah (R/W) = Reserved. Bh (R/W) = Slot size is 24 bits. Ch (R/W) = Reserved. Dh (R/W) = Slot size is 28 bits. Eh (R/W) = Reserved. Fh (R/W) = Slot size is 32 bits." range="" rwaccess="RW"/>
    <bitfield id="XBUSEL" width="1" begin="3" end="3" resetval="0x0" description="Selects whether writes to serializer buffer XRBUF[n] originate from the configuration bus (CFG) or the data (DAT) port. 0h (R/W) = Writes to XRBUF[n] originate from the data port. Writes to XRBUF[n] from the configuration bus are ignored with no effect to the McASP. 1h (R/W) = Writes to XRBUF[n] originate from the configuration bus. Writes to XRBUF[n] from the data port are ignored with no effect to the McASP." range="" rwaccess="RW"/>
    <bitfield id="XROT" width="3" begin="2" end="0" resetval="0x0" description="Right-rotation value for transmit rotate right format unit. 0h (R/W) = Rotate right by 0 (no rotation). 1h (R/W) = Rotate right by 4 bit positions. 2h (R/W) = Rotate right by 8 bit positions. 3h (R/W) = Rotate right by 12 bit positions. 4h (R/W) = Rotate right by 16 bit positions. 5h (R/W) = Rotate right by 20 bit positions. 6h (R/W) = Rotate right by 24 bit positions. 7h (R/W) = Rotate right by 28 bit positions." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AFSXCTL" acronym="MCASP_AFSXCTL" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XMOD" width="9" begin="15" end="7" resetval="0x0" description="Transmit frame sync mode select bits. 1FFh = Reserved from 181h to 1FFh. 0h (R/W) = Burst mode. 1h (R/W) = Reserved. 2h (R/W) = 2-slot TDM (I2S mode) to 32-slot TDM from 2h to 20h. 21h (R/W) = Reserved from 21h to 17Fh. 180h (R/W) = 384-slot DIT mode. 181h (R/W) = Reserved from 181h to 1FFh." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FXWID" width="1" begin="4" end="4" resetval="0x0" description="Transmit frame sync width select bit indicates the width of the transmit frame sync (AFSX) during its active period. 0h (R/W) = Single bit. 1h (R/W) = Single word." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSXM" width="1" begin="1" end="1" resetval="0x0" description="Transmit frame sync generation select bit. 0h (R/W) = Externally-generated transmit frame sync. 1h (R/W) = Internally-generated transmit frame sync." range="" rwaccess="RW"/>
    <bitfield id="FSXP" width="1" begin="0" end="0" resetval="0x0" description="Transmit frame sync polarity select bit. 0h (R/W) = A rising edge on transmit frame sync (AFSX) indicates the beginning of a frame. 1h (R/W) = A falling edge on transmit frame sync (AFSX) indicates the beginning of a frame." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_ACLKXCTL" acronym="MCASP_ACLKXCTL" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKXP" width="1" begin="7" end="7" resetval="0x0" description="Transmit bitstream clock polarity select bit. 0h (R/W) = Rising edge. External receiver samples data on the falling edge of the serial clock, so the transmitter must shift data out on the rising edge of the serial clock. 1h (R/W) = Falling edge. External receiver samples data on the rising edge of the serial clock, so the transmitter must shift data out on the falling edge of the serial clock." range="" rwaccess="RW"/>
    <bitfield id="ASYNC" width="1" begin="6" end="6" resetval="0x1" description="Transmit/receive operation asynchronous enable bit. 0h (R/W) = Synchronous. Transmit clock and frame sync provides the source for both the transmit and receive sections. 1h (R/W) = Asynchronous. Separate clock and frame sync used by transmit and receive sections." range="" rwaccess="RW"/>
    <bitfield id="CLKXM" width="1" begin="5" end="5" resetval="0x1" description="Transmit bit clock source bit. 0h (R/W) = External transmit clock source from ACLKX pin. 1h (R/W) = Internal transmit clock source from output of programmable bit clock divider." range="" rwaccess="RW"/>
    <bitfield id="CLKXDIV" width="5" begin="4" end="0" resetval="0x0" description="Transmit bit clock divide ratio bits determine the divide-down ratio from AHCLKX to ACLKX. 0h (R/W) = Divide-by-1. 1h (R/W) = Divide-by-2. 2h (R/W) = Divide-by-3 to divide-by-32 from 2h to 1Fh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AHCLKXCTL" acronym="MCASP_AHCLKXCTL" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HCLKXM" width="1" begin="15" end="15" resetval="0x0" description="Transmit high-frequency clock source bit. 0h (R/W) = External transmit high-frequency clock source from AHCLKX pin. 1h (R/W) = Internal transmit high-frequency clock source from output of programmable high clock divider." range="" rwaccess="RW"/>
    <bitfield id="HCLKXP" width="1" begin="14" end="14" resetval="0x0" description="Transmit bitstream high-frequency clock polarity select bit. 0h (R/W) = AHCLKX is not inverted before programmable bit clock divider. In the special case where the transmit bit clock (ACLKX) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKXDIV = 0 in 1h (R/W) = AHCLKX is inverted before programmable bit clock divider. In the special case where the transmit bit clock (ACLKX) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKXDIV = 0 in" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HCLKXDIV" width="12" begin="11" end="0" resetval="0x0" description="Transmit high-frequency clock divide ratio bits determine the divide-down ratio from AUXCLK to AHCLKX. 0h (R/W) = Divide-by-1. 1h (R/W) = Divide-by-2. 2h (R/W) = Divide-by-3 to divide-by-4096 from 2h to FFFh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XTDM" acronym="MCASP_XTDM" offset="0xB8" width="32" description="">
    <bitfield id="XTDMS" width="32" begin="31" end="0" resetval="0x0" description="Transmitter mode during TDM time slot n. 0h (R/W) = Transmit TDM time slot n is inactive. The transmit serializer does not shift out data during this slot. 1h (R/W) = Transmit TDM time slot n is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XINTCTL" acronym="MCASP_XINTCTL" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XSTAFRM" width="1" begin="7" end="7" resetval="0x0" description="Transmit start of frame interrupt enable bit. 0h (R/W) = Interrupt is disabled. A transmit start of frame interrupt does not generate a McASP transmit interrupt (XINT). 1h (R/W) = Interrupt is enabled. A transmit start of frame interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XDATA" width="1" begin="5" end="5" resetval="0x0" description="Transmit data ready interrupt enable bit. 0h (R/W) = Interrupt is disabled. A transmit data ready interrupt does not generate a McASP transmit interrupt (XINT). 1h (R/W) = Interrupt is enabled. A transmit data ready interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XLAST" width="1" begin="4" end="4" resetval="0x0" description="Transmit last slot interrupt enable bit. 0h (R/W) = Interrupt is disabled. A transmit last slot interrupt does not generate a McASP transmit interrupt (XINT). 1h (R/W) = Interrupt is enabled. A transmit last slot interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XDMAERR" width="1" begin="3" end="3" resetval="0x0" description="Transmit DMA error interrupt enable bit. 0h (R/W) = Interrupt is disabled. A transmit DMA error interrupt does not generate a McASP transmit interrupt (XINT). 1h (R/W) = Interrupt is enabled. A transmit DMA error interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Transmit clock failure interrupt enable bit. 0h (R/W) = Interrupt is disabled. A transmit clock failure interrupt does not generate a McASP transmit interrupt (XINT). 1h (R/W) = Interrupt is enabled. A transmit clock failure interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected transmit frame sync interrupt enable bit. 0h (R/W) = Interrupt is disabled. An unexpected transmit frame sync interrupt does not generate a McASP transmit interrupt (XINT). 1h (R/W) = Interrupt is enabled. An unexpected transmit frame sync interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XUNDRN" width="1" begin="0" end="0" resetval="0x0" description="Transmitter underrun interrupt enable bit. 0h (R/W) = Interrupt is disabled. A transmitter underrun interrupt does not generate a McASP transmit interrupt (XINT). 1h (R/W) = Interrupt is enabled. A transmitter underrun interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XSTAT" acronym="MCASP_XSTAT" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XERR" width="1" begin="8" end="8" resetval="0x0" description="XERR bit always returns a logic-OR of: XUNDRN OR XSYNCERR OR XCKFAIL OR XDMAERR. Allows a single bit to be checked to determine if a transmitter error interrupt has occurred. 0h (R/W) = No errors have occurred. 1h (R/W) = An error has occurred." range="" rwaccess="RW"/>
    <bitfield id="XDMAERR" width="1" begin="7" end="7" resetval="0x0" description="Transmit DMA error flag. XDMAERR is set when the CPU or DMA writes more serializers through the data port in a given time slot than were programmed as transmitters. Causes a transmit interrupt (XINT), if this bit is set and XDMAERR in 0h (R/W) = Transmit DMA error did not occur. 1h (R/W) = Transmit DMA error did occur." range="" rwaccess="RW1C"/>
    <bitfield id="XSTAFRM" width="1" begin="6" end="6" resetval="0x0" description="Transmit start of frame flag. Causes a transmit interrupt (XINT), if this bit is set and XSTAFRM in 0h (R/W) = No new transmit frame sync (AFSX) is detected. 1h (R/W) = A new transmit frame sync (AFSX) is detected." range="" rwaccess="RW1C"/>
    <bitfield id="XDATA" width="1" begin="5" end="5" resetval="0x0" description="Transmit data ready flag. Causes a transmit interrupt (XINT), if this bit is set and XDATA in 0h (R/W) = 1h (R/W) = Data is copied from" range="" rwaccess="RW1C"/>
    <bitfield id="XLAST" width="1" begin="4" end="4" resetval="0x0" description="Transmit last slot flag. XLAST is set along with XDATA, if the current slot is the last slot in a frame. Causes a transmit interrupt (XINT), if this bit is set and XLAST in 0h (R/W) = Current slot is not the last slot in a frame. 1h (R/W) = Current slot is the last slot in a frame. XDATA is also set." range="" rwaccess="RW1C"/>
    <bitfield id="XTDMSLOT" width="1" begin="3" end="3" resetval="0x0" description="Returns the LSB of 0h (R/W) = Current TDM time slot is odd. 1h (R/W) = Current TDM time slot is even." range="" rwaccess="R"/>
    <bitfield id="XCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Transmit clock failure flag. XCKFAIL is set when the transmit clock failure detection circuit reports an error. Causes a transmit interrupt (XINT), if this bit is set and XCKFAIL in 0h (R/W) = Transmit clock failure did not occur. 1h (R/W) = Transmit clock failure did occur." range="" rwaccess="RW1C"/>
    <bitfield id="XSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected transmit frame sync flag. XSYNCERR is set when a new transmit frame sync (AFSX) occurs before it is expected. Causes a transmit interrupt (XINT), if this bit is set and XSYNCERR in 0h (R/W) = Unexpected transmit frame sync did not occur. 1h (R/W) = Unexpected transmit frame sync did occur." range="" rwaccess="RW1C"/>
    <bitfield id="XUNDRN" width="1" begin="0" end="0" resetval="0x0" description="Transmitter underrun flag. XUNDRN is set when the transmit serializer is instructed to transfer data from 0h (R/W) = Transmitter underrun did not occur. 1h (R/W) = Transmitter underrun did occur. For details on McASP action upon underrun conditions, see Buffer Underrun Error - Transmitter." range="" rwaccess="RW1C"/>
  </register>
  <register id="MCASP_XSLOT" acronym="MCASP_XSLOT" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XSLOTCNT" width="10" begin="9" end="0" resetval="0x0" description="Current transmit time slot count. Legal values: 0 to 383 (17Fh). During reset, this counter value is 383 so the next count value, which is used to encode the first DIT group of data, will be 0 and encodes the B preamble. TDM function is not supported for &amp;amp;gt;32 time slots. However, TDM time slot counter may count to 383 when used to transmit a DIT block." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_XCLKCHK" acronym="MCASP_XCLKCHK" offset="0xC8" width="32" description="">
    <bitfield id="XCNT" width="8" begin="31" end="24" resetval="0x0" description="Transmit clock count value (from previous measurement). The clock circuit continually counts the number of system clocks for every 32 transmit high-frequency master clock (AHCLKX) signals, and stores the count in XCNT until the next measurement is taken." range="" rwaccess="R"/>
    <bitfield id="XMAX" width="8" begin="23" end="16" resetval="0x0" description="Transmit clock maximum boundary. This 8 bit unsigned value sets the maximum allowed boundary for the clock check counter after 32 transmit high-frequency master clock (AHCLKX) signals have been received. If the current counter value is greater than XMAX after counting 32 AHCLKX signals, XCKFAIL in" range="" rwaccess="RW"/>
    <bitfield id="XMIN" width="8" begin="15" end="8" resetval="0x0" description="Transmit clock minimum boundary. This 8 bit unsigned value sets the minimum allowed boundary for the clock check counter after 32 transmit high-frequency master clock (AHCLKX) signals have been received. If XCNT is less than XMIN after counting 32 AHCLKX signals, XCKFAIL in" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XPS" width="4" begin="3" end="0" resetval="0x0" description="Transmit clock check prescaler value. Fh = Reserved from 9h to Fh. 0h (R/W) = McASP system clock divided by 1. 1h (R/W) = McASP system clock divided by 2. 2h (R/W) = McASP system clock divided by 4. 3h (R/W) = McASP system clock divided by 8. 4h (R/W) = McASP system clock divided by 16. 5h (R/W) = McASP system clock divided by 32. 6h (R/W) = McASP system clock divided by 64. 7h (R/W) = McASP system clock divided by 128. 8h (R/W) = McASP system clock divided by 256. 9h (R/W) = Reserved from 9h to Fh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XEVTCTL" acronym="MCASP_XEVTCTL" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XDATDMA" width="1" begin="0" end="0" resetval="0x0" description="Transmit data DMA request enable bit. If writing to this bit, always write the default value of 0. 0h (R/W) = Transmit data DMA request is enabled. 1h (R/W) = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA0" acronym="MCASP_DITCSRA0" offset="0x100" width="32" description="">
    <bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA1" acronym="MCASP_DITCSRA1" offset="0x104" width="32" description="">
    <bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA2" acronym="MCASP_DITCSRA2" offset="0x108" width="32" description="">
    <bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA3" acronym="MCASP_DITCSRA3" offset="0x10C" width="32" description="">
    <bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA4" acronym="MCASP_DITCSRA4" offset="0x110" width="32" description="">
    <bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA5" acronym="MCASP_DITCSRA5" offset="0x114" width="32" description="">
    <bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB0" acronym="MCASP_DITCSRB0" offset="0x118" width="32" description="">
    <bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB1" acronym="MCASP_DITCSRB1" offset="0x11C" width="32" description="">
    <bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB2" acronym="MCASP_DITCSRB2" offset="0x120" width="32" description="">
    <bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB3" acronym="MCASP_DITCSRB3" offset="0x124" width="32" description="">
    <bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB4" acronym="MCASP_DITCSRB4" offset="0x128" width="32" description="">
    <bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB5" acronym="MCASP_DITCSRB5" offset="0x12C" width="32" description="">
    <bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA0" acronym="MCASP_DITUDRA0" offset="0x130" width="32" description="">
    <bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA1" acronym="MCASP_DITUDRA1" offset="0x134" width="32" description="">
    <bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA2" acronym="MCASP_DITUDRA2" offset="0x138" width="32" description="">
    <bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA3" acronym="MCASP_DITUDRA3" offset="0x13C" width="32" description="">
    <bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA4" acronym="MCASP_DITUDRA4" offset="0x140" width="32" description="">
    <bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA5" acronym="MCASP_DITUDRA5" offset="0x144" width="32" description="">
    <bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB0" acronym="MCASP_DITUDRB0" offset="0x148" width="32" description="">
    <bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB1" acronym="MCASP_DITUDRB1" offset="0x14C" width="32" description="">
    <bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB2" acronym="MCASP_DITUDRB2" offset="0x150" width="32" description="">
    <bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB3" acronym="MCASP_DITUDRB3" offset="0x154" width="32" description="">
    <bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB4" acronym="MCASP_DITUDRB4" offset="0x158" width="32" description="">
    <bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB5" acronym="MCASP_DITUDRB5" offset="0x15C" width="32" description="">
    <bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL0" acronym="MCASP_SRCTL0" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL1" acronym="MCASP_SRCTL1" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL2" acronym="MCASP_SRCTL2" offset="0x188" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL3" acronym="MCASP_SRCTL3" offset="0x18C" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL4" acronym="MCASP_SRCTL4" offset="0x190" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL5" acronym="MCASP_SRCTL5" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL6" acronym="MCASP_SRCTL6" offset="0x198" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL7" acronym="MCASP_SRCTL7" offset="0x19C" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL8" acronym="MCASP_SRCTL8" offset="0x1A0" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL9" acronym="MCASP_SRCTL9" offset="0x1A4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL10" acronym="MCASP_SRCTL10" offset="0x1A8" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL11" acronym="MCASP_SRCTL11" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL12" acronym="MCASP_SRCTL12" offset="0x1B0" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL13" acronym="MCASP_SRCTL13" offset="0x1B4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL14" acronym="MCASP_SRCTL14" offset="0x1B8" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_SRCTL15" acronym="MCASP_SRCTL15" offset="0x1BC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to 0h (R/W) = Receive buffer ( 1h (R/W) = Receive buffer (" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in 0h (R/W) = Transmit buffer ( 1h (R/W) = Transmit buffer (" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin ( 0h (R/W) = Drive on pin is 3-state. 1h (R/W) = Reserved. 2h (R/W) = Drive on pin is logic low. 3h (R/W) = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit. 0h (R/W) = Serializer is inactive. 1h (R/W) = Serializer is transmitter. 2h (R/W) = Serializer is receiver. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF0" acronym="MCASP_XBUF0" offset="0x200" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF1" acronym="MCASP_XBUF1" offset="0x204" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF2" acronym="MCASP_XBUF2" offset="0x208" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF3" acronym="MCASP_XBUF3" offset="0x20C" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF4" acronym="MCASP_XBUF4" offset="0x210" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF5" acronym="MCASP_XBUF5" offset="0x214" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF6" acronym="MCASP_XBUF6" offset="0x218" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF7" acronym="MCASP_XBUF7" offset="0x21C" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF8" acronym="MCASP_XBUF8" offset="0x220" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF9" acronym="MCASP_XBUF9" offset="0x224" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF10" acronym="MCASP_XBUF10" offset="0x228" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF11" acronym="MCASP_XBUF11" offset="0x22C" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF12" acronym="MCASP_XBUF12" offset="0x230" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF13" acronym="MCASP_XBUF13" offset="0x234" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF14" acronym="MCASP_XBUF14" offset="0x238" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XBUF15" acronym="MCASP_XBUF15" offset="0x23C" width="32" description="">
    <bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF0" acronym="MCASP_RBUF0" offset="0x280" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF1" acronym="MCASP_RBUF1" offset="0x284" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF2" acronym="MCASP_RBUF2" offset="0x288" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF3" acronym="MCASP_RBUF3" offset="0x28C" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF4" acronym="MCASP_RBUF4" offset="0x290" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF5" acronym="MCASP_RBUF5" offset="0x294" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF6" acronym="MCASP_RBUF6" offset="0x298" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF7" acronym="MCASP_RBUF7" offset="0x29C" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF8" acronym="MCASP_RBUF8" offset="0x2A0" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF9" acronym="MCASP_RBUF9" offset="0x2A4" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF10" acronym="MCASP_RBUF10" offset="0x2A8" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF11" acronym="MCASP_RBUF11" offset="0x2AC" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF12" acronym="MCASP_RBUF12" offset="0x2B0" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF13" acronym="MCASP_RBUF13" offset="0x2B4" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF14" acronym="MCASP_RBUF14" offset="0x2B8" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RBUF15" acronym="MCASP_RBUF15" offset="0x2BC" width="32" description="">
    <bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
</module>
