C:\Programs\Lattice\Diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results   -part LFE5U_12F  -package MG285C  -grade -6    -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "main_clock.vm" -ovhdl "main_clock.vhm" -summaryfile C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\synlog\report\main_clock_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  main_clock  -implementation  syn_results  -flow mapping  -multisrs  -oedif  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\main_clock.edn   -freq 100.000   -tcl  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\main_clock.fdc  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\synwork\main_clock_prem.srd  -devicelib  C:\Programs\Lattice\Diamond\3.12\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\Programs\Lattice\Diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\syntmp\main_clock.plg  -osyn  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\main_clock.srm  -prjdir  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\  -prjname  main_clock  -log  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\synlog\main_clock_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\Programs\Lattice\Diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\syn_results -part LFE5U_12F -package MG285C -grade -6 -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "main_clock.vm" -ovhdl "main_clock.vhm" -summaryfile ..\synlog\report\main_clock_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module main_clock -implementation syn_results -flow mapping -multisrs -oedif ..\main_clock.edn -freq 100.000 -tcl ..\..\main_clock.fdc ..\synwork\main_clock_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\Programs\Lattice\Diamond\3.12\synpbase\lib\lucent\ecp5u.v -devicelib ..\..\..\..\..\..\..\..\..\Programs\Lattice\Diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam main_clock.plg -osyn ..\main_clock.srm -prjdir ..\ -prjname main_clock -log ..\synlog\main_clock_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\main_clock.edn|io:o|time:1657437480|size:8521|exec:0|csum:
file:..\..\main_clock.fdc|io:i|time:1657437472|size:31|exec:0|csum:2F2341A2DB93159234560DAEA3680AAC
file:..\synwork\main_clock_prem.srd|io:i|time:1657437477|size:4908|exec:0|csum:41DA0A482424C3CE813071D5052AEFD8
file:..\..\..\..\..\..\..\..\..\Programs\Lattice\Diamond\3.12\synpbase\lib\lucent\ecp5u.v|io:i|time:1628579468|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:..\..\..\..\..\..\..\..\..\Programs\Lattice\Diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628579468|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:main_clock.plg|io:o|time:1657437482|size:276|exec:0|csum:
file:..\main_clock.srm|io:o|time:1657437480|size:5630|exec:0|csum:
file:..\synlog\main_clock_fpga_mapper.srr|io:o|time:1657437482|size:11344|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Programs\Lattice\Diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633614468|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
