
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.134351                       # Number of seconds simulated
sim_ticks                                134350949000                       # Number of ticks simulated
final_tick                               134350949000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98628                       # Simulator instruction rate (inst/s)
host_op_rate                                   169645                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              277792497                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685832                       # Number of bytes of host memory used
host_seconds                                   483.64                       # Real time elapsed on the host
sim_insts                                    47700244                       # Number of instructions simulated
sim_ops                                      82046706                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            73856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          4155520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4229376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        73856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          73856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        32000                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            32000                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1154                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             64930                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                66084                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            500                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 500                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              549724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            30930336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               31480060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         549724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            549724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           238182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                238182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           238182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             549724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           30930336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              31718243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        66084                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         500                       # Number of write requests accepted
system.mem_ctrl.readBursts                      66084                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       500                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4229312                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    30464                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4229376                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 32000                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               4216                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               4207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               4178                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               4125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               4256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               4266                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               4261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               4133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               4062                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               4143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              4208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              4093                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              3879                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              3916                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              3979                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              4161                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 38                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 45                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 71                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 55                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 43                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                61                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                25                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 3                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   134350837000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  66084                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   500                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    65834                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      238                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4697                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     906.505429                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    781.630439                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    290.653597                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           232      4.94%      4.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          196      4.17%      9.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          101      2.15%     11.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           62      1.32%     12.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           56      1.19%     13.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           31      0.66%     14.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           18      0.38%     14.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           29      0.62%     15.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         3972     84.56%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4697                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2359.785714                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      43.416050                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   11327.634856                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-2047            26     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-4095            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::59392-61439            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             28                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              17                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.972664                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.981307                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                13     46.43%     46.43% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      7.14%     53.57% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                13     46.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             28                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    2511812420                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               3624782306                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   247943416                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      38009.96                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     3752.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 54851.96                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         31.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      31.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.18                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       13.19                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     61455                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      398                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  93.00                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 79.60                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2017764.58                       # Average gap between requests
system.mem_ctrl.pageHitRate                     92.90                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              25780652.352000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              12699064.224000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             222660518.976000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy            1638243.264000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          2604863384.928000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          942669649.152000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          183276416.568000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     7725702873.504000                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     84567329.784000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      29367798221.663998                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            41279608665.792000                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             307.252081                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          131943909804                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     532038000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1062468000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  117148403120                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    163889608                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      812135038                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  14632015234                       # Time in different power states
system.mem_ctrl_1.actEnergy              23799956.544000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy              11726613.360000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy             214711666.848000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy            783507.648000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          2535890263.872000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy          917934183.936000                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy          181369807.752000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy     7502480950.271999                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy     82656950.208000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      29453051841.023998                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            41029581670.391998                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             305.391082                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          132000718528                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE     524702000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     1034360000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  117631376900                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    160178996                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      791103314                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  14209227790                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      82                       # Number of BP lookups
system.cpu.branchPred.condPredicted                82                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                32                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   37                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              37                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               37                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26909324                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7334875                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2851                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        116849                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    18313227                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        134350949                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    47700244                       # Number of instructions committed
system.cpu.committedOps                      82046706                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      13323084                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.816567                       # CPI: cycles per instruction
system.cpu.ipc                               0.355042                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50852257     61.98%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1192      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               23853209     29.07%     91.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite               7334237      8.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 82046706                       # Class of committed instruction
system.cpu.tickCycles                       126506057                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         7844892                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1278652                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.821060                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32897477                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1279676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.707661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         517120000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.821060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          797                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69759666                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69759666                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26840527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26840527                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6056950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6056950                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32897477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32897477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32897477                       # number of overall hits
system.cpu.dcache.overall_hits::total        32897477                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        64847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64847                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1277671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1277671                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1342518                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1342518                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1342518                       # number of overall misses
system.cpu.dcache.overall_misses::total       1342518                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1843340000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1843340000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  45081143000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45081143000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  46924483000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46924483000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  46924483000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46924483000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26905374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26905374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34239995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34239995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34239995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34239995                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002410                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.174197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.174197                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039209                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039209                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039209                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039209                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28425.987324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28425.987324                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35283.843024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35283.843024                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34952.591325                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34952.591325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34952.591325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34952.591325                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1276747                       # number of writebacks
system.cpu.dcache.writebacks::total           1276747                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        62820                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62820                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        62842                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62842                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        62842                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62842                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        64825                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64825                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1214851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1214851                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1279676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1279676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1279676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1279676                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1711301000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1711301000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  35848182000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35848182000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  37559483000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37559483000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  37559483000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37559483000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.165632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.165632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037374                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26398.781334                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26398.781334                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29508.295256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29508.295256                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29350.775509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29350.775509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29350.775509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29350.775509                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               734                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.733454                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18311987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1239                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14779.650525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.733454                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.966276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36627693                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36627693                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     18311987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18311987                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18311987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18311987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18311987                       # number of overall hits
system.cpu.icache.overall_hits::total        18311987                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1240                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1240                       # number of overall misses
system.cpu.icache.overall_misses::total          1240                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    124244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124244000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    124244000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124244000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    124244000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124244000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18313227                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18313227                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18313227                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18313227                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18313227                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18313227                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 100196.774194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100196.774194                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 100196.774194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100196.774194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 100196.774194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100196.774194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1240                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1240                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    121766000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    121766000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    121766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    121766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    121766000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    121766000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 98198.387097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98198.387097                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 98198.387097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98198.387097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 98198.387097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98198.387097                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2560302                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1279388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              232                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               66064                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1277247                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4755                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1214851                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1214851                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          66065                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3213                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3838004                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3841217                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        79296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    163611072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                163690368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2616                       # Total snoops (count)
system.l2bus.snoopTraffic                       32000                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1283532                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000186                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013644                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1283293     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      239      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1283532                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           5113796000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3717000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          3839028000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 2616                       # number of replacements
system.l2cache.tags.tagsinuse            55973.392536                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2494114                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                66084                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                37.741571                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   645.885840                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 55327.506696                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009855                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.844231                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.854086                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        63468                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        63124                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.968445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             20548460                       # Number of tag accesses
system.l2cache.tags.data_accesses            20548460                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1276747                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1276747                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1151848                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1151848                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           85                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        62898                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        62983                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               85                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1214746                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1214831                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              85                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1214746                       # number of overall hits
system.l2cache.overall_hits::total            1214831                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        63003                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63003                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1927                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3082                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1155                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          64930                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             66085                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1155                       # number of overall misses
system.l2cache.overall_misses::cpu.data         64930                       # number of overall misses
system.l2cache.overall_misses::total            66085                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   8014811000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   8014811000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    116252000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    195950000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    312202000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    116252000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   8210761000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   8327013000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    116252000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   8210761000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   8327013000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1276747                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1276747                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1214851                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1214851                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1240                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        64825                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        66065                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1240                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1279676                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1280916                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1240                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1279676                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1280916                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.051861                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.051861                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.931452                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.029726                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.046651                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.931452                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.050739                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.051592                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.931452                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.050739                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.051592                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 127213.164452                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 127213.164452                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 100651.082251                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 101686.559419                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 101298.507463                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 100651.082251                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 126455.582935                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 126004.585004                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 100651.082251                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 126455.582935                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 126004.585004                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             500                       # number of writebacks
system.l2cache.writebacks::total                  500                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           98                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           98                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        63003                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63003                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1927                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3082                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1155                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        64930                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        66085                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1155                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        64930                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        66085                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   6754751000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   6754751000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     93172000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    157410000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    250582000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     93172000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   6912161000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   7005333000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     93172000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   6912161000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   7005333000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.051861                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.051861                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.931452                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.029726                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.046651                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.931452                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.050739                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.051592                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.931452                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.050739                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.051592                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 107213.164452                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 107213.164452                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 80668.398268                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81686.559419                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81304.996755                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 80668.398268                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 106455.582935                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 106004.887645                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 80668.398268                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 106455.582935                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 106004.887645                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         68565                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 134350949000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3081                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          500                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1981                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63003                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3081                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       134649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       134649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4261376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4261376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4261376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66084                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66084    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66084                       # Request fanout histogram
system.membus.reqLayer2.occupancy            70565000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          340588034                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
