Release 6.1.02i Par G.25a
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

CLAUDE::  Thu Nov 20 14:09:57 2003


C:/Xilinx/bin/nt/par.exe -w -intstyle ise -ol high -xe n -t 7 network_map.ncd
network.ncd network.pcf 


Constraints file: network.pcf

Loading device database for application Par from file "network_map.ncd".
   "network" is an NCD, version 2.38, device xc2s200e, package pq208, speed -6
Loading device for application Par from file '2s200e.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-09-30.


Resolved that IOB <MDIO> must be placed at site P49.
Resolved that IOB <DOUT<10>> must be placed at site P201.
Resolved that IOB <DOUT<11>> must be placed at site P202.
Resolved that IOB <DOUT<12>> must be placed at site P203.
Resolved that IOB <DOUT<13>> must be placed at site P204.
Resolved that IOB <DOUT<14>> must be placed at site P205.
Resolved that IOB <DOUT<15>> must be placed at site P206.
Resolved that IOB <MDC> must be placed at site P55.
Resolved that IOB <SCS> must be placed at site P42.
Resolved that IOB <SIN> must be placed at site P41.
Resolved that IOB <LED100> must be placed at site P96.
Resolved that IOB <MCLK> must be placed at site P108.
Resolved that IOB <NEWFRAME> must be placed at site P27.
Resolved that IOB <LED1000> must be placed at site P97.
Resolved that IOB <TX_EN> must be placed at site P68.
Resolved that IOB <DOUTEN> must be placed at site P30.
Resolved that GCLKIOB <CLKIN> must be placed at site P182.
Resolved that IOB <MWE> must be placed at site P109.
Resolved that IOB <NEXTFRAME> must be placed at site P29.
Resolved that IOB <LEDACT> must be placed at site P93.
Resolved that IOB <TXD<0>> must be placed at site P57.
Resolved that IOB <TXD<1>> must be placed at site P58.
Resolved that IOB <TXD<2>> must be placed at site P59.
Resolved that IOB <TXD<3>> must be placed at site P60.
Resolved that IOB <TXD<4>> must be placed at site P61.
Resolved that IOB <TXD<5>> must be placed at site P62.
Resolved that IOB <TXD<6>> must be placed at site P63.
Resolved that IOB <TXD<7>> must be placed at site P64.
Resolved that IOB <LEDDPX> must be placed at site P98.
Resolved that IOB <RXD<0>> must be placed at site P70.
Resolved that IOB <RXD<1>> must be placed at site P71.
Resolved that IOB <RXD<2>> must be placed at site P73.
Resolved that IOB <RXD<3>> must be placed at site P74.
Resolved that IOB <RXD<4>> must be placed at site P75.
Resolved that IOB <RXD<5>> must be placed at site P81.
Resolved that IOB <RXD<6>> must be placed at site P82.
Resolved that IOB <RXD<7>> must be placed at site P83.
Resolved that IOB <DIN<10>> must be placed at site P8.
Resolved that IOB <DIN<11>> must be placed at site P7.
Resolved that IOB <DIN<12>> must be placed at site P6.
Resolved that IOB <DIN<13>> must be placed at site P5.
Resolved that IOB <DIN<14>> must be placed at site P4.
Resolved that IOB <DIN<15>> must be placed at site P3.
Resolved that IOB <DOUT<0>> must be placed at site P187.
Resolved that IOB <DOUT<1>> must be placed at site P188.
Resolved that IOB <DOUT<2>> must be placed at site P189.
Resolved that IOB <DOUT<3>> must be placed at site P191.
Resolved that IOB <DOUT<4>> must be placed at site P192.
Resolved that IOB <DOUT<5>> must be placed at site P193.
Resolved that IOB <DOUT<6>> must be placed at site P194.
Resolved that IOB <DOUT<7>> must be placed at site P198.
Resolved that IOB <DOUT<8>> must be placed at site P199.
Resolved that IOB <DOUT<9>> must be placed at site P200.
Resolved that GCLKIOB <RX_CLK> must be placed at site P80.
Resolved that IOB <SOUT> must be placed at site P40.
Resolved that IOB <SCLK> must be placed at site P36.
Resolved that IOB <LEDRX> must be placed at site P95.
Resolved that IOB <LEDTX> must be placed at site P94.
Resolved that IOB <DIN<0>> must be placed at site P22.
Resolved that IOB <DIN<1>> must be placed at site P21.
Resolved that IOB <DIN<2>> must be placed at site P20.
Resolved that IOB <DIN<3>> must be placed at site P18.
Resolved that IOB <DIN<4>> must be placed at site P17.
Resolved that IOB <DIN<5>> must be placed at site P16.
Resolved that IOB <DIN<6>> must be placed at site P15.
Resolved that IOB <DIN<7>> must be placed at site P11.
Resolved that IOB <DIN<8>> must be placed at site P10.
Resolved that IOB <DIN<9>> must be placed at site P9.
Resolved that IOB <RX_ER> must be placed at site P86.
Resolved that IOB <RX_DV> must be placed at site P84.
Resolved that IOB <MA<10>> must be placed at site P173.
Resolved that IOB <MA<11>> must be placed at site P169.
Resolved that IOB <MA<12>> must be placed at site P168.
Resolved that IOB <MA<13>> must be placed at site P163.
Resolved that IOB <MA<14>> must be placed at site P162.
Resolved that IOB <MA<15>> must be placed at site P161.
Resolved that IOB <MA<16>> must be placed at site P160.
Resolved that IOB <MD<10>> must be placed at site P126.
Resolved that IOB <MD<11>> must be placed at site P125.
Resolved that IOB <MD<20>> must be placed at site P120.
Resolved that IOB <MD<12>> must be placed at site P123.
Resolved that IOB <MD<21>> must be placed at site P121.
Resolved that IOB <MD<13>> must be placed at site P122.
Resolved that IOB <MD<22>> must be placed at site P127.
Resolved that IOB <MD<14>> must be placed at site P114.
Resolved that IOB <MD<30>> must be placed at site P150.
Resolved that IOB <MD<23>> must be placed at site P129.
Resolved that IOB <MD<15>> must be placed at site P113.
Resolved that IOB <MD<31>> must be placed at site P151.
Resolved that IOB <MD<24>> must be placed at site P134.
Resolved that IOB <MD<16>> must be placed at site P111.
Resolved that IOB <MD<17>> must be placed at site P112.
Resolved that IOB <MD<25>> must be placed at site P135.
Resolved that IOB <MD<18>> must be placed at site P115.
Resolved that IOB <MD<26>> must be placed at site P139.
Resolved that IOB <MD<19>> must be placed at site P116.
Resolved that IOB <MD<27>> must be placed at site P140.
Resolved that IOB <MD<28>> must be placed at site P141.
Resolved that IOB <MD<29>> must be placed at site P145.
Resolved that IOB <LEDPOWER> must be placed at site P181.
Resolved that GCLKIOB <CLKIOIN> must be placed at site P185.
Resolved that IOB <MA<0>> must be placed at site P174.
Resolved that IOB <MA<1>> must be placed at site P175.
Resolved that IOB <MA<2>> must be placed at site P176.
Resolved that IOB <MA<3>> must be placed at site P178.
Resolved that IOB <MA<4>> must be placed at site P179.
Resolved that IOB <MA<5>> must be placed at site P180.
Resolved that IOB <MA<6>> must be placed at site P164.
Resolved that IOB <MA<7>> must be placed at site P165.
Resolved that IOB <MA<8>> must be placed at site P166.
Resolved that IOB <MA<9>> must be placed at site P167.
Resolved that IOB <PHYRESET> must be placed at site P43.
Resolved that IOB <MD<0>> must be placed at site P154.
Resolved that IOB <MD<1>> must be placed at site P152.
Resolved that IOB <MD<2>> must be placed at site P149.
Resolved that IOB <MD<3>> must be placed at site P148.
Resolved that IOB <MD<4>> must be placed at site P147.
Resolved that IOB <MD<5>> must be placed at site P146.
Resolved that IOB <MD<6>> must be placed at site P138.
Resolved that IOB <MD<7>> must be placed at site P136.
Resolved that IOB <MD<8>> must be placed at site P133.
Resolved that IOB <MD<9>> must be placed at site P132.
Resolved that IOB <GTX_CLK> must be placed at site P56.


Device utilization summary:

   Number of External GCLKIOBs         3 out of 4      75%
   Number of External IOBs           121 out of 142    85%
      Number of LOCed External IOBs  120 out of 121    99%

   Number of BLOCKRAMs                 4 out of 14     28%
   Number of SLICEs                 1699 out of 2352   72%

   Number of DLLs                      3 out of 4      75%
   Number of GCLKs                     3 out of 4      75%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 7
Router effort level (-rl):    High (set by user)
Extra effort level (-xe):     Normal (set by user)

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Phase 1.1
Phase 1.1 (Checksum:98fe8f) REAL time: 5 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.8
.............................................................................................
........
...............................................
.........
............
Phase 5.8 (Checksum:e60801) REAL time: 45 secs 

Phase 6.11
........................................
...........................
Phase 6.11 (Checksum:debe1d) REAL time: 2 mins 42 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 2 mins 42 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 3 mins 9 secs 

Writing design to file network.ncd.

Total REAL time to Placer completion: 3 mins 10 secs 
Total CPU time to Placer completion: 3 mins 8 secs 


Phase 1: 10416 unrouted;       REAL time: 3 mins 10 secs 

Phase 2: 8813 unrouted;       REAL time: 3 mins 16 secs 

Phase 3: 2026 unrouted;       REAL time: 3 mins 20 secs 

Phase 4: 2026 unrouted; (155880)      REAL time: 3 mins 20 secs 

Phase 5: 2188 unrouted; (1267258)      REAL time: 3 mins 24 secs 

Phase 6: 2338 unrouted; (34140)      REAL time: 3 mins 26 secs 

Phase 7: 0 unrouted; (37498)      REAL time: 3 mins 54 secs 

Writing design to file network.ncd.

Phase 8: 0 unrouted; (28864)      REAL time: 4 mins 13 secs 

Phase 9: 0 unrouted; (25359)      REAL time: 4 mins 23 secs 

Phase 10: 0 unrouted; (8262)      REAL time: 4 mins 40 secs 

Phase 11: 0 unrouted; (4647)      REAL time: 5 mins 20 secs 

Phase 12: 0 unrouted; (2867)      REAL time: 5 mins 37 secs 

Phase 13: 0 unrouted; (1920)      REAL time: 6 mins 2 secs 

Phase 14: 0 unrouted; (1920)      REAL time: 6 mins 3 secs 

Writing design to file network.ncd.

Phase 15: 0 unrouted; (1920)      REAL time: 6 mins 6 secs 

Phase 16: 0 unrouted; (1551)      REAL time: 6 mins 11 secs 

Phase 17: 0 unrouted; (0)      REAL time: 6 mins 14 secs 

Phase 18: 0 unrouted; (0)      REAL time: 6 mins 15 secs 

Total REAL time to Router completion: 6 mins 17 secs 
Total CPU time to Router completion: 6 mins 13 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clkrx          |  Global  |   57   |  0.297     |  0.600      |
+----------------------------+----------+--------+------------+-------------+
|               clk          |  Global  | 1270   |  0.321     |  0.654      |
+----------------------------+----------+--------+------------+-------------+
|             clkio          |  Global  |   59   |  0.284     |  0.653      |
+----------------------------+----------+--------+------------+-------------+


   The Delay Summary Report

   The SCORE FOR THIS DESIGN is: 246


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.376
   The MAXIMUM PIN DELAY IS:                               8.294
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   5.407

   Listing Pin Delays by value: (nsec)

    d < 2.00   < d < 4.00  < d < 6.00  < d < 8.00  < d < 9.00  d >= 9.00
   ---------   ---------   ---------   ---------   ---------   ---------
        8200        1868         290          54           4           0

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_CLKIN = PERIOD TIMEGRP "CLKIN"  7.300  | N/A        | N/A        | N/A  
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_CLKIOIN = PERIOD TIMEGRP "CLKIOIN"  16 | N/A        | N/A        | N/A  
   nS   HIGH 50.000000 %                    |            |            |      
--------------------------------------------------------------------------------
  TS_RX_CLK = PERIOD TIMEGRP "RX_CLK"  7.30 | N/A        | N/A        | N/A  
  0 nS   HIGH 50.000000 %                   |            |            |      
--------------------------------------------------------------------------------
  ts_maccontrol = MAXDELAY FROM TIMEGRP "ma | 58.400ns   | 16.624ns   | 5    
  ccontrol" TO TIMEGRP "maccontrol"  TS_CLK |            |            |      
  IN * 8.000                                |            |            |      
--------------------------------------------------------------------------------
  ts_fiforams = MAXDELAY FROM TIMEGRP "rxfi | 7.300ns    | 7.034ns    | 1    
  fo" TO TIMEGRP "RAMS" 7.300 nS            |            |            |      
--------------------------------------------------------------------------------
  TS_clk_to_bufg = PERIOD TIMEGRP "clk_to_b | 7.300ns    | 7.293ns    | 3    
  ufg" TS_CLKIN * 1.000000 HIGH 50.000 %    |            |            |      
--------------------------------------------------------------------------------
  TS_clkrx_to_bufg = PERIOD TIMEGRP "clkrx_ | 7.300ns    | 7.153ns    | 1    
  to_bufg" TS_RX_CLK * 1.000000 HIGH  50.00 |            |            |      
  0 %                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clkio_to_bufg = PERIOD TIMEGRP "clkio_ | 16.000ns   | 8.605ns    | 0    
  to_bufg" TS_CLKIOIN * 1.000000 HIGH  50.0 |            |            |      
  00 %                                      |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 mins 19 secs 
Total CPU time to PAR completion: 6 mins 15 secs 

Peak Memory Usage:  114 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file network.ncd.


PAR done.
