 
****************************************
Report : area
Design : gcd
Version: O-2018.06-SP3
Date   : Thu Nov  1 15:25:57 2018
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    ts16ncfslogl20hdl090f_ssgnp0p72vn40c (File: /remote/ailab1/weihang/course/dsp_vsli/gcd/syn/library/std/db/ts16ncfslogl20hdl090f_ssgnp0p72vn40c.db)
    ts16ncfslogl20hdh090f_ssgnp0p72vn40c (File: /remote/ailab1/weihang/course/dsp_vsli/gcd/syn/library/std/db/ts16ncfslogl20hdh090f_ssgnp0p72vn40c.db)

Number of ports:                          229
Number of nets:                          4346
Number of cells:                         4074
Number of combinational cells:           4006
Number of sequential cells:                67
Number of macros/black boxes:               0
Number of buf/inv:                        729
Number of references:                      54

Combinational area:               1408.285456
Buf/Inv area:                      171.383043
Noncombinational area:              77.293441
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1485.578897
Total area:                 undefined
1
