#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5afb7fa99ed0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0x5afb7fac6ca0 .functor BUFZ 8, v0x5afb7fac4860_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5afb7fac6d10 .functor BUFZ 8, v0x5afb7fac4e90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5afb7fac5fe0_0 .var "add_test_failed", 0 0;
v0x5afb7fac60a0_0 .var "clk", 0 0;
v0x5afb7fac6160_0 .var "mov_test_failed", 0 0;
v0x5afb7fac6200_0 .net "regA_out", 7 0, L_0x5afb7fac6ca0;  1 drivers
v0x5afb7fac62c0_0 .net "regB_out", 7 0, L_0x5afb7fac6d10;  1 drivers
v0x5afb7fac63a0_0 .var "shl_test_failed", 0 0;
S_0x5afb7fa1d490 .scope module, "Comp" "computer" 2 13, 3 2 0, S_0x5afb7fa99ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x5afb7fac4fe0_0 .net "LA_sig", 0 0, L_0x5afb7fac6770;  1 drivers
v0x5afb7fac50f0_0 .net "LB_sig", 0 0, L_0x5afb7fac67e0;  1 drivers
v0x5afb7fac5200_0 .net "SA_sig", 1 0, L_0x5afb7fac6870;  1 drivers
v0x5afb7fac52f0_0 .net "SB_sig", 1 0, L_0x5afb7fac68e0;  1 drivers
v0x5afb7fac53e0_0 .net "alu_out_bus", 7 0, v0x5afb7fac1600_0;  1 drivers
v0x5afb7fac54f0_0 .net "alu_s_sig", 2 0, L_0x5afb7fac6950;  1 drivers
v0x5afb7fac5600_0 .net "clk", 0 0, v0x5afb7fac60a0_0;  1 drivers
L_0x78dd45ace060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5afb7fac56a0_0 .net "const0", 7 0, L_0x78dd45ace060;  1 drivers
L_0x78dd45ace0a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5afb7fac57b0_0 .net "const1", 7 0, L_0x78dd45ace0a8;  1 drivers
L_0x78dd45ace018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5afb7fac5870_0 .net "dm_out_bus", 7 0, L_0x78dd45ace018;  1 drivers
v0x5afb7fac5910_0 .net "im_out_bus", 14 0, L_0x5afb7fac6ba0;  1 drivers
v0x5afb7fac59b0_0 .net "k8", 7 0, L_0x5afb7fac6680;  1 drivers
v0x5afb7fac5a50_0 .net "muxA_out_bus", 7 0, v0x5afb7fac3770_0;  1 drivers
v0x5afb7fac5af0_0 .net "muxB_out_bus", 7 0, v0x5afb7fac40f0_0;  1 drivers
v0x5afb7fac5c00_0 .net "opcode", 6 0, L_0x5afb7fac6540;  1 drivers
v0x5afb7fac5cc0_0 .net "pc_out_bus", 3 0, v0x5afb7fac2f70_0;  1 drivers
v0x5afb7fac5db0_0 .net "regA_out_bus", 7 0, v0x5afb7fac4860_0;  1 drivers
v0x5afb7fac5ec0_0 .net "regB_out_bus", 7 0, v0x5afb7fac4e90_0;  1 drivers
L_0x5afb7fac6540 .part L_0x5afb7fac6ba0, 8, 7;
L_0x5afb7fac6680 .part L_0x5afb7fac6ba0, 0, 8;
S_0x5afb7fa1d620 .scope module, "ALU" "alu" 3 82, 4 2 0, S_0x5afb7fa1d490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 8 "out";
v0x5afb7fa961a0_0 .net "a", 7 0, v0x5afb7fac3770_0;  alias, 1 drivers
v0x5afb7fa95a30_0 .net "b", 7 0, v0x5afb7fac40f0_0;  alias, 1 drivers
v0x5afb7fac1600_0 .var "out", 7 0;
v0x5afb7fac16c0_0 .net "s", 2 0, L_0x5afb7fac6950;  alias, 1 drivers
E_0x5afb7fa5d860 .event anyedge, v0x5afb7fac16c0_0, v0x5afb7fa961a0_0, v0x5afb7fa95a30_0;
S_0x5afb7fac1820 .scope module, "CU" "control_unit" 3 31, 5 2 0, S_0x5afb7fa1d490;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "LA";
    .port_info 2 /OUTPUT 1 "LB";
    .port_info 3 /OUTPUT 2 "SA";
    .port_info 4 /OUTPUT 2 "SB";
    .port_info 5 /OUTPUT 3 "alu_s";
L_0x5afb7fac6770 .functor BUFZ 1, v0x5afb7fac1f30_0, C4<0>, C4<0>, C4<0>;
L_0x5afb7fac67e0 .functor BUFZ 1, v0x5afb7fac1fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5afb7fac6870 .functor BUFZ 2, v0x5afb7fac2250_0, C4<00>, C4<00>, C4<00>;
L_0x5afb7fac68e0 .functor BUFZ 2, v0x5afb7fac2330_0, C4<00>, C4<00>, C4<00>;
L_0x5afb7fac6950 .functor BUFZ 3, v0x5afb7fac2170_0, C4<000>, C4<000>, C4<000>;
v0x5afb7fac1ae0_0 .net "LA", 0 0, L_0x5afb7fac6770;  alias, 1 drivers
v0x5afb7fac1bc0_0 .net "LB", 0 0, L_0x5afb7fac67e0;  alias, 1 drivers
v0x5afb7fac1c80_0 .net "SA", 1 0, L_0x5afb7fac6870;  alias, 1 drivers
v0x5afb7fac1d40_0 .net "SB", 1 0, L_0x5afb7fac68e0;  alias, 1 drivers
v0x5afb7fac1e20_0 .net "alu_s", 2 0, L_0x5afb7fac6950;  alias, 1 drivers
v0x5afb7fac1f30_0 .var "la_r", 0 0;
v0x5afb7fac1fd0_0 .var "lb_r", 0 0;
v0x5afb7fac2090_0 .net "opcode", 6 0, L_0x5afb7fac6540;  alias, 1 drivers
v0x5afb7fac2170_0 .var "s_r", 2 0;
v0x5afb7fac2250_0 .var "sa_r", 1 0;
v0x5afb7fac2330_0 .var "sb_r", 1 0;
E_0x5afb7fa41430 .event anyedge, v0x5afb7fac2090_0;
S_0x5afb7fac24d0 .scope module, "IM" "instruction_memory" 3 45, 6 2 0, S_0x5afb7fa1d490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /OUTPUT 15 "out";
L_0x5afb7fac6ba0 .functor BUFZ 15, L_0x5afb7fac69c0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x5afb7fac2660_0 .net *"_ivl_0", 14 0, L_0x5afb7fac69c0;  1 drivers
v0x5afb7fac2760_0 .net *"_ivl_2", 5 0, L_0x5afb7fac6a60;  1 drivers
L_0x78dd45ace0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5afb7fac2840_0 .net *"_ivl_5", 1 0, L_0x78dd45ace0f0;  1 drivers
v0x5afb7fac2900_0 .net "address", 3 0, v0x5afb7fac2f70_0;  alias, 1 drivers
v0x5afb7fac29e0 .array "mem", 15 0, 14 0;
v0x5afb7fac2af0_0 .net "out", 14 0, L_0x5afb7fac6ba0;  alias, 1 drivers
L_0x5afb7fac69c0 .array/port v0x5afb7fac29e0, L_0x5afb7fac6a60;
L_0x5afb7fac6a60 .concat [ 4 2 0 0], v0x5afb7fac2f70_0, L_0x78dd45ace0f0;
S_0x5afb7fac2c30 .scope module, "PC" "pc" 3 40, 7 2 0, S_0x5afb7fa1d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "pc";
v0x5afb7fac2e90_0 .net "clk", 0 0, v0x5afb7fac60a0_0;  alias, 1 drivers
v0x5afb7fac2f70_0 .var "pc", 3 0;
E_0x5afb7fac2e10 .event posedge, v0x5afb7fac2e90_0;
S_0x5afb7fac3070 .scope module, "muxA" "mux4" 3 64, 8 3 0, S_0x5afb7fa1d490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5afb7fac33f0_0 .net "e0", 7 0, v0x5afb7fac4860_0;  alias, 1 drivers
v0x5afb7fac34f0_0 .net "e1", 7 0, v0x5afb7fac4e90_0;  alias, 1 drivers
v0x5afb7fac35d0_0 .net "e2", 7 0, L_0x78dd45ace0a8;  alias, 1 drivers
v0x5afb7fac3690_0 .net "e3", 7 0, L_0x78dd45ace060;  alias, 1 drivers
v0x5afb7fac3770_0 .var "out", 7 0;
v0x5afb7fac3880_0 .net "sel", 1 0, L_0x5afb7fac6870;  alias, 1 drivers
E_0x5afb7fac3380/0 .event anyedge, v0x5afb7fac1c80_0, v0x5afb7fac33f0_0, v0x5afb7fac34f0_0, v0x5afb7fac35d0_0;
E_0x5afb7fac3380/1 .event anyedge, v0x5afb7fac3690_0;
E_0x5afb7fac3380 .event/or E_0x5afb7fac3380/0, E_0x5afb7fac3380/1;
S_0x5afb7fac3a30 .scope module, "muxB" "mux4" 3 73, 8 3 0, S_0x5afb7fa1d490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5afb7fac3d40_0 .net "e0", 7 0, v0x5afb7fac4e90_0;  alias, 1 drivers
v0x5afb7fac3e50_0 .net "e1", 7 0, L_0x78dd45ace018;  alias, 1 drivers
v0x5afb7fac3f10_0 .net "e2", 7 0, L_0x5afb7fac6680;  alias, 1 drivers
v0x5afb7fac4000_0 .net "e3", 7 0, L_0x78dd45ace060;  alias, 1 drivers
v0x5afb7fac40f0_0 .var "out", 7 0;
v0x5afb7fac41e0_0 .net "sel", 1 0, L_0x5afb7fac68e0;  alias, 1 drivers
E_0x5afb7fac3cb0/0 .event anyedge, v0x5afb7fac1d40_0, v0x5afb7fac34f0_0, v0x5afb7fac3e50_0, v0x5afb7fac3f10_0;
E_0x5afb7fac3cb0/1 .event anyedge, v0x5afb7fac3690_0;
E_0x5afb7fac3cb0 .event/or E_0x5afb7fac3cb0/0, E_0x5afb7fac3cb0/1;
S_0x5afb7fac4390 .scope module, "regA" "register" 3 50, 9 2 0, S_0x5afb7fa1d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5afb7fac45a0_0 .net "clk", 0 0, v0x5afb7fac60a0_0;  alias, 1 drivers
v0x5afb7fac4690_0 .net "data", 7 0, v0x5afb7fac1600_0;  alias, 1 drivers
v0x5afb7fac4760_0 .net "load", 0 0, L_0x5afb7fac6770;  alias, 1 drivers
v0x5afb7fac4860_0 .var "out", 7 0;
S_0x5afb7fac4980 .scope module, "regB" "register" 3 57, 9 2 0, S_0x5afb7fa1d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5afb7fac4bd0_0 .net "clk", 0 0, v0x5afb7fac60a0_0;  alias, 1 drivers
v0x5afb7fac4ce0_0 .net "data", 7 0, v0x5afb7fac1600_0;  alias, 1 drivers
v0x5afb7fac4df0_0 .net "load", 0 0, L_0x5afb7fac67e0;  alias, 1 drivers
v0x5afb7fac4e90_0 .var "out", 7 0;
    .scope S_0x5afb7fac1820;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x5afb7fac1820;
T_1 ;
    %wait E_0x5afb7fa41430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %load/vec4 v0x5afb7fac2090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %jmp T_1.38;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1f30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac1fd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5afb7fac2250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5afb7fac2330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5afb7fac2170_0, 0, 3;
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5afb7fac2c30;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5afb7fac2f70_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x5afb7fac2c30;
T_3 ;
    %wait E_0x5afb7fac2e10;
    %load/vec4 v0x5afb7fac2f70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5afb7fac2f70_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5afb7fac4390;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5afb7fac4860_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x5afb7fac4390;
T_5 ;
    %wait E_0x5afb7fac2e10;
    %load/vec4 v0x5afb7fac4760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5afb7fac4690_0;
    %assign/vec4 v0x5afb7fac4860_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5afb7fac4980;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5afb7fac4e90_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x5afb7fac4980;
T_7 ;
    %wait E_0x5afb7fac2e10;
    %load/vec4 v0x5afb7fac4df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5afb7fac4ce0_0;
    %assign/vec4 v0x5afb7fac4e90_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5afb7fac3070;
T_8 ;
    %wait E_0x5afb7fac3380;
    %load/vec4 v0x5afb7fac3880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5afb7fac3770_0, 0, 8;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x5afb7fac33f0_0;
    %store/vec4 v0x5afb7fac3770_0, 0, 8;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x5afb7fac34f0_0;
    %store/vec4 v0x5afb7fac3770_0, 0, 8;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x5afb7fac35d0_0;
    %store/vec4 v0x5afb7fac3770_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x5afb7fac3690_0;
    %store/vec4 v0x5afb7fac3770_0, 0, 8;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5afb7fac3a30;
T_9 ;
    %wait E_0x5afb7fac3cb0;
    %load/vec4 v0x5afb7fac41e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5afb7fac40f0_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x5afb7fac3d40_0;
    %store/vec4 v0x5afb7fac40f0_0, 0, 8;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x5afb7fac3e50_0;
    %store/vec4 v0x5afb7fac40f0_0, 0, 8;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x5afb7fac3f10_0;
    %store/vec4 v0x5afb7fac40f0_0, 0, 8;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5afb7fac4000_0;
    %store/vec4 v0x5afb7fac40f0_0, 0, 8;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5afb7fa1d620;
T_10 ;
    %wait E_0x5afb7fa5d860;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %load/vec4 v0x5afb7fac16c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x5afb7fa961a0_0;
    %load/vec4 v0x5afb7fa95a30_0;
    %add;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x5afb7fa961a0_0;
    %load/vec4 v0x5afb7fa95a30_0;
    %sub;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x5afb7fa961a0_0;
    %load/vec4 v0x5afb7fa95a30_0;
    %and;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5afb7fa961a0_0;
    %load/vec4 v0x5afb7fa95a30_0;
    %or;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5afb7fa961a0_0;
    %inv;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5afb7fa961a0_0;
    %load/vec4 v0x5afb7fa95a30_0;
    %xor;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x5afb7fa961a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x5afb7fa961a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5afb7fac1600_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5afb7fa99ed0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5afb7fac60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5afb7fac6160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5afb7fac5fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5afb7fac63a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5afb7fa99ed0;
T_12 ;
    %vpi_call 2 25 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5afb7fa99ed0 {0 0 0};
    %vpi_call 2 27 "$readmemb", "im.dat", v0x5afb7fac29e0 {0 0 0};
    %vpi_call 2 30 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 2 33 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x5afb7fac6200_0 {0 0 0};
    %load/vec4 v0x5afb7fac6200_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_12.0, 6;
    %vpi_call 2 35 "$error", "FAIL: regA expected 42, got %d", v0x5afb7fac6200_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac6160_0, 0, 1;
T_12.0 ;
    %delay 2, 0;
    %vpi_call 2 40 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x5afb7fac62c0_0 {0 0 0};
    %load/vec4 v0x5afb7fac62c0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_12.2, 6;
    %vpi_call 2 42 "$error", "FAIL: regB expected 123, got %d", v0x5afb7fac62c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac6160_0, 0, 1;
T_12.2 ;
    %load/vec4 v0x5afb7fac6160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call 2 47 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call 2 49 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_12.5 ;
    %vpi_call 2 53 "$display", "\012----- STARTING TEST 1: ADD A, B -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 56 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x5afb7fac6200_0 {0 0 0};
    %load/vec4 v0x5afb7fac6200_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_12.6, 6;
    %vpi_call 2 58 "$error", "FAIL: regA expected 2, got %d", v0x5afb7fac6200_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac5fe0_0, 0, 1;
T_12.6 ;
    %delay 2, 0;
    %vpi_call 2 63 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x5afb7fac62c0_0 {0 0 0};
    %load/vec4 v0x5afb7fac62c0_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_12.8, 6;
    %vpi_call 2 65 "$error", "FAIL: regB expected 3, got %d", v0x5afb7fac62c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac5fe0_0, 0, 1;
T_12.8 ;
    %delay 2, 0;
    %vpi_call 2 70 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x5afb7fac6200_0 {0 0 0};
    %load/vec4 v0x5afb7fac6200_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_12.10, 6;
    %vpi_call 2 72 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x5afb7fac6200_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac5fe0_0, 0, 1;
T_12.10 ;
    %load/vec4 v0x5afb7fac5fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %vpi_call 2 77 "$display", ">>>>> ADD TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.13;
T_12.12 ;
    %vpi_call 2 79 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_12.13 ;
    %vpi_call 2 83 "$display", "\012----- STARTING TEST 2: SHL A, A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 86 "$display", "CHECK @ t=%0t: After MOV A, 5 -> regA = %d", $time, v0x5afb7fac6200_0 {0 0 0};
    %load/vec4 v0x5afb7fac6200_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_12.14, 6;
    %vpi_call 2 88 "$error", "FAIL: regA expected 5, got %d", v0x5afb7fac6200_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac63a0_0, 0, 1;
T_12.14 ;
    %delay 2, 0;
    %vpi_call 2 93 "$display", "CHECK @ t=%0t: After SHL A, A -> regA = %d", $time, v0x5afb7fac6200_0 {0 0 0};
    %load/vec4 v0x5afb7fac6200_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_12.16, 6;
    %vpi_call 2 95 "$error", "FAIL: regA expected 10 (5<<1), got %d", v0x5afb7fac6200_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5afb7fac63a0_0, 0, 1;
T_12.16 ;
    %load/vec4 v0x5afb7fac63a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %vpi_call 2 100 "$display", ">>>>> SHL TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.19;
T_12.18 ;
    %vpi_call 2 102 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_12.19 ;
    %delay 2, 0;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5afb7fa99ed0;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x5afb7fac60a0_0;
    %inv;
    %store/vec4 v0x5afb7fac60a0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "instruction_memory.v";
    "pc.v";
    "mux4.v";
    "register.v";
