{"vcs1":{"timestamp_begin":1735305987.157783310, "rt":1.73, "ut":0.76, "st":0.31}}
{"vcselab":{"timestamp_begin":1735305988.979091341, "rt":0.96, "ut":0.29, "st":0.21}}
{"link":{"timestamp_begin":1735305990.023245559, "rt":0.46, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735305986.327250412}
{"VCS_COMP_START_TIME": 1735305986.327250412}
{"VCS_COMP_END_TIME": 1735305993.653810010}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D10"}
{"vcs1": {"peak_mem": 331628}}
{"stitch_vcselab": {"peak_mem": 223360}}
