Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed --family="Agilex 5" --part=A5ED065BB32AE4SR0
Progress: Loading 0002_intel_pcie_gts_0_gen/pcie_ed.qsys
Progress: Reading input file
Progress: Parameterizing module MEM0
Progress: Parameterizing module dut
Progress: Parameterizing module iopll0
Progress: Parameterizing module pio0
Progress: Parameterizing module resetIP
Progress: Parameterizing module srcssIP
Progress: Parameterizing module syspll_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pcie_ed.dut.i_flux_clk: Interface has no signals
Component Instantiation Warning: pcie_ed.iopll0: Warnings found in IP parameterization.
Component Instantiation Warning: pcie_ed.pio0: Warnings found in IP parameterization.
Warning: pcie_ed.pio0.ninit_done: No synchronous edges, but has associated clock
Warning: pcie_ed.dut: dut.p0_lite_csr must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: pcie_ed.dut: dut.p0_app_ss_st_rx_tuser_halt must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: pcie_ed: "Transforming system: pcie_ed"
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has address signal 64 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has response signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has burstcount signal 4 bit wide, but the slave is 0 bit wide.
Info: pcie_ed: "Naming system components in system: pcie_ed"
Info: pcie_ed: "Processing generation queue"
Info: pcie_ed: "Generating: pcie_ed"
Info: pcie_ed: "Generating: pcie_ed_MEM0"
Info: pcie_ed: "Generating: pcie_ed_dut"
Info: pcie_ed: "Generating: pcie_ed_iopll0"
Info: pcie_ed: "Generating: pcie_ed_pio0"
Info: pcie_ed: "Generating: pcie_ed_resetIP"
Info: pcie_ed: "Generating: pcie_ed_srcssIP"
Info: pcie_ed: "Generating: pcie_ed_syspll"
Info: pcie_ed: "Generating: pcie_ed_altera_mm_interconnect_1920_574ptny"
Info: pcie_ed: "Generating: altera_reset_controller"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_master_translator_192_lykd4la"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_slave_translator_191_x56fcki"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_master_agent_1921_2inlndi"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_slave_agent_1921_b6r3djy"
Info: pcie_ed: "Generating: pcie_ed_altera_avalon_sc_fifo_1931_fzgstwy"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_router_1921_3x2ld6i"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_router_1921_xl25uli"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_burst_adapter_1931_isablti"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_demultiplexer_1921_4qvfzsi"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_multiplexer_1922_567o7mq"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_multiplexer_1922_4yjgsfq"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_3dloaiq"
Info: pcie_ed: "Generating: pcie_ed_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: pcie_ed: Done "pcie_ed" with 23 modules, 29 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed.qsys --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create testbench Platform Designer system
Info: /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed.ipx
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed.qsys --testbench=STANDARD --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen --family="Agilex 5" --part=A5ED065BB32AE4SR0
Progress: Loading 0002_intel_pcie_gts_0_gen/pcie_ed.qsys
Progress: Reading input file
Progress: Parameterizing module MEM0
Progress: Parameterizing module dut
Progress: Parameterizing module iopll0
Progress: Parameterizing module pio0
Progress: Parameterizing module resetIP
Progress: Parameterizing module srcssIP
Progress: Parameterizing module syspll_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pcie_ed.dut.i_flux_clk: Interface has no signals
Component Instantiation Warning: pcie_ed.iopll0: Warnings found in IP parameterization.
Component Instantiation Warning: pcie_ed.pio0: Warnings found in IP parameterization.
Warning: pcie_ed.pio0.ninit_done: No synchronous edges, but has associated clock
Warning: pcie_ed.dut: dut.p0_lite_csr must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: pcie_ed.dut: dut.p0_app_ss_st_rx_tuser_halt must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: Loading IP catalog for testbench.
Info: Running script /nfs/site/disks/swbld_archive_4/acds/23.4.1/205/linux64/qsys/lib/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: pcie_ed
Info: TB_Gen: System design is: pcie_ed
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property pin_perst_n EXPORT_OF
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_property CLASS_NAME
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.map.pin_perst_n
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.map.pin_perst_n
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.map.pin_perst_n
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.class
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.version
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignments 
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.apps_type_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.bfm_drive_interface_clk_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.bfm_drive_interface_pin_perst_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.bfm_drive_interface_test_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.example_design_mode_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.generating_ed_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.lane_mask_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.port_type_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.serial_sim_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.silicon_rev_hwtcl
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.pcie_tb.parameter.top_topology_hwtcl
Info: send_message Info TB_Gen: Interface 'pin_perst_n' partner_name: 'dut_pcie_tb'
Info: TB_Gen: Interface 'pin_perst_n' partner_name: 'dut_pcie_tb'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' pin_perst_n.partner_intf: 'pin_perst'
Info: TB_Gen: Interface 'dut_pcie_tb' pin_perst_n.partner_intf: 'pin_perst'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_class: 'intel_pcie_gts_tbed'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_class: 'intel_pcie_gts_tbed'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_version: '1.0.0'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_version: '1.0.0'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.apps_type_hwtcl: '3'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.apps_type_hwtcl: '3'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.bfm_drive_interface_clk_hwtcl: '1'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.bfm_drive_interface_clk_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.bfm_drive_interface_pin_perst_hwtcl: '1'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.bfm_drive_interface_pin_perst_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.bfm_drive_interface_test_hwtcl: '0'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.bfm_drive_interface_test_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.example_design_mode_hwtcl: 'PIO'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.example_design_mode_hwtcl: 'PIO'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.gen123_lane_rate_mode_hwtcl: 'Gen4 (16.0 Gbps)'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.gen123_lane_rate_mode_hwtcl: 'Gen4 (16.0 Gbps)'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.generating_ed_hwtcl: '1'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.generating_ed_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.lane_mask_hwtcl: 'x4'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.lane_mask_hwtcl: 'x4'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.pll_refclk_freq_hwtcl: '100 MHz'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.pll_refclk_freq_hwtcl: '100 MHz'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.port_type_hwtcl: 'Root Port'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.port_type_hwtcl: 'Root Port'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.serial_sim_hwtcl: '1'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.serial_sim_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.silicon_rev_hwtcl: '10nm8agdrb'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.silicon_rev_hwtcl: '10nm8agdrb'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_param.top_topology_hwtcl: 'Gen4 x4 Interface 256 bit'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_param.top_topology_hwtcl: 'Gen4 x4 Interface 256 bit'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' partner_params: 'apps_type_hwtcl bfm_drive_interface_clk_hwtcl bfm_drive_interface_pin_perst_hwtcl bfm_drive_interface_test_hwtcl example_design_mode_hwtcl gen123_lane_rate_mode_hwtcl generating_ed_hwtcl lane_mask_hwtcl pll_refclk_freq_hwtcl port_type_hwtcl serial_sim_hwtcl silicon_rev_hwtcl top_topology_hwtcl'
Info: TB_Gen: Interface 'dut_pcie_tb' partner_params: 'apps_type_hwtcl bfm_drive_interface_clk_hwtcl bfm_drive_interface_pin_perst_hwtcl bfm_drive_interface_test_hwtcl example_design_mode_hwtcl gen123_lane_rate_mode_hwtcl generating_ed_hwtcl lane_mask_hwtcl pll_refclk_freq_hwtcl port_type_hwtcl serial_sim_hwtcl silicon_rev_hwtcl top_topology_hwtcl'
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignments 
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_interfaces 
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_interfaces 
Info: get_interface_property pin_perst_n EXPORT_OF
Info: get_interface_property i_gpio_perst0_n EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_property CLASS_NAME
Info: get_interface_property i_gpio_perst0_n EXPORT_OF
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_property CLASS_NAME
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.map.i_gpio_perst0_n
Info: get_interface_property hip_serial EXPORT_OF
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_property CLASS_NAME
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.map.hip_serial
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.map.hip_serial
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.map.hip_serial
Info: send_message Info TB_Gen: Interface 'hip_serial' partner_name: 'dut_pcie_tb'
Info: TB_Gen: Interface 'hip_serial' partner_name: 'dut_pcie_tb'
Info: send_message Info TB_Gen: Interface 'dut_pcie_tb' hip_serial.partner_intf: 'hip_serial'
Info: TB_Gen: Interface 'dut_pcie_tb' hip_serial.partner_intf: 'hip_serial'
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_property CLASS_NAME
Info: get_interface_property refclk0 EXPORT_OF
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_property CLASS_NAME
Info: get_instance_property dut CLASS_NAME
Info: load_component dut
Info: get_component_assignment testbench.partner.map.refclk0
Info: get_interface_property refclk EXPORT_OF
Info: get_instance_property iopll0 CLASS_NAME
Info: load_component iopll0
Info: get_component_property CLASS_NAME
Info: get_instance_property iopll0 CLASS_NAME
Info: load_component iopll0
Info: get_component_assignment testbench.partner.map.refclk
Info: get_interface_property refclk_xcvr EXPORT_OF
Info: get_instance_property syspll_inst CLASS_NAME
Info: load_component syspll_inst
Info: get_component_property CLASS_NAME
Info: get_instance_property syspll_inst CLASS_NAME
Info: load_component syspll_inst
Info: get_component_assignment testbench.partner.map.refclk_xcvr
Info: get_module_property FILE
Info: send_message Info TB_Gen: Creating testbench system : pcie_ed_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : pcie_ed_tb with all standard BFMs
Info: create_system pcie_ed_tb
Info: add_instance pcie_ed_inst pcie_ed
Info: send_message Info TB_Gen: Saving testbench system: pcie_ed_tb.qsys
Info: TB_Gen: Saving testbench system: pcie_ed_tb.qsys
Info: save_system pcie_ed_tb.qsys
Info: All modules have been converted to Generic Components.
Info: set_use_testbench_naming_pattern true pcie_ed
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interfaces pcie_ed_inst
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst pin_perst_n CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst i_gpio_perst0_n CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst hip_serial CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk0 CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk_xcvr CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk0 CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: refclk0
Info: TB_Gen: clock_sink found: refclk0
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk0 CLASS_NAME
Info: add_component pcie_ed_inst_refclk0_bfm pcie_ed_inst_refclk0_bfm_ip.ip altera_avalon_clock_source pcie_ed_inst_refclk0_bfm
Info: pcie_ed_inst_refclk0_bfm: Generic Component instance footprint reloaded.
Info: load_component pcie_ed_inst_refclk0_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_parameter_value pcie_ed_inst refclk0 clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: load_component pcie_ed_inst_refclk0_bfm
Info: set_component_parameter_value CLOCK_RATE 50000000
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component pcie_ed_inst_refclk0_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk0 CLASS_NAME
Info: get_instance_property pcie_ed_inst_refclk0_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk0_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_refclk0_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk0_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection pcie_ed_inst_refclk0_bfm.clk pcie_ed_inst.refclk0
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: refclk
Info: TB_Gen: clock_sink found: refclk
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk CLASS_NAME
Info: add_component pcie_ed_inst_refclk_bfm pcie_ed_inst_refclk_bfm_ip.ip altera_avalon_clock_source pcie_ed_inst_refclk_bfm
Info: pcie_ed_inst_refclk_bfm: Generic Component instance footprint reloaded.
Info: load_component pcie_ed_inst_refclk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_parameter_value pcie_ed_inst refclk clockRate
Info: load_component pcie_ed_inst_refclk_bfm
Info: set_component_parameter_value CLOCK_RATE 100000000.0
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component pcie_ed_inst_refclk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk CLASS_NAME
Info: get_instance_property pcie_ed_inst_refclk_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_refclk_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection pcie_ed_inst_refclk_bfm.clk pcie_ed_inst.refclk
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk_xcvr CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: refclk_xcvr
Info: TB_Gen: clock_sink found: refclk_xcvr
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk_xcvr CLASS_NAME
Info: add_component pcie_ed_inst_refclk_xcvr_bfm pcie_ed_inst_refclk_xcvr_bfm_ip.ip altera_avalon_clock_source pcie_ed_inst_refclk_xcvr_bfm
Info: pcie_ed_inst_refclk_xcvr_bfm: Generic Component instance footprint reloaded.
Info: load_component pcie_ed_inst_refclk_xcvr_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_parameter_value pcie_ed_inst refclk_xcvr clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: load_component pcie_ed_inst_refclk_xcvr_bfm
Info: set_component_parameter_value CLOCK_RATE 50000000
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component pcie_ed_inst_refclk_xcvr_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst refclk_xcvr CLASS_NAME
Info: get_instance_property pcie_ed_inst_refclk_xcvr_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk_xcvr_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_refclk_xcvr_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk_xcvr_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection pcie_ed_inst_refclk_xcvr_bfm.clk pcie_ed_inst.refclk_xcvr
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst i_gpio_perst0_n CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: i_gpio_perst0_n
Info: TB_Gen: reset_sink found: i_gpio_perst0_n
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst i_gpio_perst0_n CLASS_NAME
Info: add_component pcie_ed_inst_i_gpio_perst0_n_bfm pcie_ed_inst_i_gpio_perst0_n_bfm_ip.ip altera_avalon_reset_source pcie_ed_inst_i_gpio_perst0_n_bfm
Info: pcie_ed_inst_i_gpio_perst0_n_bfm: Generic Component instance footprint reloaded.
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_ports pcie_ed_inst i_gpio_perst0_n
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_port_property pcie_ed_inst i_gpio_perst0_n i_gpio_perst0_n_reset_n ROLE
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_port_property pcie_ed_inst i_gpio_perst0_n i_gpio_perst0_n_reset_n ROLE
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: set_component_parameter_value ASSERT_HIGH_RESET 0
Info: set_component_parameter_value INITIAL_RESET_CYCLES 50
Info: save_component 
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst_i_gpio_perst0_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_i_gpio_perst0_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: get_instance_property pcie_ed_inst_i_gpio_perst0_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_parameter_value pcie_ed_inst i_gpio_perst0_n associatedClock
Info: get_instance_property pcie_ed_inst_refclk0_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk0_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_refclk0_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk0_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: send_message Warning TB_Gen: pcie_ed_inst_i_gpio_perst0_n_bfm is not associated to any clock; connecting pcie_ed_inst_i_gpio_perst0_n_bfm to 'pcie_ed_inst_refclk0_bfm.clk'
Warning: TB_Gen: pcie_ed_inst_i_gpio_perst0_n_bfm is not associated to any clock; connecting pcie_ed_inst_i_gpio_perst0_n_bfm to 'pcie_ed_inst_refclk0_bfm.clk'
Info: add_connection pcie_ed_inst_refclk0_bfm.clk pcie_ed_inst_i_gpio_perst0_n_bfm.clk
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst i_gpio_perst0_n CLASS_NAME
Info: get_instance_property pcie_ed_inst_i_gpio_perst0_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_i_gpio_perst0_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: get_instance_property pcie_ed_inst_i_gpio_perst0_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_i_gpio_perst0_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection pcie_ed_inst_i_gpio_perst0_n_bfm.reset pcie_ed_inst.i_gpio_perst0_n
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst pin_perst_n CLASS_NAME
Info: send_message Info TB_Gen: reset_sink (for partner module) found: pin_perst_n
Info: TB_Gen: reset_sink (for partner module) found: pin_perst_n
Info: add_component dut_pcie_tb dut_pcie_tb_ip.ip intel_pcie_gts_tbed dut_pcie_tb
Info: dut_pcie_tb: Generic Component instance footprint reloaded.
Info: load_component dut_pcie_tb
Info: set_component_parameter_value apps_type_hwtcl 3
Info: set_component_parameter_value bfm_drive_interface_clk_hwtcl 1
Info: set_component_parameter_value bfm_drive_interface_pin_perst_hwtcl 1
Info: set_component_parameter_value bfm_drive_interface_test_hwtcl 0
Info: set_component_parameter_value example_design_mode_hwtcl PIO
Info: set_component_parameter_value gen123_lane_rate_mode_hwtcl Gen4 (16.0 Gbps)
Info: set_component_parameter_value generating_ed_hwtcl 1
Info: set_component_parameter_value lane_mask_hwtcl x4
Info: set_component_parameter_value pll_refclk_freq_hwtcl 100 MHz
Info: set_component_parameter_value port_type_hwtcl Root Port
Info: set_component_parameter_value serial_sim_hwtcl 1
Info: set_component_parameter_value silicon_rev_hwtcl 10nm8agdrb
Info: set_component_parameter_value top_topology_hwtcl Gen4 x4 Interface 256 bit
Info: save_component 
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst pin_perst_n CLASS_NAME
Info: get_instance_property dut_pcie_tb CLASS_NAME
Info: load_component dut_pcie_tb
Info: get_component_interface_property pin_perst CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst pin_perst_n CLASS_NAME
Info: add_component pcie_ed_inst_pin_perst_n_bfm pcie_ed_inst_pin_perst_n_bfm_ip.ip altera_avalon_reset_source pcie_ed_inst_pin_perst_n_bfm
Info: pcie_ed_inst_pin_perst_n_bfm: Generic Component instance footprint reloaded.
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_ports pcie_ed_inst pin_perst_n
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_port_property pcie_ed_inst pin_perst_n pin_perst_n_reset_n ROLE
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_port_property pcie_ed_inst pin_perst_n pin_perst_n_reset_n ROLE
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: set_component_parameter_value ASSERT_HIGH_RESET 0
Info: set_component_parameter_value INITIAL_RESET_CYCLES 50
Info: save_component 
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_parameter_value pcie_ed_inst pin_perst_n associatedClock
Info: get_instance_property pcie_ed_inst_refclk0_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk0_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_refclk0_bfm CLASS_NAME
Info: load_component pcie_ed_inst_refclk0_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: send_message Warning TB_Gen: pcie_ed_inst_pin_perst_n_bfm is not associated to any clock; connecting pcie_ed_inst_pin_perst_n_bfm to 'pcie_ed_inst_refclk0_bfm.clk'
Warning: TB_Gen: pcie_ed_inst_pin_perst_n_bfm is not associated to any clock; connecting pcie_ed_inst_pin_perst_n_bfm to 'pcie_ed_inst_refclk0_bfm.clk'
Info: add_connection pcie_ed_inst_refclk0_bfm.clk pcie_ed_inst_pin_perst_n_bfm.clk
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst pin_perst_n CLASS_NAME
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection pcie_ed_inst_pin_perst_n_bfm.reset pcie_ed_inst.pin_perst_n
Info: get_instance_property dut_pcie_tb CLASS_NAME
Info: load_component dut_pcie_tb
Info: get_component_interface_property pin_perst CLASS_NAME
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: get_instance_property pcie_ed_inst_pin_perst_n_bfm CLASS_NAME
Info: load_component pcie_ed_inst_pin_perst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection pcie_ed_inst_pin_perst_n_bfm.reset dut_pcie_tb.pin_perst
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst hip_serial CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: hip_serial
Info: TB_Gen: conduit_end (for partner module) found: hip_serial
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst hip_serial CLASS_NAME
Info: get_instance_property dut_pcie_tb CLASS_NAME
Info: load_component dut_pcie_tb
Info: get_component_interface_property hip_serial CLASS_NAME
Info: get_instance_property pcie_ed_inst CLASS_NAME
Info: get_instance_interface_property pcie_ed_inst hip_serial CLASS_NAME
Info: load_component dut_pcie_tb
Info: get_component_interface_property hip_serial CLASS_NAME
Info: add_connection dut_pcie_tb.hip_serial pcie_ed_inst.hip_serial
Info: send_message Info TB_Gen: Saving testbench system: pcie_ed_tb.qsys
Info: TB_Gen: Saving testbench system: pcie_ed_tb.qsys
Info: save_system pcie_ed_tb.qsys
Info: All modules have been converted to Generic Components.
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb.qsys
Info: Done
Info: Saving generation log to /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/pcie_ed_inst_refclk0_bfm_ip_generation.rpt
Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_inst_refclk0_bfm_ip.pcie_ed_inst_refclk0_bfm: Elaborate: altera_clock_source
Info: pcie_ed_inst_refclk0_bfm_ip.pcie_ed_inst_refclk0_bfm:            $Revision: #1 $
Info: pcie_ed_inst_refclk0_bfm_ip.pcie_ed_inst_refclk0_bfm:            $Date: 2023/10/12 $
Info: pcie_ed_inst_refclk0_bfm_ip: "Transforming system: pcie_ed_inst_refclk0_bfm_ip"
Info: pcie_ed_inst_refclk0_bfm_ip: "Naming system components in system: pcie_ed_inst_refclk0_bfm_ip"
Info: pcie_ed_inst_refclk0_bfm_ip: "Processing generation queue"
Info: pcie_ed_inst_refclk0_bfm_ip: "Generating: pcie_ed_inst_refclk0_bfm_ip"
Info: pcie_ed_inst_refclk0_bfm_ip: "Generating: altera_avalon_clock_source"
Info: pcie_ed_inst_refclk0_bfm_ip: Done "pcie_ed_inst_refclk0_bfm_ip" with 2 modules, 3 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip.ip --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Generation of /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk0_bfm_ip.ip (pcie_ed_inst_refclk0_bfm_ip) took 1612 ms
Info: 
Info: Saving generation log to /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/pcie_ed_inst_refclk_xcvr_bfm_ip_generation.rpt
Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_inst_refclk_xcvr_bfm_ip.pcie_ed_inst_refclk_xcvr_bfm: Elaborate: altera_clock_source
Info: pcie_ed_inst_refclk_xcvr_bfm_ip.pcie_ed_inst_refclk_xcvr_bfm:            $Revision: #1 $
Info: pcie_ed_inst_refclk_xcvr_bfm_ip.pcie_ed_inst_refclk_xcvr_bfm:            $Date: 2023/10/12 $
Info: pcie_ed_inst_refclk_xcvr_bfm_ip: "Transforming system: pcie_ed_inst_refclk_xcvr_bfm_ip"
Info: pcie_ed_inst_refclk_xcvr_bfm_ip: "Naming system components in system: pcie_ed_inst_refclk_xcvr_bfm_ip"
Info: pcie_ed_inst_refclk_xcvr_bfm_ip: "Processing generation queue"
Info: pcie_ed_inst_refclk_xcvr_bfm_ip: "Generating: pcie_ed_inst_refclk_xcvr_bfm_ip"
Info: pcie_ed_inst_refclk_xcvr_bfm_ip: "Generating: altera_avalon_clock_source"
Info: pcie_ed_inst_refclk_xcvr_bfm_ip: Done "pcie_ed_inst_refclk_xcvr_bfm_ip" with 2 modules, 3 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip.ip --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Generation of /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_xcvr_bfm_ip.ip (pcie_ed_inst_refclk_xcvr_bfm_ip) took 1681 ms
Info: 
Info: Saving generation log to /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/pcie_ed_inst_pin_perst_n_bfm_ip_generation.rpt
Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_inst_pin_perst_n_bfm_ip.pcie_ed_inst_pin_perst_n_bfm: Elaborate: altera_reset_source
Info: pcie_ed_inst_pin_perst_n_bfm_ip.pcie_ed_inst_pin_perst_n_bfm:            $Revision: #1 $
Info: pcie_ed_inst_pin_perst_n_bfm_ip.pcie_ed_inst_pin_perst_n_bfm:            $Date: 2023/10/12 $
Info: pcie_ed_inst_pin_perst_n_bfm_ip.pcie_ed_inst_pin_perst_n_bfm: Reset is negatively asserted.
Info: pcie_ed_inst_pin_perst_n_bfm_ip: "Transforming system: pcie_ed_inst_pin_perst_n_bfm_ip"
Info: pcie_ed_inst_pin_perst_n_bfm_ip: "Naming system components in system: pcie_ed_inst_pin_perst_n_bfm_ip"
Info: pcie_ed_inst_pin_perst_n_bfm_ip: "Processing generation queue"
Info: pcie_ed_inst_pin_perst_n_bfm_ip: "Generating: pcie_ed_inst_pin_perst_n_bfm_ip"
Info: pcie_ed_inst_pin_perst_n_bfm_ip: "Generating: altera_avalon_reset_source"
Info: pcie_ed_inst_pin_perst_n_bfm_ip: Done "pcie_ed_inst_pin_perst_n_bfm_ip" with 2 modules, 3 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip.ip --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Generation of /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_pin_perst_n_bfm_ip.ip (pcie_ed_inst_pin_perst_n_bfm_ip) took 1537 ms
Info: 
Info: Saving generation log to /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/dut_pcie_tb_ip_generation.rpt
Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip --family="Agilex 5" --part=A5ED065BB32AE4SR0
Warning: dut_pcie_tb_ip.dut_pcie_tb.no_connect: Interface has no signals
Info: dut_pcie_tb_ip: "Transforming system: dut_pcie_tb_ip"
Info: dut_pcie_tb_ip: "Naming system components in system: dut_pcie_tb_ip"
Info: dut_pcie_tb_ip: "Processing generation queue"
Info: dut_pcie_tb_ip: "Generating: dut_pcie_tb_ip"
Info: dut_pcie_tb_ip: "Generating: intel_pcie_gts_tbed_hwtcl"
Warning: dut_pcie_tb: get_parameter_value: Getting the value of generating_ed_hwtcl from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)
Warning: dut_pcie_tb: get_parameter_value: Getting the value of silicon_rev_hwtcl from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)
Info: dut_pcie_tb_ip: Done "dut_pcie_tb_ip" with 2 modules, 58 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip.ip --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Generation of /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip.ip (dut_pcie_tb_ip) took 1669 ms
Info: 
Info: Saving generation log to /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/pcie_ed_inst_i_gpio_perst0_n_bfm_ip_generation.rpt
Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip.pcie_ed_inst_i_gpio_perst0_n_bfm: Elaborate: altera_reset_source
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip.pcie_ed_inst_i_gpio_perst0_n_bfm:            $Revision: #1 $
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip.pcie_ed_inst_i_gpio_perst0_n_bfm:            $Date: 2023/10/12 $
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip.pcie_ed_inst_i_gpio_perst0_n_bfm: Reset is negatively asserted.
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip: "Transforming system: pcie_ed_inst_i_gpio_perst0_n_bfm_ip"
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip: "Naming system components in system: pcie_ed_inst_i_gpio_perst0_n_bfm_ip"
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip: "Processing generation queue"
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip: "Generating: pcie_ed_inst_i_gpio_perst0_n_bfm_ip"
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip: "Generating: altera_avalon_reset_source"
Info: pcie_ed_inst_i_gpio_perst0_n_bfm_ip: Done "pcie_ed_inst_i_gpio_perst0_n_bfm_ip" with 2 modules, 3 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip.ip --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Generation of /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_i_gpio_perst0_n_bfm_ip.ip (pcie_ed_inst_i_gpio_perst0_n_bfm_ip) took 1521 ms
Info: 
Info: Saving generation log to /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/pcie_ed_inst_refclk_bfm_ip_generation.rpt
Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_inst_refclk_bfm_ip.pcie_ed_inst_refclk_bfm: Elaborate: altera_clock_source
Info: pcie_ed_inst_refclk_bfm_ip.pcie_ed_inst_refclk_bfm:            $Revision: #1 $
Info: pcie_ed_inst_refclk_bfm_ip.pcie_ed_inst_refclk_bfm:            $Date: 2023/10/12 $
Info: pcie_ed_inst_refclk_bfm_ip: "Transforming system: pcie_ed_inst_refclk_bfm_ip"
Info: pcie_ed_inst_refclk_bfm_ip: "Naming system components in system: pcie_ed_inst_refclk_bfm_ip"
Info: pcie_ed_inst_refclk_bfm_ip: "Processing generation queue"
Info: pcie_ed_inst_refclk_bfm_ip: "Generating: pcie_ed_inst_refclk_bfm_ip"
Info: pcie_ed_inst_refclk_bfm_ip: "Generating: altera_avalon_clock_source"
Info: pcie_ed_inst_refclk_bfm_ip: Done "pcie_ed_inst_refclk_bfm_ip" with 2 modules, 3 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip.ip --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Generation of /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/ip/pcie_ed_tb/pcie_ed_inst_refclk_bfm_ip.ip (pcie_ed_inst_refclk_bfm_ip) took 1477 ms
Info: 
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb --family="Agilex 5" --part=A5ED065BB32AE4SR0
Progress: Loading pcie_ed_tb/pcie_ed_tb.qsys
Progress: Reading input file
Progress: Parameterizing module dut_pcie_tb
Progress: Parameterizing module pcie_ed_inst
Progress: Parameterizing module pcie_ed_inst_i_gpio_perst0_n_bfm
Progress: Parameterizing module pcie_ed_inst_pin_perst_n_bfm
Progress: Parameterizing module pcie_ed_inst_refclk0_bfm
Progress: Parameterizing module pcie_ed_inst_refclk_bfm
Progress: Parameterizing module pcie_ed_inst_refclk_xcvr_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: pcie_ed_tb.dut_pcie_tb: Warnings found in IP parameterization.
Warning: pcie_ed_tb.dut_pcie_tb.no_connect: Interface has no signals
Warning: pcie_ed_tb.pcie_ed_inst.dut.i_flux_clk: Interface has no signals
Component Instantiation Warning: pcie_ed_tb.pcie_ed_inst.iopll0: Warnings found in IP parameterization.
Component Instantiation Warning: pcie_ed_tb.pcie_ed_inst.pio0: Warnings found in IP parameterization.
Warning: pcie_ed_tb.pcie_ed_inst.pio0.ninit_done: No synchronous edges, but has associated clock
Warning: pcie_ed_tb.pcie_ed_inst.dut: dut.p0_lite_csr must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: pcie_ed_tb.pcie_ed_inst.dut: dut.p0_app_ss_st_rx_tuser_halt must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: pcie_ed_tb: "Transforming system: pcie_ed_tb"
Info: pcie_ed_tb: "Naming system components in system: pcie_ed_tb"
Info: pcie_ed_tb: "Processing generation queue"
Info: pcie_ed_tb: "Generating: pcie_ed_tb"
Info: pcie_ed_tb: "Generating: dut_pcie_tb_ip"
Info: pcie_ed_tb: "Generating: pcie_ed_inst_i_gpio_perst0_n_bfm_ip"
Info: pcie_ed_tb: "Generating: pcie_ed_inst_pin_perst_n_bfm_ip"
Info: pcie_ed_tb: "Generating: pcie_ed_inst_refclk0_bfm_ip"
Info: pcie_ed_tb: "Generating: pcie_ed_inst_refclk_bfm_ip"
Info: pcie_ed_tb: "Generating: pcie_ed_inst_refclk_xcvr_bfm_ip"
Info: pcie_ed_tb: Done "pcie_ed_tb" with 8 modules, 1 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb.qsys --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed_tb/pcie_ed_tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
