
5. Printing statistics.

=== corr ===

   Number of wires:                 13
   Number of wire bits:            146
   Number of public wires:          10
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           16
     $dff                           48
     $dffe                          16
     $mul                           32

=== corr_seq ===

   Number of wires:                 17
   Number of wire bits:            178
   Number of public wires:          14
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                           16
     $dff                           48
     $dffe                          48
     $mul                           32

=== my_divider ===

   Number of wires:                 53
   Number of wire bits:            373
   Number of public wires:          26
   Number of public wire bits:     122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $add                           96
     $eq                             4
     $logic_not                      6
     $mux                           95
     $not                           33
     $or                            24
     $pmux                           4
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           3
     $sdffe                         45

=== my_wrapper_divider ===

   Number of wires:                 19
   Number of wire bits:             67
   Number of public wires:          12
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $eq                             6
     $logic_not                      2
     $mux                            2
     $pmux                           4
     $reduce_or                      6
     $sdff                           2

=== port_bus_1to0 ===

   Number of wires:                120
   Number of wire bits:            860
   Number of public wires:          98
   Number of public wire bits:     757
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                           32
     $eq                            25
     $logic_not                      3
     $mux                            8
     $pmux                          51
     $reduce_or                      7
     $sdff                         106
     $sdffe                        324

=== port_bus_2to1_1 ===

   Number of wires:                 94
   Number of wire bits:           1052
   Number of public wires:          70
   Number of public wire bits:     950
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $dff                            1
     $dffe                         808
     $eq                            21
     $logic_and                      2
     $mux                            2
     $not                            4
     $pmux                          84
     $reduce_and                     2
     $reduce_or                     12
     $sdff                          68
     $sdffe                          1

=== sh_reg ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          16

=== sv_chip1_hierarchy_no_mem ===

   Number of wires:                373
   Number of wire bits:           4614
   Number of public wires:         193
   Number of public wire bits:    3307
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                          736
     $dff                           70
     $dffe                         895
     $eq                           196
     $logic_not                     15
     $mux                           18
     $not                            2
     $pmux                         443
     $reduce_and                    59
     $reduce_bool                   48
     $reduce_or                     73
     $sdff                           1
     $sdffce                        72
     $sdffe                        222

=== wrapper_corr_10 ===

   Number of wires:                 52
   Number of wire bits:            578
   Number of public wires:          52
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $dffe                         176

=== wrapper_corr_20 ===

   Number of wires:                 92
   Number of wire bits:           1058
   Number of public wires:          92
   Number of public wire bits:    1058
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $dffe                         336

=== wrapper_corr_5_seq ===

   Number of wires:                 32
   Number of wire bits:            338
   Number of public wires:          32
   Number of public wire bits:     338
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $dffe                          96

=== wrapper_norm ===

   Number of wires:                 21
   Number of wire bits:            292
   Number of public wires:          15
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                           33
     $dff                          112
     $dffe                          32
     $mux                           32
     $sdff                           1
     $sub                           32

=== wrapper_norm_corr_10 ===

   Number of wires:                 21
   Number of wire bits:            274
   Number of public wires:          21
   Number of public wire bits:     274
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== wrapper_norm_corr_20 ===

   Number of wires:                 31
   Number of wire bits:            434
   Number of public wires:          31
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== wrapper_norm_corr_5_seq ===

   Number of wires:                 16
   Number of wire bits:            194
   Number of public wires:          16
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== wrapper_norm_seq ===

   Number of wires:                 21
   Number of wire bits:            292
   Number of public wires:          15
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                           33
     $dff                          112
     $dffe                          32
     $mux                           32
     $sdff                           1
     $sub                           32

=== design hierarchy ===

   sv_chip1_hierarchy_no_mem         1
     port_bus_1to0                   0
     port_bus_2to1_1                 0
     wrapper_norm_corr_10            0
       wrapper_corr_10               0
         corr                        0
         sh_reg                      0
       wrapper_norm                  0
         my_wrapper_divider          0
           my_divider                0
     wrapper_norm_corr_20            0
       wrapper_corr_20               0
         corr                        0
         sh_reg                      0
       wrapper_norm                  0
         my_wrapper_divider          0
           my_divider                0
     wrapper_norm_corr_5_seq         0
       wrapper_corr_5_seq            0
         corr_seq                    0
         sh_reg                      0
       wrapper_norm_seq              0
         my_wrapper_divider          0
           my_divider                0

   Number of wires:                373
   Number of wire bits:           4614
   Number of public wires:         193
   Number of public wire bits:    3307
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                          736
     $dff                           70
     $dffe                         895
     $eq                           196
     $logic_not                     15
     $mux                           18
     $not                            2
     $pmux                         443
     $reduce_and                    59
     $reduce_bool                   48
     $reduce_or                     73
     $sdff                           1
     $sdffce                        72
     $sdffe                        222

