============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/td/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ASUS
   Run Date =   Sun Sep 17 19:33:38 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "open_project CortexM0_SOC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../../../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../../../rtl/CortexM0_SoC.v' in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(70)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(73)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(96)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 96 in ../../../rtl/CortexM0_SoC.v(136)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 70 in ../../../rtl/CortexM0_SoC.v(216)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(965)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/out/AND.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../../../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file ../../key_16.v
HDL-1007 : analyze verilog file ../../../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../../../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../../../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../../../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../../AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/PLL.v(96)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SOC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SOC_gate.db" in  1.566831s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (93.7%)

RUN-1004 : used memory is 217 MB, reserved memory is 185 MB, peak memory is 220 MB
RUN-1002 : start command "read_sdc ../../../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CLK_gen/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_dup_1 is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net kb/HCLK is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_dup_4 is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_dup_4 is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "keyboard/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_gen/clk0_out as clock net
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net kb/HCLK as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7904 instances
RUN-0007 : 6001 luts, 1631 seqs, 105 mslices, 62 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8468 nets
RUN-1001 : 4302 nets have 2 pins
RUN-1001 : 3049 nets have [3 - 5] pins
RUN-1001 : 682 nets have [6 - 10] pins
RUN-1001 : 242 nets have [11 - 20] pins
RUN-1001 : 179 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     275     
RUN-1001 :   No   |  No   |  Yes  |     419     
RUN-1001 :   No   |  Yes  |  No   |      8      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     158     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  39   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7902 instances, 6001 luts, 1631 seqs, 167 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38060, tnet num: 8422, tinst num: 7902, tnode num: 43134, tedge num: 61656.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.243327s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.03668e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7902.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.78495e+06, overlap = 49.5
PHY-3002 : Step(2): len = 1.54859e+06, overlap = 54
PHY-3002 : Step(3): len = 1.50059e+06, overlap = 54
PHY-3002 : Step(4): len = 1.4692e+06, overlap = 51.75
PHY-3002 : Step(5): len = 1.44134e+06, overlap = 51.75
PHY-3002 : Step(6): len = 1.41863e+06, overlap = 51.75
PHY-3002 : Step(7): len = 1.40112e+06, overlap = 52.0312
PHY-3002 : Step(8): len = 1.26827e+06, overlap = 71.1875
PHY-3002 : Step(9): len = 1.17398e+06, overlap = 74.4688
PHY-3002 : Step(10): len = 1.14955e+06, overlap = 81.1875
PHY-3002 : Step(11): len = 1.12947e+06, overlap = 82.0312
PHY-3002 : Step(12): len = 1.11669e+06, overlap = 83.0625
PHY-3002 : Step(13): len = 1.10071e+06, overlap = 88.4062
PHY-3002 : Step(14): len = 1.07984e+06, overlap = 91.9062
PHY-3002 : Step(15): len = 1.06785e+06, overlap = 96.8125
PHY-3002 : Step(16): len = 1.05867e+06, overlap = 96.0625
PHY-3002 : Step(17): len = 1.02641e+06, overlap = 113.906
PHY-3002 : Step(18): len = 1.00655e+06, overlap = 115.125
PHY-3002 : Step(19): len = 1.00095e+06, overlap = 115.625
PHY-3002 : Step(20): len = 981673, overlap = 125.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.93591e-05
PHY-3002 : Step(21): len = 985440, overlap = 117.469
PHY-3002 : Step(22): len = 999927, overlap = 118.188
PHY-3002 : Step(23): len = 998038, overlap = 105.375
PHY-3002 : Step(24): len = 991562, overlap = 108.438
PHY-3002 : Step(25): len = 977708, overlap = 106.656
PHY-3002 : Step(26): len = 971166, overlap = 103.344
PHY-3002 : Step(27): len = 966946, overlap = 97.0312
PHY-3002 : Step(28): len = 961562, overlap = 96.4688
PHY-3002 : Step(29): len = 957881, overlap = 94.375
PHY-3002 : Step(30): len = 949644, overlap = 84.625
PHY-3002 : Step(31): len = 943929, overlap = 81.5
PHY-3002 : Step(32): len = 939716, overlap = 83.9375
PHY-3002 : Step(33): len = 932099, overlap = 82.5938
PHY-3002 : Step(34): len = 921806, overlap = 87.25
PHY-3002 : Step(35): len = 916638, overlap = 78.25
PHY-3002 : Step(36): len = 913110, overlap = 77.4062
PHY-3002 : Step(37): len = 895212, overlap = 71.0938
PHY-3002 : Step(38): len = 883703, overlap = 73.3125
PHY-3002 : Step(39): len = 880404, overlap = 70.875
PHY-3002 : Step(40): len = 874484, overlap = 65.5312
PHY-3002 : Step(41): len = 863796, overlap = 69.0312
PHY-3002 : Step(42): len = 858368, overlap = 70.2188
PHY-3002 : Step(43): len = 854890, overlap = 67.2188
PHY-3002 : Step(44): len = 849846, overlap = 64.1875
PHY-3002 : Step(45): len = 844202, overlap = 65.1562
PHY-3002 : Step(46): len = 839206, overlap = 66.2188
PHY-3002 : Step(47): len = 831485, overlap = 58.4062
PHY-3002 : Step(48): len = 825750, overlap = 57.625
PHY-3002 : Step(49): len = 822985, overlap = 61.4375
PHY-3002 : Step(50): len = 816493, overlap = 58.375
PHY-3002 : Step(51): len = 807642, overlap = 56.5625
PHY-3002 : Step(52): len = 802411, overlap = 57.875
PHY-3002 : Step(53): len = 798778, overlap = 55.1562
PHY-3002 : Step(54): len = 790213, overlap = 54.8125
PHY-3002 : Step(55): len = 768593, overlap = 59.2188
PHY-3002 : Step(56): len = 761804, overlap = 61.4375
PHY-3002 : Step(57): len = 760018, overlap = 58.9375
PHY-3002 : Step(58): len = 752362, overlap = 64.125
PHY-3002 : Step(59): len = 746970, overlap = 58.0312
PHY-3002 : Step(60): len = 743097, overlap = 55.9375
PHY-3002 : Step(61): len = 738494, overlap = 51.1875
PHY-3002 : Step(62): len = 734480, overlap = 54.5625
PHY-3002 : Step(63): len = 729814, overlap = 54.5625
PHY-3002 : Step(64): len = 724218, overlap = 54.1562
PHY-3002 : Step(65): len = 719860, overlap = 54.875
PHY-3002 : Step(66): len = 717180, overlap = 57.625
PHY-3002 : Step(67): len = 713252, overlap = 59.2188
PHY-3002 : Step(68): len = 702365, overlap = 61.1875
PHY-3002 : Step(69): len = 696582, overlap = 54.8438
PHY-3002 : Step(70): len = 693651, overlap = 57.1562
PHY-3002 : Step(71): len = 691094, overlap = 54.1875
PHY-3002 : Step(72): len = 681710, overlap = 56.3125
PHY-3002 : Step(73): len = 675499, overlap = 59.0625
PHY-3002 : Step(74): len = 672124, overlap = 56.75
PHY-3002 : Step(75): len = 667558, overlap = 61.6562
PHY-3002 : Step(76): len = 665584, overlap = 57.125
PHY-3002 : Step(77): len = 664099, overlap = 55
PHY-3002 : Step(78): len = 662036, overlap = 57.1875
PHY-3002 : Step(79): len = 659323, overlap = 57.9375
PHY-3002 : Step(80): len = 654069, overlap = 56.25
PHY-3002 : Step(81): len = 650598, overlap = 58.1875
PHY-3002 : Step(82): len = 648521, overlap = 58.5625
PHY-3002 : Step(83): len = 645055, overlap = 60.9688
PHY-3002 : Step(84): len = 638987, overlap = 60.1562
PHY-3002 : Step(85): len = 634221, overlap = 56.3438
PHY-3002 : Step(86): len = 632023, overlap = 56.1562
PHY-3002 : Step(87): len = 629496, overlap = 57.5312
PHY-3002 : Step(88): len = 623467, overlap = 62.9688
PHY-3002 : Step(89): len = 618294, overlap = 62.1875
PHY-3002 : Step(90): len = 616403, overlap = 57.6875
PHY-3002 : Step(91): len = 614366, overlap = 60.3438
PHY-3002 : Step(92): len = 609648, overlap = 59.5312
PHY-3002 : Step(93): len = 603619, overlap = 57.1875
PHY-3002 : Step(94): len = 601040, overlap = 57.5938
PHY-3002 : Step(95): len = 597398, overlap = 57.4375
PHY-3002 : Step(96): len = 596423, overlap = 57.2812
PHY-3002 : Step(97): len = 595458, overlap = 57.5625
PHY-3002 : Step(98): len = 593021, overlap = 52.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000158718
PHY-3002 : Step(99): len = 593604, overlap = 51.8125
PHY-3002 : Step(100): len = 595185, overlap = 55.125
PHY-3002 : Step(101): len = 598623, overlap = 52.3438
PHY-3002 : Step(102): len = 601108, overlap = 50.3125
PHY-3002 : Step(103): len = 603659, overlap = 47.9688
PHY-3002 : Step(104): len = 605551, overlap = 45.9688
PHY-3002 : Step(105): len = 607589, overlap = 46.7812
PHY-3002 : Step(106): len = 608788, overlap = 46.1562
PHY-3002 : Step(107): len = 609544, overlap = 41.3438
PHY-3002 : Step(108): len = 610098, overlap = 45.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027155s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 751024, over cnt = 2096(5%), over = 7784, worst = 53
PHY-1001 : End global iterations;  1.188071s wall, 1.625000s user + 0.093750s system = 1.718750s CPU (144.7%)

PHY-1001 : Congestion index: top1 = 93.43, top5 = 74.35, top10 = 65.45, top15 = 60.11.
PHY-3001 : End congestion estimation;  1.510271s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (128.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.433609s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.88612e-05
PHY-3002 : Step(109): len = 605548, overlap = 46.75
PHY-3002 : Step(110): len = 584216, overlap = 66.4375
PHY-3002 : Step(111): len = 564946, overlap = 81.3125
PHY-3002 : Step(112): len = 544096, overlap = 99.7188
PHY-3002 : Step(113): len = 516772, overlap = 119.219
PHY-3002 : Step(114): len = 500360, overlap = 130.844
PHY-3002 : Step(115): len = 486543, overlap = 137.125
PHY-3002 : Step(116): len = 466578, overlap = 145.531
PHY-3002 : Step(117): len = 449102, overlap = 148.969
PHY-3002 : Step(118): len = 434938, overlap = 154.156
PHY-3002 : Step(119): len = 420991, overlap = 160.625
PHY-3002 : Step(120): len = 411372, overlap = 165.344
PHY-3002 : Step(121): len = 403969, overlap = 172.094
PHY-3002 : Step(122): len = 397706, overlap = 184
PHY-3002 : Step(123): len = 392969, overlap = 188.938
PHY-3002 : Step(124): len = 388108, overlap = 193.344
PHY-3002 : Step(125): len = 384368, overlap = 194.719
PHY-3002 : Step(126): len = 380638, overlap = 198.562
PHY-3002 : Step(127): len = 378769, overlap = 200.594
PHY-3002 : Step(128): len = 376848, overlap = 199.281
PHY-3002 : Step(129): len = 375096, overlap = 199.094
PHY-3002 : Step(130): len = 374216, overlap = 201.406
PHY-3002 : Step(131): len = 372238, overlap = 201.906
PHY-3002 : Step(132): len = 371387, overlap = 203.812
PHY-3002 : Step(133): len = 369619, overlap = 203.344
PHY-3002 : Step(134): len = 368860, overlap = 204.344
PHY-3002 : Step(135): len = 368035, overlap = 203.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.77223e-05
PHY-3002 : Step(136): len = 371937, overlap = 200.531
PHY-3002 : Step(137): len = 383479, overlap = 189.031
PHY-3002 : Step(138): len = 393394, overlap = 174.219
PHY-3002 : Step(139): len = 397829, overlap = 165.594
PHY-3002 : Step(140): len = 403034, overlap = 154
PHY-3002 : Step(141): len = 412130, overlap = 137.375
PHY-3002 : Step(142): len = 418087, overlap = 125.625
PHY-3002 : Step(143): len = 420205, overlap = 120.375
PHY-3002 : Step(144): len = 421482, overlap = 116.281
PHY-3002 : Step(145): len = 422089, overlap = 113.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.54447e-05
PHY-3002 : Step(146): len = 428325, overlap = 105.188
PHY-3002 : Step(147): len = 439496, overlap = 94.375
PHY-3002 : Step(148): len = 442655, overlap = 87.1562
PHY-3002 : Step(149): len = 451371, overlap = 74.75
PHY-3002 : Step(150): len = 458700, overlap = 64.25
PHY-3002 : Step(151): len = 467120, overlap = 52.4062
PHY-3002 : Step(152): len = 471752, overlap = 47.0312
PHY-3002 : Step(153): len = 472562, overlap = 42.8125
PHY-3002 : Step(154): len = 473272, overlap = 42.2188
PHY-3002 : Step(155): len = 472750, overlap = 41.875
PHY-3002 : Step(156): len = 472533, overlap = 44.5
PHY-3002 : Step(157): len = 472249, overlap = 46
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000150889
PHY-3002 : Step(158): len = 487143, overlap = 37.75
PHY-3002 : Step(159): len = 512006, overlap = 27.8125
PHY-3002 : Step(160): len = 512218, overlap = 24.5
PHY-3002 : Step(161): len = 513942, overlap = 25
PHY-3002 : Step(162): len = 514178, overlap = 22.0625
PHY-3002 : Step(163): len = 515607, overlap = 22.4062
PHY-3002 : Step(164): len = 518761, overlap = 21.4062
PHY-3002 : Step(165): len = 522773, overlap = 23.6875
PHY-3002 : Step(166): len = 527219, overlap = 23.3125
PHY-3002 : Step(167): len = 530063, overlap = 22.4375
PHY-3002 : Step(168): len = 532471, overlap = 22.9688
PHY-3002 : Step(169): len = 536340, overlap = 21.3438
PHY-3002 : Step(170): len = 535876, overlap = 22.25
PHY-3002 : Step(171): len = 534986, overlap = 22.3438
PHY-3002 : Step(172): len = 533845, overlap = 22.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000301779
PHY-3002 : Step(173): len = 542191, overlap = 21.1562
PHY-3002 : Step(174): len = 553252, overlap = 18.75
PHY-3002 : Step(175): len = 559212, overlap = 16.3438
PHY-3002 : Step(176): len = 565900, overlap = 14.375
PHY-3002 : Step(177): len = 572402, overlap = 11.875
PHY-3002 : Step(178): len = 575271, overlap = 10
PHY-3002 : Step(179): len = 578714, overlap = 7.90625
PHY-3002 : Step(180): len = 579396, overlap = 6.15625
PHY-3002 : Step(181): len = 578450, overlap = 5.6875
PHY-3002 : Step(182): len = 576966, overlap = 4.375
PHY-3002 : Step(183): len = 576133, overlap = 3.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000603389
PHY-3002 : Step(184): len = 587088, overlap = 2.90625
PHY-3002 : Step(185): len = 597034, overlap = 1.625
PHY-3002 : Step(186): len = 605119, overlap = 0.25
PHY-3002 : Step(187): len = 610848, overlap = 0.4375
PHY-3002 : Step(188): len = 616565, overlap = 0.5625
PHY-3002 : Step(189): len = 619369, overlap = 1.8125
PHY-3002 : Step(190): len = 619766, overlap = 1.5
PHY-3002 : Step(191): len = 619730, overlap = 0.8125
PHY-3002 : Step(192): len = 618214, overlap = 1.25
PHY-3002 : Step(193): len = 616272, overlap = 1
PHY-3002 : Step(194): len = 614840, overlap = 1.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 722128, over cnt = 1569(4%), over = 5222, worst = 45
PHY-1001 : End global iterations;  1.055503s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (171.7%)

PHY-1001 : Congestion index: top1 = 65.75, top5 = 53.02, top10 = 46.44, top15 = 42.62.
PHY-3001 : End congestion estimation;  1.252175s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (159.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.445930s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000541933
PHY-3002 : Step(195): len = 613481, overlap = 13.8438
PHY-3002 : Step(196): len = 608899, overlap = 7.21875
PHY-3002 : Step(197): len = 603479, overlap = 8.59375
PHY-3002 : Step(198): len = 597490, overlap = 9.3125
PHY-3002 : Step(199): len = 591233, overlap = 11.9375
PHY-3002 : Step(200): len = 584815, overlap = 8.09375
PHY-3002 : Step(201): len = 580618, overlap = 8.0625
PHY-3002 : Step(202): len = 576462, overlap = 8.40625
PHY-3002 : Step(203): len = 573370, overlap = 8.125
PHY-3002 : Step(204): len = 570214, overlap = 13.1875
PHY-3002 : Step(205): len = 567122, overlap = 12.1562
PHY-3002 : Step(206): len = 563700, overlap = 14.2188
PHY-3002 : Step(207): len = 561343, overlap = 15.3438
PHY-3002 : Step(208): len = 559526, overlap = 13.5938
PHY-3002 : Step(209): len = 558471, overlap = 13.9688
PHY-3002 : Step(210): len = 556768, overlap = 14.9062
PHY-3002 : Step(211): len = 554540, overlap = 13.4062
PHY-3002 : Step(212): len = 552278, overlap = 14.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108387
PHY-3002 : Step(213): len = 560755, overlap = 12.9375
PHY-3002 : Step(214): len = 567247, overlap = 7.5625
PHY-3002 : Step(215): len = 572350, overlap = 5.96875
PHY-3002 : Step(216): len = 577381, overlap = 5.59375
PHY-3002 : Step(217): len = 581633, overlap = 4.4375
PHY-3002 : Step(218): len = 583137, overlap = 4.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00216773
PHY-3002 : Step(219): len = 588197, overlap = 4.625
PHY-3002 : Step(220): len = 595255, overlap = 3.40625
PHY-3002 : Step(221): len = 600050, overlap = 3.53125
PHY-3002 : Step(222): len = 605568, overlap = 6.65625
PHY-3002 : Step(223): len = 608512, overlap = 4.75
PHY-3002 : Step(224): len = 612245, overlap = 3.96875
PHY-3002 : Step(225): len = 613937, overlap = 5.1875
PHY-3002 : Step(226): len = 614875, overlap = 3.21875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00401426
PHY-3002 : Step(227): len = 618732, overlap = 3.28125
PHY-3002 : Step(228): len = 622846, overlap = 3.40625
PHY-3002 : Step(229): len = 624601, overlap = 5.21875
PHY-3002 : Step(230): len = 629331, overlap = 3.46875
PHY-3002 : Step(231): len = 635935, overlap = 4.46875
PHY-3002 : Step(232): len = 637641, overlap = 2.5
PHY-3002 : Step(233): len = 638560, overlap = 2.4375
PHY-3002 : Step(234): len = 639389, overlap = 2.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00739499
PHY-3002 : Step(235): len = 640499, overlap = 2.71875
PHY-3002 : Step(236): len = 642893, overlap = 2.5
PHY-3002 : Step(237): len = 646035, overlap = 3.125
PHY-3002 : Step(238): len = 648602, overlap = 2.71875
PHY-3002 : Step(239): len = 651037, overlap = 2.875
PHY-3002 : Step(240): len = 652992, overlap = 3.15625
PHY-3002 : Step(241): len = 654870, overlap = 2.6875
PHY-3002 : Step(242): len = 656108, overlap = 2.5625
PHY-3002 : Step(243): len = 657041, overlap = 3.4375
PHY-3002 : Step(244): len = 659191, overlap = 3.5
PHY-3002 : Step(245): len = 661768, overlap = 3.78125
PHY-3002 : Step(246): len = 662548, overlap = 4
PHY-3002 : Step(247): len = 663383, overlap = 3.65625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.012478
PHY-3002 : Step(248): len = 664010, overlap = 3.4375
PHY-3002 : Step(249): len = 665719, overlap = 3.09375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38060, tnet num: 8422, tinst num: 7902, tnode num: 43134, tedge num: 61656.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.086623s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (100.7%)

RUN-1004 : used memory is 346 MB, reserved memory is 321 MB, peak memory is 403 MB
OPT-1001 : Total overflow 100.25 peak overflow 1.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 155/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 787592, over cnt = 1527(4%), over = 4191, worst = 18
PHY-1001 : End global iterations;  1.080658s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (182.2%)

PHY-1001 : Congestion index: top1 = 60.26, top5 = 49.44, top10 = 43.96, top15 = 40.53.
PHY-1001 : End incremental global routing;  1.279776s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (169.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.427223s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.7%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7795 has valid locations, 131 needs to be replaced
PHY-3001 : design contains 8013 instances, 6009 luts, 1734 seqs, 167 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 678181
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7927/8579.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 796024, over cnt = 1487(4%), over = 4139, worst = 18
PHY-1001 : End global iterations;  0.180079s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (121.5%)

PHY-1001 : Congestion index: top1 = 60.11, top5 = 49.32, top10 = 43.98, top15 = 40.60.
PHY-3001 : End congestion estimation;  0.367088s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (114.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38462, tnet num: 8533, tinst num: 8013, tnode num: 43792, tedge num: 62238.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.093735s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (100.0%)

RUN-1004 : used memory is 369 MB, reserved memory is 350 MB, peak memory is 409 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.548128s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(250): len = 677491, overlap = 0
PHY-3002 : Step(251): len = 677197, overlap = 0
PHY-3002 : Step(252): len = 677060, overlap = 0
PHY-3002 : Step(253): len = 677075, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7993/8579.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 795256, over cnt = 1496(4%), over = 4186, worst = 19
PHY-1001 : End global iterations;  0.138087s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 60.58, top5 = 49.43, top10 = 43.98, top15 = 40.60.
PHY-3001 : End congestion estimation;  0.317916s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (122.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439710s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00363535
PHY-3002 : Step(254): len = 676964, overlap = 3.09375
PHY-3002 : Step(255): len = 677024, overlap = 3.09375
PHY-3001 : Final: Len = 677024, Over = 3.09375
PHY-3001 : End incremental placement;  3.069398s wall, 3.359375s user + 0.171875s system = 3.531250s CPU (115.0%)

OPT-1001 : Total overflow 101.03 peak overflow 1.41
OPT-1001 : End high-fanout net optimization;  5.064947s wall, 6.281250s user + 0.218750s system = 6.500000s CPU (128.3%)

OPT-1001 : Current memory(MB): used = 407, reserve = 383, peak = 415.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8006/8579.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 795496, over cnt = 1484(4%), over = 4022, worst = 19
PHY-1002 : len = 807224, over cnt = 863(2%), over = 2125, worst = 19
PHY-1002 : len = 817392, over cnt = 324(0%), over = 670, worst = 13
PHY-1002 : len = 820056, over cnt = 119(0%), over = 250, worst = 7
PHY-1002 : len = 821400, over cnt = 7(0%), over = 19, worst = 4
PHY-1001 : End global iterations;  0.889961s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (145.7%)

PHY-1001 : Congestion index: top1 = 52.44, top5 = 44.95, top10 = 41.12, top15 = 38.55.
OPT-1001 : End congestion update;  1.107245s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (136.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.425988s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (73.4%)

OPT-0007 : Start: WNS 2419 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2798 TNS 0 NUM_FEPS 0 with 16 cells processed and 8000 slack improved
OPT-0007 : Iter 2: improved WNS 2935 TNS 0 NUM_FEPS 0 with 16 cells processed and 11836 slack improved
OPT-0007 : Iter 3: improved WNS 2935 TNS 0 NUM_FEPS 0 with 17 cells processed and 7636 slack improved
OPT-0007 : Iter 4: improved WNS 2935 TNS 0 NUM_FEPS 0 with 11 cells processed and 3750 slack improved
OPT-0007 : Iter 5: improved WNS 2935 TNS 0 NUM_FEPS 0 with 11 cells processed and 3268 slack improved
OPT-0007 : Iter 6: improved WNS 2935 TNS 0 NUM_FEPS 0 with 11 cells processed and 2733 slack improved
OPT-1001 : End global optimization;  1.591031s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (118.8%)

OPT-1001 : Current memory(MB): used = 406, reserve = 382, peak = 415.
OPT-1001 : End physical optimization;  8.527177s wall, 10.046875s user + 0.218750s system = 10.265625s CPU (120.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6009 LUT to BLE ...
SYN-4008 : Packed 6009 LUT and 790 SEQ to BLE.
SYN-4003 : Packing 944 remaining SEQ's ...
SYN-4005 : Packed 883 SEQ with LUT/SLICE
SYN-4006 : 4344 single LUT's are left
SYN-4006 : 61 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6070/6342 primitive instances ...
PHY-3001 : End packing;  0.634994s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (98.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3837 instances
RUN-1001 : 1866 mslices, 1866 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 7943 nets
RUN-1001 : 3091 nets have 2 pins
RUN-1001 : 3459 nets have [3 - 5] pins
RUN-1001 : 816 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3835 instances, 3732 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 697943, Over = 33
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4383/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 829376, over cnt = 824(2%), over = 1201, worst = 7
PHY-1002 : len = 833192, over cnt = 439(1%), over = 554, worst = 5
PHY-1002 : len = 835736, over cnt = 236(0%), over = 283, worst = 4
PHY-1002 : len = 837128, over cnt = 131(0%), over = 152, worst = 4
PHY-1002 : len = 838920, over cnt = 9(0%), over = 10, worst = 2
PHY-1001 : End global iterations;  1.177266s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (138.0%)

PHY-1001 : Congestion index: top1 = 56.08, top5 = 47.24, top10 = 42.62, top15 = 39.81.
PHY-3001 : End congestion estimation;  1.435741s wall, 1.859375s user + 0.031250s system = 1.890625s CPU (131.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39325, tnet num: 7897, tinst num: 3835, tnode num: 43872, tedge num: 66408.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.378095s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.8%)

RUN-1004 : used memory is 385 MB, reserved memory is 362 MB, peak memory is 415 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.818596s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000136087
PHY-3002 : Step(256): len = 669347, overlap = 39.25
PHY-3002 : Step(257): len = 655950, overlap = 38.5
PHY-3002 : Step(258): len = 647135, overlap = 37.75
PHY-3002 : Step(259): len = 638073, overlap = 43
PHY-3002 : Step(260): len = 629207, overlap = 44
PHY-3002 : Step(261): len = 624209, overlap = 48.75
PHY-3002 : Step(262): len = 618468, overlap = 49.75
PHY-3002 : Step(263): len = 612096, overlap = 51
PHY-3002 : Step(264): len = 608926, overlap = 52
PHY-3002 : Step(265): len = 604018, overlap = 58.25
PHY-3002 : Step(266): len = 600115, overlap = 60.75
PHY-3002 : Step(267): len = 596863, overlap = 61.5
PHY-3002 : Step(268): len = 594456, overlap = 59.75
PHY-3002 : Step(269): len = 592544, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000272174
PHY-3002 : Step(270): len = 605300, overlap = 47
PHY-3002 : Step(271): len = 611902, overlap = 44
PHY-3002 : Step(272): len = 619124, overlap = 39
PHY-3002 : Step(273): len = 623051, overlap = 36.25
PHY-3002 : Step(274): len = 625284, overlap = 33.75
PHY-3002 : Step(275): len = 625769, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000544349
PHY-3002 : Step(276): len = 636765, overlap = 28.5
PHY-3002 : Step(277): len = 642202, overlap = 22.75
PHY-3002 : Step(278): len = 649975, overlap = 19.75
PHY-3002 : Step(279): len = 654342, overlap = 19.25
PHY-3002 : Step(280): len = 657436, overlap = 20
PHY-3002 : Step(281): len = 658602, overlap = 21
PHY-3002 : Step(282): len = 660909, overlap = 19.25
PHY-3002 : Step(283): len = 662751, overlap = 18
PHY-3002 : Step(284): len = 663284, overlap = 18
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0010887
PHY-3002 : Step(285): len = 670022, overlap = 17.5
PHY-3002 : Step(286): len = 673228, overlap = 17.5
PHY-3002 : Step(287): len = 675909, overlap = 15
PHY-3002 : Step(288): len = 680778, overlap = 13.5
PHY-3002 : Step(289): len = 683748, overlap = 12.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0021774
PHY-3002 : Step(290): len = 687881, overlap = 11.75
PHY-3002 : Step(291): len = 690241, overlap = 12.75
PHY-3002 : Step(292): len = 692405, overlap = 13
PHY-3002 : Step(293): len = 693648, overlap = 12.5
PHY-3002 : Step(294): len = 694930, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.522538s wall, 1.171875s user + 2.625000s system = 3.796875s CPU (249.4%)

PHY-3001 : Trial Legalized: Len = 705224
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 138/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 830624, over cnt = 1061(3%), over = 1650, worst = 7
PHY-1002 : len = 835696, over cnt = 607(1%), over = 852, worst = 7
PHY-1002 : len = 841952, over cnt = 123(0%), over = 162, worst = 3
PHY-1002 : len = 843064, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 843296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.584841s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (179.4%)

PHY-1001 : Congestion index: top1 = 59.72, top5 = 51.52, top10 = 46.65, top15 = 43.52.
PHY-3001 : End congestion estimation;  1.839619s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (169.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440726s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000337785
PHY-3002 : Step(295): len = 683716, overlap = 7
PHY-3002 : Step(296): len = 674771, overlap = 10.25
PHY-3002 : Step(297): len = 666044, overlap = 11.75
PHY-3002 : Step(298): len = 657758, overlap = 18.5
PHY-3002 : Step(299): len = 654454, overlap = 21.75
PHY-3002 : Step(300): len = 650692, overlap = 24.75
PHY-3002 : Step(301): len = 649488, overlap = 23.25
PHY-3002 : Step(302): len = 648444, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000675571
PHY-3002 : Step(303): len = 657329, overlap = 16
PHY-3002 : Step(304): len = 660803, overlap = 15
PHY-3002 : Step(305): len = 665095, overlap = 14
PHY-3002 : Step(306): len = 667259, overlap = 14.75
PHY-3002 : Step(307): len = 668183, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00134358
PHY-3002 : Step(308): len = 674921, overlap = 13.25
PHY-3002 : Step(309): len = 677805, overlap = 11.75
PHY-3002 : Step(310): len = 681517, overlap = 10
PHY-3002 : Step(311): len = 684359, overlap = 9
PHY-3002 : Step(312): len = 686995, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021790s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.4%)

PHY-3001 : Legalized: Len = 691487, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025757s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.3%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 691549, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39325, tnet num: 7897, tinst num: 3835, tnode num: 43872, tedge num: 66408.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.468389s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (100.0%)

RUN-1004 : used memory is 401 MB, reserved memory is 389 MB, peak memory is 440 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2088/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 826408, over cnt = 991(2%), over = 1438, worst = 6
PHY-1002 : len = 830496, over cnt = 501(1%), over = 652, worst = 5
PHY-1002 : len = 833128, over cnt = 256(0%), over = 330, worst = 4
PHY-1002 : len = 834200, over cnt = 151(0%), over = 193, worst = 4
PHY-1002 : len = 835216, over cnt = 68(0%), over = 90, worst = 3
PHY-1001 : End global iterations;  1.492054s wall, 2.437500s user + 0.078125s system = 2.515625s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 56.38, top5 = 48.20, top10 = 43.65, top15 = 40.73.
PHY-1001 : End incremental global routing;  1.724177s wall, 2.656250s user + 0.078125s system = 2.734375s CPU (158.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437524s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.446088s wall, 3.359375s user + 0.093750s system = 3.453125s CPU (141.2%)

OPT-1001 : Current memory(MB): used = 426, reserve = 408, peak = 440.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7577/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 835216, over cnt = 68(0%), over = 90, worst = 3
PHY-1002 : len = 835400, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 835584, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 835584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.399831s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 56.27, top5 = 48.10, top10 = 43.59, top15 = 40.67.
OPT-1001 : End congestion update;  0.618267s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (103.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.395891s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.7%)

OPT-0007 : Start: WNS 2142 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3748 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3835 instances, 3732 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 692390, Over = 0
PHY-3001 : End spreading;  0.036621s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.0%)

PHY-3001 : Final: Len = 692390, Over = 0
PHY-3001 : End incremental legalization;  0.291849s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.7%)

OPT-0007 : Iter 1: improved WNS 2477 TNS 0 NUM_FEPS 0 with 7 cells processed and 1800 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3748 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3835 instances, 3732 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 696916, Over = 0
PHY-3001 : End spreading;  0.022797s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.5%)

PHY-3001 : Final: Len = 696916, Over = 0
PHY-3001 : End incremental legalization;  0.264873s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (94.4%)

OPT-0007 : Iter 2: improved WNS 2742 TNS 0 NUM_FEPS 0 with 18 cells processed and 9467 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3748 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3835 instances, 3732 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 699258, Over = 0
PHY-3001 : End spreading;  0.023066s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.7%)

PHY-3001 : Final: Len = 699258, Over = 0
PHY-3001 : End incremental legalization;  0.223961s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (146.5%)

OPT-0007 : Iter 3: improved WNS 2973 TNS 0 NUM_FEPS 0 with 8 cells processed and 3042 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3748 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3835 instances, 3732 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 700454, Over = 0
PHY-3001 : End spreading;  0.023792s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.3%)

PHY-3001 : Final: Len = 700454, Over = 0
PHY-3001 : End incremental legalization;  0.221033s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.0%)

OPT-0007 : Iter 4: improved WNS 3021 TNS 0 NUM_FEPS 0 with 3 cells processed and 1800 slack improved
OPT-1001 : End path based optimization;  3.778533s wall, 4.000000s user + 0.000000s system = 4.000000s CPU (105.9%)

OPT-1001 : Current memory(MB): used = 447, reserve = 428, peak = 448.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.418571s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7438/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 844872, over cnt = 77(0%), over = 108, worst = 5
PHY-1002 : len = 845216, over cnt = 35(0%), over = 39, worst = 4
PHY-1002 : len = 845440, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 845592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.516842s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (96.7%)

PHY-1001 : Congestion index: top1 = 57.87, top5 = 49.23, top10 = 44.46, top15 = 41.36.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.387993s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 3021 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.379310
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 3021ps with logic level 17 
RUN-1001 :       #2 path slack 3107ps with logic level 17 
RUN-1001 :       #3 path slack 3110ps with logic level 17 
OPT-1001 : End physical optimization;  9.353321s wall, 10.515625s user + 0.093750s system = 10.609375s CPU (113.4%)

RUN-1003 : finish command "place" in  54.294135s wall, 126.765625s user + 10.312500s system = 137.078125s CPU (252.5%)

RUN-1004 : used memory is 397 MB, reserved memory is 374 MB, peak memory is 448 MB
RUN-1002 : start command "export_db CortexM0_SOC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_place.db" in  1.371723s wall, 2.296875s user + 0.046875s system = 2.343750s CPU (170.9%)

RUN-1004 : used memory is 397 MB, reserved memory is 375 MB, peak memory is 450 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3837 instances
RUN-1001 : 1866 mslices, 1866 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 7943 nets
RUN-1001 : 3091 nets have 2 pins
RUN-1001 : 3459 nets have [3 - 5] pins
RUN-1001 : 816 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39325, tnet num: 7897, tinst num: 3835, tnode num: 43872, tedge num: 66408.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.389002s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.1%)

RUN-1004 : used memory is 407 MB, reserved memory is 389 MB, peak memory is 450 MB
PHY-1001 : 1866 mslices, 1866 lslices, 81 pads, 13 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 823368, over cnt = 970(2%), over = 1486, worst = 7
PHY-1002 : len = 828960, over cnt = 457(1%), over = 606, worst = 5
PHY-1002 : len = 832760, over cnt = 103(0%), over = 136, worst = 5
PHY-1002 : len = 833448, over cnt = 49(0%), over = 60, worst = 4
PHY-1002 : len = 833992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.537095s wall, 2.687500s user + 0.015625s system = 2.703125s CPU (175.9%)

PHY-1001 : Congestion index: top1 = 58.47, top5 = 48.65, top10 = 43.76, top15 = 40.77.
PHY-1001 : End global routing;  1.795523s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (165.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 439, reserve = 420, peak = 450.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : Current memory(MB): used = 695, reserve = 678, peak = 695.
PHY-1001 : End build detailed router design. 5.596664s wall, 5.250000s user + 0.203125s system = 5.453125s CPU (97.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 91600, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.979670s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 729, reserve = 713, peak = 729.
PHY-1001 : End phase 1; 1.985347s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 96% nets.
PHY-1022 : len = 2.07267e+06, over cnt = 334(0%), over = 334, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 741, reserve = 724, peak = 741.
PHY-1001 : End initial routed; 59.829872s wall, 124.750000s user + 0.593750s system = 125.343750s CPU (209.5%)

PHY-1001 : Update timing.....
PHY-1001 : 1233/7681(16%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.683   |  -752.146  |  578  
RUN-1001 :   Hold   |  -0.841   |   -1.394   |   3   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.030935s wall, 2.984375s user + 0.015625s system = 3.000000s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 747, reserve = 731, peak = 747.
PHY-1001 : End phase 2; 62.861253s wall, 127.734375s user + 0.609375s system = 128.343750s CPU (204.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 82 pins with SWNS -2.083ns STNS -480.611ns FEP 525.
PHY-1001 : End OPT Iter 1; 4.722609s wall, 4.718750s user + 0.000000s system = 4.718750s CPU (99.9%)

PHY-1022 : len = 2.07332e+06, over cnt = 394(0%), over = 396, worst = 2, crit = 0
PHY-1001 : End optimize timing; 4.856138s wall, 4.859375s user + 0.000000s system = 4.859375s CPU (100.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.0647e+06, over cnt = 99(0%), over = 99, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.874602s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (155.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.06239e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.316214s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (113.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.06224e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.164959s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.06226e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.119178s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.9%)

PHY-1001 : Update timing.....
PHY-1001 : 1115/7681(14%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.168   |  -491.144  |  534  
RUN-1001 :   Hold   |  -0.841   |   -1.394   |   3   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.816687s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 120 feed throughs used by 95 nets
PHY-1001 : End commit to database; 2.368279s wall, 2.281250s user + 0.062500s system = 2.343750s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 812, reserve = 798, peak = 812.
PHY-1001 : End phase 3; 11.829350s wall, 12.265625s user + 0.062500s system = 12.328125s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 72 pins with SWNS -1.937ns STNS -416.944ns FEP 515.
PHY-1001 : End OPT Iter 1; 4.347425s wall, 4.359375s user + 0.000000s system = 4.359375s CPU (100.3%)

PHY-1022 : len = 2.06237e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End optimize timing; 4.473639s wall, 4.484375s user + 0.000000s system = 4.484375s CPU (100.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.937ns, -416.944ns, 515}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.06177e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.455998s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (95.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.06114e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.189489s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.0%)

PHY-1001 : Update timing.....
PHY-1001 : 1096/7681(14%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -3.425   |  -1141.345  |  591  
RUN-1001 :   Hold   |  -0.841   |   -1.394    |   3   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.824085s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 817, reserve = 803, peak = 817.
PHY-1001 : End phase 4; 7.978563s wall, 7.937500s user + 0.000000s system = 7.937500s CPU (99.5%)

PHY-1003 : Routed, final wirelength = 2.06114e+06
PHY-1001 : Current memory(MB): used = 817, reserve = 803, peak = 817.
PHY-1001 : End export database. 0.038894s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.3%)

PHY-1001 : End detail routing;  90.656847s wall, 155.562500s user + 0.875000s system = 156.437500s CPU (172.6%)

RUN-1003 : finish command "route" in  94.399140s wall, 160.437500s user + 0.906250s system = 161.343750s CPU (170.9%)

RUN-1004 : used memory is 774 MB, reserved memory is 760 MB, peak memory is 817 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        88
  #input                   21
  #output                  48
  #inout                   19

Utilization Statistics
#lut                     7111   out of  19600   36.28%
#reg                     1765   out of  19600    9.01%
#le                      7171
  #lut only              5406   out of   7171   75.39%
  #reg only                60   out of   7171    0.84%
  #lut&reg               1705   out of   7171   23.78%
#dsp                        3   out of     29   10.34%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       81   out of    188   43.09%
  #ireg                     3
  #oreg                    22
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                           Fanout
#1        System_clk_dup_4           GCLK               io                 System_clk_syn_5.di              1271
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di                   80
#3        kb/HCLK                    GCLK               pll                CLK_gen/pll_inst.clkc4           38
#4        LED_Interface/light_clk    GCLK               mslice             LED_Interface/reg4_syn_196.q0    16
#5        keyboard/scan_clk          GCLK               lslice             LED[6]_syn_15.q0                 3
#6        CLK_gen/clk0_buf           GCLK               pll                CLK_gen/pll_inst.clkc0           0
#7        QN_REF24MHz_dup_1          GCLK               pll                CLK_gen/pll_inst.clkc1           0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT         R5        LVCMOS33          N/A          PULLUP      IREG    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         B1        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K1        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         T8        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        L10        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         T7        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         J6        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D3        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         R1        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        C13        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT        P13        LVCMOS33           8            N/A        OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
   Row_beep[0]      OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT         T4        LVCMOS33           8            NONE       OREG    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       OREG    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       OREG    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS25           8            N/A        NONE    
   IO_READ[6]        INOUT        J16        LVCMOS25           8            N/A        NONE    
   IO_READ[5]        INOUT        G12        LVCMOS25           8            N/A        NONE    
   IO_READ[4]        INOUT         C8        LVCMOS25           8            N/A        NONE    
   IO_READ[3]        INOUT         E6        LVCMOS25           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         M1        LVCMOS33           8           PULLUP      NONE    
   IO_READ[0]        INOUT         N1        LVCMOS33           8           PULLUP      NONE    
   PAJ_IIC_SDA       INOUT         C2        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         P1        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |7171   |6956    |155     |1790    |13      |3       |
|  BlockROM1            |BlockROM1            |0      |0       |0       |0       |1       |0       |
|  BlockROM2            |BlockROM2            |0      |0       |0       |0       |1       |0       |
|  BlockROM3            |BlockROM3            |0      |0       |0       |0       |1       |0       |
|  CLK_gen              |PLL                  |0      |0       |0       |0       |0       |0       |
|  GPIO_Interface       |AHBlite_GPIO         |22     |22      |0       |9       |0       |0       |
|  Interconncet         |AHBlite_Interconnect |12     |12      |0       |11      |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |12     |12      |0       |11      |0       |0       |
|  LCD_INI              |LCD_INI              |74     |43      |31      |23      |2       |0       |
|    AddrIni            |AddrIni              |62     |31      |31      |17      |0       |0       |
|    BlockROM_Data      |BlockROM16           |0      |0       |0       |0       |1       |0       |
|    BlockROM_Flag      |BlockROM9            |0      |0       |0       |0       |1       |0       |
|    WriteCtrl          |WriteCtrl            |6      |6       |0       |5       |0       |0       |
|  LCD_Interface        |AHBlite_LCD          |83     |83      |0       |29      |0       |0       |
|  LED_Interface        |AHBlite_LED          |96     |83      |9       |57      |0       |0       |
|  Matrix_Key_Interface |AHBlite_Matrix_Key   |2      |2       |0       |0       |0       |0       |
|  PAJ_IIC_Interface    |AHBlite_PAJ_IIC      |14     |14      |0       |3       |0       |0       |
|  QN8027_IIC_Interface |AHBlite_QN8027_IIC   |10     |10      |0       |3       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |32     |32      |0       |20      |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |19     |18      |0       |9       |0       |0       |
|  RAM_CODE             |Block_RAM            |8      |8       |0       |0       |4       |0       |
|  RAM_DATA             |Block_RAM            |1      |1       |0       |0       |4       |0       |
|  SPI_Interface        |AHBlite_SPI          |36     |29      |7       |14      |0       |0       |
|  UART1_RX             |UART_RX              |35     |35      |0       |19      |0       |0       |
|  UART1_TX             |UART_TX              |83     |83      |0       |19      |0       |0       |
|    FIFO               |FIFO                 |57     |57      |0       |13      |0       |0       |
|  UART_Interface       |AHBlite_UART         |45     |45      |0       |6       |0       |0       |
|  addr_cnt             |addr_cnt             |18     |13      |5       |8       |0       |0       |
|  beat_cnt             |beat_cnt             |41     |33      |8       |27      |0       |0       |
|  bzmusic_ctrl         |bzmusic_ctrl         |67     |67      |0       |15      |0       |0       |
|  clkuart1_pwm         |clkuart_pwm          |22     |17      |5       |9       |0       |0       |
|  keyboard             |key_16               |92     |61      |20      |53      |0       |0       |
|  tune_pwm             |tune_pwm             |112    |101     |11      |22      |0       |0       |
|  u_logic              |cortexm0ds_logic     |6195   |6092    |59      |1403    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3008  
    #2         2       1956  
    #3         3       953   
    #4         4       549   
    #5        5-10     880   
    #6       11-50     480   
    #7       51-100     26   
  Average     3.81           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.917165s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (157.3%)

RUN-1004 : used memory is 774 MB, reserved memory is 761 MB, peak memory is 827 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39325, tnet num: 7897, tinst num: 3835, tnode num: 43872, tedge num: 66408.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.393239s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.9%)

RUN-1004 : used memory is 776 MB, reserved memory is 763 MB, peak memory is 827 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		CLK_gen/clk0_out
		LED_Interface/light_clk_syn_4
		QN_REF24MHz_dup_1
		SWCLK_syn_4
		keyboard/scan_clk_syn_4
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing" in  1.446424s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (88.6%)

RUN-1004 : used memory is 778 MB, reserved memory is 765 MB, peak memory is 827 MB
RUN-1002 : start command "export_bid CortexM0_SOC_inst.bid"
PRG-1000 : <!-- HMAC is: 11bc7c323afab1d7e114d7e7edd9ebf5577451e27f34aa74fd59c14c344b2a0a -->
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3835
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7943, pip num: 114495
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 120
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3160 valid insts, and 291587 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit" in  17.720284s wall, 118.218750s user + 0.250000s system = 118.468750s CPU (668.5%)

RUN-1004 : used memory is 831 MB, reserved memory is 820 MB, peak memory is 989 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230917_193338.log"
