#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May 14 02:57:10 2022
# Process ID: 4364
# Current directory: E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Linux_OS_Project/ECE_520_Project_v1/ip_repo/sonar_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Linux_OS_Project/ECE_520_Project_v1/ip_repo/Pmod_max_sonar_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado_library_pmod/vivado-library-2018.2-1/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis21.1/Vivado/2021.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_gpio_0_0
design_1_processing_system7_0_0
design_1_rst_ps7_0_50M_1
design_1_axi_gpio_2_0
design_1_auto_pc_1
design_1_axi_gpio_1_0
design_1_xbar_0
design_1_auto_pc_4
design_1_auto_pc_2
design_1_auto_pc_3
design_1_ps7_0_axi_periph_1
design_1_vio_0_1

Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10484
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'design_1' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:3343' bound to instance 'design_1_i' of component 'design_1' [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:105]
INFO: [Synth 8-638] synthesizing module 'design_1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:3381]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:3792]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:59' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:3816]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (8#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (8#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (9#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_2_0' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:59' bound to instance 'axi_gpio_2' of component 'design_1_axi_gpio_2_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:3841]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_2_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (9#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (9#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (9#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_2_0' (10#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:3864]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (11#1) [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (12#1) [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84961]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (13#1) [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84961]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (14#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:323]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (15#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:2051]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:79]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:263]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_aw_channel' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_cmd_translator' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_incr_cmd' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_incr_cmd' (16#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wrap_cmd' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wrap_cmd' (17#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_cmd_translator' (18#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-226] default block is never used [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm' (19#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_aw_channel' (20#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_b_channel' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo' (21#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0' (21#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_b_channel' (22#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_ar_channel' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-226] default block is never used [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm' (23#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_ar_channel' (24#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_r_channel' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1' (24#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2' (24#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_r_channel' (25#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (26#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (27#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' (28#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' (28#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' (28#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' (28#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' (29#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'SI_REG' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (29#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (29#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized3' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized3' (29#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized4' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized4' (29#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized5' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized5' (29#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized6' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized6' (29#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized0' (29#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'MI_REG' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s' (30#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter' (31#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (32#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (33#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:396]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:580]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (34#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (35#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:396]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:715]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:901]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (36#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (37#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:715]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:1048]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (38#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:1048]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:1225]
INFO: [Synth 8-3491] module 'design_1_auto_pc_3' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_3' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:1409]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (39#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (40#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:1225]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:1561]
INFO: [Synth 8-3491] module 'design_1_auto_pc_4' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_4' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:1802]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter__parameterized0' (40#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (41#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (42#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:1561]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59' bound to instance 'xbar' of component 'design_1_xbar_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:3068]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_crossbar' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_si_transactor' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (43#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (44#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (44#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (44#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (44#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' (45#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101111]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (46#1) [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101111]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl' (47#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo' (48#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_arbiter_resp' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_arbiter_resp' (49#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:63027]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (50#1) [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:63027]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (51#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_si_transactor' (52#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_si_transactor__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (52#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_si_transactor__parameterized0' (52#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_splitter' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_splitter' (53#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_router' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized0' (53#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo' (54#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_router' (55#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized0' (55#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_mux' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_mux' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized7' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized7' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized8' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized8' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized9' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized9' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized10' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized10' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized1' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized1' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized1' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_mux__parameterized0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_mux__parameterized0' (56#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' (57#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter' (58#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_crossbar' (59#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' (60#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (61#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_1' (62#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:2051]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_1' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/synth/design_1_rst_ps7_0_50M_1.vhd:59' bound to instance 'rst_ps7_0_50M' of component 'design_1_rst_ps7_0_50M_1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:4092]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/synth/design_1_rst_ps7_0_50M_1.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/synth/design_1_rst_ps7_0_50M_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (63#1) [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (63#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (64#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (65#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (66#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (67#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_1' (68#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/synth/design_1_rst_ps7_0_50M_1.vhd:74]
INFO: [Synth 8-3491] module 'design_1_sonar_0_0' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ip/design_1_sonar_0_0/synth/design_1_sonar_0_0.vhd:56' bound to instance 'sonar_0' of component 'design_1_sonar_0_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:4105]
INFO: [Synth 8-638] synthesizing module 'design_1_sonar_0_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ip/design_1_sonar_0_0/synth/design_1_sonar_0_0.vhd:89]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sonar_v1_0' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0.vhd:5' bound to instance 'U0' of component 'sonar_v1_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ip/design_1_sonar_0_0/synth/design_1_sonar_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'sonar_v1_0' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0.vhd:55]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sonar_v1_0_S00_AXI' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd:7' bound to instance 'sonar_v1_0_S00_AXI_inst' of component 'sonar_v1_0_S00_AXI' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'sonar_v1_0_S00_AXI' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-226] default block is never used [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd:239]
INFO: [Synth 8-226] default block is never used [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd:369]
WARNING: [Synth 8-614] signal 'sw_int' is read in the process but is not in the sensitivity list [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd:364]
WARNING: [Synth 8-614] signal 'measurement_done' is read in the process but is not in the sensitivity list [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd:364]
WARNING: [Synth 8-614] signal 'centimeter' is read in the process but is not in the sensitivity list [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'sonar_v1_0_S00_AXI' (69#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'sonar_v1_0' (70#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ipshared/67da/hdl/sonar_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_sonar_0_0' (71#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/bd/design_1/ip/design_1_sonar_0_0/synth/design_1_sonar_0_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_vio_0_1' declared at 'e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/synth/design_1_vio_0_1.v:59' bound to instance 'vio_0' of component 'design_1_vio_0_1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:4136]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_1' [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/synth/design_1_vio_0_1.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_1' (76#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/synth/design_1_vio_0_1.v:59]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:4136]
INFO: [Synth 8-256] done synthesizing module 'design_1' (77#1) [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/synth/design_1.vhd:3381]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'leds_4bits_tri_iobuf_0' of component 'IOBUF' [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:146]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (78#1) [E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'leds_4bits_tri_iobuf_1' of component 'IOBUF' [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:153]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'leds_4bits_tri_iobuf_2' of component 'IOBUF' [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:160]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vitis21.1/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188' bound to instance 'leds_4bits_tri_iobuf_3' of component 'IOBUF' [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (79#1) [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.531 ; gain = 124.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.055 ; gain = 132.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.055 ; gain = 132.559
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.771 . Memory (MB): peak = 1390.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [e:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1459.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  FDR => FDRE: 90 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1459.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1459.062 ; gain = 201.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1459.062 ; gain = 201.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0/inst. (constraint file  E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_50M/U0. (constraint file  E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0/U0. (constraint file  E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_1/U0. (constraint file  E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/dont_touch.xdc, line 69).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_2/U0. (constraint file  E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/sonar_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for btns_4bits_tri_i[0]. (constraint file  auto generated constraint).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
Applied set_property KEEP = true for sws_4bits_tri_i[0]. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1459.062 ; gain = 201.566
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1459.062 ; gain = 201.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 32    
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 63    
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 9     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	              128 Bit    Registers := 1     
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 16    
	               47 Bit    Registers := 20    
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 14    
	               12 Bit    Registers := 54    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 57    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 54    
	                1 Bit    Registers := 258   
+---Muxes : 
	   2 Input   73 Bit        Muxes := 16    
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   48 Bit        Muxes := 13    
	   2 Input   47 Bit        Muxes := 20    
	   5 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 39    
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 24    
	   2 Input    9 Bit        Muxes := 19    
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 108   
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 126   
	   4 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 237   
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1459.062 ; gain = 201.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 1504.863 ; gain = 247.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1620.516 ; gain = 363.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 1630.609 ; gain = 373.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:46 . Memory (MB): peak = 1630.609 ; gain = 373.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:46 . Memory (MB): peak = 1630.609 ; gain = 373.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 1630.609 ; gain = 373.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 1630.609 ; gain = 373.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 1630.609 ; gain = 373.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 1630.609 ; gain = 373.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     2|
|3     |CARRY4  |   203|
|4     |LUT1    |   131|
|5     |LUT2    |   177|
|6     |LUT3    |  1197|
|7     |LUT4    |   406|
|8     |LUT5    |   529|
|9     |LUT6    |  1109|
|10    |MUXF7   |    62|
|11    |PS7     |     1|
|12    |SRL16   |     1|
|13    |SRL16E  |    80|
|14    |SRLC32E |   184|
|15    |FDR     |    52|
|16    |FDRE    |  3299|
|17    |FDSE    |   100|
|18    |IBUF    |     9|
|19    |IOBUF   |     4|
|20    |OBUF    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 1630.609 ; gain = 373.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:38 . Memory (MB): peak = 1630.609 ; gain = 304.105
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 1630.609 ; gain = 373.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1630.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1637.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDR => FDRE: 52 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 311255cc
INFO: [Common 17-83] Releasing license: Synthesis
339 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:58 . Memory (MB): peak = 1637.133 ; gain = 379.637
INFO: [Common 17-1381] The checkpoint 'E:/Linux_OS_Project/ECE_520_Project_v1/WAFBP/WAFBP.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 14 02:59:24 2022...
