// Seed: 984356723
module module_0;
  initial begin
    assume (1 && id_1);
    begin
      return 1;
    end
  end
  tri0 id_3;
  reg  id_4;
  assign id_4 = 1 - id_3;
  int id_5;
  initial begin
    if (1'd0) begin
      id_2 <= id_4;
      $display(1);
    end
  end
  reg id_6 = id_2;
  assign id_2 = (1);
  assign id_3 = id_5 * {(1), 1} + id_5.id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[1] = 1'b0;
  module_0();
endmodule
