

================================================================
== Vitis HLS Report for 'vector_add'
================================================================
* Date:           Fri May  5 12:42:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vector_add
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [vector_add/vector_add.cpp:9]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln9 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [vector_add/vector_add.cpp:9]   --->   Operation 4 'specinterface' 'specinterface_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %w"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %y"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty_5, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %x, i32 1" [vector_add/vector_add.cpp:19]   --->   Operation 12 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%br_ln19 = br i1 %tmp, void %if.end, void %land.lhs.true" [vector_add/vector_add.cpp:19]   --->   Operation 13 'br' 'br_ln19' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %w, i32 1" [vector_add/vector_add.cpp:19]   --->   Operation 14 'nbreadreq' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%br_ln19 = br i1 %tmp_1, void %if.end, void %if.then" [vector_add/vector_add.cpp:19]   --->   Operation 15 'br' 'br_ln19' <Predicate = (tmp)> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%X_V = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [vector_add/vector_add.cpp:20]   --->   Operation 16 'read' 'X_V' <Predicate = (tmp & tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%W_V = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %w" [vector_add/vector_add.cpp:21]   --->   Operation 17 'read' 'W_V' <Predicate = (tmp & tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (1.65ns)   --->   "%mul_ln813 = mul i8 %W_V, i8 %X_V"   --->   Operation 18 'mul' 'mul_ln813' <Predicate = (tmp & tmp_1)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%br_ln24 = br void %if.end" [vector_add/vector_add.cpp:24]   --->   Operation 19 'br' 'br_ln24' <Predicate = (tmp & tmp_1)> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_V_loc_0 = phi i8 %mul_ln813, void %if.then, i8 0, void %land.lhs.true, i8 0, void %entry"   --->   Operation 20 'phi' 'acc_V_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %y, i8 %acc_V_loc_0" [vector_add/vector_add.cpp:26]   --->   Operation 21 'write' 'write_ln26' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 22 [1/2] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %y, i8 %acc_V_loc_0" [vector_add/vector_add.cpp:26]   --->   Operation 22 'write' 'write_ln26' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [vector_add/vector_add.cpp:28]   --->   Operation 23 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln9 (spectopmodule) [ 000]
specinterface_ln9 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
tmp               (nbreadreq    ) [ 010]
br_ln19           (br           ) [ 000]
tmp_1             (nbreadreq    ) [ 010]
br_ln19           (br           ) [ 000]
X_V               (read         ) [ 000]
W_V               (read         ) [ 000]
mul_ln813         (mul          ) [ 000]
br_ln24           (br           ) [ 000]
acc_V_loc_0       (phi          ) [ 001]
write_ln26        (write        ) [ 000]
ret_ln28          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_nbreadreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_1_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="X_V_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="W_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/1 "/>
</bind>
</comp>

<comp id="79" class="1005" name="acc_V_loc_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="1"/>
<pin id="81" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="acc_V_loc_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="4" bw="1" slack="0"/>
<pin id="89" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_loc_0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="mul_ln813_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="0"/>
<pin id="98" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="22" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="79" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="93"><net_src comp="83" pin="6"/><net_sink comp="72" pin=2"/></net>

<net id="94"><net_src comp="83" pin="6"/><net_sink comp="79" pin=0"/></net>

<net id="99"><net_src comp="66" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="60" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="95" pin="2"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
 - Input state : 
	Port: vector_add : x | {1 }
	Port: vector_add : w | {1 }
  - Chain level:
	State 1
		acc_V_loc_0 : 1
		write_ln26 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln813_fu_95    |    0    |    0    |    40   |
|----------|-----------------------|---------|---------|---------|
| nbreadreq|  tmp_nbreadreq_fu_44  |    0    |    0    |    0    |
|          | tmp_1_nbreadreq_fu_52 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |     X_V_read_fu_60    |    0    |    0    |    0    |
|          |     W_V_read_fu_66    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  |    grp_write_fu_72    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |    40   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|acc_V_loc_0_reg_79|    8   |
+------------------+--------+
|       Total      |    8   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  0.427  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    8   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |    8   |   49   |
+-----------+--------+--------+--------+--------+
