

================================================================
== Vivado HLS Report for 'vadd'
================================================================
* Date:           Fri Apr 19 12:11:39 2019

* Version:        2019.1 (Build 2514601 on Mon Apr 15 08:45:15 MDT 2019)
* Project:        vadd
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16502|  16514|  16502|  16514|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+-------------+-----------+-----------+------+----------+
        |          |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+-------------+-----------+-----------+------+----------+
        |- Loop 1  |  16500|  16512| 4125 ~ 4128 |          -|          -|     4|    no    |
        | + read1  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + read2  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + vadd   |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + write  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        +----------+-------+-------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      744|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|      -|      796|     1068|    -|
|Memory               |        6|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      381|    -|
|Register             |        -|      -|     1270|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        8|      0|     2066|     2193|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |vadd_control_s_axi_U  |vadd_control_s_axi  |        0|      0|  284|  488|    0|
    |vadd_gmem_m_axi_U     |vadd_gmem_m_axi     |        2|      0|  512|  580|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                 |                    |        2|      0|  796| 1068|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |v1_buffer_U    |vadd_v1_buffer  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v2_buffer_U    |vadd_v1_buffer  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |vout_buffer_U  |vadd_v1_buffer  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +---------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln101_fu_442_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln107_fu_473_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln116_fu_524_p2                |     +    |      0|  0|  32|          32|          32|
    |add_ln123_fu_530_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln85_fu_341_p2                 |     +    |      0|  0|  32|          32|          10|
    |i_fu_414_p2                        |     +    |      0|  0|  32|          32|          11|
    |j_1_fu_492_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_2_fu_512_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_3_fu_549_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_fu_462_p2                        |     +    |      0|  0|  31|          31|           1|
    |chunk_size_fu_425_p2               |     -    |      0|  0|  32|          32|          32|
    |sub_ln85_1_fu_369_p2               |     -    |      0|  0|  22|           1|          22|
    |sub_ln85_fu_354_p2                 |     -    |      0|  0|  32|          11|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln104_fu_487_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln112_fu_507_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln120_fu_544_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln123_fu_560_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln85_fu_409_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln89_fu_420_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln98_fu_457_p2                |   icmp   |      0|  0|  20|          32|          32|
    |select_ln85_1_fu_393_p3            |  select  |      0|  0|  22|           1|           1|
    |select_ln85_fu_385_p3              |  select  |      0|  0|  22|           1|          22|
    |select_ln89_fu_430_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 744|         702|         602|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  141|         31|    1|         31|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |    9|          2|    1|          2|
    |ap_phi_mux_j1_0_phi_fu_265_p4  |    9|          2|   31|         62|
    |ap_phi_mux_j_0_phi_fu_253_p4   |    9|          2|   31|         62|
    |gmem_ARADDR                    |   15|          3|   64|        192|
    |gmem_blk_n_AR                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                  |    9|          2|    1|          2|
    |gmem_blk_n_B                   |    9|          2|    1|          2|
    |gmem_blk_n_R                   |    9|          2|    1|          2|
    |gmem_blk_n_W                   |    9|          2|    1|          2|
    |i_0_reg_238                    |    9|          2|   32|         64|
    |j1_0_reg_261                   |    9|          2|   31|         62|
    |j2_0_reg_273                   |    9|          2|   31|         62|
    |j3_0_reg_284                   |    9|          2|   31|         62|
    |j_0_reg_249                    |    9|          2|   31|         62|
    |v1_buffer_address0             |   15|          3|   10|         30|
    |v2_buffer_address0             |   15|          3|   10|         30|
    |vout_buffer_address0           |   15|          3|   10|         30|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  381|         83|  326|        775|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln116_reg_699                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |  30|   0|   30|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |ap_rst_n_inv                      |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |empty_7_reg_594                   |  62|   0|   64|          2|
    |empty_8_reg_599                   |  62|   0|   64|          2|
    |empty_reg_589                     |  62|   0|   64|          2|
    |gmem_addr_1_read_reg_670          |  32|   0|   32|          0|
    |gmem_addr_1_reg_655               |  64|   0|   64|          0|
    |gmem_addr_2_reg_704               |  64|   0|   64|          0|
    |gmem_addr_read_reg_650            |  32|   0|   32|          0|
    |gmem_addr_reg_635                 |  64|   0|   64|          0|
    |i_0_reg_238                       |  32|   0|   32|          0|
    |i_reg_612                         |  32|   0|   32|          0|
    |icmp_ln104_reg_661                |   1|   0|    1|          0|
    |icmp_ln104_reg_661_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln112_reg_675                |   1|   0|    1|          0|
    |icmp_ln112_reg_675_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln120_reg_710                |   1|   0|    1|          0|
    |icmp_ln120_reg_710_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln123_reg_729                |   1|   0|    1|          0|
    |icmp_ln98_reg_641                 |   1|   0|    1|          0|
    |icmp_ln98_reg_641_pp0_iter1_reg   |   1|   0|    1|          0|
    |in3_reg_584                       |  62|   0|   62|          0|
    |in_reg_579                        |  62|   0|   62|          0|
    |j1_0_reg_261                      |  31|   0|   31|          0|
    |j1_0_reg_261_pp1_iter1_reg        |  31|   0|   31|          0|
    |j2_0_reg_273                      |  31|   0|   31|          0|
    |j3_0_reg_284                      |  31|   0|   31|          0|
    |j_0_reg_249                       |  31|   0|   31|          0|
    |j_0_reg_249_pp0_iter1_reg         |  31|   0|   31|          0|
    |j_1_reg_665                       |  31|   0|   31|          0|
    |j_reg_645                         |  31|   0|   31|          0|
    |out_r5_reg_574                    |  62|   0|   62|          0|
    |select_ln89_reg_617               |  32|   0|   32|          0|
    |sext_ln101_reg_629                |  64|   0|   64|          0|
    |size_read_reg_565                 |  32|   0|   32|          0|
    |tmp_8_reg_604                     |  22|   0|   32|         10|
    |vout_buffer_load_reg_724          |  32|   0|   32|          0|
    |zext_ln116_reg_684                |  31|   0|   64|         33|
    |zext_ln116_reg_684_pp2_iter1_reg  |  31|   0|   64|         33|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1270|   0| 1352|         82|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |     vadd     | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |     vadd     | return value |
|interrupt              | out |    1| ap_ctrl_hs |     vadd     | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

