Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 226b9a04df3240048d4e2d8f2f4b606f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_6 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Edge_Detect [edge_detect_default]
Compiling architecture tch_tdc_ov_edge_detect_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_Edge_Detect_0_0 [tch_tdc_ov_edge_detect_0_0_defau...]
Compiling architecture tch_tdc_ov_ch0_edge_0_arch of entity xil_defaultlib.TCH_TDC_OV_CH0_EDGE_0 [tch_tdc_ov_ch0_edge_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DIG_TIMER [dig_timer_default]
Compiling architecture tch_tdc_ov_dig_timer_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_DIG_TIMER_0_0 [tch_tdc_ov_dig_timer_0_0_default]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.TCH_TDC_OV_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV [tch_tdc_ov_default]
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV_wrapper [tch_tdc_ov_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_TB_behav
