# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica_5.srcs/sources_1/new/GeneradorSecuencias.vhd" \
"../../../../Practica_5.srcs/sources_1/new/RutaDedatos.vhd" \
"../../../../Practica_5.srcs/sources_1/new/TOP_Tragaperras.vhd" \
"../../../../Practica_5.srcs/sources_1/new/UC.vhd" \
"../../../../Practica_5.srcs/sources_1/new/contadorMod10.vhd" \
"../../../../Practica_5.srcs/sources_1/imports/Downloads/conv_7seg.vhd" \
"../../../../Practica_5.srcs/sources_1/imports/Downloads/debouncer.vhd" \
"../../../../Practica_5.srcs/sources_1/imports/Downloads/displays.vhd" \
"../../../../Practica_5.srcs/sources_1/imports/Downloads/divisor.vhd" \
"../../../../Practica_5.srcs/sim_1/new/tb_TRAGAPERRAS.vhd" \

# Do not sort compile order
nosort
