/*
 * Copyright (C) 2016 ASR MICROELECTRONICS Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 *************************************************
 * Automatically generated C header: do not edit *
 *************************************************
 */

#ifndef __ASR_CHIP_REGS_H__
#error  "Don't include this file directly, Pls include asr_chip_regs.h"
#endif


#ifndef __H_REGS_CCIC1_HEADFILE_H__
#define __H_REGS_CCIC1_HEADFILE_H__ __FILE__

#define	REGS_CCIC1

/* registers definitions for CCIC1 */
#define REG_CCIC1_CCIC_Y0_BASE_ADDR                       ASR_ADDR(REGS_CCIC1_BASE, 0X00)/*CCIC Register*/
#define REG_CCIC1_CCIC_Y0_BASE_ADDR                       ASR_ADDR(REGS_CCIC1_BASE, 0X0C)/*CCIC Register*/
#define REG_CCIC1_Offset:0x0c                             ASR_ADDR(REGS_CCIC1_BASE, 0X018)/*CCIC_U0_BASE_ADDR*/
#define REG_CCIC1_Offset:0x018                            ASR_ADDR(REGS_CCIC1_BASE, 0X024)/*CCIC_V0_BASE_ADDR*/
#define REG_CCIC1_Offset:0x024                            ASR_ADDR(REGS_CCIC1_BASE, 0X028)/*CCIC_IMG_PITCH*/
#define REG_CCIC1_Offset:0x028                            ASR_ADDR(REGS_CCIC1_BASE, 0X02C)/*CCIC_IRQ_RAW_STATUS*/
#define REG_CCIC1_Offset:0x02C                            ASR_ADDR(REGS_CCIC1_BASE, 0X030)/*CCIC_IRQ_MASK*/
#define REG_CCIC1_Offset:0x030                            ASR_ADDR(REGS_CCIC1_BASE, 0X34)/*CCIC_IRQ_STATUS*/
#define REG_CCIC1_Offset:0x34                             ASR_ADDR(REGS_CCIC1_BASE, 0X38)/*CCIC_IMG_SIZE*/
#define REG_CCIC1_Offset:0x38                             ASR_ADDR(REGS_CCIC1_BASE, 0X3C)/*CCIC_IMG_SIZE*/
#define REG_CCIC1_Offset:0x3C                             ASR_ADDR(REGS_CCIC1_BASE, 0X40)/*CCIC_CTRL_0*/
#define REG_CCIC1_Offset:0x40                             ASR_ADDR(REGS_CCIC1_BASE, 0X44)/*CCIC_CTRL_1*/
#define REG_CCIC1_Offset:0x44                             ASR_ADDR(REGS_CCIC1_BASE, 0X48)/*CCIC_CTRL_2*/
#define REG_CCIC1_Offset:0x48                             ASR_ADDR(REGS_CCIC1_BASE, 0X60)/*CCIC_CTRL_3*/
#define REG_CCIC1_Offset:0x60                             ASR_ADDR(REGS_CCIC1_BASE, 0X100)/*CCIC_LNNUM*/
#define REG_CCIC1_Offset:0x100                            ASR_ADDR(REGS_CCIC1_BASE, 0X108)/*CCIC_CSI2_CTRL_0*/
#define REG_CCIC1_Offset:0x108                            ASR_ADDR(REGS_CCIC1_BASE, 0X110)/*CCIC_CSI2_IRQ_RAW_STATUS*/
#define REG_CCIC1_Offset:0x110                            ASR_ADDR(REGS_CCIC1_BASE, 0X114)/*CCIC_CSI2_GSPFF*/
#define REG_CCIC1_Offset:0x114                            ASR_ADDR(REGS_CCIC1_BASE, 0X11C)/*CCIC_CSI2_VCCTRL*/
#define REG_CCIC1_CCIC_CSI2_DPHY1                         ASR_ADDR(REGS_CCIC1_BASE, 0X124)
#define REG_CCIC1_CCIC_CSI2_DPHY2                         ASR_ADDR(REGS_CCIC1_BASE, 0X128)
#define REG_CCIC1_Offset:0x128                            ASR_ADDR(REGS_CCIC1_BASE, 0X12C)/*CCIC_CSI2_DPHY2*/
#define REG_CCIC1_Offset:0x12c                            ASR_ADDR(REGS_CCIC1_BASE, 0X130)/*CCIC_CSI2_DPHY3*/
#define REG_CCIC1_CCIC_CSI2_DPHY5                         ASR_ADDR(REGS_CCIC1_BASE, 0X134)
#define REG_CCIC1_Offset:0x134                            ASR_ADDR(REGS_CCIC1_BASE, 0X138)/*CCIC_CSI2_DPHY5*/
#define REG_CCIC1_Offset:0x138                            ASR_ADDR(REGS_CCIC1_BASE, 0X13C)/*CCIC_CSI2_DPHY6*/
#define REG_CCIC1_Offset:0x13c                            ASR_ADDR(REGS_CCIC1_BASE, 0X140)/*CCIC_CSI2_VENDCNT*/
#define REG_CCIC1_Offset:0x140                            ASR_ADDR(REGS_CCIC1_BASE, 0X144)/*CCIC_CSI2_CTRL_2*/
#define REG_CCIC1_Offset:0x144                            ASR_ADDR(REGS_CCIC1_BASE, 0X23C)/*CCIC_CSI2_CTRL_3*/
#define REG_CCIC1_Offset:0x23c                            ASR_ADDR(REGS_CCIC1_BASE, 0X300)/*CCIC_FRAME_BYTE_CNT*/
#define REG_CCIC1_Offset:0x300                            ASR_ADDR(REGS_CCIC1_BASE, 0X304)/*CCIC_ISP_DATA0*/
#define REG_CCIC1_Offset:0x304                            ASR_ADDR(REGS_CCIC1_BASE, 0X308)/*CCIC_ISP_DATA1*/
#define REG_CCIC1_Offset:0x308                            ASR_ADDR(REGS_CCIC1_BASE, 0X310)/*CCIC_ISP_CTRL*/
#define REG_CCIC1_Offset:0x310                            ASR_ADDR(REGS_CCIC1_BASE, 0X314)/*CCIC_IDI_CTRL*/
#define REG_CCIC1_Offset:0x314                            ASR_ADDR(REGS_CCIC1_BASE, 0X318)/*CCIC_YUV420_WIDTH*/
#define REG_CCIC1_Offset:0x318                            ASR_ADDR(REGS_CCIC1_BASE, 0X31C)/*CCIC_YUV420_PITCH_FIX*/
#define REG_CCIC1_Offset:0x31c                            ASR_ADDR(REGS_CCIC1_BASE, 0X320)/*CCIC_PAR2CSI_CRTL*/



/* bits definitions for register REG_CCIC1_CCIC_Y0_BASE_ADDR */
#define BITS_RW13(_X_)                                    (_X_)

/* bits definitions for register REG_CCIC1_CCIC_Y0_BASE_ADDR */
#define BITS_RW18(_X_)                                    (_X_)

/* bits definitions for register REG_CCIC1_Offset:0x0c */
#define BITS_RW23(_X_)                                    (_X_)

/* bits definitions for register REG_CCIC1_Offset:0x018 */
#define BITS_RW28(_X_)                                    ( (_X_) << 30 & (BIT(30)|BIT(31)) )
#define BITS_RW29(_X_)                                    ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
#define BITS_RW30(_X_)                                    ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )

/* bits definitions for register REG_CCIC1_Offset:0x024 */
#define BIT_RO35                                          ( BIT(31) )
#define BIT_RO36                                          ( BIT(30) )
#define BIT_RO37                                          ( BIT(29) )
#define BIT_RO38                                          ( BIT(28) )
#define BIT_RO39                                          ( BIT(27) )
#define BIT_RO40                                          ( BIT(26) )
#define BIT_RO41                                          ( BIT(25) )
#define BIT_RO42                                          ( BIT(24) )
#define BIT_RO43                                          ( BIT(23) )
#define BIT_RO44                                          ( BIT(22) )
#define BIT_RO45                                          ( BIT(21) )
#define BIT_RO46                                          ( BIT(20) )
#define BIT_RO47                                          ( BIT(19) )
#define BIT_RO48                                          ( BIT(18) )
#define BIT_RO49                                          ( BIT(17) )
#define BIT_RO50                                          ( BIT(16) )
#define BIT_RO51                                          ( BIT(15) )
#define BIT_RO52                                          ( BIT(14) )
#define BIT_RO53                                          ( BIT(13) )
#define BIT_RO54                                          ( BIT(12) )
#define BIT_RO55                                          ( BIT(11) )
#define BIT_RO56                                          ( BIT(10) )
#define BIT_RO57                                          ( BIT(9) )
#define BIT_RO58                                          ( BIT(8) )
#define BIT_RO59                                          ( BIT(7) )
#define BIT_RO60                                          ( BIT(6) )
#define BIT_RO61                                          ( BIT(5) )
#define BIT_RO62                                          ( BIT(4) )
#define BIT_RO63                                          ( BIT(3) )
#define BIT_RO64                                          ( BIT(2) )
#define BIT_RO65                                          ( BIT(1) )
#define BIT_RO66                                          ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x028 */
#define BIT_RW71                                          ( BIT(31) )
#define BIT_RW72                                          ( BIT(30) )
#define BIT_RW73                                          ( BIT(29) )
#define BIT_RW74                                          ( BIT(28) )
#define BIT_RW75                                          ( BIT(27) )
#define BIT_RW76                                          ( BIT(26) )
#define BIT_RW77                                          ( BIT(25) )
#define BIT_RW78                                          ( BIT(24) )
#define BIT_RW79                                          ( BIT(23) )
#define BIT_RW80                                          ( BIT(22) )
#define BIT_RW81                                          ( BIT(21) )
#define BIT_RW82                                          ( BIT(20) )
#define BIT_RW83                                          ( BIT(19) )
#define BIT_RW84                                          ( BIT(18) )
#define BIT_RW85                                          ( BIT(17) )
#define BIT_RW86                                          ( BIT(16) )
#define BIT_RW87                                          ( BIT(15) )
#define BIT_RW88                                          ( BIT(14) )
#define BIT_RW89                                          ( BIT(13) )
#define BIT_RW90                                          ( BIT(12) )
#define BIT_RW91                                          ( BIT(11) )
#define BIT_RW92                                          ( BIT(10) )
#define BIT_RW93                                          ( BIT(9) )
#define BIT_RW94                                          ( BIT(8) )
#define BIT_RW95                                          ( BIT(7) )
#define BIT_RW96                                          ( BIT(6) )
#define BIT_RW97                                          ( BIT(5) )
#define BIT_RW98                                          ( BIT(4) )
#define BIT_RW99                                          ( BIT(3) )
#define BIT_RW100                                         ( BIT(2) )
#define BIT_RW101                                         ( BIT(1) )
#define BIT_RW102                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x02C */
#define BIT_RW107                                         ( BIT(31) )
#define BIT_RW108                                         ( BIT(30) )
#define BIT_RW109                                         ( BIT(29) )
#define BIT_RW110                                         ( BIT(28) )
#define BIT_RW111                                         ( BIT(27) )
#define BIT_RW112                                         ( BIT(26) )
#define BIT_RW113                                         ( BIT(25) )
#define BIT_RW114                                         ( BIT(24) )
#define BIT_RW115                                         ( BIT(23) )
#define BIT_RO116                                         ( BIT(22) )
#define BIT_RO117                                         ( BIT(21) )
#define BIT_RW118                                         ( BIT(20) )
#define BIT_RW119                                         ( BIT(19) )
#define BIT_RW120                                         ( BIT(18) )
#define BIT_RW121                                         ( BIT(17) )
#define BIT_RW122                                         ( BIT(16) )
#define BIT_RW123                                         ( BIT(15) )
#define BIT_RW124                                         ( BIT(14) )
#define BIT_RW125                                         ( BIT(13) )
#define BIT_RW126                                         ( BIT(12) )
#define BIT_RW127                                         ( BIT(11) )
#define BIT_RW128                                         ( BIT(10) )
#define BIT_RW129                                         ( BIT(9) )
#define BIT_RO130                                         ( BIT(8) )
#define BIT_RW131                                         ( BIT(7) )
#define BIT_RW132                                         ( BIT(6) )
#define BIT_RW133                                         ( BIT(5) )
#define BIT_RW134                                         ( BIT(4) )
#define BIT_RW135                                         ( BIT(3) )
#define BIT_RO136                                         ( BIT(2) )
#define BIT_RO137                                         ( BIT(1) )
#define BIT_RW138                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x030 */
#define BITS_CCIC_143(_X_)                                ( (_X_) << 29 & (BIT(29)|BIT(30)|BIT(31)) )
#define BITS_RW144(_X_)                                   ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BITS_CCIC_145(_X_)                                ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_RW146(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )

/* bits definitions for register REG_CCIC1_Offset:0x34 */
#define BITS_CCIC_151(_X_)                                ( (_X_) << 29 & (BIT(29)|BIT(30)|BIT(31)) )
#define BITS_RW152(_X_)                                   ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BITS_CCIC_153(_X_)                                ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_RW154(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )

/* bits definitions for register REG_CCIC1_Offset:0x38 */
#define BITS_RW159(_X_)                                   ( (_X_) << 30 & (BIT(30)|BIT(31)) )
#define BITS_CCIC_160(_X_)                                ( (_X_) << 28 & (BIT(28)|BIT(29)) )
#define BIT_RW161                                         ( BIT(27) )
#define BIT_RW162                                         ( BIT(26) )
#define BIT_RW163                                         ( BIT(25) )
#define BIT_RW164                                         ( BIT(24) )
#define BIT_RW165                                         ( BIT(23) )
#define BIT_RW166                                         ( BIT(22) )
#define BIT_RW167                                         ( BIT(21) )
#define BIT_CCIC_168                                      ( BIT(20) )
#define BITS_CCIC_169(_X_)                                ( (_X_) << 18 & (BIT(18)|BIT(19)) )
#define BITS_RW170(_X_)                                   ( (_X_) << 16 & (BIT(16)|BIT(17)) )
#define BITS_RW171(_X_)                                   ( (_X_) << 13 & (BIT(13)|BIT(14)|BIT(15)) )
#define BIT_RW172                                         ( BIT(12) )
#define BITS_RW173(_X_)                                   ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)) )
#define BITS_RW174(_X_)                                   ( (_X_) << 7 & (BIT(7)|BIT(8)) )
#define BITS_RW175(_X_)                                   ( (_X_) << 5 & (BIT(5)|BIT(6)) )
#define BIT_RW176                                         ( BIT(4) )
#define BITS_RW177(_X_)                                   ( (_X_) << 2 & (BIT(2)|BIT(3)) )
#define BIT_RW178                                         ( BIT(1) )
#define BIT_RW179                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x3C */
#define BIT_RW184                                         ( BIT(31) )
#define BIT_RW185                                         ( BIT(30) )
#define BIT_RW186                                         ( BIT(29) )
#define BIT_RW187                                         ( BIT(28) )
#define BIT_RW188                                         ( BIT(27) )
#define BITS_RW189(_X_)                                   ( (_X_) << 25 & (BIT(25)|BIT(26)) )
#define BIT_RW190                                         ( BIT(24) )
#define BITS_RW191(_X_)                                   ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_CCIC_192(_X_)                                ( (_X_) << 18 & (BIT(18)|BIT(19)) )
#define BIT_RW193                                         ( BIT(17) )
#define BITS_CCIC_194(_X_)                                ( (_X_) << 1 & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_RW195                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x40 */
#define BIT_RW200                                         ( BIT(31) )
#define BIT_RW201                                         ( BIT(30) )
#define BIT_RW202                                         ( BIT(29) )
#define BITS_CCIC_203(_X_)                                ( (_X_) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BITS_RW204(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for register REG_CCIC1_Offset:0x44 */
#define BITS_CCIC_209(_X_)                                ( (_X_) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_RW210                                         ( BIT(10) )
#define BIT_RW211                                         ( BIT(9) )
#define BIT_RW212                                         ( BIT(8) )
#define BIT_RW213                                         ( BIT(7) )
#define BIT_RW214                                         ( BIT(6) )
#define BIT_RW215                                         ( BIT(5) )
#define BIT_RW216                                         ( BIT(4) )
#define BIT_RW217                                         ( BIT(3) )
#define BIT_RW218                                         ( BIT(2) )
#define BIT_RW219                                         ( BIT(1) )
#define BIT_RW220                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x48 */
#define BITS_CCIC_225(_X_)                                ( (_X_) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_RO226(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for register REG_CCIC1_Offset:0x60 */
#define BITS_CCIC_231(_X_)                                ( (_X_) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_RW232                                         ( BIT(13) )
#define BIT_RW233                                         ( BIT(12) )
#define BIT_RW234                                         ( BIT(11) )
#define BIT_RW235                                         ( BIT(10) )
#define BIT_RW236                                         ( BIT(9) )
#define BIT_RW237                                         ( BIT(8) )
#define BITS_RW238(_X_)                                   ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_RW239                                         ( BIT(3) )
#define BITS_RW240(_X_)                                   ( (_X_) << 1 & (BIT(1)|BIT(2)) )
#define BIT_RW241                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x100 */
#define BITS_CCIC_246(_X_)                                ( (_X_) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_R247(_X_)                                    ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BITS_CCIC_248(_X_)                                ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_R249(_X_)                                    ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_R250(_X_)                                    ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_R251(_X_)                                    ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_R252(_X_)                                    ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_R253(_X_)                                    ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_CCIC1_Offset:0x108 */
#define BITS_CCIC_258(_X_)                                ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_R259(_X_)                                    ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for register REG_CCIC1_Offset:0x110 */
#define BITS_CCIC_264(_X_)                                ( (_X_) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_RW265                                         ( BIT(24) )
#define BITS_RW266(_X_)                                   ( (_X_) << 22 & (BIT(22)|BIT(23)) )
#define BITS_RW267(_X_)                                   ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)) )
#define BITS_RW268(_X_)                                   ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_CCIC_269(_X_)                                ( (_X_) << 2 & (BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_RW270(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)) )

/* bits definitions for register REG_CCIC1_Offset:0x114 */
#define BIT_CCIC_275                                      ( BIT(31) )
#define BIT_RW276                                         ( BIT(30) )
#define BITS_RW277(_X_)                                   ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
#define BIT_CCIC_278                                      ( BIT(23) )
#define BIT_RW279                                         ( BIT(22) )
#define BITS_RW280(_X_)                                   ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)) )
#define BIT_CCIC_281                                      ( BIT(15) )
#define BIT_RW282                                         ( BIT(14) )
#define BITS_RW283(_X_)                                   ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BIT_CCIC_284                                      ( BIT(7) )
#define BIT_RW285                                         ( BIT(6) )
#define BITS_RW286(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for register REG_CCIC1_CCIC_CSI2_DPHY1 */
#define BITS_CCIC_292(_X_)                                ( (_X_) << 1 & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_RW293                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_CCIC_CSI2_DPHY2 */
#define BITS_RW299(_X_)                                   ( (_X_) << 30 & (BIT(30)|BIT(31)) )
#define BITS_RW300(_X_)                                   ( (_X_) << 27 & (BIT(27)|BIT(28)|BIT(29)) )
#define BITS_RW301(_X_)                                   ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)) )
#define BIT_RW302                                         ( BIT(23) )
#define BITS_RW303(_X_)                                   ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)) )
#define BIT_RW304                                         ( BIT(19) )
#define BITS_RW305(_X_)                                   ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_RW306                                         ( BIT(15) )
#define BITS_RW307(_X_)                                   ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_RW308                                         ( BIT(11) )
#define BITS_RW309(_X_)                                   ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_RW310                                         ( BIT(7) )
#define BITS_RW311(_X_)                                   ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_RW312                                         ( BIT(3) )
#define BITS_RW313(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_CCIC1_Offset:0x128 */
#define BITS_CCIC_318(_X_)                                ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_RW319(_X_)                                   ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_RW320(_X_)                                   ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_RW321(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_CCIC1_Offset:0x12c */
#define BITS_CCIC_326(_X_)                                ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_CCIC_327                                      ( BIT(8) )
#define BIT_CCIC_328                                      ( BIT(7) )
#define BIT_RW329                                         ( BIT(6) )
#define BIT_RW330                                         ( BIT(5) )
#define BIT_RW331                                         ( BIT(4) )
#define BITS_RW332(_X_)                                   ( (_X_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_RW333(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)) )

/* bits definitions for register REG_CCIC1_CCIC_CSI2_DPHY5 */
#define BITS_CCIC_339(_X_)                                ( (_X_) << 18 & (BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_R340                                          ( BIT(17) )
#define BITS_CCIC_341(_X_)                                ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BITS_RW342(_X_)                                   ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_RW343(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_CCIC1_Offset:0x134 */
#define BITS_CCIC_348(_X_)                                ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_RW349(_X_)                                   ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_RW350(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_CCIC1_Offset:0x138 */
#define BITS_CCIC_355(_X_)                                ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_CCIC_356(_X_)                                ( (_X_) << 3 & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_RW357                                         ( BIT(2) )
#define BIT_RW358                                         ( BIT(1) )
#define BIT_RW359                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x13c */
#define BITS_CCIC_364(_X_)                                ( (_X_) << 27 & (BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_RW365(_X_)                                   ( (_X_) << 25 & (BIT(25)|BIT(26)) )
#define BIT_RW366                                         ( BIT(24) )
#define BITS_CCIC_367(_X_)                                ( (_X_) << 22 & (BIT(22)|BIT(23)) )
#define BIT_RW368                                         ( BIT(21) )
#define BIT_RW369                                         ( BIT(20) )
#define BITS_CCIC_370(_X_)                                ( (_X_) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_RW371                                         ( BIT(16) )
#define BITS_RW372(_X_)                                   ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_RW373                                         ( BIT(7) )
#define BITS_RW374(_X_)                                   ( (_X_) << 1 & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_RW375                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x140 */
#define BITS_CCIC_380(_X_)                                ( (_X_) << 7 & (BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_RW381                                         ( BIT(6) )
#define BIT_RW382                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x144 */
#define BITS_RW387(_X_)                                   (_X_)

/* bits definitions for register REG_CCIC1_Offset:0x23c */
#define BITS_RW392(_X_)                                   (_X_)

/* bits definitions for register REG_CCIC1_Offset:0x300 */
#define BITS_RW397(_X_)                                   (_X_)

/* bits definitions for register REG_CCIC1_Offset:0x304 */
#define BITS_CCIC_402(_X_)                                ( (_X_) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_RW403                                         ( BIT(24) )
#define BITS_CCIC_404(_X_)                                ( (_X_) << 19 & (BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_RW405                                         ( BIT(18) )
#define BIT_RW406                                         ( BIT(17) )
#define BIT_RW407                                         ( BIT(16) )
#define BITS_CCIC_408(_X_)                                ( (_X_) << 6 & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_RW409(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for register REG_CCIC1_Offset:0x308 */
#define BITS_CCIC_414(_X_)                                ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_RW415(_X_)                                   ( (_X_) << 7 & (BIT(7)|BIT(8)) )
#define BITS_RW416(_X_)                                   ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_CCIC_417                                      ( BIT(3) )
#define BITS_RW418(_X_)                                   ( (_X_) << 1 & (BIT(1)|BIT(2)) )
#define BIT_RW419                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x310 */
#define BITS_CCIC_424(_X_)                                ( (_X_) << 29 & (BIT(29)|BIT(30)|BIT(31)) )
#define BITS_CCIC_425(_X_)                                ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_CCIC_426                                      ( BIT(15) )
#define BITS_CCIC_427(_X_)                                ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_CCIC1_Offset:0x314 */
#define BITS_CCIC_432(_X_)                                ( (_X_) << 1 & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_RW433                                         ( BIT(0) )

/* bits definitions for register REG_CCIC1_Offset:0x318 */
#define BITS_CCIC_438(_X_)                                ( (_X_) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_RW439(_X_)                                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for register REG_CCIC1_Offset:0x31c */
#define BITS_R444(_X_)                                    ( (_X_) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_R445(_X_)                                    ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BITS_R446(_X_)                                    ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_R447(_X_)                                    ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_R448(_X_)                                    ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_R449(_X_)                                    ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_R450(_X_)                                    ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_R451(_X_)                                    ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

#endif
