// Seed: 2216285335
module module_0;
  logic [7:0] id_1;
  wire id_2;
  assign id_1[1] = 1;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_5 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8(
      .id_0(id_3), .id_1(1)
  ); module_0();
endmodule
