#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c18fa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c11170 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1bdb880 .functor NOT 1, L_0x1c62f20, C4<0>, C4<0>, C4<0>;
L_0x1c62cb0 .functor XOR 8, L_0x1c62730, L_0x1c62c10, C4<00000000>, C4<00000000>;
L_0x1c62e10 .functor XOR 8, L_0x1c62cb0, L_0x1c62d20, C4<00000000>, C4<00000000>;
v0x1c4e430_0 .net "B3_next_dut", 0 0, v0x1c4ccf0_0;  1 drivers
v0x1c4e4f0_0 .net "B3_next_ref", 0 0, L_0x1c4fbd0;  1 drivers
v0x1c4e590_0 .net "Count_next_dut", 0 0, v0x1c4cdd0_0;  1 drivers
v0x1c4e630_0 .net "Count_next_ref", 0 0, L_0x1c50e00;  1 drivers
v0x1c4e6d0_0 .net "S1_next_dut", 0 0, v0x1c4ce90_0;  1 drivers
v0x1c4e7c0_0 .net "S1_next_ref", 0 0, L_0x1c50980;  1 drivers
v0x1c4e890_0 .net "S_next_dut", 0 0, v0x1c4cf30_0;  1 drivers
v0x1c4e960_0 .net "S_next_ref", 0 0, L_0x1c50730;  1 drivers
v0x1c4ea30_0 .net "Wait_next_dut", 0 0, v0x1c4cff0_0;  1 drivers
v0x1c4eb00_0 .net "Wait_next_ref", 0 0, L_0x1c51390;  1 drivers
v0x1c4ebd0_0 .net *"_ivl_10", 7 0, L_0x1c62d20;  1 drivers
v0x1c4ec70_0 .net *"_ivl_12", 7 0, L_0x1c62e10;  1 drivers
v0x1c4ed10_0 .net *"_ivl_2", 7 0, L_0x1c62640;  1 drivers
v0x1c4edb0_0 .net *"_ivl_4", 7 0, L_0x1c62730;  1 drivers
v0x1c4ee50_0 .net *"_ivl_6", 7 0, L_0x1c62c10;  1 drivers
v0x1c4eef0_0 .net *"_ivl_8", 7 0, L_0x1c62cb0;  1 drivers
v0x1c4efb0_0 .net "ack", 0 0, v0x1c4bba0_0;  1 drivers
v0x1c4f160_0 .var "clk", 0 0;
v0x1c4f230_0 .net "counting_dut", 0 0, L_0x1c61da0;  1 drivers
v0x1c4f300_0 .net "counting_ref", 0 0, L_0x1c51680;  1 drivers
v0x1c4f3d0_0 .net "d", 0 0, v0x1c4bd00_0;  1 drivers
v0x1c4f470_0 .net "done_counting", 0 0, v0x1c4bda0_0;  1 drivers
v0x1c4f510_0 .net "done_dut", 0 0, L_0x1c61c60;  1 drivers
v0x1c4f5e0_0 .net "done_ref", 0 0, L_0x1c51590;  1 drivers
v0x1c4f6b0_0 .net "shift_ena_dut", 0 0, L_0x1c624e0;  1 drivers
v0x1c4f780_0 .net "shift_ena_ref", 0 0, L_0x1c51a90;  1 drivers
v0x1c4f850_0 .net "state", 9 0, v0x1c4c000_0;  1 drivers
v0x1c4f8f0_0 .var/2u "stats1", 607 0;
v0x1c4f990_0 .var/2u "strobe", 0 0;
v0x1c4fa30_0 .net "tb_match", 0 0, L_0x1c62f20;  1 drivers
v0x1c4fb00_0 .net "tb_mismatch", 0 0, L_0x1bdb880;  1 drivers
LS_0x1c62640_0_0 .concat [ 1 1 1 1], L_0x1c51a90, L_0x1c51680, L_0x1c51590, L_0x1c51390;
LS_0x1c62640_0_4 .concat [ 1 1 1 1], L_0x1c50e00, L_0x1c50980, L_0x1c50730, L_0x1c4fbd0;
L_0x1c62640 .concat [ 4 4 0 0], LS_0x1c62640_0_0, LS_0x1c62640_0_4;
LS_0x1c62730_0_0 .concat [ 1 1 1 1], L_0x1c51a90, L_0x1c51680, L_0x1c51590, L_0x1c51390;
LS_0x1c62730_0_4 .concat [ 1 1 1 1], L_0x1c50e00, L_0x1c50980, L_0x1c50730, L_0x1c4fbd0;
L_0x1c62730 .concat [ 4 4 0 0], LS_0x1c62730_0_0, LS_0x1c62730_0_4;
LS_0x1c62c10_0_0 .concat [ 1 1 1 1], L_0x1c624e0, L_0x1c61da0, L_0x1c61c60, v0x1c4cff0_0;
LS_0x1c62c10_0_4 .concat [ 1 1 1 1], v0x1c4cdd0_0, v0x1c4ce90_0, v0x1c4cf30_0, v0x1c4ccf0_0;
L_0x1c62c10 .concat [ 4 4 0 0], LS_0x1c62c10_0_0, LS_0x1c62c10_0_4;
LS_0x1c62d20_0_0 .concat [ 1 1 1 1], L_0x1c51a90, L_0x1c51680, L_0x1c51590, L_0x1c51390;
LS_0x1c62d20_0_4 .concat [ 1 1 1 1], L_0x1c50e00, L_0x1c50980, L_0x1c50730, L_0x1c4fbd0;
L_0x1c62d20 .concat [ 4 4 0 0], LS_0x1c62d20_0_0, LS_0x1c62d20_0_4;
L_0x1c62f20 .cmp/eeq 8, L_0x1c62640, L_0x1c62e10;
S_0x1c11870 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1c11170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1bed500 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1bed540 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1bed580 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1bed5c0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1bed600 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1bed640 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1bed680 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1bed6c0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1bed700 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1bed740 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1bf44b0 .functor NOT 1, v0x1c4bd00_0, C4<0>, C4<0>, C4<0>;
L_0x1be9d40 .functor AND 1, L_0x1c4fcc0, L_0x1bf44b0, C4<1>, C4<1>;
L_0x1c1a7a0 .functor NOT 1, v0x1c4bd00_0, C4<0>, C4<0>, C4<0>;
L_0x1c1a810 .functor AND 1, L_0x1c4fe20, L_0x1c1a7a0, C4<1>, C4<1>;
L_0x1c4ffc0 .functor OR 1, L_0x1be9d40, L_0x1c1a810, C4<0>, C4<0>;
L_0x1c501a0 .functor NOT 1, v0x1c4bd00_0, C4<0>, C4<0>, C4<0>;
L_0x1c50250 .functor AND 1, L_0x1c500d0, L_0x1c501a0, C4<1>, C4<1>;
L_0x1c50360 .functor OR 1, L_0x1c4ffc0, L_0x1c50250, C4<0>, C4<0>;
L_0x1c50670 .functor AND 1, L_0x1c504c0, v0x1c4bba0_0, C4<1>, C4<1>;
L_0x1c50730 .functor OR 1, L_0x1c50360, L_0x1c50670, C4<0>, C4<0>;
L_0x1c50980 .functor AND 1, L_0x1c508a0, v0x1c4bd00_0, C4<1>, C4<1>;
L_0x1c50bd0 .functor NOT 1, v0x1c4bda0_0, C4<0>, C4<0>, C4<0>;
L_0x1c50d40 .functor AND 1, L_0x1c50ae0, L_0x1c50bd0, C4<1>, C4<1>;
L_0x1c50e00 .functor OR 1, L_0x1c50a40, L_0x1c50d40, C4<0>, C4<0>;
L_0x1c50cd0 .functor AND 1, L_0x1c50fe0, v0x1c4bda0_0, C4<1>, C4<1>;
L_0x1c511d0 .functor NOT 1, v0x1c4bba0_0, C4<0>, C4<0>, C4<0>;
L_0x1c512d0 .functor AND 1, L_0x1c510d0, L_0x1c511d0, C4<1>, C4<1>;
L_0x1c51390 .functor OR 1, L_0x1c50cd0, L_0x1c512d0, C4<0>, C4<0>;
v0x1c1a910_0 .net "B3_next", 0 0, L_0x1c4fbd0;  alias, 1 drivers
v0x1bda140_0 .net "Count_next", 0 0, L_0x1c50e00;  alias, 1 drivers
v0x1bda240_0 .net "S1_next", 0 0, L_0x1c50980;  alias, 1 drivers
v0x1bdb9d0_0 .net "S_next", 0 0, L_0x1c50730;  alias, 1 drivers
v0x1bdba70_0 .net "Wait_next", 0 0, L_0x1c51390;  alias, 1 drivers
v0x1bdbd60_0 .net *"_ivl_10", 0 0, L_0x1c1a7a0;  1 drivers
v0x1c1a9b0_0 .net *"_ivl_12", 0 0, L_0x1c1a810;  1 drivers
v0x1c49d80_0 .net *"_ivl_14", 0 0, L_0x1c4ffc0;  1 drivers
v0x1c49e60_0 .net *"_ivl_17", 0 0, L_0x1c500d0;  1 drivers
v0x1c49f40_0 .net *"_ivl_18", 0 0, L_0x1c501a0;  1 drivers
v0x1c4a020_0 .net *"_ivl_20", 0 0, L_0x1c50250;  1 drivers
v0x1c4a100_0 .net *"_ivl_22", 0 0, L_0x1c50360;  1 drivers
v0x1c4a1e0_0 .net *"_ivl_25", 0 0, L_0x1c504c0;  1 drivers
v0x1c4a2c0_0 .net *"_ivl_26", 0 0, L_0x1c50670;  1 drivers
v0x1c4a3a0_0 .net *"_ivl_3", 0 0, L_0x1c4fcc0;  1 drivers
v0x1c4a480_0 .net *"_ivl_31", 0 0, L_0x1c508a0;  1 drivers
v0x1c4a560_0 .net *"_ivl_35", 0 0, L_0x1c50a40;  1 drivers
v0x1c4a640_0 .net *"_ivl_37", 0 0, L_0x1c50ae0;  1 drivers
v0x1c4a720_0 .net *"_ivl_38", 0 0, L_0x1c50bd0;  1 drivers
v0x1c4a800_0 .net *"_ivl_4", 0 0, L_0x1bf44b0;  1 drivers
v0x1c4a8e0_0 .net *"_ivl_40", 0 0, L_0x1c50d40;  1 drivers
v0x1c4a9c0_0 .net *"_ivl_45", 0 0, L_0x1c50fe0;  1 drivers
v0x1c4aaa0_0 .net *"_ivl_46", 0 0, L_0x1c50cd0;  1 drivers
v0x1c4ab80_0 .net *"_ivl_49", 0 0, L_0x1c510d0;  1 drivers
v0x1c4ac60_0 .net *"_ivl_50", 0 0, L_0x1c511d0;  1 drivers
v0x1c4ad40_0 .net *"_ivl_52", 0 0, L_0x1c512d0;  1 drivers
v0x1c4ae20_0 .net *"_ivl_6", 0 0, L_0x1be9d40;  1 drivers
v0x1c4af00_0 .net *"_ivl_61", 3 0, L_0x1c517e0;  1 drivers
v0x1c4afe0_0 .net *"_ivl_9", 0 0, L_0x1c4fe20;  1 drivers
v0x1c4b0c0_0 .net "ack", 0 0, v0x1c4bba0_0;  alias, 1 drivers
v0x1c4b180_0 .net "counting", 0 0, L_0x1c51680;  alias, 1 drivers
v0x1c4b240_0 .net "d", 0 0, v0x1c4bd00_0;  alias, 1 drivers
v0x1c4b300_0 .net "done", 0 0, L_0x1c51590;  alias, 1 drivers
v0x1c4b5d0_0 .net "done_counting", 0 0, v0x1c4bda0_0;  alias, 1 drivers
v0x1c4b690_0 .net "shift_ena", 0 0, L_0x1c51a90;  alias, 1 drivers
v0x1c4b750_0 .net "state", 9 0, v0x1c4c000_0;  alias, 1 drivers
L_0x1c4fbd0 .part v0x1c4c000_0, 6, 1;
L_0x1c4fcc0 .part v0x1c4c000_0, 0, 1;
L_0x1c4fe20 .part v0x1c4c000_0, 1, 1;
L_0x1c500d0 .part v0x1c4c000_0, 3, 1;
L_0x1c504c0 .part v0x1c4c000_0, 9, 1;
L_0x1c508a0 .part v0x1c4c000_0, 0, 1;
L_0x1c50a40 .part v0x1c4c000_0, 7, 1;
L_0x1c50ae0 .part v0x1c4c000_0, 8, 1;
L_0x1c50fe0 .part v0x1c4c000_0, 8, 1;
L_0x1c510d0 .part v0x1c4c000_0, 9, 1;
L_0x1c51590 .part v0x1c4c000_0, 9, 1;
L_0x1c51680 .part v0x1c4c000_0, 8, 1;
L_0x1c517e0 .part v0x1c4c000_0, 4, 4;
L_0x1c51a90 .reduce/or L_0x1c517e0;
S_0x1c4b9b0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1c11170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1c4bba0_0 .var "ack", 0 0;
v0x1c4bc60_0 .net "clk", 0 0, v0x1c4f160_0;  1 drivers
v0x1c4bd00_0 .var "d", 0 0;
v0x1c4bda0_0 .var "done_counting", 0 0;
v0x1c4be70_0 .var/2u "fail_onehot", 0 0;
v0x1c4bf60_0 .var/2u "failed", 0 0;
v0x1c4c000_0 .var "state", 9 0;
v0x1c4c0a0_0 .net "tb_match", 0 0, L_0x1c62f20;  alias, 1 drivers
E_0x1be9d00 .event posedge, v0x1c4bc60_0;
E_0x1be89c0/0 .event negedge, v0x1c4bc60_0;
E_0x1be89c0/1 .event posedge, v0x1c4bc60_0;
E_0x1be89c0 .event/or E_0x1be89c0/0, E_0x1be89c0/1;
S_0x1c4c200 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1c11170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1c4c410 .param/l "B0" 0 4 21, C4<0000010000>;
P_0x1c4c450 .param/l "B1" 0 4 22, C4<0000100000>;
P_0x1c4c490 .param/l "B2" 0 4 23, C4<0001000000>;
P_0x1c4c4d0 .param/l "B3" 0 4 24, C4<0010000000>;
P_0x1c4c510 .param/l "Count" 0 4 25, C4<0100000000>;
P_0x1c4c550 .param/l "S" 0 4 17, C4<0000000001>;
P_0x1c4c590 .param/l "S1" 0 4 18, C4<0000000010>;
P_0x1c4c5d0 .param/l "S11" 0 4 19, C4<0000000100>;
P_0x1c4c610 .param/l "S110" 0 4 20, C4<0000001000>;
P_0x1c4c650 .param/l "Wait" 0 4 26, C4<1000000000>;
L_0x1c51770 .functor OR 1, L_0x1c61ee0, L_0x1c61fd0, C4<0>, C4<0>;
L_0x1c622a0 .functor OR 1, L_0x1c51770, L_0x1c621b0, C4<0>, C4<0>;
L_0x1c624e0 .functor OR 1, L_0x1c622a0, L_0x1c623b0, C4<0>, C4<0>;
v0x1c4ccf0_0 .var "B3_next", 0 0;
v0x1c4cdd0_0 .var "Count_next", 0 0;
v0x1c4ce90_0 .var "S1_next", 0 0;
v0x1c4cf30_0 .var "S_next", 0 0;
v0x1c4cff0_0 .var "Wait_next", 0 0;
L_0x7f1639eac018 .functor BUFT 1, C4<1000000000>, C4<0>, C4<0>, C4<0>;
v0x1c4d100_0 .net/2u *"_ivl_0", 9 0, L_0x7f1639eac018;  1 drivers
v0x1c4d1e0_0 .net *"_ivl_10", 0 0, L_0x1c61ee0;  1 drivers
L_0x7f1639eac0f0 .functor BUFT 1, C4<0001000000>, C4<0>, C4<0>, C4<0>;
v0x1c4d2a0_0 .net/2u *"_ivl_12", 9 0, L_0x7f1639eac0f0;  1 drivers
v0x1c4d380_0 .net *"_ivl_14", 0 0, L_0x1c61fd0;  1 drivers
v0x1c4d440_0 .net *"_ivl_17", 0 0, L_0x1c51770;  1 drivers
L_0x7f1639eac138 .functor BUFT 1, C4<0000100000>, C4<0>, C4<0>, C4<0>;
v0x1c4d500_0 .net/2u *"_ivl_18", 9 0, L_0x7f1639eac138;  1 drivers
v0x1c4d5e0_0 .net *"_ivl_20", 0 0, L_0x1c621b0;  1 drivers
v0x1c4d6a0_0 .net *"_ivl_23", 0 0, L_0x1c622a0;  1 drivers
L_0x7f1639eac180 .functor BUFT 1, C4<0000010000>, C4<0>, C4<0>, C4<0>;
v0x1c4d760_0 .net/2u *"_ivl_24", 9 0, L_0x7f1639eac180;  1 drivers
v0x1c4d840_0 .net *"_ivl_26", 0 0, L_0x1c623b0;  1 drivers
L_0x7f1639eac060 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v0x1c4d900_0 .net/2u *"_ivl_4", 9 0, L_0x7f1639eac060;  1 drivers
L_0x7f1639eac0a8 .functor BUFT 1, C4<0010000000>, C4<0>, C4<0>, C4<0>;
v0x1c4d9e0_0 .net/2u *"_ivl_8", 9 0, L_0x7f1639eac0a8;  1 drivers
v0x1c4dac0_0 .net "ack", 0 0, v0x1c4bba0_0;  alias, 1 drivers
v0x1c4db60_0 .net "counting", 0 0, L_0x1c61da0;  alias, 1 drivers
v0x1c4dc20_0 .net "d", 0 0, v0x1c4bd00_0;  alias, 1 drivers
v0x1c4dd10_0 .net "done", 0 0, L_0x1c61c60;  alias, 1 drivers
v0x1c4ddd0_0 .net "done_counting", 0 0, v0x1c4bda0_0;  alias, 1 drivers
v0x1c4dec0_0 .net "shift_ena", 0 0, L_0x1c624e0;  alias, 1 drivers
v0x1c4df80_0 .net "state", 9 0, v0x1c4c000_0;  alias, 1 drivers
E_0x1be8350 .event anyedge, v0x1c4b750_0, v0x1c4b240_0, v0x1c4b0c0_0, v0x1c4b5d0_0;
L_0x1c61c60 .cmp/eq 10, v0x1c4c000_0, L_0x7f1639eac018;
L_0x1c61da0 .cmp/eq 10, v0x1c4c000_0, L_0x7f1639eac060;
L_0x1c61ee0 .cmp/eq 10, v0x1c4c000_0, L_0x7f1639eac0a8;
L_0x1c61fd0 .cmp/eq 10, v0x1c4c000_0, L_0x7f1639eac0f0;
L_0x1c621b0 .cmp/eq 10, v0x1c4c000_0, L_0x7f1639eac138;
L_0x1c623b0 .cmp/eq 10, v0x1c4c000_0, L_0x7f1639eac180;
S_0x1c4e210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1c11170;
 .timescale -12 -12;
E_0x1c2dd30 .event anyedge, v0x1c4f990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c4f990_0;
    %nor/r;
    %assign/vec4 v0x1c4f990_0, 0;
    %wait E_0x1c2dd30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c4b9b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4bf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4be70_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1c4b9b0;
T_2 ;
    %wait E_0x1be89c0;
    %load/vec4 v0x1c4c0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c4bf60_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1c4b9b0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1c4bba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4bda0_0, 0;
    %assign/vec4 v0x1c4bd00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1c4c000_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1be89c0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1c4bba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1c4bda0_0, 0, 1;
    %store/vec4 v0x1c4bd00_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1c4c000_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1be9d00;
    %load/vec4 v0x1c4bf60_0;
    %assign/vec4 v0x1c4be70_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1be89c0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1c4bba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1c4bda0_0, 0, 1;
    %store/vec4 v0x1c4bd00_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1c4c000_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1be9d00;
    %load/vec4 v0x1c4be70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1c4bf60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c4c200;
T_4 ;
    %wait E_0x1be8350;
    %load/vec4 v0x1c4df80_0;
    %pushi/vec4 64, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1c4ccf0_0, 0, 1;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 1, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0x1c4dc20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 2, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x1c4dc20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/1 T_4.1, 8;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 8, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x1c4dc20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.1;
    %flag_get/vec4 8;
    %jmp/1 T_4.0, 8;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 512, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x1c4dac0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %or;
T_4.0;
    %store/vec4 v0x1c4cf30_0, 0, 1;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 1, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v0x1c4dc20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %store/vec4 v0x1c4ce90_0, 0, 1;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/1 T_4.8, 4;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x1c4ddd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %or;
T_4.8;
    %store/vec4 v0x1c4cdd0_0, 0, 1;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0x1c4ddd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.10, 8;
    %load/vec4 v0x1c4df80_0;
    %cmpi/e 512, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.12, 4;
    %load/vec4 v0x1c4dac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %or;
T_4.10;
    %store/vec4 v0x1c4cff0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1c11170;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4f990_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1c11170;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c4f160_0;
    %inv;
    %store/vec4 v0x1c4f160_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1c11170;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c4bc60_0, v0x1c4fb00_0, v0x1c4f3d0_0, v0x1c4f470_0, v0x1c4efb0_0, v0x1c4f850_0, v0x1c4e4f0_0, v0x1c4e430_0, v0x1c4e960_0, v0x1c4e890_0, v0x1c4e7c0_0, v0x1c4e6d0_0, v0x1c4e630_0, v0x1c4e590_0, v0x1c4eb00_0, v0x1c4ea30_0, v0x1c4f5e0_0, v0x1c4f510_0, v0x1c4f300_0, v0x1c4f230_0, v0x1c4f780_0, v0x1c4f6b0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1c11170;
T_8 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1c11170;
T_9 ;
    %wait E_0x1be89c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4f8f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
    %load/vec4 v0x1c4fa30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4f8f0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1c4e4f0_0;
    %load/vec4 v0x1c4e4f0_0;
    %load/vec4 v0x1c4e430_0;
    %xor;
    %load/vec4 v0x1c4e4f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1c4e960_0;
    %load/vec4 v0x1c4e960_0;
    %load/vec4 v0x1c4e890_0;
    %xor;
    %load/vec4 v0x1c4e960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1c4e7c0_0;
    %load/vec4 v0x1c4e7c0_0;
    %load/vec4 v0x1c4e6d0_0;
    %xor;
    %load/vec4 v0x1c4e7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x1c4e630_0;
    %load/vec4 v0x1c4e630_0;
    %load/vec4 v0x1c4e590_0;
    %xor;
    %load/vec4 v0x1c4e630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x1c4eb00_0;
    %load/vec4 v0x1c4eb00_0;
    %load/vec4 v0x1c4ea30_0;
    %xor;
    %load/vec4 v0x1c4eb00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x1c4f5e0_0;
    %load/vec4 v0x1c4f5e0_0;
    %load/vec4 v0x1c4f510_0;
    %xor;
    %load/vec4 v0x1c4f5e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x1c4f300_0;
    %load/vec4 v0x1c4f300_0;
    %load/vec4 v0x1c4f230_0;
    %xor;
    %load/vec4 v0x1c4f300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x1c4f780_0;
    %load/vec4 v0x1c4f780_0;
    %load/vec4 v0x1c4f6b0_0;
    %xor;
    %load/vec4 v0x1c4f780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x1c4f8f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4f8f0_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/review2015_fsmonehot/iter8/response4/top_module.sv";
