Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun  8 20:13:37 2025
| Host         : joseph-pc running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file blink_bd_wrapper_control_sets_placed.rpt
| Design       : blink_bd_wrapper
| Device       : xczu1cg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            4 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|                Clock Signal                |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | blink_bd_i/blink_0/inst/clear |                               |                1 |              3 |         3.00 |
|  blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                               |                               |                1 |              6 |         6.00 |
|  blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                               | blink_bd_i/blink_0/inst/clear |                4 |             27 |         6.75 |
+--------------------------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


