
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 66, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 68



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 5, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 68



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 5, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 68



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 5, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 66



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 5, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 66



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: lazyALAP took the same time as lBoundEstimator: PAPER, ALAPBound: lazyALAP



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 39 with 53 nodes

n4--220:DMA_LOAD : [0:1]
n5--225:DMA_LOAD : [0:1]
n3--226:FMUL : [2:5]
n50--156:DMA_LOAD : [2:3]
n41--160:DMA_LOAD : [2:3]
n20--175:DMA_LOAD : [4:5]
n42--164:DMA_LOAD : [4:5]
n32--165:FMUL : [6:9]
n12--179:DMA_LOAD : [6:7]
n34--198:DMA_LOAD : [6:7]
n13--183:DMA_LOAD : [8:9]
n23--210:DMA_LOAD : [8:9]
n35--202:DMA_LOAD : [10:11]
n24--215:DMA_LOAD : [10:11]
n7--184:FMUL : [10:13]
n38--194:DMA_LOAD : [12:13]
n49--152:DMA_LOAD : [12:13]
n33--203:FMUL : [12:15]
n37--190:DMA_LOAD : [14:15]
n19--171:DMA_LOAD : [14:15]
n31--157:FMUL : [14:17]
n36--195:FMUL : [16:19]
n46--107:DMA_LOAD : [16:17]
n18--147:IREM : [16:16]
n48--90:DMA_LOAD : [17:18]
n1--166:FADD : [18:18]
n6--176:FMUL : [18:21]
n28--115:DMA_LOAD : [19:20]
n17--256:IADD : [19:19]
n26--204:FADD : [20:20]
n22--216:FMUL : [20:23]
n30--139:DMA_LOAD : [21:22]
n40--123:DMA_LOAD : [21:22]
n2--185:FADD : [23:23]
n9--148:I2F : [23:23]
n0--234:FADD : [24:24]
n21--227:FADD : [24:24]
n25--241:FADD : [25:25]
n11--99:DMA_LOAD : [25:26]
n15--251:FADD : [26:26]
n14--252:DMA_STORE : [27:28]
n44--131:DMA_LOAD : [27:28]
n47--91:DMA_STORE : [29:30]
n27--116:DMA_STORE : [29:30]
n16--258:IREM : [31:31]
n29--140:DMA_STORE : [31:32]
n39--124:DMA_STORE : [32:33]
n8--149:DMA_STORE : [33:34]
n52--79:IFGE : [34:34]
n51--261:IADD : [35:35]
n10--100:DMA_STORE : [35:36]
n43--132:DMA_STORE : [36:37]
n45--108:DMA_STORE : [37:38]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 39 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 28 times
Best latency found: 39
Initial best latency: 39
52 out of 53 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 68 milliseconds

Print BULB tree: 
l_bound: 39, u_bound: 39; investigated partial schedule: {}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [12:13]; investigated partial schedule: {12=[n4--220:DMA_LOAD], 13=[n4--220:DMA_LOAD]}; 
├── l_bound: 43, u_bound: 43; investigated n4--220:DMA_LOAD in [32:33]; investigated partial schedule: {32=[n4--220:DMA_LOAD], 33=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [17:18]; investigated partial schedule: {17=[n4--220:DMA_LOAD], 18=[n4--220:DMA_LOAD]}; 
├── l_bound: 41, u_bound: 41; investigated n4--220:DMA_LOAD in [30:31]; investigated partial schedule: {30=[n4--220:DMA_LOAD], 31=[n4--220:DMA_LOAD]}; 
├── l_bound: 48, u_bound: 48; investigated n4--220:DMA_LOAD in [37:38]; investigated partial schedule: {37=[n4--220:DMA_LOAD], 38=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [8:9]; investigated partial schedule: {8=[n4--220:DMA_LOAD], 9=[n4--220:DMA_LOAD]}; 
├── l_bound: 44, u_bound: 45; investigated n4--220:DMA_LOAD in [33:34]; investigated partial schedule: {33=[n4--220:DMA_LOAD], 34=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [15:16]; investigated partial schedule: {15=[n4--220:DMA_LOAD], 16=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n4--220:DMA_LOAD], 6=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [18:19]; investigated partial schedule: {18=[n4--220:DMA_LOAD], 19=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [19:20]; investigated partial schedule: {19=[n4--220:DMA_LOAD], 20=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n4--220:DMA_LOAD], 2=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [9:10]; investigated partial schedule: {9=[n4--220:DMA_LOAD], 10=[n4--220:DMA_LOAD]}; 
├── l_bound: 45, u_bound: 45; investigated n4--220:DMA_LOAD in [34:35]; investigated partial schedule: {34=[n4--220:DMA_LOAD], 35=[n4--220:DMA_LOAD]}; 
├── l_bound: 46, u_bound: 47; investigated n4--220:DMA_LOAD in [35:36]; investigated partial schedule: {35=[n4--220:DMA_LOAD], 36=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n4--220:DMA_LOAD], 4=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [11:12]; investigated partial schedule: {11=[n4--220:DMA_LOAD], 12=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [25:26]; investigated partial schedule: {25=[n4--220:DMA_LOAD], 26=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 40; investigated n4--220:DMA_LOAD in [28:29]; investigated partial schedule: {28=[n4--220:DMA_LOAD], 29=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n4--220:DMA_LOAD], 5=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [10:11]; investigated partial schedule: {10=[n4--220:DMA_LOAD], 11=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [27:28]; investigated partial schedule: {27=[n4--220:DMA_LOAD], 28=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [22:23]; investigated partial schedule: {22=[n4--220:DMA_LOAD], 23=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [23:24]; investigated partial schedule: {23=[n4--220:DMA_LOAD], 24=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [24:25]; investigated partial schedule: {24=[n4--220:DMA_LOAD], 25=[n4--220:DMA_LOAD]}; 
├── l_bound: 47, u_bound: 47; investigated n4--220:DMA_LOAD in [36:37]; investigated partial schedule: {36=[n4--220:DMA_LOAD], 37=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [16:17]; investigated partial schedule: {16=[n4--220:DMA_LOAD], 17=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n4--220:DMA_LOAD], 7=[n4--220:DMA_LOAD]}; 
├── l_bound: 40, u_bound: 40; investigated n4--220:DMA_LOAD in [29:30]; investigated partial schedule: {29=[n4--220:DMA_LOAD], 30=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--220:DMA_LOAD], 1=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [20:21]; investigated partial schedule: {20=[n4--220:DMA_LOAD], 21=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [7:8]; investigated partial schedule: {7=[n4--220:DMA_LOAD], 8=[n4--220:DMA_LOAD]}; 
├── l_bound: 42, u_bound: 42; investigated n4--220:DMA_LOAD in [31:32]; investigated partial schedule: {31=[n4--220:DMA_LOAD], 32=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n4--220:DMA_LOAD], 3=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [21:22]; investigated partial schedule: {21=[n4--220:DMA_LOAD], 22=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [26:27]; investigated partial schedule: {26=[n4--220:DMA_LOAD], 27=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [14:15]; investigated partial schedule: {14=[n4--220:DMA_LOAD], 15=[n4--220:DMA_LOAD]}; 
└── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [13:14]; investigated partial schedule: {13=[n4--220:DMA_LOAD], 14=[n4--220:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 39
Initial best latency: 39
52 out of 53 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 5 milliseconds

Print BULB tree: 
l_bound: 39, u_bound: 39; investigated partial schedule: {}; 
└── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--220:DMA_LOAD], 1=[n4--220:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 39 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 28 times
Best latency found: 39
Initial best latency: 39
52 out of 53 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 66 milliseconds

Print BULB tree: 
l_bound: 39, u_bound: 39; investigated partial schedule: {}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [16:17]; investigated partial schedule: {16=[n4--220:DMA_LOAD], 17=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [12:13]; investigated partial schedule: {12=[n4--220:DMA_LOAD], 13=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [26:27]; investigated partial schedule: {26=[n4--220:DMA_LOAD], 27=[n4--220:DMA_LOAD]}; 
├── l_bound: 40, u_bound: 40; investigated n4--220:DMA_LOAD in [29:30]; investigated partial schedule: {29=[n4--220:DMA_LOAD], 30=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [19:20]; investigated partial schedule: {19=[n4--220:DMA_LOAD], 20=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [11:12]; investigated partial schedule: {11=[n4--220:DMA_LOAD], 12=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n4--220:DMA_LOAD], 6=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [24:25]; investigated partial schedule: {24=[n4--220:DMA_LOAD], 25=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [18:19]; investigated partial schedule: {18=[n4--220:DMA_LOAD], 19=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [14:15]; investigated partial schedule: {14=[n4--220:DMA_LOAD], 15=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n4--220:DMA_LOAD], 2=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n4--220:DMA_LOAD], 4=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [9:10]; investigated partial schedule: {9=[n4--220:DMA_LOAD], 10=[n4--220:DMA_LOAD]}; 
├── l_bound: 43, u_bound: 43; investigated n4--220:DMA_LOAD in [32:33]; investigated partial schedule: {32=[n4--220:DMA_LOAD], 33=[n4--220:DMA_LOAD]}; 
├── l_bound: 41, u_bound: 41; investigated n4--220:DMA_LOAD in [30:31]; investigated partial schedule: {30=[n4--220:DMA_LOAD], 31=[n4--220:DMA_LOAD]}; 
├── l_bound: 45, u_bound: 45; investigated n4--220:DMA_LOAD in [34:35]; investigated partial schedule: {34=[n4--220:DMA_LOAD], 35=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [17:18]; investigated partial schedule: {17=[n4--220:DMA_LOAD], 18=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [13:14]; investigated partial schedule: {13=[n4--220:DMA_LOAD], 14=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [15:16]; investigated partial schedule: {15=[n4--220:DMA_LOAD], 16=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [23:24]; investigated partial schedule: {23=[n4--220:DMA_LOAD], 24=[n4--220:DMA_LOAD]}; 
├── l_bound: 47, u_bound: 47; investigated n4--220:DMA_LOAD in [36:37]; investigated partial schedule: {36=[n4--220:DMA_LOAD], 37=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [20:21]; investigated partial schedule: {20=[n4--220:DMA_LOAD], 21=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [25:26]; investigated partial schedule: {25=[n4--220:DMA_LOAD], 26=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 40; investigated n4--220:DMA_LOAD in [28:29]; investigated partial schedule: {28=[n4--220:DMA_LOAD], 29=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--220:DMA_LOAD], 1=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [10:11]; investigated partial schedule: {10=[n4--220:DMA_LOAD], 11=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [27:28]; investigated partial schedule: {27=[n4--220:DMA_LOAD], 28=[n4--220:DMA_LOAD]}; 
├── l_bound: 46, u_bound: 47; investigated n4--220:DMA_LOAD in [35:36]; investigated partial schedule: {35=[n4--220:DMA_LOAD], 36=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [22:23]; investigated partial schedule: {22=[n4--220:DMA_LOAD], 23=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n4--220:DMA_LOAD], 3=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [8:9]; investigated partial schedule: {8=[n4--220:DMA_LOAD], 9=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n4--220:DMA_LOAD], 5=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [7:8]; investigated partial schedule: {7=[n4--220:DMA_LOAD], 8=[n4--220:DMA_LOAD]}; 
├── l_bound: 48, u_bound: 48; investigated n4--220:DMA_LOAD in [37:38]; investigated partial schedule: {37=[n4--220:DMA_LOAD], 38=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n4--220:DMA_LOAD], 7=[n4--220:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [21:22]; investigated partial schedule: {21=[n4--220:DMA_LOAD], 22=[n4--220:DMA_LOAD]}; 
├── l_bound: 44, u_bound: 45; investigated n4--220:DMA_LOAD in [33:34]; investigated partial schedule: {33=[n4--220:DMA_LOAD], 34=[n4--220:DMA_LOAD]}; 
└── l_bound: 42, u_bound: 42; investigated n4--220:DMA_LOAD in [31:32]; investigated partial schedule: {31=[n4--220:DMA_LOAD], 32=[n4--220:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 39
Initial best latency: 39
52 out of 53 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 5 milliseconds

Print BULB tree: 
l_bound: 39, u_bound: 39; investigated partial schedule: {}; 
└── l_bound: 39, u_bound: 39; investigated n4--220:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--220:DMA_LOAD], 1=[n4--220:DMA_LOAD]}; 

