{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668712207030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668712207034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 14:10:06 2022 " "Processing started: Thu Nov 17 14:10:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668712207034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712207034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Embedded_memory -c Embedded_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Embedded_memory -c Embedded_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712207034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668712208076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668712208076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_inst_ver2-rtl " "Found design unit 1: nios_system_inst_ver2-rtl" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214575 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2 " "Found entity 1: nios_system_inst_ver2" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_inst_3/synthesis/submodules/altera_reset_controller.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_inst_3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_irq_mapper " "Found entity 1: nios_system_inst_ver2_irq_mapper" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_irq_mapper.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0 " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214671 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_rsp_mux" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_rsp_demux" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_demux.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_cmd_mux" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_cmd_demux" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_demux.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_ver2_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_inst_ver2_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668712214738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_ver2_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_inst_ver2_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668712214740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214742 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_ver2_mm_interconnect_0_router_005 " "Found entity 2: nios_system_inst_ver2_mm_interconnect_0_router_005" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_ver2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_inst_ver2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668712214750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_ver2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_inst_ver2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668712214750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214754 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_ver2_mm_interconnect_0_router_002 " "Found entity 2: nios_system_inst_ver2_mm_interconnect_0_router_002" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_ver2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_inst_ver2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668712214764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_ver2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_inst_ver2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668712214764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214767 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_ver2_mm_interconnect_0_router_001 " "Found entity 2: nios_system_inst_ver2_mm_interconnect_0_router_001" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_ver2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_inst_ver2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668712214777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_ver2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_inst_ver2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668712214777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_inst_ver2_mm_interconnect_0_router_default_decode" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214780 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_ver2_mm_interconnect_0_router " "Found entity 2: nios_system_inst_ver2_mm_interconnect_0_router" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_inst_3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_sysid_qsys_0 " "Found entity 1: nios_system_inst_ver2_sysid_qsys_0" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_sysid_qsys_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_pushbuttons " "Found entity 1: nios_system_inst_ver2_pushbuttons" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_pushbuttons.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_onchip_memory2_0 " "Found entity 1: nios_system_inst_ver2_onchip_memory2_0" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_nios2_gen2_0 " "Found entity 1: nios_system_inst_ver2_nios2_gen2_0" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_inst_ver2_nios2_gen2_0_cpu " "Found entity 21: nios_system_inst_ver2_nios2_gen2_0_cpu" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712214989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712214989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712215005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_leds " "Found entity 1: nios_system_inst_ver2_leds" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_leds.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712215016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_ver2_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_inst_ver2_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215037 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_ver2_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_inst_ver2_jtag_uart_0_scfifo_w" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215037 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_inst_ver2_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_inst_ver2_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215037 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_inst_ver2_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_inst_ver2_jtag_uart_0_scfifo_r" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215037 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_inst_ver2_jtag_uart_0 " "Found entity 5: nios_system_inst_ver2_jtag_uart_0" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712215037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst_3/synthesis/submodules/embedded_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_inst_3/synthesis/submodules/embedded_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr_be-rtl " "Found design unit 1: raminfr_be-rtl" {  } { { "nios_system_inst_3/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/Embedded_memory.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215048 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr_be " "Found entity 1: raminfr_be" {  } { { "nios_system_inst_3/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/Embedded_memory.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712215048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet_561_git/de1_soc_lab7/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet_561_git/de1_soc_lab7/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "../src/top.vhd" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/src/top.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215060 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.vhd" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/src/top.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712215060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668712215156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2 nios_system_inst_ver2:top_inst " "Elaborating entity \"nios_system_inst_ver2\" for hierarchy \"nios_system_inst_ver2:top_inst\"" {  } { { "../src/top.vhd" "top_inst" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/src/top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712215227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr_be nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0 " "Elaborating entity \"raminfr_be\" for hierarchy \"nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "inferred_ram_be_0" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712215315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_jtag_uart_0 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_inst_ver2_jtag_uart_0\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "jtag_uart_0" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712215429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_jtag_uart_0_scfifo_w nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_inst_ver2_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "the_nios_system_inst_ver2_jtag_uart_0_scfifo_w" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712215526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "wfifo" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712215818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712215894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712215894 ""}  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668712215894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712215989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712215989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712215994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712216151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712216151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712216157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712216290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712216290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712216299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712216493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712216493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712216503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712216679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712216679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712216689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712216857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712216857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_w:the_nios_system_inst_ver2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712216865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_jtag_uart_0_scfifo_r nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_r:the_nios_system_inst_ver2_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_inst_ver2_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|nios_system_inst_ver2_jtag_uart_0_scfifo_r:the_nios_system_inst_ver2_jtag_uart_0_scfifo_r\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "the_nios_system_inst_ver2_jtag_uart_0_scfifo_r" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712217024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712217401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712217481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712217482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712217482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712217482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712217482 ""}  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668712217482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712217635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_inst_ver2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712217838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_leds nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_leds:leds " "Elaborating entity \"nios_system_inst_ver2_leds\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_leds:leds\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "leds" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712217971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "nios2_gen2_0" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712218064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0.v" "cpu" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712218137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench:the_nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench:the_nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_test_bench" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712218272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712218399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712218590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712218666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712218666 ""}  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668712218666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712218762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712218762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712218767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b_module nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b_module:nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "nios_system_inst_ver2_nios2_gen2_0_cpu_register_bank_b" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712218902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712219366 ""}  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668712219366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_break" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_td_mode nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712219977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci_im" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712220921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712220922 ""}  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668712220922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712221029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712221029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_inst_ver2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_tck" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712221659 ""}  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668712221659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221670 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci:the_nios_system_inst_ver2_nios2_gen2_0_cpu_nios2_oci\|nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_inst_ver2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_onchip_memory2_0 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_inst_ver2_onchip_memory2_0\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "onchip_memory2_0" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712221950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" "the_altsyncram" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712222120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712222197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_inst_ver2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_inst_ver2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712222197 ""}  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668712222197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8qo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8qo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8qo1 " "Found entity 1: altsyncram_8qo1" {  } { { "db/altsyncram_8qo1.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/altsyncram_8qo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712222316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712222316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8qo1 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8qo1:auto_generated " "Elaborating entity \"altsyncram_8qo1\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8qo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712222322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_pushbuttons nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_pushbuttons:pushbuttons " "Elaborating entity \"nios_system_inst_ver2_pushbuttons\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_pushbuttons:pushbuttons\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "pushbuttons" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712222775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_sysid_qsys_0 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_system_inst_ver2_sysid_qsys_0\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "sysid_qsys_0" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712222854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "mm_interconnect_0" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712222935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "inferred_ram_be_0_avalon_slave_0_translator" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "leds_s1_translator" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712223981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_router nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_router\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router:router\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "router" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_router_default_decode nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router:router\|nios_system_inst_ver2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router:router\|nios_system_inst_ver2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" "the_default_decode" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_router_001 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_router_001\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "router_001" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_router_001_default_decode nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_001:router_001\|nios_system_inst_ver2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_001:router_001\|nios_system_inst_ver2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_router_002 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_router_002\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "router_002" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_router_002_default_decode nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_002:router_002\|nios_system_inst_ver2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_002:router_002\|nios_system_inst_ver2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_router_005 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_router_005\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "router_005" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712224957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_router_005_default_decode nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_005:router_005\|nios_system_inst_ver2_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_router_005:router_005\|nios_system_inst_ver2_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_cmd_demux nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "cmd_demux" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "cmd_demux_001" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_cmd_mux nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "cmd_mux" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "cmd_mux_003" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_rsp_demux nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "rsp_demux" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_rsp_mux nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "rsp_mux" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712225985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "rsp_mux_001" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" "avalon_st_adapter" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0.v" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_mm_interconnect_0:mm_interconnect_0\|nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst_ver2_irq_mapper nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_inst_ver2_irq_mapper\" for hierarchy \"nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_irq_mapper:irq_mapper\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "irq_mapper" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_inst_ver2:top_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_inst_ver2:top_inst\|altera_reset_controller:rst_controller\"" {  } { { "nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" "rst_controller" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/nios_system_inst_ver2.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_inst_ver2:top_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_inst_ver2:top_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system_inst_3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_inst_ver2:top_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_inst_ver2:top_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system_inst_3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/nios_system_inst_3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712226711 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668712228486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.17.14:10:31 Progress: Loading sld6eda8955/alt_sld_fab_wrapper_hw.tcl " "2022.11.17.14:10:31 Progress: Loading sld6eda8955/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712231249 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712232544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712232724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712233482 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712233564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712233657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712233764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712233775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712233804 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668712234550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6eda8955/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6eda8955/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6eda8955/alt_sld_fab.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/ip/sld6eda8955/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712234809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712234809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712234895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712234895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712234936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712234936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712235008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712235008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712235089 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712235089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712235089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/ip/sld6eda8955/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712235159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712235159 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|RAM0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|RAM0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|RAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|RAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|RAM2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|RAM2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|RAM3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|RAM3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668712238684 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668712238684 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668712238684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|altsyncram:RAM0_rtl_0 " "Elaborated megafunction instantiation \"nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|altsyncram:RAM0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712238834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|altsyncram:RAM0_rtl_0 " "Instantiated megafunction \"nios_system_inst_ver2:top_inst\|raminfr_be:inferred_ram_be_0\|altsyncram:RAM0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668712238834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668712238834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gna1 " "Found entity 1: altsyncram_gna1" {  } { { "db/altsyncram_gna1.tdf" "" { Text "S:/CPET_561_GIT/De1_Soc_Lab7/hw/db/altsyncram_gna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668712238962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712238962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668712239738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712240534 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668712241312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712241572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/CPET_561_GIT/De1_Soc_Lab7/hw/output_files/Embedded_memory.map.smsg " "Generated suppressed messages file S:/CPET_561_GIT/De1_Soc_Lab7/hw/output_files/Embedded_memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712242503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668712245344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668712245344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1753 " "Implemented 1753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668712246121 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668712246121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1561 " "Implemented 1561 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668712246121 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668712246121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668712246121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668712246518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 14:10:46 2022 " "Processing ended: Thu Nov 17 14:10:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668712246518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668712246518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668712246518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668712246518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668712251158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668712251159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 14:10:50 2022 " "Processing started: Thu Nov 17 14:10:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668712251159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668712251159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Embedded_memory -c Embedded_memory " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Embedded_memory -c Embedded_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668712251159 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668712251350 ""}
{ "Info" "0" "" "Project  = Embedded_memory" {  } {  } 0 0 "Project  = Embedded_memory" 0 0 "Fitter" 0 0 1668712251350 ""}
{ "Info" "0" "" "Revision = Embedded_memory" {  } {  } 0 0 "Revision = Embedded_memory" 0 0 "Fitter" 0 0 1668712251350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668712251769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668712251771 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Embedded_memory 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Embedded_memory\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668712251837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668712251872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668712251872 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668712252222 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668712252668 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1668712252712 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1668712260266 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1046 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1046 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1668712260337 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1668712260337 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668712260337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668712260351 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668712260353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668712260357 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668712260362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668712260362 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668712260364 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668712261089 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1668712261089 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_inst_3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system_inst_3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668712261106 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668712261127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668712261141 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1668712261141 "|top|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668712261161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668712261161 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1668712261164 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1668712261164 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1668712261164 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1668712261164 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1668712261164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668712261229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Block RAM " "Packed 40 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1668712261232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668712261232 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1668712261320 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1668712261320 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668712261347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668712264803 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1668712265108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668712280776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668712295978 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668712297903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668712297903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668712298970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "S:/CPET_561_GIT/De1_Soc_Lab7/hw/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668712302036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668712302036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668712305722 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668712305722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668712305724 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668712308115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668712308152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668712308592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668712308595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668712309017 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668712312328 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1668712312544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/CPET_561_GIT/De1_Soc_Lab7/hw/output_files/Embedded_memory.fit.smsg " "Generated suppressed messages file S:/CPET_561_GIT/De1_Soc_Lab7/hw/output_files/Embedded_memory.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668712312750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 252 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7351 " "Peak virtual memory: 7351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668712315390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 14:11:55 2022 " "Processing ended: Thu Nov 17 14:11:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668712315390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668712315390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:39 " "Total CPU time (on all processors): 00:04:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668712315390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668712315390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668712317818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668712317819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 14:11:57 2022 " "Processing started: Thu Nov 17 14:11:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668712317819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668712317819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Embedded_memory -c Embedded_memory " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Embedded_memory -c Embedded_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668712317819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668712318788 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668712323635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668712325321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 14:12:05 2022 " "Processing ended: Thu Nov 17 14:12:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668712325321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668712325321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668712325321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668712325321 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668712326115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668712326655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668712326658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 14:12:06 2022 " "Processing started: Thu Nov 17 14:12:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668712326658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668712326658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Embedded_memory -c Embedded_memory " "Command: quartus_sta Embedded_memory -c Embedded_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668712326658 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668712326777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668712328024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668712328024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712328057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712328057 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668712328720 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1668712328720 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_inst_3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system_inst_3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668712328736 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_system_inst_3/synthesis/submodules/nios_system_inst_ver2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668712328779 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668712328825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1668712328825 "|top|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668712328835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668712328909 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668712328913 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668712329053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.483 " "Worst-case setup slack is 12.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.483               0.000 altera_reserved_tck  " "   12.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712329153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 altera_reserved_tck  " "    0.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712329186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.164 " "Worst-case recovery slack is 15.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.164               0.000 altera_reserved_tck  " "   15.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712329211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.922 " "Worst-case removal slack is 0.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 altera_reserved_tck  " "    0.922               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712329250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.779 " "Worst-case minimum pulse width slack is 15.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.779               0.000 altera_reserved_tck  " "   15.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712329278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712329278 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.236 ns " "Worst Case Available Settling Time: 62.236 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712329290 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668712329290 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668712329321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668712329347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668712330378 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668712330583 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1668712330583 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668712330659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.536 " "Worst-case setup slack is 12.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.536               0.000 altera_reserved_tck  " "   12.536               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712330721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 altera_reserved_tck  " "    0.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712330765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.231 " "Worst-case recovery slack is 15.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.231               0.000 altera_reserved_tck  " "   15.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712330794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.881 " "Worst-case removal slack is 0.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 altera_reserved_tck  " "    0.881               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712330818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.790 " "Worst-case minimum pulse width slack is 15.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.790               0.000 altera_reserved_tck  " "   15.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712330859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712330859 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.266 ns " "Worst Case Available Settling Time: 62.266 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712330872 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668712330872 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668712330898 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668712331106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668712332003 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668712332217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1668712332217 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668712332292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.226 " "Worst-case setup slack is 14.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.226               0.000 altera_reserved_tck  " "   14.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 altera_reserved_tck  " "    0.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.033 " "Worst-case recovery slack is 16.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.033               0.000 altera_reserved_tck  " "   16.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.477 " "Worst-case removal slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 altera_reserved_tck  " "    0.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.770 " "Worst-case minimum pulse width slack is 15.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.770               0.000 altera_reserved_tck  " "   15.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332431 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.669 ns " "Worst Case Available Settling Time: 63.669 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712332443 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668712332443 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668712332484 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register nios_system_inst_ver2:top_inst\|nios_system_inst_ver2_nios2_gen2_0:nios2_gen2_0\|nios_system_inst_ver2_nios2_gen2_0_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668712332792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1668712332792 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668712332866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.528 " "Worst-case setup slack is 14.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.528               0.000 altera_reserved_tck  " "   14.528               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 altera_reserved_tck  " "    0.005               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.119 " "Worst-case recovery slack is 16.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.119               0.000 altera_reserved_tck  " "   16.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 altera_reserved_tck  " "    0.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712332999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712332999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.787 " "Worst-case minimum pulse width slack is 15.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712333034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712333034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.787               0.000 altera_reserved_tck  " "   15.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668712333034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668712333034 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.870 ns " "Worst Case Available Settling Time: 63.870 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668712333047 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668712333047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668712334558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668712334559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5285 " "Peak virtual memory: 5285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668712334909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 14:12:14 2022 " "Processing ended: Thu Nov 17 14:12:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668712334909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668712334909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668712334909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668712334909 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 260 s " "Quartus Prime Full Compilation was successful. 0 errors, 260 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668712336176 ""}
