/**
 *	Rust on STM32 Project by Rouilles en GeraniumTM
 *	Copyright (C) 2024 Université de Toulouse :
 *   - Oussama Felfel - oussama.felfel@univ-tlse3.fr
 *   - François Foltete - francois.foltete@univ-tlse3.fr
 *   - Elana Courtines - elana.courtines@univ-tlse3.fr
 *   - Teo Tinarrage - teo.tinarrage@univ-tlse3.fr
 *   - Zineb Moubarik - zineb.moubarik@univ-tlse3.fr
 *
 *  This library aims to provide the following :
 *   - a rust library generation tool to safely access memory ;
 *   - a support to flash STM32 boards ;
 *   - a task scheduling tool that generates the associated rust code.
 *
 *  The development of this library has done as a Proof of Concept and
 *  is currently only tested for STM32F407-G DISC1 Boards.
 *
 *  It is our hope that using this library to enable development on
 *  other boards will be facilitated.
 *
 *
 *	This program is free software: you can redistribute it and/or modify
 *	it under the terms of the GNU General Public License as published by
 *	the Free Software Foundation, either version 3 of the License, or
 *	(at your option) any later version.
 *
 *	This program is distributed in the hope that it will be useful,
 *	but WITHOUT ANY WARRANTY; without even the implied warranty of
 *	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *	GNU General Public License for more details.
**/

use crate::stm32rustlib::rcc::*;
use crate::stm32rustlib::tim::*;
use crate::stm32rustlib::system::*;


const PSC_MS: u32 = APB1_CLK / 1_000;
const PSC_US: u32 = APB1_CLK / 1_000_000;


/**
 * This function must be called once before using any of the seq functions.
 */
#[inline(always)]
pub fn seq_delay_init_timers(){
    rcc_apb1enr_seti(RCC_APB1ENR_TIM5EN);
}

#[inline(always)]
pub fn seq_delay_ms(ms: u32) {
    // ST Ref. Man. RM0090 section 18.4.12 :
    // "The CNT is blocked while ARR is null"
    if ms == 0 { return ; }
    tim5_cr1_seti(!TIM_CEN);
    tim5_psc_write(PSC_MS - 1);
    tim5_arr_write(ms);
    tim5_egr_write(TIM_UG);
    tim5_sr_write(0);
    tim5_cr1_seti(TIM_CEN);

    while (tim5_sr_read() & TIM_UIF) == 0 {};

    tim5_sr_write(0);
    tim5_cr1_seti(!TIM_CEN);
}

#[inline(always)]
pub fn seq_delay_us(us: u32) {
    // ST Ref. Man. RM0090 section 18.4.12 :
    // "The CNT is blocked while ARR is null"
    if us == 0 { return ; }
    tim5_cr1_seti(!TIM_CEN);
    tim5_psc_write(PSC_US - 1);
    tim5_arr_write(us);
    tim5_egr_write(TIM_UG);
    tim5_sr_write(0);
    tim5_cr1_seti(TIM_CEN);

    while (tim5_sr_read() & TIM_UIF) == 0 {};

    tim5_sr_write(0);
    tim5_cr1_seti(!TIM_CEN);
}

#[inline(always)]
pub fn seq_timer_arm_ms(ms: u32) {
    tim5_cr1_seti(!TIM_CEN);
    tim5_psc_write(PSC_MS - 1);
    tim5_arr_write(ms);
    tim5_egr_write(TIM_UG);
    tim5_sr_write(0);
    tim5_cr1_seti(TIM_CEN);
}

#[inline(always)]
pub fn seq_timer_arm_us(us: u32) {
    tim5_cr1_seti(!TIM_CEN);
    tim5_psc_write(PSC_US - 1);
    tim5_arr_write(us);
    tim5_egr_write(TIM_UG);
    tim5_sr_write(0);
    tim5_cr1_seti(TIM_CEN);
}

#[inline(always)]
pub fn seq_timer_timeout() {
    // ST Ref. Man. RM0090 section 18.4.12 :
    // "The CNT is blocked while ARR is null"
    if tim5_arr_read() == 0 { return; }

    while (tim5_sr_read() & TIM_UIF) == 0 {};

    tim5_sr_write(0);
    tim5_cr1_seti(!TIM_CEN);
}

#[inline(always)]
pub fn seq_timer_is_timeout() -> bool {
    // ST Ref. Man. RM0090 section 18.4.12 :
    // "The CNT is blocked while ARR is null"
    if tim5_arr_read() == 0 { return true; }

    if (tim5_sr_read() & TIM_UIF) == 0 {
        false
    } else {
        true
    }
}
