
JSSMiIP_Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074b0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004f4e0  08007680  08007680  00017680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08056b60  08056b60  000700b0  2**0
                  CONTENTS
  4 .ARM          00000008  08056b60  08056b60  00066b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08056b68  08056b68  000700b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08056b68  08056b68  00066b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08056b6c  08056b6c  00066b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08056b70  00070000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  200000b0  08056c20  000700b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  08056c20  000703c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000700b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001af1b  00000000  00000000  000700e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003acd  00000000  00000000  0008affb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  0008eac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001268  00000000  00000000  0008ff58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005fb4  00000000  00000000  000911c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a7f0  00000000  00000000  00097174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f67fc  00000000  00000000  000b1964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a8160  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005718  00000000  00000000  001a81b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b0 	.word	0x200000b0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007668 	.word	0x08007668

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b4 	.word	0x200000b4
 800020c:	08007668 	.word	0x08007668

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <lps25h_write_reg>:
  * @param  reg: register addres
  * @param	value: to be written to the registry
  * @retval None
  */
void lps25h_write_reg(uint8_t reg, uint8_t value)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af04      	add	r7, sp, #16
 80005be:	4603      	mov	r3, r0
 80005c0:	460a      	mov	r2, r1
 80005c2:	71fb      	strb	r3, [r7, #7]
 80005c4:	4613      	mov	r3, r2
 80005c6:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, LPS25H_H_ADDR, reg, 1, &value, sizeof(value), HAL_MAX_DELAY);
 80005c8:	79fb      	ldrb	r3, [r7, #7]
 80005ca:	b29a      	uxth	r2, r3
 80005cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005d0:	9302      	str	r3, [sp, #8]
 80005d2:	2301      	movs	r3, #1
 80005d4:	9301      	str	r3, [sp, #4]
 80005d6:	1dbb      	adds	r3, r7, #6
 80005d8:	9300      	str	r3, [sp, #0]
 80005da:	2301      	movs	r3, #1
 80005dc:	21ba      	movs	r1, #186	; 0xba
 80005de:	4803      	ldr	r0, [pc, #12]	; (80005ec <lps25h_write_reg+0x34>)
 80005e0:	f003 f8d0 	bl	8003784 <HAL_I2C_Mem_Write>

}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200001ec 	.word	0x200001ec

080005f0 <lps25h_Init>:
/**
  * @brief  Initialization for the lps25h sensor
  * @retval None
  */
void lps25h_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	//PD = 1 (active mode);  ODR = 011 (12.5 Hz pressure & temperature output data rate)
	lps25h_write_reg(LPS25H_CTRL_REG1, 0xB0);
 80005f4:	21b0      	movs	r1, #176	; 0xb0
 80005f6:	2020      	movs	r0, #32
 80005f8:	f7ff ffde 	bl	80005b8 <lps25h_write_reg>
}
 80005fc:	bf00      	nop
 80005fe:	bd80      	pop	{r7, pc}

08000600 <lps25h_readTemperature>:
/**
  * @brief  Reads temperature and returns raw 16-bit sensor output
  * @retval None
  */
void lps25h_readTemperature(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, LPS25H_H_ADDR, LPS25H_TEMP_OUT_L | 0x80, 1, (uint8_t*)&alititude.temperature, sizeof(alititude.Buf_t), HAL_MAX_DELAY);
 8000606:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800060a:	9302      	str	r3, [sp, #8]
 800060c:	2302      	movs	r3, #2
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	4b05      	ldr	r3, [pc, #20]	; (8000628 <lps25h_readTemperature+0x28>)
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	2301      	movs	r3, #1
 8000616:	22ab      	movs	r2, #171	; 0xab
 8000618:	21ba      	movs	r1, #186	; 0xba
 800061a:	4804      	ldr	r0, [pc, #16]	; (800062c <lps25h_readTemperature+0x2c>)
 800061c:	f003 f9c6 	bl	80039ac <HAL_I2C_Mem_Read>
	//HAL_I2C_Mem_Read(&hi2c1, LPS25H_H_ADDR, LPS25H_TEMP_OUT_L, 1, alititude.Buf_t, sizeof(alititude.Buf_t), HAL_MAX_DELAY);
	//alititude.temperature = (alititude.Buf_t[1]<<8) | alititude.Buf_t[0];
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	200001ac 	.word	0x200001ac
 800062c:	200001ec 	.word	0x200001ec

08000630 <lps25h_readTemperatureC>:
/**
  * @brief  Reads temperature in degrees C
  * @retval None
  */
void lps25h_readTemperatureC(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	lps25h_readTemperature();
 8000634:	f7ff ffe4 	bl	8000600 <lps25h_readTemperature>
	alititude.temperature_C = 42.5f + alititude.temperature / 480.0f;
 8000638:	4b09      	ldr	r3, [pc, #36]	; (8000660 <lps25h_readTemperatureC+0x30>)
 800063a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800063e:	ee07 3a90 	vmov	s15, r3
 8000642:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000646:	eddf 6a07 	vldr	s13, [pc, #28]	; 8000664 <lps25h_readTemperatureC+0x34>
 800064a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800064e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000668 <lps25h_readTemperatureC+0x38>
 8000652:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000656:	4b02      	ldr	r3, [pc, #8]	; (8000660 <lps25h_readTemperatureC+0x30>)
 8000658:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	2000019c 	.word	0x2000019c
 8000664:	43f00000 	.word	0x43f00000
 8000668:	422a0000 	.word	0x422a0000

0800066c <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000676:	20c8      	movs	r0, #200	; 0xc8
 8000678:	f001 f9c0 	bl	80019fc <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 800067c:	f000 fa7a 	bl	8000b74 <ft5336_I2C_InitializeIfRequired>
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000692:	bf00      	nop
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	b084      	sub	sp, #16
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	4603      	mov	r3, r0
 80006a6:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 80006b0:	2300      	movs	r3, #0
 80006b2:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80006b4:	f000 fa5e 	bl	8000b74 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80006b8:	2300      	movs	r3, #0
 80006ba:	73fb      	strb	r3, [r7, #15]
 80006bc:	e010      	b.n	80006e0 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 80006be:	88fb      	ldrh	r3, [r7, #6]
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	21a8      	movs	r1, #168	; 0xa8
 80006c4:	4618      	mov	r0, r3
 80006c6:	f001 f97b 	bl	80019c0 <TS_IO_Read>
 80006ca:	4603      	mov	r3, r0
 80006cc:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 80006ce:	7b7b      	ldrb	r3, [r7, #13]
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	2b51      	cmp	r3, #81	; 0x51
 80006d4:	d101      	bne.n	80006da <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80006d6:	2301      	movs	r3, #1
 80006d8:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80006da:	7bfb      	ldrb	r3, [r7, #15]
 80006dc:	3301      	adds	r3, #1
 80006de:	73fb      	strb	r3, [r7, #15]
 80006e0:	7bfb      	ldrb	r3, [r7, #15]
 80006e2:	2b02      	cmp	r3, #2
 80006e4:	d802      	bhi.n	80006ec <ft5336_ReadID+0x4e>
 80006e6:	7bbb      	ldrb	r3, [r7, #14]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d0e8      	beq.n	80006be <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80006ec:	7b7b      	ldrb	r3, [r7, #13]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	b29b      	uxth	r3, r3
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3710      	adds	r7, #16
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b082      	sub	sp, #8
 80006fe:	af00      	add	r7, sp, #0
 8000700:	4603      	mov	r3, r0
 8000702:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8000704:	88fb      	ldrh	r3, [r7, #6]
 8000706:	4618      	mov	r0, r3
 8000708:	f000 fa44 	bl	8000b94 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 800070c:	88fb      	ldrh	r3, [r7, #6]
 800070e:	4618      	mov	r0, r3
 8000710:	f000 f932 	bl	8000978 <ft5336_TS_DisableIT>
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 800072a:	88fb      	ldrh	r3, [r7, #6]
 800072c:	b2db      	uxtb	r3, r3
 800072e:	2102      	movs	r1, #2
 8000730:	4618      	mov	r0, r3
 8000732:	f001 f945 	bl	80019c0 <TS_IO_Read>
 8000736:	4603      	mov	r3, r0
 8000738:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	b2db      	uxtb	r3, r3
 800073e:	f003 030f 	and.w	r3, r3, #15
 8000742:	b2db      	uxtb	r3, r3
 8000744:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000746:	7bfb      	ldrb	r3, [r7, #15]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2b05      	cmp	r3, #5
 800074c:	d901      	bls.n	8000752 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000752:	7bfb      	ldrb	r3, [r7, #15]
 8000754:	b2da      	uxtb	r2, r3
 8000756:	4b05      	ldr	r3, [pc, #20]	; (800076c <ft5336_TS_DetectTouch+0x50>)
 8000758:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800075a:	4b04      	ldr	r3, [pc, #16]	; (800076c <ft5336_TS_DetectTouch+0x50>)
 800075c:	2200      	movs	r2, #0
 800075e:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000760:	7bfb      	ldrb	r3, [r7, #15]
 8000762:	b2db      	uxtb	r3, r3
}
 8000764:	4618      	mov	r0, r3
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	200000cc 	.word	0x200000cc

08000770 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
 800077c:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000782:	2300      	movs	r3, #0
 8000784:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000792:	4b6d      	ldr	r3, [pc, #436]	; (8000948 <ft5336_TS_GetXY+0x1d8>)
 8000794:	789a      	ldrb	r2, [r3, #2]
 8000796:	4b6c      	ldr	r3, [pc, #432]	; (8000948 <ft5336_TS_GetXY+0x1d8>)
 8000798:	785b      	ldrb	r3, [r3, #1]
 800079a:	429a      	cmp	r2, r3
 800079c:	f080 80cf 	bcs.w	800093e <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 80007a0:	4b69      	ldr	r3, [pc, #420]	; (8000948 <ft5336_TS_GetXY+0x1d8>)
 80007a2:	789b      	ldrb	r3, [r3, #2]
 80007a4:	2b09      	cmp	r3, #9
 80007a6:	d871      	bhi.n	800088c <ft5336_TS_GetXY+0x11c>
 80007a8:	a201      	add	r2, pc, #4	; (adr r2, 80007b0 <ft5336_TS_GetXY+0x40>)
 80007aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ae:	bf00      	nop
 80007b0:	080007d9 	.word	0x080007d9
 80007b4:	080007eb 	.word	0x080007eb
 80007b8:	080007fd 	.word	0x080007fd
 80007bc:	0800080f 	.word	0x0800080f
 80007c0:	08000821 	.word	0x08000821
 80007c4:	08000833 	.word	0x08000833
 80007c8:	08000845 	.word	0x08000845
 80007cc:	08000857 	.word	0x08000857
 80007d0:	08000869 	.word	0x08000869
 80007d4:	0800087b 	.word	0x0800087b
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80007d8:	2304      	movs	r3, #4
 80007da:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80007dc:	2303      	movs	r3, #3
 80007de:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80007e0:	2306      	movs	r3, #6
 80007e2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80007e4:	2305      	movs	r3, #5
 80007e6:	753b      	strb	r3, [r7, #20]
      break;
 80007e8:	e051      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80007ea:	230a      	movs	r3, #10
 80007ec:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80007ee:	2309      	movs	r3, #9
 80007f0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80007f2:	230c      	movs	r3, #12
 80007f4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80007f6:	230b      	movs	r3, #11
 80007f8:	753b      	strb	r3, [r7, #20]
      break;
 80007fa:	e048      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80007fc:	2310      	movs	r3, #16
 80007fe:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8000800:	230f      	movs	r3, #15
 8000802:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8000804:	2312      	movs	r3, #18
 8000806:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8000808:	2311      	movs	r3, #17
 800080a:	753b      	strb	r3, [r7, #20]
      break;
 800080c:	e03f      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 800080e:	2316      	movs	r3, #22
 8000810:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8000812:	2315      	movs	r3, #21
 8000814:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8000816:	2318      	movs	r3, #24
 8000818:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 800081a:	2317      	movs	r3, #23
 800081c:	753b      	strb	r3, [r7, #20]
      break;
 800081e:	e036      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8000820:	231c      	movs	r3, #28
 8000822:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8000824:	231b      	movs	r3, #27
 8000826:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8000828:	231e      	movs	r3, #30
 800082a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 800082c:	231d      	movs	r3, #29
 800082e:	753b      	strb	r3, [r7, #20]
      break;
 8000830:	e02d      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000832:	2322      	movs	r3, #34	; 0x22
 8000834:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000836:	2321      	movs	r3, #33	; 0x21
 8000838:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 800083a:	2324      	movs	r3, #36	; 0x24
 800083c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800083e:	2323      	movs	r3, #35	; 0x23
 8000840:	753b      	strb	r3, [r7, #20]
      break;
 8000842:	e024      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000844:	2328      	movs	r3, #40	; 0x28
 8000846:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000848:	2327      	movs	r3, #39	; 0x27
 800084a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 800084c:	232a      	movs	r3, #42	; 0x2a
 800084e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000850:	2329      	movs	r3, #41	; 0x29
 8000852:	753b      	strb	r3, [r7, #20]
      break;
 8000854:	e01b      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000856:	232e      	movs	r3, #46	; 0x2e
 8000858:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800085a:	232d      	movs	r3, #45	; 0x2d
 800085c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800085e:	2330      	movs	r3, #48	; 0x30
 8000860:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000862:	232f      	movs	r3, #47	; 0x2f
 8000864:	753b      	strb	r3, [r7, #20]
      break;
 8000866:	e012      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000868:	2334      	movs	r3, #52	; 0x34
 800086a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 800086c:	2333      	movs	r3, #51	; 0x33
 800086e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000870:	2336      	movs	r3, #54	; 0x36
 8000872:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000874:	2335      	movs	r3, #53	; 0x35
 8000876:	753b      	strb	r3, [r7, #20]
      break;
 8000878:	e009      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800087a:	233a      	movs	r3, #58	; 0x3a
 800087c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800087e:	2339      	movs	r3, #57	; 0x39
 8000880:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000882:	233c      	movs	r3, #60	; 0x3c
 8000884:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000886:	233b      	movs	r3, #59	; 0x3b
 8000888:	753b      	strb	r3, [r7, #20]
      break;
 800088a:	e000      	b.n	800088e <ft5336_TS_GetXY+0x11e>

    default :
      break;
 800088c:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800088e:	89fb      	ldrh	r3, [r7, #14]
 8000890:	b2db      	uxtb	r3, r3
 8000892:	7dfa      	ldrb	r2, [r7, #23]
 8000894:	4611      	mov	r1, r2
 8000896:	4618      	mov	r0, r3
 8000898:	f001 f892 	bl	80019c0 <TS_IO_Read>
 800089c:	4603      	mov	r3, r0
 800089e:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80008a0:	7cfb      	ldrb	r3, [r7, #19]
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	b29a      	uxth	r2, r3
 80008a6:	4b29      	ldr	r3, [pc, #164]	; (800094c <ft5336_TS_GetXY+0x1dc>)
 80008a8:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80008aa:	89fb      	ldrh	r3, [r7, #14]
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	7dba      	ldrb	r2, [r7, #22]
 80008b0:	4611      	mov	r1, r2
 80008b2:	4618      	mov	r0, r3
 80008b4:	f001 f884 	bl	80019c0 <TS_IO_Read>
 80008b8:	4603      	mov	r3, r0
 80008ba:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80008bc:	7cfb      	ldrb	r3, [r7, #19]
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80008c6:	b21a      	sxth	r2, r3
 80008c8:	4b20      	ldr	r3, [pc, #128]	; (800094c <ft5336_TS_GetXY+0x1dc>)
 80008ca:	881b      	ldrh	r3, [r3, #0]
 80008cc:	b21b      	sxth	r3, r3
 80008ce:	4313      	orrs	r3, r2
 80008d0:	b21b      	sxth	r3, r3
 80008d2:	b29a      	uxth	r2, r3
 80008d4:	4b1d      	ldr	r3, [pc, #116]	; (800094c <ft5336_TS_GetXY+0x1dc>)
 80008d6:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80008d8:	4b1c      	ldr	r3, [pc, #112]	; (800094c <ft5336_TS_GetXY+0x1dc>)
 80008da:	881a      	ldrh	r2, [r3, #0]
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80008e0:	89fb      	ldrh	r3, [r7, #14]
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	7d7a      	ldrb	r2, [r7, #21]
 80008e6:	4611      	mov	r1, r2
 80008e8:	4618      	mov	r0, r3
 80008ea:	f001 f869 	bl	80019c0 <TS_IO_Read>
 80008ee:	4603      	mov	r3, r0
 80008f0:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80008f2:	7cfb      	ldrb	r3, [r7, #19]
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	b29a      	uxth	r2, r3
 80008f8:	4b14      	ldr	r3, [pc, #80]	; (800094c <ft5336_TS_GetXY+0x1dc>)
 80008fa:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80008fc:	89fb      	ldrh	r3, [r7, #14]
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	7d3a      	ldrb	r2, [r7, #20]
 8000902:	4611      	mov	r1, r2
 8000904:	4618      	mov	r0, r3
 8000906:	f001 f85b 	bl	80019c0 <TS_IO_Read>
 800090a:	4603      	mov	r3, r0
 800090c:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800090e:	7cfb      	ldrb	r3, [r7, #19]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	021b      	lsls	r3, r3, #8
 8000914:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000918:	b21a      	sxth	r2, r3
 800091a:	4b0c      	ldr	r3, [pc, #48]	; (800094c <ft5336_TS_GetXY+0x1dc>)
 800091c:	881b      	ldrh	r3, [r3, #0]
 800091e:	b21b      	sxth	r3, r3
 8000920:	4313      	orrs	r3, r2
 8000922:	b21b      	sxth	r3, r3
 8000924:	b29a      	uxth	r2, r3
 8000926:	4b09      	ldr	r3, [pc, #36]	; (800094c <ft5336_TS_GetXY+0x1dc>)
 8000928:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 800092a:	4b08      	ldr	r3, [pc, #32]	; (800094c <ft5336_TS_GetXY+0x1dc>)
 800092c:	881a      	ldrh	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8000932:	4b05      	ldr	r3, [pc, #20]	; (8000948 <ft5336_TS_GetXY+0x1d8>)
 8000934:	789b      	ldrb	r3, [r3, #2]
 8000936:	3301      	adds	r3, #1
 8000938:	b2da      	uxtb	r2, r3
 800093a:	4b03      	ldr	r3, [pc, #12]	; (8000948 <ft5336_TS_GetXY+0x1d8>)
 800093c:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800093e:	bf00      	nop
 8000940:	3718      	adds	r7, #24
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	200000cc 	.word	0x200000cc
 800094c:	200000d0 	.word	0x200000d0

08000950 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800095e:	2301      	movs	r3, #1
 8000960:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000962:	88fb      	ldrh	r3, [r7, #6]
 8000964:	b2db      	uxtb	r3, r3
 8000966:	7bfa      	ldrb	r2, [r7, #15]
 8000968:	21a4      	movs	r1, #164	; 0xa4
 800096a:	4618      	mov	r0, r3
 800096c:	f001 f80e 	bl	800198c <TS_IO_Write>
}
 8000970:	bf00      	nop
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000986:	2300      	movs	r3, #0
 8000988:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800098a:	88fb      	ldrh	r3, [r7, #6]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	7bfa      	ldrb	r2, [r7, #15]
 8000990:	21a4      	movs	r1, #164	; 0xa4
 8000992:	4618      	mov	r0, r3
 8000994:	f000 fffa 	bl	800198c <TS_IO_Write>
}
 8000998:	bf00      	nop
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 80009aa:	2300      	movs	r3, #0
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b084      	sub	sp, #16
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	4603      	mov	r3, r0
 80009d6:	6039      	str	r1, [r7, #0]
 80009d8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80009de:	88fb      	ldrh	r3, [r7, #6]
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	2101      	movs	r1, #1
 80009e4:	4618      	mov	r0, r3
 80009e6:	f000 ffeb 	bl	80019c0 <TS_IO_Read>
 80009ea:	4603      	mov	r3, r0
 80009ec:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80009ee:	7bfb      	ldrb	r3, [r7, #15]
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	461a      	mov	r2, r3
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	601a      	str	r2, [r3, #0]
}
 80009f8:	bf00      	nop
 80009fa:	3710      	adds	r7, #16
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 8000a20:	4b4d      	ldr	r3, [pc, #308]	; (8000b58 <ft5336_TS_GetTouchInfo+0x158>)
 8000a22:	785b      	ldrb	r3, [r3, #1]
 8000a24:	461a      	mov	r2, r3
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	f080 8090 	bcs.w	8000b4e <ft5336_TS_GetTouchInfo+0x14e>
 8000a2e:	68bb      	ldr	r3, [r7, #8]
 8000a30:	2b09      	cmp	r3, #9
 8000a32:	d85d      	bhi.n	8000af0 <ft5336_TS_GetTouchInfo+0xf0>
 8000a34:	a201      	add	r2, pc, #4	; (adr r2, 8000a3c <ft5336_TS_GetTouchInfo+0x3c>)
 8000a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a3a:	bf00      	nop
 8000a3c:	08000a65 	.word	0x08000a65
 8000a40:	08000a73 	.word	0x08000a73
 8000a44:	08000a81 	.word	0x08000a81
 8000a48:	08000a8f 	.word	0x08000a8f
 8000a4c:	08000a9d 	.word	0x08000a9d
 8000a50:	08000aab 	.word	0x08000aab
 8000a54:	08000ab9 	.word	0x08000ab9
 8000a58:	08000ac7 	.word	0x08000ac7
 8000a5c:	08000ad5 	.word	0x08000ad5
 8000a60:	08000ae3 	.word	0x08000ae3
  {
    switch(touchIdx)
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000a64:	2303      	movs	r3, #3
 8000a66:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000a68:	2307      	movs	r3, #7
 8000a6a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	757b      	strb	r3, [r7, #21]
      break;
 8000a70:	e03f      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000a72:	2309      	movs	r3, #9
 8000a74:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000a76:	230d      	movs	r3, #13
 8000a78:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 8000a7a:	230e      	movs	r3, #14
 8000a7c:	757b      	strb	r3, [r7, #21]
      break;
 8000a7e:	e038      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000a80:	230f      	movs	r3, #15
 8000a82:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000a84:	2313      	movs	r3, #19
 8000a86:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000a88:	2314      	movs	r3, #20
 8000a8a:	757b      	strb	r3, [r7, #21]
      break;
 8000a8c:	e031      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8000a8e:	2315      	movs	r3, #21
 8000a90:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000a92:	2319      	movs	r3, #25
 8000a94:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000a96:	231a      	movs	r3, #26
 8000a98:	757b      	strb	r3, [r7, #21]
      break;
 8000a9a:	e02a      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8000a9c:	231b      	movs	r3, #27
 8000a9e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000aa0:	231f      	movs	r3, #31
 8000aa2:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	757b      	strb	r3, [r7, #21]
      break;
 8000aa8:	e023      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 8000aaa:	2321      	movs	r3, #33	; 0x21
 8000aac:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8000aae:	2325      	movs	r3, #37	; 0x25
 8000ab0:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000ab2:	2326      	movs	r3, #38	; 0x26
 8000ab4:	757b      	strb	r3, [r7, #21]
      break;
 8000ab6:	e01c      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000ab8:	2327      	movs	r3, #39	; 0x27
 8000aba:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8000abc:	232b      	movs	r3, #43	; 0x2b
 8000abe:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000ac0:	232c      	movs	r3, #44	; 0x2c
 8000ac2:	757b      	strb	r3, [r7, #21]
      break;
 8000ac4:	e015      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000ac6:	232d      	movs	r3, #45	; 0x2d
 8000ac8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8000aca:	2331      	movs	r3, #49	; 0x31
 8000acc:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8000ace:	2332      	movs	r3, #50	; 0x32
 8000ad0:	757b      	strb	r3, [r7, #21]
      break;
 8000ad2:	e00e      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8000ad4:	2333      	movs	r3, #51	; 0x33
 8000ad6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8000ad8:	2337      	movs	r3, #55	; 0x37
 8000ada:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8000adc:	2338      	movs	r3, #56	; 0x38
 8000ade:	757b      	strb	r3, [r7, #21]
      break;
 8000ae0:	e007      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 8000ae2:	2339      	movs	r3, #57	; 0x39
 8000ae4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8000ae6:	233d      	movs	r3, #61	; 0x3d
 8000ae8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8000aea:	233e      	movs	r3, #62	; 0x3e
 8000aec:	757b      	strb	r3, [r7, #21]
      break;
 8000aee:	e000      	b.n	8000af2 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8000af0:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000af2:	89fb      	ldrh	r3, [r7, #14]
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	7dfa      	ldrb	r2, [r7, #23]
 8000af8:	4611      	mov	r1, r2
 8000afa:	4618      	mov	r0, r3
 8000afc:	f000 ff60 	bl	80019c0 <TS_IO_Read>
 8000b00:	4603      	mov	r3, r0
 8000b02:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8000b04:	7d3b      	ldrb	r3, [r7, #20]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	119b      	asrs	r3, r3, #6
 8000b0a:	f003 0203 	and.w	r2, r3, #3
 8000b0e:	6a3b      	ldr	r3, [r7, #32]
 8000b10:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8000b12:	89fb      	ldrh	r3, [r7, #14]
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	7dba      	ldrb	r2, [r7, #22]
 8000b18:	4611      	mov	r1, r2
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f000 ff50 	bl	80019c0 <TS_IO_Read>
 8000b20:	4603      	mov	r3, r0
 8000b22:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8000b24:	7d3b      	ldrb	r3, [r7, #20]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	461a      	mov	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8000b2e:	89fb      	ldrh	r3, [r7, #14]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	7d7a      	ldrb	r2, [r7, #21]
 8000b34:	4611      	mov	r1, r2
 8000b36:	4618      	mov	r0, r3
 8000b38:	f000 ff42 	bl	80019c0 <TS_IO_Read>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000b40:	7d3b      	ldrb	r3, [r7, #20]
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	111b      	asrs	r3, r3, #4
 8000b46:	f003 0204 	and.w	r2, r3, #4
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000b4e:	bf00      	nop
 8000b50:	3718      	adds	r7, #24
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	200000cc 	.word	0x200000cc

08000b5c <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000b60:	4b03      	ldr	r3, [pc, #12]	; (8000b70 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	200000cc 	.word	0x200000cc

08000b74 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000b78:	f7ff fff0 	bl	8000b5c <ft5336_Get_I2C_InitializedStatus>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d104      	bne.n	8000b8c <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000b82:	f000 fef9 	bl	8001978 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000b86:	4b02      	ldr	r3, [pc, #8]	; (8000b90 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	701a      	strb	r2, [r3, #0]
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	200000cc 	.word	0x200000cc

08000b94 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000ba2:	68fb      	ldr	r3, [r7, #12]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <LCD_clear>:
  * @brief  Clears the hole LCD.
  * @param  color:	color of the layer
  * @param	addr: 	addres of the layer (background, layer1 or layer2)
  * @retval None
  */
void LCD_clear(uint32_t color, uint32_t addr){
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
	for(uint16_t h=0; h<272; h++){
 8000bba:	2300      	movs	r3, #0
 8000bbc:	81fb      	strh	r3, [r7, #14]
 8000bbe:	e01b      	b.n	8000bf8 <LCD_clear+0x48>
		for(uint16_t w=0; w<480; w++){
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	81bb      	strh	r3, [r7, #12]
 8000bc4:	e011      	b.n	8000bea <LCD_clear+0x3a>
			*(__IO uint32_t*)(addr + (4*(h*480 + w))) = color;
 8000bc6:	89fa      	ldrh	r2, [r7, #14]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	011b      	lsls	r3, r3, #4
 8000bcc:	1a9b      	subs	r3, r3, r2
 8000bce:	015b      	lsls	r3, r3, #5
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	89bb      	ldrh	r3, [r7, #12]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	461a      	mov	r2, r3
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	4413      	add	r3, r2
 8000bde:	461a      	mov	r2, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6013      	str	r3, [r2, #0]
		for(uint16_t w=0; w<480; w++){
 8000be4:	89bb      	ldrh	r3, [r7, #12]
 8000be6:	3301      	adds	r3, #1
 8000be8:	81bb      	strh	r3, [r7, #12]
 8000bea:	89bb      	ldrh	r3, [r7, #12]
 8000bec:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8000bf0:	d3e9      	bcc.n	8000bc6 <LCD_clear+0x16>
	for(uint16_t h=0; h<272; h++){
 8000bf2:	89fb      	ldrh	r3, [r7, #14]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	81fb      	strh	r3, [r7, #14]
 8000bf8:	89fb      	ldrh	r3, [r7, #14]
 8000bfa:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8000bfe:	d3df      	bcc.n	8000bc0 <LCD_clear+0x10>
		}
	}
}
 8000c00:	bf00      	nop
 8000c02:	bf00      	nop
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <LCD_draw_point>:
  * @param  color:	color of the layer
  * @param	addr: 	addres of the layer (background, layer1 or layer2)
  * @retval None
  */
void LCD_draw_point(uint16_t x, uint16_t y, uint16_t thickness, uint32_t color, uint32_t addr)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	b087      	sub	sp, #28
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	4603      	mov	r3, r0
 8000c18:	81fb      	strh	r3, [r7, #14]
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	81bb      	strh	r3, [r7, #12]
 8000c1e:	4613      	mov	r3, r2
 8000c20:	817b      	strh	r3, [r7, #10]
	for(uint16_t h=y-thickness/2; h<y+thickness/2; h++){
 8000c22:	897b      	ldrh	r3, [r7, #10]
 8000c24:	085b      	lsrs	r3, r3, #1
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	89ba      	ldrh	r2, [r7, #12]
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	82fb      	strh	r3, [r7, #22]
 8000c2e:	e023      	b.n	8000c78 <LCD_draw_point+0x6a>
			for(uint16_t w=x-thickness/2; w<x+thickness/2; w++){
 8000c30:	897b      	ldrh	r3, [r7, #10]
 8000c32:	085b      	lsrs	r3, r3, #1
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	89fa      	ldrh	r2, [r7, #14]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	82bb      	strh	r3, [r7, #20]
 8000c3c:	e011      	b.n	8000c62 <LCD_draw_point+0x54>
				*(__IO uint32_t*)(addr + (4*(h*480 + w))) = color;
 8000c3e:	8afa      	ldrh	r2, [r7, #22]
 8000c40:	4613      	mov	r3, r2
 8000c42:	011b      	lsls	r3, r3, #4
 8000c44:	1a9b      	subs	r3, r3, r2
 8000c46:	015b      	lsls	r3, r3, #5
 8000c48:	461a      	mov	r2, r3
 8000c4a:	8abb      	ldrh	r3, [r7, #20]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	009b      	lsls	r3, r3, #2
 8000c50:	461a      	mov	r2, r3
 8000c52:	6a3b      	ldr	r3, [r7, #32]
 8000c54:	4413      	add	r3, r2
 8000c56:	461a      	mov	r2, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6013      	str	r3, [r2, #0]
			for(uint16_t w=x-thickness/2; w<x+thickness/2; w++){
 8000c5c:	8abb      	ldrh	r3, [r7, #20]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	82bb      	strh	r3, [r7, #20]
 8000c62:	8aba      	ldrh	r2, [r7, #20]
 8000c64:	89fb      	ldrh	r3, [r7, #14]
 8000c66:	8979      	ldrh	r1, [r7, #10]
 8000c68:	0849      	lsrs	r1, r1, #1
 8000c6a:	b289      	uxth	r1, r1
 8000c6c:	440b      	add	r3, r1
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	dbe5      	blt.n	8000c3e <LCD_draw_point+0x30>
	for(uint16_t h=y-thickness/2; h<y+thickness/2; h++){
 8000c72:	8afb      	ldrh	r3, [r7, #22]
 8000c74:	3301      	adds	r3, #1
 8000c76:	82fb      	strh	r3, [r7, #22]
 8000c78:	8afa      	ldrh	r2, [r7, #22]
 8000c7a:	89bb      	ldrh	r3, [r7, #12]
 8000c7c:	8979      	ldrh	r1, [r7, #10]
 8000c7e:	0849      	lsrs	r1, r1, #1
 8000c80:	b289      	uxth	r1, r1
 8000c82:	440b      	add	r3, r1
 8000c84:	429a      	cmp	r2, r3
 8000c86:	dbd3      	blt.n	8000c30 <LCD_draw_point+0x22>
			}
		}
}
 8000c88:	bf00      	nop
 8000c8a:	bf00      	nop
 8000c8c:	371c      	adds	r7, #28
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <LCD_draw_Hline>:
  * @param  color: 		color of the layer
  * @param	addr: 		addres of the layer (background, layer1 or layer2)
  * @retval None
  */
void LCD_draw_Hline(uint16_t x_start, uint16_t y_start, uint16_t length, uint16_t thickness, uint32_t color, uint32_t addr)
{
 8000c96:	b490      	push	{r4, r7}
 8000c98:	b084      	sub	sp, #16
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	4604      	mov	r4, r0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	4611      	mov	r1, r2
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	4623      	mov	r3, r4
 8000ca6:	80fb      	strh	r3, [r7, #6]
 8000ca8:	4603      	mov	r3, r0
 8000caa:	80bb      	strh	r3, [r7, #4]
 8000cac:	460b      	mov	r3, r1
 8000cae:	807b      	strh	r3, [r7, #2]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	803b      	strh	r3, [r7, #0]
	for(uint16_t h=y_start; h<y_start + thickness; h++){
 8000cb4:	88bb      	ldrh	r3, [r7, #4]
 8000cb6:	81fb      	strh	r3, [r7, #14]
 8000cb8:	e01d      	b.n	8000cf6 <LCD_draw_Hline+0x60>
			for(uint16_t w=x_start; w<length + x_start; w++){
 8000cba:	88fb      	ldrh	r3, [r7, #6]
 8000cbc:	81bb      	strh	r3, [r7, #12]
 8000cbe:	e011      	b.n	8000ce4 <LCD_draw_Hline+0x4e>
				*(__IO uint32_t*)(addr + (4*(h*480 + w))) = color;
 8000cc0:	89fa      	ldrh	r2, [r7, #14]
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	011b      	lsls	r3, r3, #4
 8000cc6:	1a9b      	subs	r3, r3, r2
 8000cc8:	015b      	lsls	r3, r3, #5
 8000cca:	461a      	mov	r2, r3
 8000ccc:	89bb      	ldrh	r3, [r7, #12]
 8000cce:	4413      	add	r3, r2
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	461a      	mov	r2, r3
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	6013      	str	r3, [r2, #0]
			for(uint16_t w=x_start; w<length + x_start; w++){
 8000cde:	89bb      	ldrh	r3, [r7, #12]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	81bb      	strh	r3, [r7, #12]
 8000ce4:	89ba      	ldrh	r2, [r7, #12]
 8000ce6:	8879      	ldrh	r1, [r7, #2]
 8000ce8:	88fb      	ldrh	r3, [r7, #6]
 8000cea:	440b      	add	r3, r1
 8000cec:	429a      	cmp	r2, r3
 8000cee:	dbe7      	blt.n	8000cc0 <LCD_draw_Hline+0x2a>
	for(uint16_t h=y_start; h<y_start + thickness; h++){
 8000cf0:	89fb      	ldrh	r3, [r7, #14]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	81fb      	strh	r3, [r7, #14]
 8000cf6:	89fa      	ldrh	r2, [r7, #14]
 8000cf8:	88b9      	ldrh	r1, [r7, #4]
 8000cfa:	883b      	ldrh	r3, [r7, #0]
 8000cfc:	440b      	add	r3, r1
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	dbdb      	blt.n	8000cba <LCD_draw_Hline+0x24>
			}
		}
}
 8000d02:	bf00      	nop
 8000d04:	bf00      	nop
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bc90      	pop	{r4, r7}
 8000d0c:	4770      	bx	lr

08000d0e <LCD_draw_Vline>:
  * @param  color: 		color of the layer
  * @param	addr: 		addres of the layer (background, layer1 or layer2)
  * @retval None
  */
void LCD_draw_Vline(uint16_t x_start, uint16_t y_start, uint16_t length, uint16_t thickness, uint32_t color, uint32_t addr)
{
 8000d0e:	b490      	push	{r4, r7}
 8000d10:	b084      	sub	sp, #16
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	4604      	mov	r4, r0
 8000d16:	4608      	mov	r0, r1
 8000d18:	4611      	mov	r1, r2
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	4623      	mov	r3, r4
 8000d1e:	80fb      	strh	r3, [r7, #6]
 8000d20:	4603      	mov	r3, r0
 8000d22:	80bb      	strh	r3, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	807b      	strh	r3, [r7, #2]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	803b      	strh	r3, [r7, #0]
	for(uint16_t h=y_start; h<y_start + length; h++){
 8000d2c:	88bb      	ldrh	r3, [r7, #4]
 8000d2e:	81fb      	strh	r3, [r7, #14]
 8000d30:	e01d      	b.n	8000d6e <LCD_draw_Vline+0x60>
			for(uint16_t w=x_start ; w<x_start + thickness; w++){
 8000d32:	88fb      	ldrh	r3, [r7, #6]
 8000d34:	81bb      	strh	r3, [r7, #12]
 8000d36:	e011      	b.n	8000d5c <LCD_draw_Vline+0x4e>
				*(__IO uint32_t*)(addr+ (4*(h*480 + w))) = color;
 8000d38:	89fa      	ldrh	r2, [r7, #14]
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	011b      	lsls	r3, r3, #4
 8000d3e:	1a9b      	subs	r3, r3, r2
 8000d40:	015b      	lsls	r3, r3, #5
 8000d42:	461a      	mov	r2, r3
 8000d44:	89bb      	ldrh	r3, [r7, #12]
 8000d46:	4413      	add	r3, r2
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	4413      	add	r3, r2
 8000d50:	461a      	mov	r2, r3
 8000d52:	69bb      	ldr	r3, [r7, #24]
 8000d54:	6013      	str	r3, [r2, #0]
			for(uint16_t w=x_start ; w<x_start + thickness; w++){
 8000d56:	89bb      	ldrh	r3, [r7, #12]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	81bb      	strh	r3, [r7, #12]
 8000d5c:	89ba      	ldrh	r2, [r7, #12]
 8000d5e:	88f9      	ldrh	r1, [r7, #6]
 8000d60:	883b      	ldrh	r3, [r7, #0]
 8000d62:	440b      	add	r3, r1
 8000d64:	429a      	cmp	r2, r3
 8000d66:	dbe7      	blt.n	8000d38 <LCD_draw_Vline+0x2a>
	for(uint16_t h=y_start; h<y_start + length; h++){
 8000d68:	89fb      	ldrh	r3, [r7, #14]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	81fb      	strh	r3, [r7, #14]
 8000d6e:	89fa      	ldrh	r2, [r7, #14]
 8000d70:	88b9      	ldrh	r1, [r7, #4]
 8000d72:	887b      	ldrh	r3, [r7, #2]
 8000d74:	440b      	add	r3, r1
 8000d76:	429a      	cmp	r2, r3
 8000d78:	dbdb      	blt.n	8000d32 <LCD_draw_Vline+0x24>
			}
		}
}
 8000d7a:	bf00      	nop
 8000d7c:	bf00      	nop
 8000d7e:	3710      	adds	r7, #16
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bc90      	pop	{r4, r7}
 8000d84:	4770      	bx	lr

08000d86 <LCD_draw_Rectangle>:
  * @param  color: 				color of the layer
  * @param	addr: 				addres of the layer (background, layer1 or layer2)
  * @retval None
  */
void LCD_draw_Rectangle(uint16_t x_start, uint16_t y_start, uint16_t x_end, uint16_t y_end, uint16_t thickness, uint32_t color, uint32_t addr)
{
 8000d86:	b590      	push	{r4, r7, lr}
 8000d88:	b085      	sub	sp, #20
 8000d8a:	af02      	add	r7, sp, #8
 8000d8c:	4604      	mov	r4, r0
 8000d8e:	4608      	mov	r0, r1
 8000d90:	4611      	mov	r1, r2
 8000d92:	461a      	mov	r2, r3
 8000d94:	4623      	mov	r3, r4
 8000d96:	80fb      	strh	r3, [r7, #6]
 8000d98:	4603      	mov	r3, r0
 8000d9a:	80bb      	strh	r3, [r7, #4]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	807b      	strh	r3, [r7, #2]
 8000da0:	4613      	mov	r3, r2
 8000da2:	803b      	strh	r3, [r7, #0]
	LCD_draw_Hline(x_start, y_start, x_end - x_start, thickness, color, addr);
 8000da4:	887a      	ldrh	r2, [r7, #2]
 8000da6:	88fb      	ldrh	r3, [r7, #6]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	b29a      	uxth	r2, r3
 8000dac:	8b3c      	ldrh	r4, [r7, #24]
 8000dae:	88b9      	ldrh	r1, [r7, #4]
 8000db0:	88f8      	ldrh	r0, [r7, #6]
 8000db2:	6a3b      	ldr	r3, [r7, #32]
 8000db4:	9301      	str	r3, [sp, #4]
 8000db6:	69fb      	ldr	r3, [r7, #28]
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	4623      	mov	r3, r4
 8000dbc:	f7ff ff6b 	bl	8000c96 <LCD_draw_Hline>
	LCD_draw_Hline(x_start, y_end, x_end - x_start, thickness, color, addr);
 8000dc0:	887a      	ldrh	r2, [r7, #2]
 8000dc2:	88fb      	ldrh	r3, [r7, #6]
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	8b3c      	ldrh	r4, [r7, #24]
 8000dca:	8839      	ldrh	r1, [r7, #0]
 8000dcc:	88f8      	ldrh	r0, [r7, #6]
 8000dce:	6a3b      	ldr	r3, [r7, #32]
 8000dd0:	9301      	str	r3, [sp, #4]
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	9300      	str	r3, [sp, #0]
 8000dd6:	4623      	mov	r3, r4
 8000dd8:	f7ff ff5d 	bl	8000c96 <LCD_draw_Hline>
	LCD_draw_Vline(x_start, y_start, y_end - y_start, thickness, color, addr);
 8000ddc:	883a      	ldrh	r2, [r7, #0]
 8000dde:	88bb      	ldrh	r3, [r7, #4]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	b29a      	uxth	r2, r3
 8000de4:	8b3c      	ldrh	r4, [r7, #24]
 8000de6:	88b9      	ldrh	r1, [r7, #4]
 8000de8:	88f8      	ldrh	r0, [r7, #6]
 8000dea:	6a3b      	ldr	r3, [r7, #32]
 8000dec:	9301      	str	r3, [sp, #4]
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	4623      	mov	r3, r4
 8000df4:	f7ff ff8b 	bl	8000d0e <LCD_draw_Vline>
	LCD_draw_Vline(x_end, y_start, y_end - y_start + thickness, thickness, color, addr);
 8000df8:	883a      	ldrh	r2, [r7, #0]
 8000dfa:	88bb      	ldrh	r3, [r7, #4]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	8b3b      	ldrh	r3, [r7, #24]
 8000e02:	4413      	add	r3, r2
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	8b3c      	ldrh	r4, [r7, #24]
 8000e08:	88b9      	ldrh	r1, [r7, #4]
 8000e0a:	8878      	ldrh	r0, [r7, #2]
 8000e0c:	6a3b      	ldr	r3, [r7, #32]
 8000e0e:	9301      	str	r3, [sp, #4]
 8000e10:	69fb      	ldr	r3, [r7, #28]
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	4623      	mov	r3, r4
 8000e16:	f7ff ff7a 	bl	8000d0e <LCD_draw_Vline>
}
 8000e1a:	bf00      	nop
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd90      	pop	{r4, r7, pc}

08000e22 <LCD_draw_text_rle>:
  * @param  y: y from which the text is to be displayed, distance from top edge
  * @param  font: is a structure for the corresponding font (the data must by RLE)
  * @param	addr: addres of the layer (background, layer1 or layer2)
  * @retval None
  */
void LCD_draw_text_rle(char* text, uint16_t x, uint16_t y, Font_t* font, uint32_t addr){
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b090      	sub	sp, #64	; 0x40
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	60f8      	str	r0, [r7, #12]
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	817b      	strh	r3, [r7, #10]
 8000e30:	4613      	mov	r3, r2
 8000e32:	813b      	strh	r3, [r7, #8]
	uint8_t len = strlen(text);
 8000e34:	68f8      	ldr	r0, [r7, #12]
 8000e36:	f7ff f9eb 	bl	8000210 <strlen>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t c;
	uint16_t pairs;
	uint16_t same;
	uint32_t color;

	for(uint32_t s=0; s<len; s++){
 8000e40:	2300      	movs	r3, #0
 8000e42:	637b      	str	r3, [r7, #52]	; 0x34
 8000e44:	e07f      	b.n	8000f46 <LCD_draw_text_rle+0x124>
		offset = font->offset[text[s] - font->start];
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	689a      	ldr	r2, [r3, #8]
 8000e4a:	68f9      	ldr	r1, [r7, #12]
 8000e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e4e:	440b      	add	r3, r1
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	4619      	mov	r1, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	1acb      	subs	r3, r1, r3
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	4413      	add	r3, r2
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	63fb      	str	r3, [r7, #60]	; 0x3c
		w = font->bitmap[offset++];
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	685a      	ldr	r2, [r3, #4]
 8000e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e68:	1c59      	adds	r1, r3, #1
 8000e6a:	63f9      	str	r1, [r7, #60]	; 0x3c
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	4413      	add	r3, r2
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	623b      	str	r3, [r7, #32]
		h = font->bitmap[offset++];
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685a      	ldr	r2, [r3, #4]
 8000e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e7a:	1c59      	adds	r1, r3, #1
 8000e7c:	63f9      	str	r1, [r7, #60]	; 0x3c
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	4413      	add	r3, r2
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	61fb      	str	r3, [r7, #28]

		for(uint32_t r=0; r<h; r++){
 8000e86:	2300      	movs	r3, #0
 8000e88:	633b      	str	r3, [r7, #48]	; 0x30
 8000e8a:	e050      	b.n	8000f2e <LCD_draw_text_rle+0x10c>
			c = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	877b      	strh	r3, [r7, #58]	; 0x3a
			pairs = font->bitmap[offset++];
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685a      	ldr	r2, [r3, #4]
 8000e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e96:	1c59      	adds	r1, r3, #1
 8000e98:	63f9      	str	r1, [r7, #60]	; 0x3c
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	4413      	add	r3, r2
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	837b      	strh	r3, [r7, #26]

			for(uint32_t p=0; p<pairs; p++){
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ea6:	e03b      	b.n	8000f20 <LCD_draw_text_rle+0xfe>

				same = font->bitmap[offset++];
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000eae:	1c59      	adds	r1, r3, #1
 8000eb0:	63f9      	str	r1, [r7, #60]	; 0x3c
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	4413      	add	r3, r2
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	833b      	strh	r3, [r7, #24]
				color = font->bitmap[offset++];
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	685a      	ldr	r2, [r3, #4]
 8000ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ec0:	1c59      	adds	r1, r3, #1
 8000ec2:	63f9      	str	r1, [r7, #60]	; 0x3c
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	4413      	add	r3, r2
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	617b      	str	r3, [r7, #20]

				for(uint32_t s=0; s<same; s++){
 8000ecc:	2300      	movs	r3, #0
 8000ece:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ed0:	e01f      	b.n	8000f12 <LCD_draw_text_rle+0xf0>
					if(c < w){
 8000ed2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000ed4:	6a3a      	ldr	r2, [r7, #32]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d918      	bls.n	8000f0c <LCD_draw_text_rle+0xea>
						if(color != 0xFF000000){
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8000ee0:	d011      	beq.n	8000f06 <LCD_draw_text_rle+0xe4>
							*(__IO uint32_t*)(addr + (4*((y + r)*480 + x + c))) = color;
 8000ee2:	893a      	ldrh	r2, [r7, #8]
 8000ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ee6:	441a      	add	r2, r3
 8000ee8:	4613      	mov	r3, r2
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	1a9b      	subs	r3, r3, r2
 8000eee:	015b      	lsls	r3, r3, #5
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	897b      	ldrh	r3, [r7, #10]
 8000ef4:	441a      	add	r2, r3
 8000ef6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000ef8:	4413      	add	r3, r2
 8000efa:	009a      	lsls	r2, r3, #2
 8000efc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000efe:	4413      	add	r3, r2
 8000f00:	461a      	mov	r2, r3
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	6013      	str	r3, [r2, #0]
						}
						c++;
 8000f06:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000f08:	3301      	adds	r3, #1
 8000f0a:	877b      	strh	r3, [r7, #58]	; 0x3a
				for(uint32_t s=0; s<same; s++){
 8000f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f0e:	3301      	adds	r3, #1
 8000f10:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f12:	8b3b      	ldrh	r3, [r7, #24]
 8000f14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d3db      	bcc.n	8000ed2 <LCD_draw_text_rle+0xb0>
			for(uint32_t p=0; p<pairs; p++){
 8000f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f20:	8b7b      	ldrh	r3, [r7, #26]
 8000f22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d3bf      	bcc.n	8000ea8 <LCD_draw_text_rle+0x86>
		for(uint32_t r=0; r<h; r++){
 8000f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	633b      	str	r3, [r7, #48]	; 0x30
 8000f2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d3aa      	bcc.n	8000e8c <LCD_draw_text_rle+0x6a>
					}
				}
			}
		}

		x += w;
 8000f36:	6a3b      	ldr	r3, [r7, #32]
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	897b      	ldrh	r3, [r7, #10]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	817b      	strh	r3, [r7, #10]
	for(uint32_t s=0; s<len; s++){
 8000f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f42:	3301      	adds	r3, #1
 8000f44:	637b      	str	r3, [r7, #52]	; 0x34
 8000f46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	f4ff af7a 	bcc.w	8000e46 <LCD_draw_text_rle+0x24>
	}
}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	3740      	adds	r7, #64	; 0x40
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <LCD_draw_image_rle>:
  * @param	x, y:		picture position (distance from the top left corner of the screen)
  * @param	addr: 		addres of the layer (background, layer1 or layer2)
  * @param modulate		change the colors of the picture. Default value to write: LCD_COLOR_NONE
  * @retval None
  */
void LCD_draw_image_rle(const uint32_t* src, uint16_t x, uint16_t y, uint32_t addr, uint32_t modulate){
 8000f5c:	b480      	push	{r7}
 8000f5e:	b08b      	sub	sp, #44	; 0x2c
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	460b      	mov	r3, r1
 8000f68:	817b      	strh	r3, [r7, #10]
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	813b      	strh	r3, [r7, #8]
	uint32_t w = src[0];
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	61fb      	str	r3, [r7, #28]
	uint32_t h = src[1];
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	61bb      	str	r3, [r7, #24]
	uint16_t c;
	uint16_t pairs;
	uint16_t same;
	uint32_t color;

	src = src + 2;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	3308      	adds	r3, #8
 8000f7e:	60fb      	str	r3, [r7, #12]

	for(uint16_t r=0; r<h; r++){
 8000f80:	2300      	movs	r3, #0
 8000f82:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000f84:	e048      	b.n	8001018 <LCD_draw_image_rle+0xbc>
		c = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	84fb      	strh	r3, [r7, #38]	; 0x26
		pairs = *src++;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	1d1a      	adds	r2, r3, #4
 8000f8e:	60fa      	str	r2, [r7, #12]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	82fb      	strh	r3, [r7, #22]

		for(uint16_t p=0; p<pairs; p++){
 8000f94:	2300      	movs	r3, #0
 8000f96:	847b      	strh	r3, [r7, #34]	; 0x22
 8000f98:	e037      	b.n	800100a <LCD_draw_image_rle+0xae>

			same = *src++;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	1d1a      	adds	r2, r3, #4
 8000f9e:	60fa      	str	r2, [r7, #12]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	82bb      	strh	r3, [r7, #20]
			color = *src++;
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	1d1a      	adds	r2, r3, #4
 8000fa8:	60fa      	str	r2, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	613b      	str	r3, [r7, #16]

			for(uint16_t s=0; s<same; s++){
 8000fae:	2300      	movs	r3, #0
 8000fb0:	843b      	strh	r3, [r7, #32]
 8000fb2:	e023      	b.n	8000ffc <LCD_draw_image_rle+0xa0>
				if(c < w){
 8000fb4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fb6:	69fa      	ldr	r2, [r7, #28]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d91c      	bls.n	8000ff6 <LCD_draw_image_rle+0x9a>
					if(color & 0xFF000000){
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d014      	beq.n	8000ff0 <LCD_draw_image_rle+0x94>
						*(__IO uint32_t*)(addr + (4*((y + r)*480 + x + c))) = color & modulate;
 8000fc6:	893a      	ldrh	r2, [r7, #8]
 8000fc8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fca:	441a      	add	r2, r3
 8000fcc:	4613      	mov	r3, r2
 8000fce:	011b      	lsls	r3, r3, #4
 8000fd0:	1a9b      	subs	r3, r3, r2
 8000fd2:	015b      	lsls	r3, r3, #5
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	897b      	ldrh	r3, [r7, #10]
 8000fd8:	441a      	add	r2, r3
 8000fda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fdc:	4413      	add	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fec:	4013      	ands	r3, r2
 8000fee:	600b      	str	r3, [r1, #0]
					}
					c++;
 8000ff0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	84fb      	strh	r3, [r7, #38]	; 0x26
			for(uint16_t s=0; s<same; s++){
 8000ff6:	8c3b      	ldrh	r3, [r7, #32]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	843b      	strh	r3, [r7, #32]
 8000ffc:	8c3a      	ldrh	r2, [r7, #32]
 8000ffe:	8abb      	ldrh	r3, [r7, #20]
 8001000:	429a      	cmp	r2, r3
 8001002:	d3d7      	bcc.n	8000fb4 <LCD_draw_image_rle+0x58>
		for(uint16_t p=0; p<pairs; p++){
 8001004:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001006:	3301      	adds	r3, #1
 8001008:	847b      	strh	r3, [r7, #34]	; 0x22
 800100a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800100c:	8afb      	ldrh	r3, [r7, #22]
 800100e:	429a      	cmp	r2, r3
 8001010:	d3c3      	bcc.n	8000f9a <LCD_draw_image_rle+0x3e>
	for(uint16_t r=0; r<h; r++){
 8001012:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001014:	3301      	adds	r3, #1
 8001016:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001018:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	429a      	cmp	r2, r3
 800101e:	d8b2      	bhi.n	8000f86 <LCD_draw_image_rle+0x2a>
				}
			}
		}
	}
}
 8001020:	bf00      	nop
 8001022:	bf00      	nop
 8001024:	372c      	adds	r7, #44	; 0x2c
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
	...

08001030 <LCD_SDRAM_init>:

/**
 * @brief	Initialization for FMC
 * @param	RefreshCount: Set the refresh time
 */
void LCD_SDRAM_init(uint32_t RefreshCount){
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	__IO uint32_t tmpmrd = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	60fb      	str	r3, [r7, #12]
	/* Configuration created from Reference manual RM0385 */

	/* Step 1 and Step 2 already done in HAL_SDRAM_Init() */

	/* Step 3: Configure a clock configuration enable command */
	Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 800103c:	4b2a      	ldr	r3, [pc, #168]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 800103e:	2201      	movs	r2, #1
 8001040:	601a      	str	r2, [r3, #0]
	Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001042:	4b29      	ldr	r3, [pc, #164]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 8001044:	2210      	movs	r2, #16
 8001046:	605a      	str	r2, [r3, #4]
	Command.AutoRefreshNumber      = 1;
 8001048:	4b27      	ldr	r3, [pc, #156]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 800104a:	2201      	movs	r2, #1
 800104c:	609a      	str	r2, [r3, #8]
	Command.ModeRegisterDefinition = 0;
 800104e:	4b26      	ldr	r3, [pc, #152]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 8001050:	2200      	movs	r2, #0
 8001052:	60da      	str	r2, [r3, #12]

	// Send the command
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001054:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001058:	4923      	ldr	r1, [pc, #140]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 800105a:	4824      	ldr	r0, [pc, #144]	; (80010ec <LCD_SDRAM_init+0xbc>)
 800105c:	f005 f9e2 	bl	8006424 <HAL_SDRAM_SendCommand>

	/* Step 4: Insert 100 us minimum delay - Min HAL Delay is 1ms */
	HAL_Delay(1);
 8001060:	2001      	movs	r0, #1
 8001062:	f001 fe65 	bl	8002d30 <HAL_Delay>

	/* Step 5: Configure a PALL (precharge all) command */
	Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8001066:	4b20      	ldr	r3, [pc, #128]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 8001068:	2202      	movs	r2, #2
 800106a:	601a      	str	r2, [r3, #0]
	Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800106c:	4b1e      	ldr	r3, [pc, #120]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 800106e:	2210      	movs	r2, #16
 8001070:	605a      	str	r2, [r3, #4]
	Command.AutoRefreshNumber      = 1;
 8001072:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 8001074:	2201      	movs	r2, #1
 8001076:	609a      	str	r2, [r3, #8]
	Command.ModeRegisterDefinition = 0;
 8001078:	4b1b      	ldr	r3, [pc, #108]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]

	// Send the command
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800107e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001082:	4919      	ldr	r1, [pc, #100]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 8001084:	4819      	ldr	r0, [pc, #100]	; (80010ec <LCD_SDRAM_init+0xbc>)
 8001086:	f005 f9cd 	bl	8006424 <HAL_SDRAM_SendCommand>

	/* Step 6: Configure an Auto Refresh command */
	Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 800108c:	2203      	movs	r2, #3
 800108e:	601a      	str	r2, [r3, #0]
	Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001090:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 8001092:	2210      	movs	r2, #16
 8001094:	605a      	str	r2, [r3, #4]
	Command.AutoRefreshNumber      = 8;
 8001096:	4b14      	ldr	r3, [pc, #80]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 8001098:	2208      	movs	r2, #8
 800109a:	609a      	str	r2, [r3, #8]
	Command.ModeRegisterDefinition = 0;
 800109c:	4b12      	ldr	r3, [pc, #72]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]

	// Send the command
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 80010a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010a6:	4910      	ldr	r1, [pc, #64]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 80010a8:	4810      	ldr	r0, [pc, #64]	; (80010ec <LCD_SDRAM_init+0xbc>)
 80010aa:	f005 f9bb 	bl	8006424 <HAL_SDRAM_SendCommand>

	/* Step 7: Program the external memory mode register */
	tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80010ae:	f44f 7308 	mov.w	r3, #544	; 0x220
 80010b2:	60fb      	str	r3, [r7, #12]
					 SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
					 SDRAM_MODEREG_CAS_LATENCY_2           |\
					 SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
					 SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

	Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80010b4:	4b0c      	ldr	r3, [pc, #48]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 80010b6:	2204      	movs	r2, #4
 80010b8:	601a      	str	r2, [r3, #0]
	Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80010ba:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 80010bc:	2210      	movs	r2, #16
 80010be:	605a      	str	r2, [r3, #4]
	Command.AutoRefreshNumber      = 1;
 80010c0:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	609a      	str	r2, [r3, #8]
	Command.ModeRegisterDefinition = tmpmrd;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	4a07      	ldr	r2, [pc, #28]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 80010ca:	60d3      	str	r3, [r2, #12]

	// Send the command
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 80010cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010d0:	4905      	ldr	r1, [pc, #20]	; (80010e8 <LCD_SDRAM_init+0xb8>)
 80010d2:	4806      	ldr	r0, [pc, #24]	; (80010ec <LCD_SDRAM_init+0xbc>)
 80010d4:	f005 f9a6 	bl	8006424 <HAL_SDRAM_SendCommand>

	/* Step 8: Set the refresh rate counter - refer to section SDRAM refresh timer register in RM0385 */
	// Set the device refresh rate
	HAL_SDRAM_ProgramRefreshRate(&hsdram1, RefreshCount);
 80010d8:	6879      	ldr	r1, [r7, #4]
 80010da:	4804      	ldr	r0, [pc, #16]	; (80010ec <LCD_SDRAM_init+0xbc>)
 80010dc:	f005 f9d7 	bl	800648e <HAL_SDRAM_ProgramRefreshRate>
}
 80010e0:	bf00      	nop
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	200000d4 	.word	0x200000d4
 80010ec:	2000032c 	.word	0x2000032c

080010f0 <LCD_init>:

/**
 * @brief	Initialization for LCD
 * @param	draw_event: Is a function event
 */
uint32_t LCD_init(callback_draw_event draw_event){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	ltdc_draw_event = draw_event;
 80010f8:	4a0a      	ldr	r2, [pc, #40]	; (8001124 <LCD_init+0x34>)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6013      	str	r3, [r2, #0]

	LCD_SDRAM_init(SDRAM_REFRESH_COUNT);
 80010fe:	f240 6003 	movw	r0, #1539	; 0x603
 8001102:	f7ff ff95 	bl	8001030 <LCD_SDRAM_init>

	LCD_clear(0x00000000, LCD_FB_START_ADDRESS + LCD_L0_OFFSET);
 8001106:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800110a:	2000      	movs	r0, #0
 800110c:	f7ff fd50 	bl	8000bb0 <LCD_clear>
	LCD_clear(0x00000000, LCD_FB_START_ADDRESS + LCD_L1_OFFSET);
 8001110:	4905      	ldr	r1, [pc, #20]	; (8001128 <LCD_init+0x38>)
 8001112:	2000      	movs	r0, #0
 8001114:	f7ff fd4c 	bl	8000bb0 <LCD_clear>

	return LCD_OK;
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200000e4 	.word	0x200000e4
 8001128:	c0400000 	.word	0xc0400000

0800112c <LCD_update>:

/**
 * @brief	Function to update layers
 */
uint32_t LCD_update(void){
 800112c:	b580      	push	{r7, lr}
 800112e:	b09c      	sub	sp, #112	; 0x70
 8001130:	af00      	add	r7, sp, #0
	static uint8_t swap;
	uint32_t address;
	LCD_LayerCfgTypeDef layer0_config = {0};
 8001132:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001136:	2234      	movs	r2, #52	; 0x34
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f005 fe5e 	bl	8006dfc <memset>
	LCD_LayerCfgTypeDef layer1_config = {0};
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	2234      	movs	r2, #52	; 0x34
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f005 fe58 	bl	8006dfc <memset>

	address = swap ? LCD_BB_START_ADDRESS : LCD_FB_START_ADDRESS;
 800114c:	4b40      	ldr	r3, [pc, #256]	; (8001250 <LCD_update+0x124>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <LCD_update+0x2c>
 8001154:	4b3f      	ldr	r3, [pc, #252]	; (8001254 <LCD_update+0x128>)
 8001156:	e001      	b.n	800115c <LCD_update+0x30>
 8001158:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800115c:	66fb      	str	r3, [r7, #108]	; 0x6c
	swap ^= 1;
 800115e:	4b3c      	ldr	r3, [pc, #240]	; (8001250 <LCD_update+0x124>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	f083 0301 	eor.w	r3, r3, #1
 8001166:	b2da      	uxtb	r2, r3
 8001168:	4b39      	ldr	r3, [pc, #228]	; (8001250 <LCD_update+0x124>)
 800116a:	701a      	strb	r2, [r3, #0]

	if(ltdc_draw_event){
 800116c:	4b3a      	ldr	r3, [pc, #232]	; (8001258 <LCD_update+0x12c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d003      	beq.n	800117c <LCD_update+0x50>
		ltdc_draw_event(address);
 8001174:	4b38      	ldr	r3, [pc, #224]	; (8001258 <LCD_update+0x12c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800117a:	4798      	blx	r3
	}


	layer0_config.WindowX0 = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	63bb      	str	r3, [r7, #56]	; 0x38
	layer0_config.WindowX1 = 480;
 8001180:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001184:	63fb      	str	r3, [r7, #60]	; 0x3c
	layer0_config.WindowY0 = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	643b      	str	r3, [r7, #64]	; 0x40
	layer0_config.WindowY1 = 272;
 800118a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800118e:	647b      	str	r3, [r7, #68]	; 0x44
	layer0_config.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001190:	2300      	movs	r3, #0
 8001192:	64bb      	str	r3, [r7, #72]	; 0x48
	layer0_config.Alpha = 255;
 8001194:	23ff      	movs	r3, #255	; 0xff
 8001196:	64fb      	str	r3, [r7, #76]	; 0x4c
	layer0_config.Alpha0 = 255;
 8001198:	23ff      	movs	r3, #255	; 0xff
 800119a:	653b      	str	r3, [r7, #80]	; 0x50
	layer0_config.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800119c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80011a0:	657b      	str	r3, [r7, #84]	; 0x54
	layer0_config.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80011a2:	2307      	movs	r3, #7
 80011a4:	65bb      	str	r3, [r7, #88]	; 0x58
	layer0_config.FBStartAdress = address + LCD_L0_OFFSET;
 80011a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80011a8:	65fb      	str	r3, [r7, #92]	; 0x5c
	layer0_config.ImageWidth = 480;
 80011aa:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80011ae:	663b      	str	r3, [r7, #96]	; 0x60
	layer0_config.ImageHeight = 272;
 80011b0:	f44f 7388 	mov.w	r3, #272	; 0x110
 80011b4:	667b      	str	r3, [r7, #100]	; 0x64
	layer0_config.Backcolor.Blue = 0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
	layer0_config.Backcolor.Green = 0;
 80011bc:	2300      	movs	r3, #0
 80011be:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	layer0_config.Backcolor.Red = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
	if(HAL_LTDC_ConfigLayer(&hltdc, &layer0_config, 0) != HAL_OK){
 80011c8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011cc:	2200      	movs	r2, #0
 80011ce:	4619      	mov	r1, r3
 80011d0:	4822      	ldr	r0, [pc, #136]	; (800125c <LCD_update+0x130>)
 80011d2:	f003 fe95 	bl	8004f00 <HAL_LTDC_ConfigLayer>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <LCD_update+0xb4>
		return 1;
 80011dc:	2301      	movs	r3, #1
 80011de:	e033      	b.n	8001248 <LCD_update+0x11c>
	}

	layer1_config.WindowX0 = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	607b      	str	r3, [r7, #4]
	layer1_config.WindowX1 = 480;
 80011e4:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80011e8:	60bb      	str	r3, [r7, #8]
	layer1_config.WindowY0 = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
	layer1_config.WindowY1 = 272;
 80011ee:	f44f 7388 	mov.w	r3, #272	; 0x110
 80011f2:	613b      	str	r3, [r7, #16]
	layer1_config.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
	layer1_config.Alpha = 255;
 80011f8:	23ff      	movs	r3, #255	; 0xff
 80011fa:	61bb      	str	r3, [r7, #24]
	layer1_config.Alpha0 = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61fb      	str	r3, [r7, #28]
	layer1_config.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001200:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001204:	623b      	str	r3, [r7, #32]
	layer1_config.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001206:	2307      	movs	r3, #7
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
	layer1_config.FBStartAdress = address + LCD_L1_OFFSET;
 800120a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800120c:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001210:	62bb      	str	r3, [r7, #40]	; 0x28
	layer1_config.ImageWidth = 480;
 8001212:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001216:	62fb      	str	r3, [r7, #44]	; 0x2c
	layer1_config.ImageHeight = 272;
 8001218:	f44f 7388 	mov.w	r3, #272	; 0x110
 800121c:	633b      	str	r3, [r7, #48]	; 0x30
	layer1_config.Backcolor.Blue = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	layer1_config.Backcolor.Green = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	layer1_config.Backcolor.Red = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	if(HAL_LTDC_ConfigLayer(&hltdc, &layer1_config, 1) != HAL_OK){
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	2201      	movs	r2, #1
 8001234:	4619      	mov	r1, r3
 8001236:	4809      	ldr	r0, [pc, #36]	; (800125c <LCD_update+0x130>)
 8001238:	f003 fe62 	bl	8004f00 <HAL_LTDC_ConfigLayer>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <LCD_update+0x11a>
		return 1;
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <LCD_update+0x11c>
	}

	return 0;
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3770      	adds	r7, #112	; 0x70
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	200000e8 	.word	0x200000e8
 8001254:	c0200000 	.word	0xc0200000
 8001258:	200000e4 	.word	0x200000e4
 800125c:	20000238 	.word	0x20000238

08001260 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	460a      	mov	r2, r1
 800126a:	80fb      	strh	r3, [r7, #6]
 800126c:	4613      	mov	r3, r2
 800126e:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8001270:	2300      	movs	r3, #0
 8001272:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8001274:	4a14      	ldr	r2, [pc, #80]	; (80012c8 <BSP_TS_Init+0x68>)
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 800127a:	4a14      	ldr	r2, [pc, #80]	; (80012cc <BSP_TS_Init+0x6c>)
 800127c:	88bb      	ldrh	r3, [r7, #4]
 800127e:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8001280:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <BSP_TS_Init+0x70>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2070      	movs	r0, #112	; 0x70
 8001286:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8001288:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <BSP_TS_Init+0x70>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	2070      	movs	r0, #112	; 0x70
 800128e:	4798      	blx	r3
 8001290:	4603      	mov	r3, r0
 8001292:	2b51      	cmp	r3, #81	; 0x51
 8001294:	d111      	bne.n	80012ba <BSP_TS_Init+0x5a>
  {
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <BSP_TS_Init+0x74>)
 8001298:	4a0d      	ldr	r2, [pc, #52]	; (80012d0 <BSP_TS_Init+0x70>)
 800129a:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 800129c:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <BSP_TS_Init+0x78>)
 800129e:	2270      	movs	r2, #112	; 0x70
 80012a0:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <BSP_TS_Init+0x7c>)
 80012a4:	2208      	movs	r2, #8
 80012a6:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 80012a8:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <BSP_TS_Init+0x74>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	4a0a      	ldr	r2, [pc, #40]	; (80012d8 <BSP_TS_Init+0x78>)
 80012b0:	7812      	ldrb	r2, [r2, #0]
 80012b2:	b292      	uxth	r2, r2
 80012b4:	4610      	mov	r0, r2
 80012b6:	4798      	blx	r3
 80012b8:	e001      	b.n	80012be <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 80012ba:	2303      	movs	r3, #3
 80012bc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80012be:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200000f0 	.word	0x200000f0
 80012cc:	200000f2 	.word	0x200000f2
 80012d0:	20000000 	.word	0x20000000
 80012d4:	200000ec 	.word	0x200000ec
 80012d8:	200000f5 	.word	0x200000f5
 80012dc:	200000f4 	.word	0x200000f4

080012e0 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b097      	sub	sp, #92	; 0x5c
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 80012e8:	2300      	movs	r3, #0
 80012ea:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 80012fa:	4b97      	ldr	r3, [pc, #604]	; (8001558 <BSP_TS_GetState+0x278>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	4a96      	ldr	r2, [pc, #600]	; (800155c <BSP_TS_GetState+0x27c>)
 8001302:	7812      	ldrb	r2, [r2, #0]
 8001304:	b292      	uxth	r2, r2
 8001306:	4610      	mov	r0, r2
 8001308:	4798      	blx	r3
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	701a      	strb	r2, [r3, #0]

  if(TS_State->touchDetected)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	f000 81a8 	beq.w	800166c <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 800131c:	2300      	movs	r3, #0
 800131e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001320:	e197      	b.n	8001652 <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8001322:	4b8d      	ldr	r3, [pc, #564]	; (8001558 <BSP_TS_GetState+0x278>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	4a8c      	ldr	r2, [pc, #560]	; (800155c <BSP_TS_GetState+0x27c>)
 800132a:	7812      	ldrb	r2, [r2, #0]
 800132c:	b290      	uxth	r0, r2
 800132e:	f107 0120 	add.w	r1, r7, #32
 8001332:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001334:	0052      	lsls	r2, r2, #1
 8001336:	188c      	adds	r4, r1, r2
 8001338:	f107 0114 	add.w	r1, r7, #20
 800133c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800133e:	0052      	lsls	r2, r2, #1
 8001340:	440a      	add	r2, r1
 8001342:	4621      	mov	r1, r4
 8001344:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8001346:	4b86      	ldr	r3, [pc, #536]	; (8001560 <BSP_TS_GetState+0x280>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d11b      	bne.n	8001386 <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 800134e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001356:	4413      	add	r3, r2
 8001358:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800135c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001364:	440b      	add	r3, r1
 8001366:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 800136a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001372:	4413      	add	r3, r2
 8001374:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8001378:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001380:	440b      	add	r3, r1
 8001382:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8001386:	4b76      	ldr	r3, [pc, #472]	; (8001560 <BSP_TS_GetState+0x280>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d010      	beq.n	80013b4 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 8001392:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800139a:	4413      	add	r3, r2
 800139c:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 80013a0:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80013ae:	440b      	add	r3, r1
 80013b0:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 80013b4:	4b6a      	ldr	r3, [pc, #424]	; (8001560 <BSP_TS_GetState+0x280>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d010      	beq.n	80013e2 <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 80013c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80013c8:	4413      	add	r3, r2
 80013ca:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80013ce:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80013dc:	440b      	add	r3, r1
 80013de:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 80013e2:	4b5f      	ldr	r3, [pc, #380]	; (8001560 <BSP_TS_GetState+0x280>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	f003 0308 	and.w	r3, r3, #8
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d01b      	beq.n	8001426 <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 80013ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80013f6:	4413      	add	r3, r2
 80013f8:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80013fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001404:	440b      	add	r3, r1
 8001406:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 800140a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001412:	4413      	add	r3, r2
 8001414:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8001418:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001420:	440b      	add	r3, r1
 8001422:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8001426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800142e:	4413      	add	r3, r2
 8001430:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001434:	4619      	mov	r1, r3
 8001436:	4a4b      	ldr	r2, [pc, #300]	; (8001564 <BSP_TS_GetState+0x284>)
 8001438:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800143a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800143e:	4299      	cmp	r1, r3
 8001440:	d90e      	bls.n	8001460 <BSP_TS_GetState+0x180>
 8001442:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800144a:	4413      	add	r3, r2
 800144c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8001450:	4944      	ldr	r1, [pc, #272]	; (8001564 <BSP_TS_GetState+0x284>)
 8001452:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001454:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001458:	b29b      	uxth	r3, r3
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	b29b      	uxth	r3, r3
 800145e:	e00d      	b.n	800147c <BSP_TS_GetState+0x19c>
 8001460:	4a40      	ldr	r2, [pc, #256]	; (8001564 <BSP_TS_GetState+0x284>)
 8001462:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001468:	b29a      	uxth	r2, r3
 800146a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001472:	440b      	add	r3, r1
 8001474:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	b29b      	uxth	r3, r3
 800147c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8001480:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001488:	4413      	add	r3, r2
 800148a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800148e:	4619      	mov	r1, r3
 8001490:	4a35      	ldr	r2, [pc, #212]	; (8001568 <BSP_TS_GetState+0x288>)
 8001492:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001498:	4299      	cmp	r1, r3
 800149a:	d90e      	bls.n	80014ba <BSP_TS_GetState+0x1da>
 800149c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80014a4:	4413      	add	r3, r2
 80014a6:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 80014aa:	492f      	ldr	r1, [pc, #188]	; (8001568 <BSP_TS_GetState+0x288>)
 80014ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	e00d      	b.n	80014d6 <BSP_TS_GetState+0x1f6>
 80014ba:	4a2b      	ldr	r2, [pc, #172]	; (8001568 <BSP_TS_GetState+0x288>)
 80014bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80014cc:	440b      	add	r3, r1
 80014ce:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 80014da:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80014de:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80014e2:	4413      	add	r3, r2
 80014e4:	2b05      	cmp	r3, #5
 80014e6:	dd17      	ble.n	8001518 <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 80014e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80014f0:	4413      	add	r3, r2
 80014f2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80014f6:	4619      	mov	r1, r3
 80014f8:	4a1a      	ldr	r2, [pc, #104]	; (8001564 <BSP_TS_GetState+0x284>)
 80014fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8001500:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001508:	4413      	add	r3, r2
 800150a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800150e:	4619      	mov	r1, r3
 8001510:	4a15      	ldr	r2, [pc, #84]	; (8001568 <BSP_TS_GetState+0x288>)
 8001512:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001514:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <BSP_TS_GetState+0x27c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b70      	cmp	r3, #112	; 0x70
 800151e:	d125      	bne.n	800156c <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 8001520:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001528:	4413      	add	r3, r2
 800152a:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4413      	add	r3, r2
 8001536:	460a      	mov	r2, r1
 8001538:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 800153a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001542:	4413      	add	r3, r2
 8001544:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800154c:	3304      	adds	r3, #4
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4413      	add	r3, r2
 8001552:	460a      	mov	r2, r1
 8001554:	809a      	strh	r2, [r3, #4]
 8001556:	e02c      	b.n	80015b2 <BSP_TS_GetState+0x2d2>
 8001558:	200000ec 	.word	0x200000ec
 800155c:	200000f5 	.word	0x200000f5
 8001560:	200000f4 	.word	0x200000f4
 8001564:	200000f8 	.word	0x200000f8
 8001568:	2000010c 	.word	0x2000010c
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 800156c:	4b42      	ldr	r3, [pc, #264]	; (8001678 <BSP_TS_GetState+0x398>)
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	4619      	mov	r1, r3
 8001572:	4a42      	ldr	r2, [pc, #264]	; (800167c <BSP_TS_GetState+0x39c>)
 8001574:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157a:	fb03 f301 	mul.w	r3, r3, r1
 800157e:	0b1b      	lsrs	r3, r3, #12
 8001580:	b299      	uxth	r1, r3
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	4413      	add	r3, r2
 800158a:	460a      	mov	r2, r1
 800158c:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 800158e:	4b3c      	ldr	r3, [pc, #240]	; (8001680 <BSP_TS_GetState+0x3a0>)
 8001590:	881b      	ldrh	r3, [r3, #0]
 8001592:	4619      	mov	r1, r3
 8001594:	4a3b      	ldr	r2, [pc, #236]	; (8001684 <BSP_TS_GetState+0x3a4>)
 8001596:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800159c:	fb03 f301 	mul.w	r3, r3, r1
 80015a0:	0b1b      	lsrs	r3, r3, #12
 80015a2:	b299      	uxth	r1, r3
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015a8:	3304      	adds	r3, #4
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	4413      	add	r3, r2
 80015ae:	460a      	mov	r2, r1
 80015b0:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 80015b2:	4b35      	ldr	r3, [pc, #212]	; (8001688 <BSP_TS_GetState+0x3a8>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	b298      	uxth	r0, r3
 80015b8:	f107 010c 	add.w	r1, r7, #12
 80015bc:	f107 0210 	add.w	r2, r7, #16
 80015c0:	f107 0308 	add.w	r3, r7, #8
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	460b      	mov	r3, r1
 80015c8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80015ca:	f7ff fa19 	bl	8000a00 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	b2d9      	uxtb	r1, r3
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015d6:	4413      	add	r3, r2
 80015d8:	3316      	adds	r3, #22
 80015da:	460a      	mov	r2, r1
 80015dc:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	b2d9      	uxtb	r1, r3
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015e6:	4413      	add	r3, r2
 80015e8:	3320      	adds	r3, #32
 80015ea:	460a      	mov	r2, r1
 80015ec:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	2b03      	cmp	r3, #3
 80015f2:	d827      	bhi.n	8001644 <BSP_TS_GetState+0x364>
 80015f4:	a201      	add	r2, pc, #4	; (adr r2, 80015fc <BSP_TS_GetState+0x31c>)
 80015f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fa:	bf00      	nop
 80015fc:	0800160d 	.word	0x0800160d
 8001600:	0800161b 	.word	0x0800161b
 8001604:	08001629 	.word	0x08001629
 8001608:	08001637 	.word	0x08001637
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001610:	4413      	add	r3, r2
 8001612:	331b      	adds	r3, #27
 8001614:	2201      	movs	r2, #1
 8001616:	701a      	strb	r2, [r3, #0]
          break;
 8001618:	e018      	b.n	800164c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800161e:	4413      	add	r3, r2
 8001620:	331b      	adds	r3, #27
 8001622:	2202      	movs	r2, #2
 8001624:	701a      	strb	r2, [r3, #0]
          break;
 8001626:	e011      	b.n	800164c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800162c:	4413      	add	r3, r2
 800162e:	331b      	adds	r3, #27
 8001630:	2203      	movs	r2, #3
 8001632:	701a      	strb	r2, [r3, #0]
          break;
 8001634:	e00a      	b.n	800164c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800163a:	4413      	add	r3, r2
 800163c:	331b      	adds	r3, #27
 800163e:	2200      	movs	r2, #0
 8001640:	701a      	strb	r2, [r3, #0]
          break;
 8001642:	e003      	b.n	800164c <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 800164a:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 800164c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800164e:	3301      	adds	r3, #1
 8001650:	64bb      	str	r3, [r7, #72]	; 0x48
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	461a      	mov	r2, r3
 8001658:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800165a:	4293      	cmp	r3, r2
 800165c:	f4ff ae61 	bcc.w	8001322 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f000 f813 	bl	800168c <BSP_TS_Get_GestureId>
 8001666:	4603      	mov	r3, r0
 8001668:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 800166c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8001670:	4618      	mov	r0, r3
 8001672:	3754      	adds	r7, #84	; 0x54
 8001674:	46bd      	mov	sp, r7
 8001676:	bd90      	pop	{r4, r7, pc}
 8001678:	200000f0 	.word	0x200000f0
 800167c:	200000f8 	.word	0x200000f8
 8001680:	200000f2 	.word	0x200000f2
 8001684:	2000010c 	.word	0x2000010c
 8001688:	200000f5 	.word	0x200000f5

0800168c <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8001698:	2300      	movs	r3, #0
 800169a:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 800169c:	4b3b      	ldr	r3, [pc, #236]	; (800178c <BSP_TS_Get_GestureId+0x100>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	f107 0208 	add.w	r2, r7, #8
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff f990 	bl	80009ce <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	2b49      	cmp	r3, #73	; 0x49
 80016b2:	d05e      	beq.n	8001772 <BSP_TS_Get_GestureId+0xe6>
 80016b4:	2b49      	cmp	r3, #73	; 0x49
 80016b6:	d860      	bhi.n	800177a <BSP_TS_Get_GestureId+0xee>
 80016b8:	2b1c      	cmp	r3, #28
 80016ba:	d83f      	bhi.n	800173c <BSP_TS_Get_GestureId+0xb0>
 80016bc:	2b1c      	cmp	r3, #28
 80016be:	d85c      	bhi.n	800177a <BSP_TS_Get_GestureId+0xee>
 80016c0:	a201      	add	r2, pc, #4	; (adr r2, 80016c8 <BSP_TS_Get_GestureId+0x3c>)
 80016c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c6:	bf00      	nop
 80016c8:	08001743 	.word	0x08001743
 80016cc:	0800177b 	.word	0x0800177b
 80016d0:	0800177b 	.word	0x0800177b
 80016d4:	0800177b 	.word	0x0800177b
 80016d8:	0800177b 	.word	0x0800177b
 80016dc:	0800177b 	.word	0x0800177b
 80016e0:	0800177b 	.word	0x0800177b
 80016e4:	0800177b 	.word	0x0800177b
 80016e8:	0800177b 	.word	0x0800177b
 80016ec:	0800177b 	.word	0x0800177b
 80016f0:	0800177b 	.word	0x0800177b
 80016f4:	0800177b 	.word	0x0800177b
 80016f8:	0800177b 	.word	0x0800177b
 80016fc:	0800177b 	.word	0x0800177b
 8001700:	0800177b 	.word	0x0800177b
 8001704:	0800177b 	.word	0x0800177b
 8001708:	0800174b 	.word	0x0800174b
 800170c:	0800177b 	.word	0x0800177b
 8001710:	0800177b 	.word	0x0800177b
 8001714:	0800177b 	.word	0x0800177b
 8001718:	08001753 	.word	0x08001753
 800171c:	0800177b 	.word	0x0800177b
 8001720:	0800177b 	.word	0x0800177b
 8001724:	0800177b 	.word	0x0800177b
 8001728:	0800175b 	.word	0x0800175b
 800172c:	0800177b 	.word	0x0800177b
 8001730:	0800177b 	.word	0x0800177b
 8001734:	0800177b 	.word	0x0800177b
 8001738:	08001763 	.word	0x08001763
 800173c:	2b40      	cmp	r3, #64	; 0x40
 800173e:	d014      	beq.n	800176a <BSP_TS_Get_GestureId+0xde>
 8001740:	e01b      	b.n	800177a <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8001748:	e01a      	b.n	8001780 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2201      	movs	r2, #1
 800174e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8001750:	e016      	b.n	8001780 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2202      	movs	r2, #2
 8001756:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8001758:	e012      	b.n	8001780 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2203      	movs	r2, #3
 800175e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8001760:	e00e      	b.n	8001780 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2204      	movs	r2, #4
 8001766:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8001768:	e00a      	b.n	8001780 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2205      	movs	r2, #5
 800176e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8001770:	e006      	b.n	8001780 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2206      	movs	r2, #6
 8001776:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8001778:	e002      	b.n	8001780 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	73fb      	strb	r3, [r7, #15]
      break;
 800177e:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8001780:	7bfb      	ldrb	r3, [r7, #15]
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	200000f5 	.word	0x200000f5

08001790 <I2Cx_MspInit>:

static I2C_HandleTypeDef hI2cAudioHandler = {0};


static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08a      	sub	sp, #40	; 0x28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]

    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001798:	4b28      	ldr	r3, [pc, #160]	; (800183c <I2Cx_MspInit+0xac>)
 800179a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179c:	4a27      	ldr	r2, [pc, #156]	; (800183c <I2Cx_MspInit+0xac>)
 800179e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017a2:	6313      	str	r3, [r2, #48]	; 0x30
 80017a4:	4b25      	ldr	r3, [pc, #148]	; (800183c <I2Cx_MspInit+0xac>)
 80017a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ac:	613b      	str	r3, [r7, #16]
 80017ae:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80017b0:	2380      	movs	r3, #128	; 0x80
 80017b2:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80017b4:	2312      	movs	r3, #18
 80017b6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80017bc:	2302      	movs	r3, #2
 80017be:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80017c0:	2304      	movs	r3, #4
 80017c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4619      	mov	r1, r3
 80017ca:	481d      	ldr	r0, [pc, #116]	; (8001840 <I2Cx_MspInit+0xb0>)
 80017cc:	f001 fc48 	bl	8003060 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80017d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017d4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	4619      	mov	r1, r3
 80017dc:	4818      	ldr	r0, [pc, #96]	; (8001840 <I2Cx_MspInit+0xb0>)
 80017de:	f001 fc3f 	bl	8003060 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80017e2:	4b16      	ldr	r3, [pc, #88]	; (800183c <I2Cx_MspInit+0xac>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	4a15      	ldr	r2, [pc, #84]	; (800183c <I2Cx_MspInit+0xac>)
 80017e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80017ec:	6413      	str	r3, [r2, #64]	; 0x40
 80017ee:	4b13      	ldr	r3, [pc, #76]	; (800183c <I2Cx_MspInit+0xac>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <I2Cx_MspInit+0xac>)
 80017fc:	6a1b      	ldr	r3, [r3, #32]
 80017fe:	4a0f      	ldr	r2, [pc, #60]	; (800183c <I2Cx_MspInit+0xac>)
 8001800:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001804:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8001806:	4b0d      	ldr	r3, [pc, #52]	; (800183c <I2Cx_MspInit+0xac>)
 8001808:	6a1b      	ldr	r3, [r3, #32]
 800180a:	4a0c      	ldr	r2, [pc, #48]	; (800183c <I2Cx_MspInit+0xac>)
 800180c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001810:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	210f      	movs	r1, #15
 8001816:	2048      	movs	r0, #72	; 0x48
 8001818:	f001 fbad 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 800181c:	2048      	movs	r0, #72	; 0x48
 800181e:	f001 fbc6 	bl	8002fae <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	210f      	movs	r1, #15
 8001826:	2049      	movs	r0, #73	; 0x49
 8001828:	f001 fba5 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 800182c:	2049      	movs	r0, #73	; 0x49
 800182e:	f001 fbbe 	bl	8002fae <HAL_NVIC_EnableIRQ>

}
 8001832:	bf00      	nop
 8001834:	3728      	adds	r7, #40	; 0x28
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40023800 	.word	0x40023800
 8001840:	40021c00 	.word	0x40021c00

08001844 <I2Cx_Init>:


static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f002 fa82 	bl	8003d56 <HAL_I2C_GetState>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d11d      	bne.n	8001894 <I2Cx_Init+0x50>
  {
	 i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4a10      	ldr	r2, [pc, #64]	; (800189c <I2Cx_Init+0x58>)
 800185c:	601a      	str	r2, [r3, #0]

    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a0f      	ldr	r2, [pc, #60]	; (80018a0 <I2Cx_Init+0x5c>)
 8001862:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2201      	movs	r2, #1
 800186e:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2200      	movs	r2, #0
 800187a:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2200      	movs	r2, #0
 8001880:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff ff81 	bl	8001790 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f001 feb8 	bl	8003604 <HAL_I2C_Init>
  }
}
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40005c00 	.word	0x40005c00
 80018a0:	40912732 	.word	0x40912732

080018a4 <I2Cx_Error>:

static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f001 ff37 	bl	8003724 <HAL_I2C_DeInit>

  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f7ff ffc4 	bl	8001844 <I2Cx_Init>
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08a      	sub	sp, #40	; 0x28
 80018c8:	af04      	add	r7, sp, #16
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	4608      	mov	r0, r1
 80018ce:	4611      	mov	r1, r2
 80018d0:	461a      	mov	r2, r3
 80018d2:	4603      	mov	r3, r0
 80018d4:	72fb      	strb	r3, [r7, #11]
 80018d6:	460b      	mov	r3, r1
 80018d8:	813b      	strh	r3, [r7, #8]
 80018da:	4613      	mov	r3, r2
 80018dc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80018de:	2300      	movs	r3, #0
 80018e0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80018e2:	7afb      	ldrb	r3, [r7, #11]
 80018e4:	b299      	uxth	r1, r3
 80018e6:	88f8      	ldrh	r0, [r7, #6]
 80018e8:	893a      	ldrh	r2, [r7, #8]
 80018ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ee:	9302      	str	r3, [sp, #8]
 80018f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	6a3b      	ldr	r3, [r7, #32]
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	4603      	mov	r3, r0
 80018fa:	68f8      	ldr	r0, [r7, #12]
 80018fc:	f001 ff42 	bl	8003784 <HAL_I2C_Mem_Write>
 8001900:	4603      	mov	r3, r0
 8001902:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001904:	7dfb      	ldrb	r3, [r7, #23]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d004      	beq.n	8001914 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800190a:	7afb      	ldrb	r3, [r7, #11]
 800190c:	4619      	mov	r1, r3
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	f7ff ffc8 	bl	80018a4 <I2Cx_Error>
  }
  return status;
 8001914:	7dfb      	ldrb	r3, [r7, #23]
}
 8001916:	4618      	mov	r0, r3
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b08a      	sub	sp, #40	; 0x28
 8001922:	af04      	add	r7, sp, #16
 8001924:	60f8      	str	r0, [r7, #12]
 8001926:	4608      	mov	r0, r1
 8001928:	4611      	mov	r1, r2
 800192a:	461a      	mov	r2, r3
 800192c:	4603      	mov	r3, r0
 800192e:	72fb      	strb	r3, [r7, #11]
 8001930:	460b      	mov	r3, r1
 8001932:	813b      	strh	r3, [r7, #8]
 8001934:	4613      	mov	r3, r2
 8001936:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800193c:	7afb      	ldrb	r3, [r7, #11]
 800193e:	b299      	uxth	r1, r3
 8001940:	88f8      	ldrh	r0, [r7, #6]
 8001942:	893a      	ldrh	r2, [r7, #8]
 8001944:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001948:	9302      	str	r3, [sp, #8]
 800194a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800194c:	9301      	str	r3, [sp, #4]
 800194e:	6a3b      	ldr	r3, [r7, #32]
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	4603      	mov	r3, r0
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	f002 f829 	bl	80039ac <HAL_I2C_Mem_Read>
 800195a:	4603      	mov	r3, r0
 800195c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800195e:	7dfb      	ldrb	r3, [r7, #23]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d004      	beq.n	800196e <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001964:	7afb      	ldrb	r3, [r7, #11]
 8001966:	4619      	mov	r1, r3
 8001968:	68f8      	ldr	r0, [r7, #12]
 800196a:	f7ff ff9b 	bl	80018a4 <I2Cx_Error>
  }
  return status;
 800196e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <TS_IO_Init+0x10>)
 800197e:	f7ff ff61 	bl	8001844 <I2Cx_Init>
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000120 	.word	0x20000120

0800198c <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af02      	add	r7, sp, #8
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
 8001996:	460b      	mov	r3, r1
 8001998:	71bb      	strb	r3, [r7, #6]
 800199a:	4613      	mov	r3, r2
 800199c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800199e:	79bb      	ldrb	r3, [r7, #6]
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	79f9      	ldrb	r1, [r7, #7]
 80019a4:	2301      	movs	r3, #1
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	1d7b      	adds	r3, r7, #5
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	2301      	movs	r3, #1
 80019ae:	4803      	ldr	r0, [pc, #12]	; (80019bc <TS_IO_Write+0x30>)
 80019b0:	f7ff ff88 	bl	80018c4 <I2Cx_WriteMultiple>
}
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000120 	.word	0x20000120

080019c0 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af02      	add	r7, sp, #8
 80019c6:	4603      	mov	r3, r0
 80019c8:	460a      	mov	r2, r1
 80019ca:	71fb      	strb	r3, [r7, #7]
 80019cc:	4613      	mov	r3, r2
 80019ce:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80019d4:	79bb      	ldrb	r3, [r7, #6]
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	79f9      	ldrb	r1, [r7, #7]
 80019da:	2301      	movs	r3, #1
 80019dc:	9301      	str	r3, [sp, #4]
 80019de:	f107 030f 	add.w	r3, r7, #15
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	2301      	movs	r3, #1
 80019e6:	4804      	ldr	r0, [pc, #16]	; (80019f8 <TS_IO_Read+0x38>)
 80019e8:	f7ff ff99 	bl	800191e <I2Cx_ReadMultiple>

  return read_value;
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000120 	.word	0x20000120

080019fc <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f001 f993 	bl	8002d30 <HAL_Delay>
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <app_Init>:
uint8_t tim7_flag = 0;
uint8_t log_temp = 0;
uint16_t display_value = 0;

void app_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
	 LCD_init(on_lcd_draw);
 8001a18:	480c      	ldr	r0, [pc, #48]	; (8001a4c <app_Init+0x38>)
 8001a1a:	f7ff fb69 	bl	80010f0 <LCD_init>
	 HAL_Delay(200);
 8001a1e:	20c8      	movs	r0, #200	; 0xc8
 8001a20:	f001 f986 	bl	8002d30 <HAL_Delay>
	 first_display(LCD_FB_START_ADDRESS);
 8001a24:	f04f 4040 	mov.w	r0, #3221225472	; 0xc0000000
 8001a28:	f000 fa34 	bl	8001e94 <first_display>
	 BSP_TS_Init(480, 272);
 8001a2c:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001a30:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001a34:	f7ff fc14 	bl	8001260 <BSP_TS_Init>
	 HAL_TIM_Base_Start_IT(&htim6);
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <app_Init+0x3c>)
 8001a3a:	f004 fda7 	bl	800658c <HAL_TIM_Base_Start_IT>
	 HAL_TIM_Base_Start_IT(&htim7);
 8001a3e:	4805      	ldr	r0, [pc, #20]	; (8001a54 <app_Init+0x40>)
 8001a40:	f004 fda4 	bl	800658c <HAL_TIM_Base_Start_IT>
	 lps25h_Init();
 8001a44:	f7fe fdd4 	bl	80005f0 <lps25h_Init>
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	08001a65 	.word	0x08001a65
 8001a50:	200002e0 	.word	0x200002e0
 8001a54:	20000360 	.word	0x20000360

08001a58 <app_loop>:

void app_loop(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	LCD_update();
 8001a5c:	f7ff fb66 	bl	800112c <LCD_update>
}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <on_lcd_draw>:

void on_lcd_draw(uint32_t addr){
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]

	switch(state)
 8001a6c:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <on_lcd_draw+0x30>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d002      	beq.n	8001a7c <on_lcd_draw+0x18>
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d004      	beq.n	8001a84 <on_lcd_draw+0x20>
	case DISPLAY_CHART:
		dashboard_chart(addr);
		break;
	}

}
 8001a7a:	e007      	b.n	8001a8c <on_lcd_draw+0x28>
		dashboard_record(addr);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f000 f963 	bl	8001d48 <dashboard_record>
		break;
 8001a82:	e003      	b.n	8001a8c <on_lcd_draw+0x28>
		dashboard_chart(addr);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f88d 	bl	8001ba4 <dashboard_chart>
		break;
 8001a8a:	bf00      	nop
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	2000016c 	.word	0x2000016c

08001a98 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	if (htim == &htim6) {
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4a2b      	ldr	r2, [pc, #172]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d122      	bne.n	8001aee <HAL_TIM_PeriodElapsedCallback+0x56>

		BSP_TS_GetState(&touch_state);
 8001aa8:	482a      	ldr	r0, [pc, #168]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001aaa:	f7ff fc19 	bl	80012e0 <BSP_TS_GetState>
			if(touch_state.touchDetected)
 8001aae:	4b29      	ldr	r3, [pc, #164]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d01b      	beq.n	8001aee <HAL_TIM_PeriodElapsedCallback+0x56>
			{
				uint16_t x = touch_state.touchX[0];
 8001ab6:	4b27      	ldr	r3, [pc, #156]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001ab8:	885b      	ldrh	r3, [r3, #2]
 8001aba:	81fb      	strh	r3, [r7, #14]
				uint16_t y = touch_state.touchY[0];
 8001abc:	4b25      	ldr	r3, [pc, #148]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001abe:	899b      	ldrh	r3, [r3, #12]
 8001ac0:	81bb      	strh	r3, [r7, #12]
				switch(state)
 8001ac2:	4b25      	ldr	r3, [pc, #148]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d002      	beq.n	8001ad2 <HAL_TIM_PeriodElapsedCallback+0x3a>
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d007      	beq.n	8001ae0 <HAL_TIM_PeriodElapsedCallback+0x48>
 8001ad0:	e00e      	b.n	8001af0 <HAL_TIM_PeriodElapsedCallback+0x58>
				{
				case DISPLAY_RECORD:
					logger_record(x,y);
 8001ad2:	89ba      	ldrh	r2, [r7, #12]
 8001ad4:	89fb      	ldrh	r3, [r7, #14]
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f000 f911 	bl	8001d00 <logger_record>
					break;
 8001ade:	e007      	b.n	8001af0 <HAL_TIM_PeriodElapsedCallback+0x58>
				case DISPLAY_CHART:
					logger_chart(x,y);
 8001ae0:	89ba      	ldrh	r2, [r7, #12]
 8001ae2:	89fb      	ldrh	r3, [r7, #14]
 8001ae4:	4611      	mov	r1, r2
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f000 f842 	bl	8001b70 <logger_chart>
					break;
 8001aec:	e000      	b.n	8001af0 <HAL_TIM_PeriodElapsedCallback+0x58>
				}
			}
 8001aee:	bf00      	nop
	}
	if (htim == &htim7)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a1a      	ldr	r2, [pc, #104]	; (8001b5c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d127      	bne.n	8001b48 <HAL_TIM_PeriodElapsedCallback+0xb0>
	{
		if (state == DISPLAY_CHART)
 8001af8:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d122      	bne.n	8001b48 <HAL_TIM_PeriodElapsedCallback+0xb0>
		{
			lps25h_readTemperatureC();
 8001b02:	f7fe fd95 	bl	8000630 <lps25h_readTemperatureC>
			temperature_data[log_temp] = (int)(alititude.temperature_C);
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001b08:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b10:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	461a      	mov	r2, r3
 8001b16:	ee17 3a90 	vmov	r3, s15
 8001b1a:	b299      	uxth	r1, r3
 8001b1c:	4b12      	ldr	r3, [pc, #72]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001b1e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			log_temp ++;
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	3301      	adds	r3, #1
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b2c:	701a      	strb	r2, [r3, #0]
			display_value ++;
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	3301      	adds	r3, #1
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b38:	801a      	strh	r2, [r3, #0]
			if(log_temp >= LOG_TEMP_DATA + 1)
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b0a      	cmp	r3, #10
 8001b40:	d902      	bls.n	8001b48 <HAL_TIM_PeriodElapsedCallback+0xb0>
//				temperature_data[5] = temperature_data[6];
//				temperature_data[6] = temperature_data[7];
//				temperature_data[7] = temperature_data[8];
//				temperature_data[8] = temperature_data[9];
//				log_temp = 9;
				log_temp = 0;
 8001b42:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8001b48:	bf00      	nop
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	200002e0 	.word	0x200002e0
 8001b54:	200001c0 	.word	0x200001c0
 8001b58:	2000016c 	.word	0x2000016c
 8001b5c:	20000360 	.word	0x20000360
 8001b60:	2000019c 	.word	0x2000019c
 8001b64:	20000186 	.word	0x20000186
 8001b68:	20000170 	.word	0x20000170
 8001b6c:	20000188 	.word	0x20000188

08001b70 <logger_chart>:

void logger_chart(uint16_t x, uint16_t y)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	460a      	mov	r2, r1
 8001b7a:	80fb      	strh	r3, [r7, #6]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	80bb      	strh	r3, [r7, #4]
	if(x > 360 && y < 60)
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001b86:	d905      	bls.n	8001b94 <logger_chart+0x24>
 8001b88:	88bb      	ldrh	r3, [r7, #4]
 8001b8a:	2b3b      	cmp	r3, #59	; 0x3b
 8001b8c:	d802      	bhi.n	8001b94 <logger_chart+0x24>
		state = DISPLAY_RECORD;
 8001b8e:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <logger_chart+0x30>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	2000016c 	.word	0x2000016c

08001ba4 <dashboard_chart>:
void dashboard_chart(uint32_t addr)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	; 0x28
 8001ba8:	af02      	add	r7, sp, #8
 8001baa:	6078      	str	r0, [r7, #4]
	LCD_clear(0x00000000, addr + LCD_L0_OFFSET);
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	2000      	movs	r0, #0
 8001bb0:	f7fe fffe 	bl	8000bb0 <LCD_clear>
	LCD_clear(0x00000000, addr + LCD_L1_OFFSET);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001bba:	4619      	mov	r1, r3
 8001bbc:	2000      	movs	r0, #0
 8001bbe:	f7fe fff7 	bl	8000bb0 <LCD_clear>
	LCD_draw_image_rle(chart, 0, 0, addr + LCD_L0_OFFSET, LCD_COLOR_NONE);
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4843      	ldr	r0, [pc, #268]	; (8001cdc <dashboard_chart+0x138>)
 8001bd0:	f7ff f9c4 	bl	8000f5c <LCD_draw_image_rle>
	LCD_draw_image_rle(back_pressed, 380, 20, addr + LCD_L1_OFFSET, LCD_COLOR_NONE);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001bda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001bde:	9200      	str	r2, [sp, #0]
 8001be0:	2214      	movs	r2, #20
 8001be2:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8001be6:	483e      	ldr	r0, [pc, #248]	; (8001ce0 <dashboard_chart+0x13c>)
 8001be8:	f7ff f9b8 	bl	8000f5c <LCD_draw_image_rle>

	for(uint8_t i = CHART_VERTICAL_NUMBER_1; i <= CHART_VERTICAL_NUMBER_10; i++)
 8001bec:	2300      	movs	r3, #0
 8001bee:	77fb      	strb	r3, [r7, #31]
 8001bf0:	e029      	b.n	8001c46 <dashboard_chart+0xa2>
	{
		char text[20] = {0};
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	f107 030c 	add.w	r3, r7, #12
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	60da      	str	r2, [r3, #12]
		sprintf(text, "%d", i + 1);
 8001c04:	7ffb      	ldrb	r3, [r7, #31]
 8001c06:	1c5a      	adds	r2, r3, #1
 8001c08:	f107 0308 	add.w	r3, r7, #8
 8001c0c:	4935      	ldr	r1, [pc, #212]	; (8001ce4 <dashboard_chart+0x140>)
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f005 f8fc 	bl	8006e0c <siprintf>
		LCD_draw_text_rle(text, (i + 1) * 35 + CHART_VERTICAL_0, CHART_HORIZONTAL_NUMBER, &font16, addr + LCD_L1_OFFSET);
 8001c14:	7ffb      	ldrb	r3, [r7, #31]
 8001c16:	3301      	adds	r3, #1
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	0092      	lsls	r2, r2, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	461a      	mov	r2, r3
 8001c22:	00d2      	lsls	r2, r2, #3
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	3328      	adds	r3, #40	; 0x28
 8001c2a:	b299      	uxth	r1, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001c32:	f107 0008 	add.w	r0, r7, #8
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	4b2b      	ldr	r3, [pc, #172]	; (8001ce8 <dashboard_chart+0x144>)
 8001c3a:	22f5      	movs	r2, #245	; 0xf5
 8001c3c:	f7ff f8f1 	bl	8000e22 <LCD_draw_text_rle>
	for(uint8_t i = CHART_VERTICAL_NUMBER_1; i <= CHART_VERTICAL_NUMBER_10; i++)
 8001c40:	7ffb      	ldrb	r3, [r7, #31]
 8001c42:	3301      	adds	r3, #1
 8001c44:	77fb      	strb	r3, [r7, #31]
 8001c46:	7ffb      	ldrb	r3, [r7, #31]
 8001c48:	2b09      	cmp	r3, #9
 8001c4a:	d9d2      	bls.n	8001bf2 <dashboard_chart+0x4e>
	}

	for(uint8_t i = 0; i < log_temp; i++)
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	77bb      	strb	r3, [r7, #30]
 8001c50:	e023      	b.n	8001c9a <dashboard_chart+0xf6>
		LCD_draw_point((i + 1) * 35 + CHART_VERTICAL_0, (232 - ((temperature_data[i] - 20)*12)), 5, LCD_COLOR_WHITE, addr + LCD_L1_OFFSET);
 8001c52:	7fbb      	ldrb	r3, [r7, #30]
 8001c54:	3301      	adds	r3, #1
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	461a      	mov	r2, r3
 8001c5a:	0092      	lsls	r2, r2, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	461a      	mov	r2, r3
 8001c60:	00d2      	lsls	r2, r2, #3
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	3328      	adds	r3, #40	; 0x28
 8001c68:	b298      	uxth	r0, r3
 8001c6a:	7fbb      	ldrb	r3, [r7, #30]
 8001c6c:	4a1f      	ldr	r2, [pc, #124]	; (8001cec <dashboard_chart+0x148>)
 8001c6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c72:	461a      	mov	r2, r3
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8001c80:	b299      	uxth	r1, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c8e:	2205      	movs	r2, #5
 8001c90:	f7fe ffbd 	bl	8000c0e <LCD_draw_point>
	for(uint8_t i = 0; i < log_temp; i++)
 8001c94:	7fbb      	ldrb	r3, [r7, #30]
 8001c96:	3301      	adds	r3, #1
 8001c98:	77bb      	strb	r3, [r7, #30]
 8001c9a:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <dashboard_chart+0x14c>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	7fba      	ldrb	r2, [r7, #30]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d3d6      	bcc.n	8001c52 <dashboard_chart+0xae>

	LCD_draw_text_rle("35", CHART_TEMP_VERTICAL, CHART_TEMPERATURE_30, &font16, addr + LCD_L0_OFFSET);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <dashboard_chart+0x144>)
 8001caa:	2234      	movs	r2, #52	; 0x34
 8001cac:	210a      	movs	r1, #10
 8001cae:	4811      	ldr	r0, [pc, #68]	; (8001cf4 <dashboard_chart+0x150>)
 8001cb0:	f7ff f8b7 	bl	8000e22 <LCD_draw_text_rle>
	LCD_draw_text_rle("30", CHART_TEMP_VERTICAL, CHART_TEMPERATURE_20, &font16, addr + LCD_L0_OFFSET);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	4b0b      	ldr	r3, [pc, #44]	; (8001ce8 <dashboard_chart+0x144>)
 8001cba:	2270      	movs	r2, #112	; 0x70
 8001cbc:	210a      	movs	r1, #10
 8001cbe:	480e      	ldr	r0, [pc, #56]	; (8001cf8 <dashboard_chart+0x154>)
 8001cc0:	f7ff f8af 	bl	8000e22 <LCD_draw_text_rle>
	LCD_draw_text_rle("25", CHART_TEMP_VERTICAL, CHART_TEMPERATURE_10, &font16, addr + LCD_L0_OFFSET);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <dashboard_chart+0x144>)
 8001cca:	22ac      	movs	r2, #172	; 0xac
 8001ccc:	210a      	movs	r1, #10
 8001cce:	480b      	ldr	r0, [pc, #44]	; (8001cfc <dashboard_chart+0x158>)
 8001cd0:	f7ff f8a7 	bl	8000e22 <LCD_draw_text_rle>


}
 8001cd4:	bf00      	nop
 8001cd6:	3720      	adds	r7, #32
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	08051d24 	.word	0x08051d24
 8001ce0:	080076d8 	.word	0x080076d8
 8001ce4:	08007680 	.word	0x08007680
 8001ce8:	2000002c 	.word	0x2000002c
 8001cec:	20000170 	.word	0x20000170
 8001cf0:	20000186 	.word	0x20000186
 8001cf4:	08007684 	.word	0x08007684
 8001cf8:	08007688 	.word	0x08007688
 8001cfc:	0800768c 	.word	0x0800768c

08001d00 <logger_record>:
void logger_record(uint16_t x, uint16_t y)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	460a      	mov	r2, r1
 8001d0a:	80fb      	strh	r3, [r7, #6]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	80bb      	strh	r3, [r7, #4]
	if(x < 100 && y < 60)
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	2b63      	cmp	r3, #99	; 0x63
 8001d14:	d80b      	bhi.n	8001d2e <logger_record+0x2e>
 8001d16:	88bb      	ldrh	r3, [r7, #4]
 8001d18:	2b3b      	cmp	r3, #59	; 0x3b
 8001d1a:	d808      	bhi.n	8001d2e <logger_record+0x2e>
	{
		display_value = 0;
 8001d1c:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <logger_record+0x3c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	801a      	strh	r2, [r3, #0]
		log_temp = 0;
 8001d22:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <logger_record+0x40>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
		state = DISPLAY_CHART;
 8001d28:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <logger_record+0x44>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	701a      	strb	r2, [r3, #0]
	}

}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000188 	.word	0x20000188
 8001d40:	20000186 	.word	0x20000186
 8001d44:	2000016c 	.word	0x2000016c

08001d48 <dashboard_record>:
void dashboard_record(uint32_t addr)
{
 8001d48:	b590      	push	{r4, r7, lr}
 8001d4a:	b08d      	sub	sp, #52	; 0x34
 8001d4c:	af04      	add	r7, sp, #16
 8001d4e:	6078      	str	r0, [r7, #4]
	LCD_clear(0x00000000, addr + LCD_L0_OFFSET);
 8001d50:	6879      	ldr	r1, [r7, #4]
 8001d52:	2000      	movs	r0, #0
 8001d54:	f7fe ff2c 	bl	8000bb0 <LCD_clear>
	LCD_clear(0x00000000, addr + LCD_L1_OFFSET);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001d5e:	4619      	mov	r1, r3
 8001d60:	2000      	movs	r0, #0
 8001d62:	f7fe ff25 	bl	8000bb0 <LCD_clear>
	LCD_draw_text_rle("Temperature", 120, 70, &font30, addr + LCD_L1_OFFSET);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	4b41      	ldr	r3, [pc, #260]	; (8001e74 <dashboard_record+0x12c>)
 8001d70:	2246      	movs	r2, #70	; 0x46
 8001d72:	2178      	movs	r1, #120	; 0x78
 8001d74:	4840      	ldr	r0, [pc, #256]	; (8001e78 <dashboard_record+0x130>)
 8001d76:	f7ff f854 	bl	8000e22 <LCD_draw_text_rle>
	uint32_t color = 0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61fb      	str	r3, [r7, #28]
	char text[20] = {0};
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	f107 030c 	add.w	r3, r7, #12
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
 8001d8c:	609a      	str	r2, [r3, #8]
 8001d8e:	60da      	str	r2, [r3, #12]

	temperature = (int)(alititude.temperature_C*10);
 8001d90:	4b3a      	ldr	r3, [pc, #232]	; (8001e7c <dashboard_record+0x134>)
 8001d92:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d96:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001da2:	ee17 3a90 	vmov	r3, s15
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4b35      	ldr	r3, [pc, #212]	; (8001e80 <dashboard_record+0x138>)
 8001daa:	801a      	strh	r2, [r3, #0]

	lps25h_readTemperatureC();
 8001dac:	f7fe fc40 	bl	8000630 <lps25h_readTemperatureC>
	sprintf(text, "%d,%d", temperature/10, temperature%10);
 8001db0:	4b33      	ldr	r3, [pc, #204]	; (8001e80 <dashboard_record+0x138>)
 8001db2:	881b      	ldrh	r3, [r3, #0]
 8001db4:	4a33      	ldr	r2, [pc, #204]	; (8001e84 <dashboard_record+0x13c>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	08db      	lsrs	r3, r3, #3
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	461c      	mov	r4, r3
 8001dc0:	4b2f      	ldr	r3, [pc, #188]	; (8001e80 <dashboard_record+0x138>)
 8001dc2:	881a      	ldrh	r2, [r3, #0]
 8001dc4:	4b2f      	ldr	r3, [pc, #188]	; (8001e84 <dashboard_record+0x13c>)
 8001dc6:	fba3 1302 	umull	r1, r3, r3, r2
 8001dca:	08d9      	lsrs	r1, r3, #3
 8001dcc:	460b      	mov	r3, r1
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	440b      	add	r3, r1
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	f107 0008 	add.w	r0, r7, #8
 8001ddc:	4622      	mov	r2, r4
 8001dde:	492a      	ldr	r1, [pc, #168]	; (8001e88 <dashboard_record+0x140>)
 8001de0:	f005 f814 	bl	8006e0c <siprintf>
	temperature = temperature/10;
 8001de4:	4b26      	ldr	r3, [pc, #152]	; (8001e80 <dashboard_record+0x138>)
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	4a26      	ldr	r2, [pc, #152]	; (8001e84 <dashboard_record+0x13c>)
 8001dea:	fba2 2303 	umull	r2, r3, r2, r3
 8001dee:	08db      	lsrs	r3, r3, #3
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b23      	ldr	r3, [pc, #140]	; (8001e80 <dashboard_record+0x138>)
 8001df4:	801a      	strh	r2, [r3, #0]

	if(temperature < 10)
 8001df6:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <dashboard_record+0x138>)
 8001df8:	881b      	ldrh	r3, [r3, #0]
 8001dfa:	2b09      	cmp	r3, #9
 8001dfc:	d802      	bhi.n	8001e04 <dashboard_record+0xbc>
	{
		color = LCD_COLOR_GREEN;
 8001dfe:	f04f 23ff 	mov.w	r3, #4278255360	; 0xff00ff00
 8001e02:	61fb      	str	r3, [r7, #28]
	}
	if(temperature >= 20 && temperature < 30)
 8001e04:	4b1e      	ldr	r3, [pc, #120]	; (8001e80 <dashboard_record+0x138>)
 8001e06:	881b      	ldrh	r3, [r3, #0]
 8001e08:	2b13      	cmp	r3, #19
 8001e0a:	d907      	bls.n	8001e1c <dashboard_record+0xd4>
 8001e0c:	4b1c      	ldr	r3, [pc, #112]	; (8001e80 <dashboard_record+0x138>)
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	2b1d      	cmp	r3, #29
 8001e12:	d803      	bhi.n	8001e1c <dashboard_record+0xd4>
	{
		color = LCD_COLOR_YELLOW;
 8001e14:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 8001e18:	61fb      	str	r3, [r7, #28]
 8001e1a:	e001      	b.n	8001e20 <dashboard_record+0xd8>
	}
	else
	{
		color = LCD_COLOR_ORANGE;
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	; (8001e8c <dashboard_record+0x144>)
 8001e1e:	61fb      	str	r3, [r7, #28]
	}
	LCD_draw_Rectangle(120, 120, 360, 200, 5, color, addr + LCD_L1_OFFSET);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001e26:	9302      	str	r3, [sp, #8]
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	9301      	str	r3, [sp, #4]
 8001e2c:	2305      	movs	r3, #5
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	23c8      	movs	r3, #200	; 0xc8
 8001e32:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8001e36:	2178      	movs	r1, #120	; 0x78
 8001e38:	2078      	movs	r0, #120	; 0x78
 8001e3a:	f7fe ffa4 	bl	8000d86 <LCD_draw_Rectangle>
	LCD_draw_text_rle(text, 200, 145, &font30, addr + LCD_L1_OFFSET);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001e44:	f107 0008 	add.w	r0, r7, #8
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <dashboard_record+0x12c>)
 8001e4c:	2291      	movs	r2, #145	; 0x91
 8001e4e:	21c8      	movs	r1, #200	; 0xc8
 8001e50:	f7fe ffe7 	bl	8000e22 <LCD_draw_text_rle>
	LCD_draw_image_rle(chart_pressed, 10, 20, addr + LCD_L1_OFFSET, LCD_COLOR_NONE);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001e5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e5e:	9200      	str	r2, [sp, #0]
 8001e60:	2214      	movs	r2, #20
 8001e62:	210a      	movs	r1, #10
 8001e64:	480a      	ldr	r0, [pc, #40]	; (8001e90 <dashboard_record+0x148>)
 8001e66:	f7ff f879 	bl	8000f5c <LCD_draw_image_rle>

}
 8001e6a:	bf00      	nop
 8001e6c:	3724      	adds	r7, #36	; 0x24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd90      	pop	{r4, r7, pc}
 8001e72:	bf00      	nop
 8001e74:	20000038 	.word	0x20000038
 8001e78:	08007690 	.word	0x08007690
 8001e7c:	2000019c 	.word	0x2000019c
 8001e80:	2000016e 	.word	0x2000016e
 8001e84:	cccccccd 	.word	0xcccccccd
 8001e88:	0800769c 	.word	0x0800769c
 8001e8c:	ffffa500 	.word	0xffffa500
 8001e90:	08008660 	.word	0x08008660

08001e94 <first_display>:
void first_display(uint32_t addr)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af02      	add	r7, sp, #8
 8001e9a:	6078      	str	r0, [r7, #4]
	 LCD_draw_text_rle("Przygotowane przez", 50, 80, &font30, addr + LCD_L0_OFFSET);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	9300      	str	r3, [sp, #0]
 8001ea0:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <first_display+0x84>)
 8001ea2:	2250      	movs	r2, #80	; 0x50
 8001ea4:	2132      	movs	r1, #50	; 0x32
 8001ea6:	481d      	ldr	r0, [pc, #116]	; (8001f1c <first_display+0x88>)
 8001ea8:	f7fe ffbb 	bl	8000e22 <LCD_draw_text_rle>
	 LCD_draw_text_rle("Lukasz Pyzik", 100, 150, &font30, addr + LCD_L0_OFFSET);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	4b19      	ldr	r3, [pc, #100]	; (8001f18 <first_display+0x84>)
 8001eb2:	2296      	movs	r2, #150	; 0x96
 8001eb4:	2164      	movs	r1, #100	; 0x64
 8001eb6:	481a      	ldr	r0, [pc, #104]	; (8001f20 <first_display+0x8c>)
 8001eb8:	f7fe ffb3 	bl	8000e22 <LCD_draw_text_rle>
	 HAL_Delay(3000);
 8001ebc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001ec0:	f000 ff36 	bl	8002d30 <HAL_Delay>
	 LCD_clear(0x00000000, addr + LCD_L0_OFFSET);
 8001ec4:	6879      	ldr	r1, [r7, #4]
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	f7fe fe72 	bl	8000bb0 <LCD_clear>
	 LCD_clear(0x00000000, addr + LCD_L1_OFFSET);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f7fe fe6b 	bl	8000bb0 <LCD_clear>
	 LCD_draw_image_rle(QRcode, (480-150)/2, (272-150)/2, addr + LCD_L1_OFFSET, LCD_COLOR_NONE);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001ee0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ee4:	9200      	str	r2, [sp, #0]
 8001ee6:	223d      	movs	r2, #61	; 0x3d
 8001ee8:	21a5      	movs	r1, #165	; 0xa5
 8001eea:	480e      	ldr	r0, [pc, #56]	; (8001f24 <first_display+0x90>)
 8001eec:	f7ff f836 	bl	8000f5c <LCD_draw_image_rle>
	 HAL_Delay(3000);
 8001ef0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001ef4:	f000 ff1c 	bl	8002d30 <HAL_Delay>
	 LCD_clear(0x00000000, addr + LCD_L0_OFFSET);
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	2000      	movs	r0, #0
 8001efc:	f7fe fe58 	bl	8000bb0 <LCD_clear>
	 LCD_clear(0x00000000, addr + LCD_L1_OFFSET);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f503 0380 	add.w	r3, r3, #4194304	; 0x400000
 8001f06:	4619      	mov	r1, r3
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f7fe fe51 	bl	8000bb0 <LCD_clear>
}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000038 	.word	0x20000038
 8001f1c:	080076a4 	.word	0x080076a4
 8001f20:	080076b8 	.word	0x080076b8
 8001f24:	0804cee8 	.word	0x0804cee8

08001f28 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001f2c:	f3bf 8f4f 	dsb	sy
}
 8001f30:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f32:	f3bf 8f6f 	isb	sy
}
 8001f36:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001f38:	4b0d      	ldr	r3, [pc, #52]	; (8001f70 <SCB_EnableICache+0x48>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001f40:	f3bf 8f4f 	dsb	sy
}
 8001f44:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f46:	f3bf 8f6f 	isb	sy
}
 8001f4a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001f4c:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <SCB_EnableICache+0x48>)
 8001f4e:	695b      	ldr	r3, [r3, #20]
 8001f50:	4a07      	ldr	r2, [pc, #28]	; (8001f70 <SCB_EnableICache+0x48>)
 8001f52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f56:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f58:	f3bf 8f4f 	dsb	sy
}
 8001f5c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f5e:	f3bf 8f6f 	isb	sy
}
 8001f62:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001f7a:	4b1f      	ldr	r3, [pc, #124]	; (8001ff8 <SCB_EnableDCache+0x84>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001f82:	f3bf 8f4f 	dsb	sy
}
 8001f86:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001f88:	4b1b      	ldr	r3, [pc, #108]	; (8001ff8 <SCB_EnableDCache+0x84>)
 8001f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f8e:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	0b5b      	lsrs	r3, r3, #13
 8001f94:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001f98:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	08db      	lsrs	r3, r3, #3
 8001f9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fa2:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001fac:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001fae:	68ba      	ldr	r2, [r7, #8]
 8001fb0:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001fb2:	4911      	ldr	r1, [pc, #68]	; (8001ff8 <SCB_EnableDCache+0x84>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	1e5a      	subs	r2, r3, #1
 8001fbe:	60ba      	str	r2, [r7, #8]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1ef      	bne.n	8001fa4 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	1e5a      	subs	r2, r3, #1
 8001fc8:	60fa      	str	r2, [r7, #12]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1e5      	bne.n	8001f9a <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8001fce:	f3bf 8f4f 	dsb	sy
}
 8001fd2:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <SCB_EnableDCache+0x84>)
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	4a07      	ldr	r2, [pc, #28]	; (8001ff8 <SCB_EnableDCache+0x84>)
 8001fda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fde:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001fe0:	f3bf 8f4f 	dsb	sy
}
 8001fe4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001fe6:	f3bf 8f6f 	isb	sy
}
 8001fea:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001fec:	bf00      	nop
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	e000ed00 	.word	0xe000ed00

08001ffc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8002000:	f7ff ff92 	bl	8001f28 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8002004:	f7ff ffb6 	bl	8001f74 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002008:	f000 fe35 	bl	8002c76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800200c:	f000 f812 	bl	8002034 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002010:	f000 fa68 	bl	80024e4 <MX_GPIO_Init>
  MX_FMC_Init();
 8002014:	f000 fa16 	bl	8002444 <MX_FMC_Init>
  MX_LTDC_Init();
 8002018:	f000 f8e8 	bl	80021ec <MX_LTDC_Init>
  MX_TIM6_Init();
 800201c:	f000 f9a4 	bl	8002368 <MX_TIM6_Init>
  MX_I2C1_Init();
 8002020:	f000 f8a4 	bl	800216c <MX_I2C1_Init>
  MX_TIM7_Init();
 8002024:	f000 f9d6 	bl	80023d4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  app_Init();
 8002028:	f7ff fcf4 	bl	8001a14 <app_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_loop();
 800202c:	f7ff fd14 	bl	8001a58 <app_loop>
 8002030:	e7fc      	b.n	800202c <main+0x30>
	...

08002034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b0b4      	sub	sp, #208	; 0xd0
 8002038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800203a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800203e:	2230      	movs	r2, #48	; 0x30
 8002040:	2100      	movs	r1, #0
 8002042:	4618      	mov	r0, r3
 8002044:	f004 feda 	bl	8006dfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002048:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002058:	f107 0308 	add.w	r3, r7, #8
 800205c:	2284      	movs	r2, #132	; 0x84
 800205e:	2100      	movs	r1, #0
 8002060:	4618      	mov	r0, r3
 8002062:	f004 fecb 	bl	8006dfc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002066:	4b3f      	ldr	r3, [pc, #252]	; (8002164 <SystemClock_Config+0x130>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	4a3e      	ldr	r2, [pc, #248]	; (8002164 <SystemClock_Config+0x130>)
 800206c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002070:	6413      	str	r3, [r2, #64]	; 0x40
 8002072:	4b3c      	ldr	r3, [pc, #240]	; (8002164 <SystemClock_Config+0x130>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207a:	607b      	str	r3, [r7, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800207e:	4b3a      	ldr	r3, [pc, #232]	; (8002168 <SystemClock_Config+0x134>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a39      	ldr	r2, [pc, #228]	; (8002168 <SystemClock_Config+0x134>)
 8002084:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	4b37      	ldr	r3, [pc, #220]	; (8002168 <SystemClock_Config+0x134>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002092:	603b      	str	r3, [r7, #0]
 8002094:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002096:	2301      	movs	r3, #1
 8002098:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800209c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020a4:	2302      	movs	r3, #2
 80020a6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 12;
 80020b2:	230c      	movs	r3, #12
 80020b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 192;
 80020b8:	23c0      	movs	r3, #192	; 0xc0
 80020ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020be:	2302      	movs	r3, #2
 80020c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80020c4:	2302      	movs	r3, #2
 80020c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020ca:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80020ce:	4618      	mov	r0, r3
 80020d0:	f003 f93e 	bl	8005350 <HAL_RCC_OscConfig>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80020da:	f000 fac5 	bl	8002668 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80020de:	f003 f8e7 	bl	80052b0 <HAL_PWREx_EnableOverDrive>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80020e8:	f000 fabe 	bl	8002668 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ec:	230f      	movs	r3, #15
 80020ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020f2:	2302      	movs	r3, #2
 80020f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020fe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002102:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002106:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800210a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800210e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002112:	2106      	movs	r1, #6
 8002114:	4618      	mov	r0, r3
 8002116:	f003 fbbf 	bl	8005898 <HAL_RCC_ClockConfig>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8002120:	f000 faa2 	bl	8002668 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_I2C1;
 8002124:	f244 0308 	movw	r3, #16392	; 0x4008
 8002128:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 55;
 800212a:	2337      	movs	r3, #55	; 0x37
 800212c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 3;
 800212e:	2303      	movs	r3, #3
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002132:	2302      	movs	r3, #2
 8002134:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8002136:	2300      	movs	r3, #0
 8002138:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800213a:	2301      	movs	r3, #1
 800213c:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800213e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002142:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002144:	2300      	movs	r3, #0
 8002146:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002148:	f107 0308 	add.w	r3, r7, #8
 800214c:	4618      	mov	r0, r3
 800214e:	f003 fd45 	bl	8005bdc <HAL_RCCEx_PeriphCLKConfig>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <SystemClock_Config+0x128>
  {
    Error_Handler();
 8002158:	f000 fa86 	bl	8002668 <Error_Handler>
  }
}
 800215c:	bf00      	nop
 800215e:	37d0      	adds	r7, #208	; 0xd0
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40023800 	.word	0x40023800
 8002168:	40007000 	.word	0x40007000

0800216c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002170:	4b1b      	ldr	r3, [pc, #108]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002172:	4a1c      	ldr	r2, [pc, #112]	; (80021e4 <MX_I2C1_Init+0x78>)
 8002174:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8002176:	4b1a      	ldr	r3, [pc, #104]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002178:	4a1b      	ldr	r2, [pc, #108]	; (80021e8 <MX_I2C1_Init+0x7c>)
 800217a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800217c:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <MX_I2C1_Init+0x74>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002182:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002184:	2201      	movs	r2, #1
 8002186:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002188:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <MX_I2C1_Init+0x74>)
 800218a:	2200      	movs	r2, #0
 800218c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002190:	2200      	movs	r2, #0
 8002192:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002196:	2200      	movs	r2, #0
 8002198:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800219a:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <MX_I2C1_Init+0x74>)
 800219c:	2200      	movs	r2, #0
 800219e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021a6:	480e      	ldr	r0, [pc, #56]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021a8:	f001 fa2c 	bl	8003604 <HAL_I2C_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80021b2:	f000 fa59 	bl	8002668 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80021b6:	2100      	movs	r1, #0
 80021b8:	4809      	ldr	r0, [pc, #36]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021ba:	f002 fd39 	bl	8004c30 <HAL_I2CEx_ConfigAnalogFilter>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80021c4:	f000 fa50 	bl	8002668 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80021c8:	2100      	movs	r1, #0
 80021ca:	4805      	ldr	r0, [pc, #20]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021cc:	f002 fd7b 	bl	8004cc6 <HAL_I2CEx_ConfigDigitalFilter>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80021d6:	f000 fa47 	bl	8002668 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	200001ec 	.word	0x200001ec
 80021e4:	40005400 	.word	0x40005400
 80021e8:	00c0eaff 	.word	0x00c0eaff

080021ec <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b09a      	sub	sp, #104	; 0x68
 80021f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80021f2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021f6:	2234      	movs	r2, #52	; 0x34
 80021f8:	2100      	movs	r1, #0
 80021fa:	4618      	mov	r0, r3
 80021fc:	f004 fdfe 	bl	8006dfc <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8002200:	463b      	mov	r3, r7
 8002202:	2234      	movs	r2, #52	; 0x34
 8002204:	2100      	movs	r1, #0
 8002206:	4618      	mov	r0, r3
 8002208:	f004 fdf8 	bl	8006dfc <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800220c:	4b53      	ldr	r3, [pc, #332]	; (800235c <MX_LTDC_Init+0x170>)
 800220e:	4a54      	ldr	r2, [pc, #336]	; (8002360 <MX_LTDC_Init+0x174>)
 8002210:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002212:	4b52      	ldr	r3, [pc, #328]	; (800235c <MX_LTDC_Init+0x170>)
 8002214:	2200      	movs	r2, #0
 8002216:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002218:	4b50      	ldr	r3, [pc, #320]	; (800235c <MX_LTDC_Init+0x170>)
 800221a:	2200      	movs	r2, #0
 800221c:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800221e:	4b4f      	ldr	r3, [pc, #316]	; (800235c <MX_LTDC_Init+0x170>)
 8002220:	2200      	movs	r2, #0
 8002222:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002224:	4b4d      	ldr	r3, [pc, #308]	; (800235c <MX_LTDC_Init+0x170>)
 8002226:	2200      	movs	r2, #0
 8002228:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 0;
 800222a:	4b4c      	ldr	r3, [pc, #304]	; (800235c <MX_LTDC_Init+0x170>)
 800222c:	2200      	movs	r2, #0
 800222e:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8002230:	4b4a      	ldr	r3, [pc, #296]	; (800235c <MX_LTDC_Init+0x170>)
 8002232:	2209      	movs	r2, #9
 8002234:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 43;
 8002236:	4b49      	ldr	r3, [pc, #292]	; (800235c <MX_LTDC_Init+0x170>)
 8002238:	222b      	movs	r2, #43	; 0x2b
 800223a:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 21;
 800223c:	4b47      	ldr	r3, [pc, #284]	; (800235c <MX_LTDC_Init+0x170>)
 800223e:	2215      	movs	r2, #21
 8002240:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 523;
 8002242:	4b46      	ldr	r3, [pc, #280]	; (800235c <MX_LTDC_Init+0x170>)
 8002244:	f240 220b 	movw	r2, #523	; 0x20b
 8002248:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 293;
 800224a:	4b44      	ldr	r3, [pc, #272]	; (800235c <MX_LTDC_Init+0x170>)
 800224c:	f240 1225 	movw	r2, #293	; 0x125
 8002250:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 531;
 8002252:	4b42      	ldr	r3, [pc, #264]	; (800235c <MX_LTDC_Init+0x170>)
 8002254:	f240 2213 	movw	r2, #531	; 0x213
 8002258:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 297;
 800225a:	4b40      	ldr	r3, [pc, #256]	; (800235c <MX_LTDC_Init+0x170>)
 800225c:	f240 1229 	movw	r2, #297	; 0x129
 8002260:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8002262:	4b3e      	ldr	r3, [pc, #248]	; (800235c <MX_LTDC_Init+0x170>)
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800226a:	4b3c      	ldr	r3, [pc, #240]	; (800235c <MX_LTDC_Init+0x170>)
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002272:	4b3a      	ldr	r3, [pc, #232]	; (800235c <MX_LTDC_Init+0x170>)
 8002274:	2200      	movs	r2, #0
 8002276:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800227a:	4838      	ldr	r0, [pc, #224]	; (800235c <MX_LTDC_Init+0x170>)
 800227c:	f002 fd70 	bl	8004d60 <HAL_LTDC_Init>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8002286:	f000 f9ef 	bl	8002668 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800228a:	2300      	movs	r3, #0
 800228c:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 480;
 800228e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8002292:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8002294:	2300      	movs	r3, #0
 8002296:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 272;
 8002298:	f44f 7388 	mov.w	r3, #272	; 0x110
 800229c:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800229e:	2300      	movs	r3, #0
 80022a0:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 255;
 80022a2:	23ff      	movs	r3, #255	; 0xff
 80022a4:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 80022a6:	2300      	movs	r3, #0
 80022a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80022aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80022ae:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80022b0:	2307      	movs	r3, #7
 80022b2:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0xC0000000;
 80022b4:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80022b8:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 480;
 80022ba:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80022be:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 272;
 80022c0:	f44f 7388 	mov.w	r3, #272	; 0x110
 80022c4:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 80022cc:	2300      	movs	r3, #0
 80022ce:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80022d8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022dc:	2200      	movs	r2, #0
 80022de:	4619      	mov	r1, r3
 80022e0:	481e      	ldr	r0, [pc, #120]	; (800235c <MX_LTDC_Init+0x170>)
 80022e2:	f002 fe0d 	bl	8004f00 <HAL_LTDC_ConfigLayer>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_LTDC_Init+0x104>
  {
    Error_Handler();
 80022ec:	f000 f9bc 	bl	8002668 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80022f0:	2300      	movs	r3, #0
 80022f2:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 480;
 80022f4:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80022f8:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 272;
 80022fe:	f44f 7388 	mov.w	r3, #272	; 0x110
 8002302:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002304:	2300      	movs	r3, #0
 8002306:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 255;
 8002308:	23ff      	movs	r3, #255	; 0xff
 800230a:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 800230c:	2300      	movs	r3, #0
 800230e:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002310:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002314:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002316:	2307      	movs	r3, #7
 8002318:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0xC0000000+0x400000;
 800231a:	4b12      	ldr	r3, [pc, #72]	; (8002364 <MX_LTDC_Init+0x178>)
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 480;
 800231e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8002322:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 272;
 8002324:	f44f 7388 	mov.w	r3, #272	; 0x110
 8002328:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 800232a:	2300      	movs	r3, #0
 800232c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8002330:	2300      	movs	r3, #0
 8002332:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800233c:	463b      	mov	r3, r7
 800233e:	2201      	movs	r2, #1
 8002340:	4619      	mov	r1, r3
 8002342:	4806      	ldr	r0, [pc, #24]	; (800235c <MX_LTDC_Init+0x170>)
 8002344:	f002 fddc 	bl	8004f00 <HAL_LTDC_ConfigLayer>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <MX_LTDC_Init+0x166>
  {
    Error_Handler();
 800234e:	f000 f98b 	bl	8002668 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002352:	bf00      	nop
 8002354:	3768      	adds	r7, #104	; 0x68
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000238 	.word	0x20000238
 8002360:	40016800 	.word	0x40016800
 8002364:	c0400000 	.word	0xc0400000

08002368 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800236e:	1d3b      	adds	r3, r7, #4
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002378:	4b14      	ldr	r3, [pc, #80]	; (80023cc <MX_TIM6_Init+0x64>)
 800237a:	4a15      	ldr	r2, [pc, #84]	; (80023d0 <MX_TIM6_Init+0x68>)
 800237c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 800237e:	4b13      	ldr	r3, [pc, #76]	; (80023cc <MX_TIM6_Init+0x64>)
 8002380:	2263      	movs	r2, #99	; 0x63
 8002382:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002384:	4b11      	ldr	r3, [pc, #68]	; (80023cc <MX_TIM6_Init+0x64>)
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 800238a:	4b10      	ldr	r3, [pc, #64]	; (80023cc <MX_TIM6_Init+0x64>)
 800238c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002390:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002392:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <MX_TIM6_Init+0x64>)
 8002394:	2200      	movs	r2, #0
 8002396:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002398:	480c      	ldr	r0, [pc, #48]	; (80023cc <MX_TIM6_Init+0x64>)
 800239a:	f004 f8a0 	bl	80064de <HAL_TIM_Base_Init>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80023a4:	f000 f960 	bl	8002668 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023a8:	2300      	movs	r3, #0
 80023aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80023b0:	1d3b      	adds	r3, r7, #4
 80023b2:	4619      	mov	r1, r3
 80023b4:	4805      	ldr	r0, [pc, #20]	; (80023cc <MX_TIM6_Init+0x64>)
 80023b6:	f004 fb49 	bl	8006a4c <HAL_TIMEx_MasterConfigSynchronization>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80023c0:	f000 f952 	bl	8002668 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	200002e0 	.word	0x200002e0
 80023d0:	40001000 	.word	0x40001000

080023d4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023da:	1d3b      	adds	r3, r7, #4
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80023e4:	4b15      	ldr	r3, [pc, #84]	; (800243c <MX_TIM7_Init+0x68>)
 80023e6:	4a16      	ldr	r2, [pc, #88]	; (8002440 <MX_TIM7_Init+0x6c>)
 80023e8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 80023ea:	4b14      	ldr	r3, [pc, #80]	; (800243c <MX_TIM7_Init+0x68>)
 80023ec:	f242 720f 	movw	r2, #9999	; 0x270f
 80023f0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f2:	4b12      	ldr	r3, [pc, #72]	; (800243c <MX_TIM7_Init+0x68>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 80023f8:	4b10      	ldr	r3, [pc, #64]	; (800243c <MX_TIM7_Init+0x68>)
 80023fa:	f242 720f 	movw	r2, #9999	; 0x270f
 80023fe:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002400:	4b0e      	ldr	r3, [pc, #56]	; (800243c <MX_TIM7_Init+0x68>)
 8002402:	2200      	movs	r2, #0
 8002404:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002406:	480d      	ldr	r0, [pc, #52]	; (800243c <MX_TIM7_Init+0x68>)
 8002408:	f004 f869 	bl	80064de <HAL_TIM_Base_Init>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002412:	f000 f929 	bl	8002668 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002416:	2300      	movs	r3, #0
 8002418:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800241e:	1d3b      	adds	r3, r7, #4
 8002420:	4619      	mov	r1, r3
 8002422:	4806      	ldr	r0, [pc, #24]	; (800243c <MX_TIM7_Init+0x68>)
 8002424:	f004 fb12 	bl	8006a4c <HAL_TIMEx_MasterConfigSynchronization>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800242e:	f000 f91b 	bl	8002668 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000360 	.word	0x20000360
 8002440:	40001400 	.word	0x40001400

08002444 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800244a:	1d3b      	adds	r3, r7, #4
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	605a      	str	r2, [r3, #4]
 8002452:	609a      	str	r2, [r3, #8]
 8002454:	60da      	str	r2, [r3, #12]
 8002456:	611a      	str	r2, [r3, #16]
 8002458:	615a      	str	r2, [r3, #20]
 800245a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800245c:	4b1f      	ldr	r3, [pc, #124]	; (80024dc <MX_FMC_Init+0x98>)
 800245e:	4a20      	ldr	r2, [pc, #128]	; (80024e0 <MX_FMC_Init+0x9c>)
 8002460:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8002462:	4b1e      	ldr	r3, [pc, #120]	; (80024dc <MX_FMC_Init+0x98>)
 8002464:	2200      	movs	r2, #0
 8002466:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002468:	4b1c      	ldr	r3, [pc, #112]	; (80024dc <MX_FMC_Init+0x98>)
 800246a:	2200      	movs	r2, #0
 800246c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800246e:	4b1b      	ldr	r3, [pc, #108]	; (80024dc <MX_FMC_Init+0x98>)
 8002470:	2204      	movs	r2, #4
 8002472:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8002474:	4b19      	ldr	r3, [pc, #100]	; (80024dc <MX_FMC_Init+0x98>)
 8002476:	2210      	movs	r2, #16
 8002478:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800247a:	4b18      	ldr	r3, [pc, #96]	; (80024dc <MX_FMC_Init+0x98>)
 800247c:	2240      	movs	r2, #64	; 0x40
 800247e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8002480:	4b16      	ldr	r3, [pc, #88]	; (80024dc <MX_FMC_Init+0x98>)
 8002482:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002486:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002488:	4b14      	ldr	r3, [pc, #80]	; (80024dc <MX_FMC_Init+0x98>)
 800248a:	2200      	movs	r2, #0
 800248c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800248e:	4b13      	ldr	r3, [pc, #76]	; (80024dc <MX_FMC_Init+0x98>)
 8002490:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002494:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8002496:	4b11      	ldr	r3, [pc, #68]	; (80024dc <MX_FMC_Init+0x98>)
 8002498:	2200      	movs	r2, #0
 800249a:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800249c:	4b0f      	ldr	r3, [pc, #60]	; (80024dc <MX_FMC_Init+0x98>)
 800249e:	2200      	movs	r2, #0
 80024a0:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80024a2:	2302      	movs	r3, #2
 80024a4:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 6;
 80024a6:	2306      	movs	r3, #6
 80024a8:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80024aa:	2304      	movs	r3, #4
 80024ac:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 6;
 80024ae:	2306      	movs	r3, #6
 80024b0:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 2;
 80024b2:	2302      	movs	r3, #2
 80024b4:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80024b6:	2302      	movs	r3, #2
 80024b8:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80024ba:	2302      	movs	r3, #2
 80024bc:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	4619      	mov	r1, r3
 80024c2:	4806      	ldr	r0, [pc, #24]	; (80024dc <MX_FMC_Init+0x98>)
 80024c4:	f003 ff7a 	bl	80063bc <HAL_SDRAM_Init>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <MX_FMC_Init+0x8e>
  {
    Error_Handler( );
 80024ce:	f000 f8cb 	bl	8002668 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80024d2:	bf00      	nop
 80024d4:	3720      	adds	r7, #32
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	2000032c 	.word	0x2000032c
 80024e0:	a0000140 	.word	0xa0000140

080024e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b090      	sub	sp, #64	; 0x40
 80024e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	609a      	str	r2, [r3, #8]
 80024f6:	60da      	str	r2, [r3, #12]
 80024f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80024fa:	4b58      	ldr	r3, [pc, #352]	; (800265c <MX_GPIO_Init+0x178>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	4a57      	ldr	r2, [pc, #348]	; (800265c <MX_GPIO_Init+0x178>)
 8002500:	f043 0310 	orr.w	r3, r3, #16
 8002504:	6313      	str	r3, [r2, #48]	; 0x30
 8002506:	4b55      	ldr	r3, [pc, #340]	; (800265c <MX_GPIO_Init+0x178>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f003 0310 	and.w	r3, r3, #16
 800250e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002510:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002512:	4b52      	ldr	r3, [pc, #328]	; (800265c <MX_GPIO_Init+0x178>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	4a51      	ldr	r2, [pc, #324]	; (800265c <MX_GPIO_Init+0x178>)
 8002518:	f043 0302 	orr.w	r3, r3, #2
 800251c:	6313      	str	r3, [r2, #48]	; 0x30
 800251e:	4b4f      	ldr	r3, [pc, #316]	; (800265c <MX_GPIO_Init+0x178>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
 8002528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800252a:	4b4c      	ldr	r3, [pc, #304]	; (800265c <MX_GPIO_Init+0x178>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	4a4b      	ldr	r2, [pc, #300]	; (800265c <MX_GPIO_Init+0x178>)
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	6313      	str	r3, [r2, #48]	; 0x30
 8002536:	4b49      	ldr	r3, [pc, #292]	; (800265c <MX_GPIO_Init+0x178>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	623b      	str	r3, [r7, #32]
 8002540:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002542:	4b46      	ldr	r3, [pc, #280]	; (800265c <MX_GPIO_Init+0x178>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	4a45      	ldr	r2, [pc, #276]	; (800265c <MX_GPIO_Init+0x178>)
 8002548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800254c:	6313      	str	r3, [r2, #48]	; 0x30
 800254e:	4b43      	ldr	r3, [pc, #268]	; (800265c <MX_GPIO_Init+0x178>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002556:	61fb      	str	r3, [r7, #28]
 8002558:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800255a:	4b40      	ldr	r3, [pc, #256]	; (800265c <MX_GPIO_Init+0x178>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	4a3f      	ldr	r2, [pc, #252]	; (800265c <MX_GPIO_Init+0x178>)
 8002560:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002564:	6313      	str	r3, [r2, #48]	; 0x30
 8002566:	4b3d      	ldr	r3, [pc, #244]	; (800265c <MX_GPIO_Init+0x178>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800256e:	61bb      	str	r3, [r7, #24]
 8002570:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002572:	4b3a      	ldr	r3, [pc, #232]	; (800265c <MX_GPIO_Init+0x178>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	4a39      	ldr	r2, [pc, #228]	; (800265c <MX_GPIO_Init+0x178>)
 8002578:	f043 0308 	orr.w	r3, r3, #8
 800257c:	6313      	str	r3, [r2, #48]	; 0x30
 800257e:	4b37      	ldr	r3, [pc, #220]	; (800265c <MX_GPIO_Init+0x178>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f003 0308 	and.w	r3, r3, #8
 8002586:	617b      	str	r3, [r7, #20]
 8002588:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800258a:	4b34      	ldr	r3, [pc, #208]	; (800265c <MX_GPIO_Init+0x178>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258e:	4a33      	ldr	r2, [pc, #204]	; (800265c <MX_GPIO_Init+0x178>)
 8002590:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002594:	6313      	str	r3, [r2, #48]	; 0x30
 8002596:	4b31      	ldr	r3, [pc, #196]	; (800265c <MX_GPIO_Init+0x178>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025a2:	4b2e      	ldr	r3, [pc, #184]	; (800265c <MX_GPIO_Init+0x178>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a2d      	ldr	r2, [pc, #180]	; (800265c <MX_GPIO_Init+0x178>)
 80025a8:	f043 0320 	orr.w	r3, r3, #32
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b2b      	ldr	r3, [pc, #172]	; (800265c <MX_GPIO_Init+0x178>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0320 	and.w	r3, r3, #32
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80025ba:	4b28      	ldr	r3, [pc, #160]	; (800265c <MX_GPIO_Init+0x178>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	4a27      	ldr	r2, [pc, #156]	; (800265c <MX_GPIO_Init+0x178>)
 80025c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c4:	6313      	str	r3, [r2, #48]	; 0x30
 80025c6:	4b25      	ldr	r3, [pc, #148]	; (800265c <MX_GPIO_Init+0x178>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ce:	60bb      	str	r3, [r7, #8]
 80025d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025d2:	4b22      	ldr	r3, [pc, #136]	; (800265c <MX_GPIO_Init+0x178>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	4a21      	ldr	r2, [pc, #132]	; (800265c <MX_GPIO_Init+0x178>)
 80025d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025dc:	6313      	str	r3, [r2, #48]	; 0x30
 80025de:	4b1f      	ldr	r3, [pc, #124]	; (800265c <MX_GPIO_Init+0x178>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e6:	607b      	str	r3, [r7, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ea:	4b1c      	ldr	r3, [pc, #112]	; (800265c <MX_GPIO_Init+0x178>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	4a1b      	ldr	r2, [pc, #108]	; (800265c <MX_GPIO_Init+0x178>)
 80025f0:	f043 0304 	orr.w	r3, r3, #4
 80025f4:	6313      	str	r3, [r2, #48]	; 0x30
 80025f6:	4b19      	ldr	r3, [pc, #100]	; (800265c <MX_GPIO_Init+0x178>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	f003 0304 	and.w	r3, r3, #4
 80025fe:	603b      	str	r3, [r7, #0]
 8002600:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8002602:	2201      	movs	r2, #1
 8002604:	2108      	movs	r1, #8
 8002606:	4816      	ldr	r0, [pc, #88]	; (8002660 <MX_GPIO_Init+0x17c>)
 8002608:	f000 ffe2 	bl	80035d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 800260c:	2201      	movs	r2, #1
 800260e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002612:	4814      	ldr	r0, [pc, #80]	; (8002664 <MX_GPIO_Init+0x180>)
 8002614:	f000 ffdc 	bl	80035d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8002618:	2308      	movs	r3, #8
 800261a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800261c:	2301      	movs	r3, #1
 800261e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002620:	2300      	movs	r3, #0
 8002622:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002624:	2300      	movs	r3, #0
 8002626:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002628:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800262c:	4619      	mov	r1, r3
 800262e:	480c      	ldr	r0, [pc, #48]	; (8002660 <MX_GPIO_Init+0x17c>)
 8002630:	f000 fd16 	bl	8003060 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 8002634:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002638:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263a:	2301      	movs	r3, #1
 800263c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263e:	2300      	movs	r3, #0
 8002640:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002642:	2300      	movs	r3, #0
 8002644:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 8002646:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800264a:	4619      	mov	r1, r3
 800264c:	4805      	ldr	r0, [pc, #20]	; (8002664 <MX_GPIO_Init+0x180>)
 800264e:	f000 fd07 	bl	8003060 <HAL_GPIO_Init>

}
 8002652:	bf00      	nop
 8002654:	3740      	adds	r7, #64	; 0x40
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40023800 	.word	0x40023800
 8002660:	40022800 	.word	0x40022800
 8002664:	40022000 	.word	0x40022000

08002668 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800266c:	b672      	cpsid	i
}
 800266e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002670:	e7fe      	b.n	8002670 <Error_Handler+0x8>
	...

08002674 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800267a:	4b0f      	ldr	r3, [pc, #60]	; (80026b8 <HAL_MspInit+0x44>)
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	4a0e      	ldr	r2, [pc, #56]	; (80026b8 <HAL_MspInit+0x44>)
 8002680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002684:	6413      	str	r3, [r2, #64]	; 0x40
 8002686:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <HAL_MspInit+0x44>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	607b      	str	r3, [r7, #4]
 8002690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002692:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <HAL_MspInit+0x44>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	4a08      	ldr	r2, [pc, #32]	; (80026b8 <HAL_MspInit+0x44>)
 8002698:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800269c:	6453      	str	r3, [r2, #68]	; 0x44
 800269e:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <HAL_MspInit+0x44>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026a6:	603b      	str	r3, [r7, #0]
 80026a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40023800 	.word	0x40023800

080026bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b08a      	sub	sp, #40	; 0x28
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c4:	f107 0314 	add.w	r3, r7, #20
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a1f      	ldr	r2, [pc, #124]	; (8002758 <HAL_I2C_MspInit+0x9c>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d138      	bne.n	8002750 <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026de:	4b1f      	ldr	r3, [pc, #124]	; (800275c <HAL_I2C_MspInit+0xa0>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	4a1e      	ldr	r2, [pc, #120]	; (800275c <HAL_I2C_MspInit+0xa0>)
 80026e4:	f043 0302 	orr.w	r3, r3, #2
 80026e8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ea:	4b1c      	ldr	r3, [pc, #112]	; (800275c <HAL_I2C_MspInit+0xa0>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	613b      	str	r3, [r7, #16]
 80026f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026fc:	2312      	movs	r3, #18
 80026fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002700:	2300      	movs	r3, #0
 8002702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002704:	2303      	movs	r3, #3
 8002706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002708:	2304      	movs	r3, #4
 800270a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800270c:	f107 0314 	add.w	r3, r7, #20
 8002710:	4619      	mov	r1, r3
 8002712:	4813      	ldr	r0, [pc, #76]	; (8002760 <HAL_I2C_MspInit+0xa4>)
 8002714:	f000 fca4 	bl	8003060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002718:	4b10      	ldr	r3, [pc, #64]	; (800275c <HAL_I2C_MspInit+0xa0>)
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	4a0f      	ldr	r2, [pc, #60]	; (800275c <HAL_I2C_MspInit+0xa0>)
 800271e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002722:	6413      	str	r3, [r2, #64]	; 0x40
 8002724:	4b0d      	ldr	r3, [pc, #52]	; (800275c <HAL_I2C_MspInit+0xa0>)
 8002726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800272c:	60fb      	str	r3, [r7, #12]
 800272e:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002730:	2200      	movs	r2, #0
 8002732:	2100      	movs	r1, #0
 8002734:	201f      	movs	r0, #31
 8002736:	f000 fc1e 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800273a:	201f      	movs	r0, #31
 800273c:	f000 fc37 	bl	8002fae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002740:	2200      	movs	r2, #0
 8002742:	2100      	movs	r1, #0
 8002744:	2020      	movs	r0, #32
 8002746:	f000 fc16 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800274a:	2020      	movs	r0, #32
 800274c:	f000 fc2f 	bl	8002fae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002750:	bf00      	nop
 8002752:	3728      	adds	r7, #40	; 0x28
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40005400 	.word	0x40005400
 800275c:	40023800 	.word	0x40023800
 8002760:	40020400 	.word	0x40020400

08002764 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a0e      	ldr	r2, [pc, #56]	; (80027ac <HAL_I2C_MspDeInit+0x48>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d115      	bne.n	80027a2 <HAL_I2C_MspDeInit+0x3e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <HAL_I2C_MspDeInit+0x4c>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	4a0d      	ldr	r2, [pc, #52]	; (80027b0 <HAL_I2C_MspDeInit+0x4c>)
 800277c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002780:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002786:	480b      	ldr	r0, [pc, #44]	; (80027b4 <HAL_I2C_MspDeInit+0x50>)
 8002788:	f000 fe16 	bl	80033b8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800278c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002790:	4808      	ldr	r0, [pc, #32]	; (80027b4 <HAL_I2C_MspDeInit+0x50>)
 8002792:	f000 fe11 	bl	80033b8 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8002796:	201f      	movs	r0, #31
 8002798:	f000 fc17 	bl	8002fca <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800279c:	2020      	movs	r0, #32
 800279e:	f000 fc14 	bl	8002fca <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40005400 	.word	0x40005400
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40020400 	.word	0x40020400

080027b8 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b08e      	sub	sp, #56	; 0x38
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	60da      	str	r2, [r3, #12]
 80027ce:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a51      	ldr	r2, [pc, #324]	; (800291c <HAL_LTDC_MspInit+0x164>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	f040 809b 	bne.w	8002912 <HAL_LTDC_MspInit+0x15a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80027dc:	4b50      	ldr	r3, [pc, #320]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 80027de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e0:	4a4f      	ldr	r2, [pc, #316]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 80027e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027e6:	6453      	str	r3, [r2, #68]	; 0x44
 80027e8:	4b4d      	ldr	r3, [pc, #308]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 80027ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027f0:	623b      	str	r3, [r7, #32]
 80027f2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80027f4:	4b4a      	ldr	r3, [pc, #296]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 80027f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f8:	4a49      	ldr	r2, [pc, #292]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 80027fa:	f043 0310 	orr.w	r3, r3, #16
 80027fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002800:	4b47      	ldr	r3, [pc, #284]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 8002802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002804:	f003 0310 	and.w	r3, r3, #16
 8002808:	61fb      	str	r3, [r7, #28]
 800280a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800280c:	4b44      	ldr	r3, [pc, #272]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002810:	4a43      	ldr	r2, [pc, #268]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 8002812:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002816:	6313      	str	r3, [r2, #48]	; 0x30
 8002818:	4b41      	ldr	r3, [pc, #260]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 800281a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002820:	61bb      	str	r3, [r7, #24]
 8002822:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002824:	4b3e      	ldr	r3, [pc, #248]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 8002826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002828:	4a3d      	ldr	r2, [pc, #244]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 800282a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800282e:	6313      	str	r3, [r2, #48]	; 0x30
 8002830:	4b3b      	ldr	r3, [pc, #236]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 8002832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002838:	617b      	str	r3, [r7, #20]
 800283a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800283c:	4b38      	ldr	r3, [pc, #224]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 800283e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002840:	4a37      	ldr	r2, [pc, #220]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 8002842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002846:	6313      	str	r3, [r2, #48]	; 0x30
 8002848:	4b35      	ldr	r3, [pc, #212]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 800284a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002854:	4b32      	ldr	r3, [pc, #200]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 8002856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002858:	4a31      	ldr	r2, [pc, #196]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 800285a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800285e:	6313      	str	r3, [r2, #48]	; 0x30
 8002860:	4b2f      	ldr	r3, [pc, #188]	; (8002920 <HAL_LTDC_MspInit+0x168>)
 8002862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800286c:	2310      	movs	r3, #16
 800286e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002870:	2302      	movs	r3, #2
 8002872:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002878:	2303      	movs	r3, #3
 800287a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800287c:	230e      	movs	r3, #14
 800287e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002884:	4619      	mov	r1, r3
 8002886:	4827      	ldr	r0, [pc, #156]	; (8002924 <HAL_LTDC_MspInit+0x16c>)
 8002888:	f000 fbea 	bl	8003060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_11
 800288c:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8002890:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7|GPIO_PIN_9
                          |GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002892:	2302      	movs	r3, #2
 8002894:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002896:	2300      	movs	r3, #0
 8002898:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800289a:	2303      	movs	r3, #3
 800289c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800289e:	230e      	movs	r3, #14
 80028a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80028a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028a6:	4619      	mov	r1, r3
 80028a8:	481f      	ldr	r0, [pc, #124]	; (8002928 <HAL_LTDC_MspInit+0x170>)
 80028aa:	f000 fbd9 	bl	8003060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 80028ae:	23f7      	movs	r3, #247	; 0xf7
 80028b0:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b2:	2302      	movs	r3, #2
 80028b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b6:	2300      	movs	r3, #0
 80028b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ba:	2303      	movs	r3, #3
 80028bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80028be:	230e      	movs	r3, #14
 80028c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80028c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c6:	4619      	mov	r1, r3
 80028c8:	4818      	ldr	r0, [pc, #96]	; (800292c <HAL_LTDC_MspInit+0x174>)
 80028ca:	f000 fbc9 	bl	8003060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80028ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d4:	2302      	movs	r3, #2
 80028d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d8:	2300      	movs	r3, #0
 80028da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028dc:	2303      	movs	r3, #3
 80028de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80028e0:	2309      	movs	r3, #9
 80028e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028e8:	4619      	mov	r1, r3
 80028ea:	4811      	ldr	r0, [pc, #68]	; (8002930 <HAL_LTDC_MspInit+0x178>)
 80028ec:	f000 fbb8 	bl	8003060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
 80028f0:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 80028f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f6:	2302      	movs	r3, #2
 80028f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fe:	2303      	movs	r3, #3
 8002900:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002902:	230e      	movs	r3, #14
 8002904:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800290a:	4619      	mov	r1, r3
 800290c:	4809      	ldr	r0, [pc, #36]	; (8002934 <HAL_LTDC_MspInit+0x17c>)
 800290e:	f000 fba7 	bl	8003060 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8002912:	bf00      	nop
 8002914:	3738      	adds	r7, #56	; 0x38
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40016800 	.word	0x40016800
 8002920:	40023800 	.word	0x40023800
 8002924:	40021000 	.word	0x40021000
 8002928:	40022400 	.word	0x40022400
 800292c:	40022800 	.word	0x40022800
 8002930:	40021800 	.word	0x40021800
 8002934:	40022000 	.word	0x40022000

08002938 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1a      	ldr	r2, [pc, #104]	; (80029b0 <HAL_TIM_Base_MspInit+0x78>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d114      	bne.n	8002974 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800294a:	4b1a      	ldr	r3, [pc, #104]	; (80029b4 <HAL_TIM_Base_MspInit+0x7c>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	4a19      	ldr	r2, [pc, #100]	; (80029b4 <HAL_TIM_Base_MspInit+0x7c>)
 8002950:	f043 0310 	orr.w	r3, r3, #16
 8002954:	6413      	str	r3, [r2, #64]	; 0x40
 8002956:	4b17      	ldr	r3, [pc, #92]	; (80029b4 <HAL_TIM_Base_MspInit+0x7c>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	f003 0310 	and.w	r3, r3, #16
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002962:	2200      	movs	r2, #0
 8002964:	2100      	movs	r1, #0
 8002966:	2036      	movs	r0, #54	; 0x36
 8002968:	f000 fb05 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800296c:	2036      	movs	r0, #54	; 0x36
 800296e:	f000 fb1e 	bl	8002fae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002972:	e018      	b.n	80029a6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a0f      	ldr	r2, [pc, #60]	; (80029b8 <HAL_TIM_Base_MspInit+0x80>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d113      	bne.n	80029a6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800297e:	4b0d      	ldr	r3, [pc, #52]	; (80029b4 <HAL_TIM_Base_MspInit+0x7c>)
 8002980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002982:	4a0c      	ldr	r2, [pc, #48]	; (80029b4 <HAL_TIM_Base_MspInit+0x7c>)
 8002984:	f043 0320 	orr.w	r3, r3, #32
 8002988:	6413      	str	r3, [r2, #64]	; 0x40
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <HAL_TIM_Base_MspInit+0x7c>)
 800298c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298e:	f003 0320 	and.w	r3, r3, #32
 8002992:	60bb      	str	r3, [r7, #8]
 8002994:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002996:	2200      	movs	r2, #0
 8002998:	2100      	movs	r1, #0
 800299a:	2037      	movs	r0, #55	; 0x37
 800299c:	f000 faeb 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80029a0:	2037      	movs	r0, #55	; 0x37
 80029a2:	f000 fb04 	bl	8002fae <HAL_NVIC_EnableIRQ>
}
 80029a6:	bf00      	nop
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40001000 	.word	0x40001000
 80029b4:	40023800 	.word	0x40023800
 80029b8:	40001400 	.word	0x40001400

080029bc <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80029c2:	1d3b      	adds	r3, r7, #4
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
 80029c8:	605a      	str	r2, [r3, #4]
 80029ca:	609a      	str	r2, [r3, #8]
 80029cc:	60da      	str	r2, [r3, #12]
 80029ce:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80029d0:	4b3a      	ldr	r3, [pc, #232]	; (8002abc <HAL_FMC_MspInit+0x100>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d16d      	bne.n	8002ab4 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80029d8:	4b38      	ldr	r3, [pc, #224]	; (8002abc <HAL_FMC_MspInit+0x100>)
 80029da:	2201      	movs	r2, #1
 80029dc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80029de:	4b38      	ldr	r3, [pc, #224]	; (8002ac0 <HAL_FMC_MspInit+0x104>)
 80029e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e2:	4a37      	ldr	r2, [pc, #220]	; (8002ac0 <HAL_FMC_MspInit+0x104>)
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	6393      	str	r3, [r2, #56]	; 0x38
 80029ea:	4b35      	ldr	r3, [pc, #212]	; (8002ac0 <HAL_FMC_MspInit+0x104>)
 80029ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	603b      	str	r3, [r7, #0]
 80029f4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 80029f6:	f64f 7383 	movw	r3, #65411	; 0xff83
 80029fa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fc:	2302      	movs	r3, #2
 80029fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a04:	2303      	movs	r3, #3
 8002a06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a08:	230c      	movs	r3, #12
 8002a0a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a0c:	1d3b      	adds	r3, r7, #4
 8002a0e:	4619      	mov	r1, r3
 8002a10:	482c      	ldr	r0, [pc, #176]	; (8002ac4 <HAL_FMC_MspInit+0x108>)
 8002a12:	f000 fb25 	bl	8003060 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 8002a16:	f248 1333 	movw	r3, #33075	; 0x8133
 8002a1a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a24:	2303      	movs	r3, #3
 8002a26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a28:	230c      	movs	r3, #12
 8002a2a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a2c:	1d3b      	adds	r3, r7, #4
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4825      	ldr	r0, [pc, #148]	; (8002ac8 <HAL_FMC_MspInit+0x10c>)
 8002a32:	f000 fb15 	bl	8003060 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8002a36:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002a3a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a44:	2303      	movs	r3, #3
 8002a46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a48:	230c      	movs	r3, #12
 8002a4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a4c:	1d3b      	adds	r3, r7, #4
 8002a4e:	4619      	mov	r1, r3
 8002a50:	481e      	ldr	r0, [pc, #120]	; (8002acc <HAL_FMC_MspInit+0x110>)
 8002a52:	f000 fb05 	bl	8003060 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002a56:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002a5a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a64:	2303      	movs	r3, #3
 8002a66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a68:	230c      	movs	r3, #12
 8002a6a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a6c:	1d3b      	adds	r3, r7, #4
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4817      	ldr	r0, [pc, #92]	; (8002ad0 <HAL_FMC_MspInit+0x114>)
 8002a72:	f000 faf5 	bl	8003060 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 8002a76:	2328      	movs	r3, #40	; 0x28
 8002a78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a82:	2303      	movs	r3, #3
 8002a84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a86:	230c      	movs	r3, #12
 8002a88:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002a8a:	1d3b      	adds	r3, r7, #4
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4811      	ldr	r0, [pc, #68]	; (8002ad4 <HAL_FMC_MspInit+0x118>)
 8002a90:	f000 fae6 	bl	8003060 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a94:	2308      	movs	r3, #8
 8002a96:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a98:	2302      	movs	r3, #2
 8002a9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002aa4:	230c      	movs	r3, #12
 8002aa6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aa8:	1d3b      	adds	r3, r7, #4
 8002aaa:	4619      	mov	r1, r3
 8002aac:	480a      	ldr	r0, [pc, #40]	; (8002ad8 <HAL_FMC_MspInit+0x11c>)
 8002aae:	f000 fad7 	bl	8003060 <HAL_GPIO_Init>
 8002ab2:	e000      	b.n	8002ab6 <HAL_FMC_MspInit+0xfa>
    return;
 8002ab4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	2000018c 	.word	0x2000018c
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	40021800 	.word	0x40021800
 8002acc:	40020c00 	.word	0x40020c00
 8002ad0:	40021400 	.word	0x40021400
 8002ad4:	40021c00 	.word	0x40021c00
 8002ad8:	40020800 	.word	0x40020800

08002adc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002ae4:	f7ff ff6a 	bl	80029bc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002ae8:	bf00      	nop
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002af4:	e7fe      	b.n	8002af4 <NMI_Handler+0x4>

08002af6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002af6:	b480      	push	{r7}
 8002af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002afa:	e7fe      	b.n	8002afa <HardFault_Handler+0x4>

08002afc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b00:	e7fe      	b.n	8002b00 <MemManage_Handler+0x4>

08002b02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b02:	b480      	push	{r7}
 8002b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b06:	e7fe      	b.n	8002b06 <BusFault_Handler+0x4>

08002b08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b0c:	e7fe      	b.n	8002b0c <UsageFault_Handler+0x4>

08002b0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b3c:	f000 f8d8 	bl	8002cf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002b48:	4802      	ldr	r0, [pc, #8]	; (8002b54 <I2C1_EV_IRQHandler+0x10>)
 8002b4a:	f001 f849 	bl	8003be0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	200001ec 	.word	0x200001ec

08002b58 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002b5c:	4802      	ldr	r0, [pc, #8]	; (8002b68 <I2C1_ER_IRQHandler+0x10>)
 8002b5e:	f001 f859 	bl	8003c14 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	200001ec 	.word	0x200001ec

08002b6c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002b70:	4802      	ldr	r0, [pc, #8]	; (8002b7c <TIM6_DAC_IRQHandler+0x10>)
 8002b72:	f003 fd83 	bl	800667c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	200002e0 	.word	0x200002e0

08002b80 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002b84:	4802      	ldr	r0, [pc, #8]	; (8002b90 <TIM7_IRQHandler+0x10>)
 8002b86:	f003 fd79 	bl	800667c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20000360 	.word	0x20000360

08002b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b9c:	4a14      	ldr	r2, [pc, #80]	; (8002bf0 <_sbrk+0x5c>)
 8002b9e:	4b15      	ldr	r3, [pc, #84]	; (8002bf4 <_sbrk+0x60>)
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ba8:	4b13      	ldr	r3, [pc, #76]	; (8002bf8 <_sbrk+0x64>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d102      	bne.n	8002bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bb0:	4b11      	ldr	r3, [pc, #68]	; (8002bf8 <_sbrk+0x64>)
 8002bb2:	4a12      	ldr	r2, [pc, #72]	; (8002bfc <_sbrk+0x68>)
 8002bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bb6:	4b10      	ldr	r3, [pc, #64]	; (8002bf8 <_sbrk+0x64>)
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d207      	bcs.n	8002bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bc4:	f004 f8f0 	bl	8006da8 <__errno>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	220c      	movs	r2, #12
 8002bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bd2:	e009      	b.n	8002be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bd4:	4b08      	ldr	r3, [pc, #32]	; (8002bf8 <_sbrk+0x64>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bda:	4b07      	ldr	r3, [pc, #28]	; (8002bf8 <_sbrk+0x64>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4413      	add	r3, r2
 8002be2:	4a05      	ldr	r2, [pc, #20]	; (8002bf8 <_sbrk+0x64>)
 8002be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002be6:	68fb      	ldr	r3, [r7, #12]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20050000 	.word	0x20050000
 8002bf4:	00000400 	.word	0x00000400
 8002bf8:	20000190 	.word	0x20000190
 8002bfc:	200003c0 	.word	0x200003c0

08002c00 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <SystemInit+0x20>)
 8002c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c0a:	4a05      	ldr	r2, [pc, #20]	; (8002c20 <SystemInit+0x20>)
 8002c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c5c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c28:	480d      	ldr	r0, [pc, #52]	; (8002c60 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c2a:	490e      	ldr	r1, [pc, #56]	; (8002c64 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c2c:	4a0e      	ldr	r2, [pc, #56]	; (8002c68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c30:	e002      	b.n	8002c38 <LoopCopyDataInit>

08002c32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c36:	3304      	adds	r3, #4

08002c38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c3c:	d3f9      	bcc.n	8002c32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c3e:	4a0b      	ldr	r2, [pc, #44]	; (8002c6c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c40:	4c0b      	ldr	r4, [pc, #44]	; (8002c70 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c44:	e001      	b.n	8002c4a <LoopFillZerobss>

08002c46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c48:	3204      	adds	r2, #4

08002c4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c4c:	d3fb      	bcc.n	8002c46 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c4e:	f7ff ffd7 	bl	8002c00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c52:	f004 f8af 	bl	8006db4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c56:	f7ff f9d1 	bl	8001ffc <main>
  bx  lr    
 8002c5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c5c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002c60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c64:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8002c68:	08056b70 	.word	0x08056b70
  ldr r2, =_sbss
 8002c6c:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8002c70:	200003c0 	.word	0x200003c0

08002c74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c74:	e7fe      	b.n	8002c74 <ADC_IRQHandler>

08002c76 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c7a:	2003      	movs	r0, #3
 8002c7c:	f000 f970 	bl	8002f60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c80:	200f      	movs	r0, #15
 8002c82:	f000 f805 	bl	8002c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c86:	f7ff fcf5 	bl	8002674 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c98:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <HAL_InitTick+0x54>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <HAL_InitTick+0x58>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ca6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 f999 	bl	8002fe6 <HAL_SYSTICK_Config>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e00e      	b.n	8002cdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b0f      	cmp	r3, #15
 8002cc2:	d80a      	bhi.n	8002cda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ccc:	f000 f953 	bl	8002f76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cd0:	4a06      	ldr	r2, [pc, #24]	; (8002cec <HAL_InitTick+0x5c>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	e000      	b.n	8002cdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20000028 	.word	0x20000028
 8002ce8:	20000048 	.word	0x20000048
 8002cec:	20000044 	.word	0x20000044

08002cf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cf4:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <HAL_IncTick+0x20>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <HAL_IncTick+0x24>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4413      	add	r3, r2
 8002d00:	4a04      	ldr	r2, [pc, #16]	; (8002d14 <HAL_IncTick+0x24>)
 8002d02:	6013      	str	r3, [r2, #0]
}
 8002d04:	bf00      	nop
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000048 	.word	0x20000048
 8002d14:	200003ac 	.word	0x200003ac

08002d18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d1c:	4b03      	ldr	r3, [pc, #12]	; (8002d2c <HAL_GetTick+0x14>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	200003ac 	.word	0x200003ac

08002d30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d38:	f7ff ffee 	bl	8002d18 <HAL_GetTick>
 8002d3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d48:	d005      	beq.n	8002d56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <HAL_Delay+0x44>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4413      	add	r3, r2
 8002d54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d56:	bf00      	nop
 8002d58:	f7ff ffde 	bl	8002d18 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d8f7      	bhi.n	8002d58 <HAL_Delay+0x28>
  {
  }
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000048 	.word	0x20000048

08002d78 <__NVIC_SetPriorityGrouping>:
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d88:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <__NVIC_SetPriorityGrouping+0x40>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d94:	4013      	ands	r3, r2
 8002d96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002da0:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <__NVIC_SetPriorityGrouping+0x44>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002da6:	4a04      	ldr	r2, [pc, #16]	; (8002db8 <__NVIC_SetPriorityGrouping+0x40>)
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	60d3      	str	r3, [r2, #12]
}
 8002dac:	bf00      	nop
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	e000ed00 	.word	0xe000ed00
 8002dbc:	05fa0000 	.word	0x05fa0000

08002dc0 <__NVIC_GetPriorityGrouping>:
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc4:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	0a1b      	lsrs	r3, r3, #8
 8002dca:	f003 0307 	and.w	r3, r3, #7
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	e000ed00 	.word	0xe000ed00

08002ddc <__NVIC_EnableIRQ>:
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	db0b      	blt.n	8002e06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	f003 021f 	and.w	r2, r3, #31
 8002df4:	4907      	ldr	r1, [pc, #28]	; (8002e14 <__NVIC_EnableIRQ+0x38>)
 8002df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8002e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	e000e100 	.word	0xe000e100

08002e18 <__NVIC_DisableIRQ>:
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	db12      	blt.n	8002e50 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	f003 021f 	and.w	r2, r3, #31
 8002e30:	490a      	ldr	r1, [pc, #40]	; (8002e5c <__NVIC_DisableIRQ+0x44>)
 8002e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e36:	095b      	lsrs	r3, r3, #5
 8002e38:	2001      	movs	r0, #1
 8002e3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e3e:	3320      	adds	r3, #32
 8002e40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e44:	f3bf 8f4f 	dsb	sy
}
 8002e48:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e4a:	f3bf 8f6f 	isb	sy
}
 8002e4e:	bf00      	nop
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	e000e100 	.word	0xe000e100

08002e60 <__NVIC_SetPriority>:
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	4603      	mov	r3, r0
 8002e68:	6039      	str	r1, [r7, #0]
 8002e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	db0a      	blt.n	8002e8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	490c      	ldr	r1, [pc, #48]	; (8002eac <__NVIC_SetPriority+0x4c>)
 8002e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7e:	0112      	lsls	r2, r2, #4
 8002e80:	b2d2      	uxtb	r2, r2
 8002e82:	440b      	add	r3, r1
 8002e84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e88:	e00a      	b.n	8002ea0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	b2da      	uxtb	r2, r3
 8002e8e:	4908      	ldr	r1, [pc, #32]	; (8002eb0 <__NVIC_SetPriority+0x50>)
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	f003 030f 	and.w	r3, r3, #15
 8002e96:	3b04      	subs	r3, #4
 8002e98:	0112      	lsls	r2, r2, #4
 8002e9a:	b2d2      	uxtb	r2, r2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	761a      	strb	r2, [r3, #24]
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	e000e100 	.word	0xe000e100
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <NVIC_EncodePriority>:
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b089      	sub	sp, #36	; 0x24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f003 0307 	and.w	r3, r3, #7
 8002ec6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	f1c3 0307 	rsb	r3, r3, #7
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	bf28      	it	cs
 8002ed2:	2304      	movcs	r3, #4
 8002ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	3304      	adds	r3, #4
 8002eda:	2b06      	cmp	r3, #6
 8002edc:	d902      	bls.n	8002ee4 <NVIC_EncodePriority+0x30>
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	3b03      	subs	r3, #3
 8002ee2:	e000      	b.n	8002ee6 <NVIC_EncodePriority+0x32>
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ee8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	43da      	mvns	r2, r3
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	401a      	ands	r2, r3
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002efc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	fa01 f303 	lsl.w	r3, r1, r3
 8002f06:	43d9      	mvns	r1, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f0c:	4313      	orrs	r3, r2
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3724      	adds	r7, #36	; 0x24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3b01      	subs	r3, #1
 8002f28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f2c:	d301      	bcc.n	8002f32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e00f      	b.n	8002f52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f32:	4a0a      	ldr	r2, [pc, #40]	; (8002f5c <SysTick_Config+0x40>)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3b01      	subs	r3, #1
 8002f38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f3a:	210f      	movs	r1, #15
 8002f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f40:	f7ff ff8e 	bl	8002e60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f44:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <SysTick_Config+0x40>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f4a:	4b04      	ldr	r3, [pc, #16]	; (8002f5c <SysTick_Config+0x40>)
 8002f4c:	2207      	movs	r2, #7
 8002f4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	e000e010 	.word	0xe000e010

08002f60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f7ff ff05 	bl	8002d78 <__NVIC_SetPriorityGrouping>
}
 8002f6e:	bf00      	nop
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b086      	sub	sp, #24
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	60b9      	str	r1, [r7, #8]
 8002f80:	607a      	str	r2, [r7, #4]
 8002f82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f88:	f7ff ff1a 	bl	8002dc0 <__NVIC_GetPriorityGrouping>
 8002f8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	68b9      	ldr	r1, [r7, #8]
 8002f92:	6978      	ldr	r0, [r7, #20]
 8002f94:	f7ff ff8e 	bl	8002eb4 <NVIC_EncodePriority>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f9e:	4611      	mov	r1, r2
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff ff5d 	bl	8002e60 <__NVIC_SetPriority>
}
 8002fa6:	bf00      	nop
 8002fa8:	3718      	adds	r7, #24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b082      	sub	sp, #8
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff ff0d 	bl	8002ddc <__NVIC_EnableIRQ>
}
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b082      	sub	sp, #8
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ff1d 	bl	8002e18 <__NVIC_DisableIRQ>
}
 8002fde:	bf00      	nop
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff ff94 	bl	8002f1c <SysTick_Config>
 8002ff4:	4603      	mov	r3, r0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d004      	beq.n	800301c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2280      	movs	r2, #128	; 0x80
 8003016:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e00c      	b.n	8003036 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2205      	movs	r2, #5
 8003020:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003050:	b2db      	uxtb	r3, r3
}
 8003052:	4618      	mov	r0, r3
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
	...

08003060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003060:	b480      	push	{r7}
 8003062:	b089      	sub	sp, #36	; 0x24
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800306a:	2300      	movs	r3, #0
 800306c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003072:	2300      	movs	r3, #0
 8003074:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003076:	2300      	movs	r3, #0
 8003078:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800307a:	2300      	movs	r3, #0
 800307c:	61fb      	str	r3, [r7, #28]
 800307e:	e175      	b.n	800336c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003080:	2201      	movs	r2, #1
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	429a      	cmp	r2, r3
 800309a:	f040 8164 	bne.w	8003366 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d005      	beq.n	80030b6 <HAL_GPIO_Init+0x56>
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d130      	bne.n	8003118 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	2203      	movs	r2, #3
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	43db      	mvns	r3, r3
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	4013      	ands	r3, r2
 80030cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4313      	orrs	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030ec:	2201      	movs	r2, #1
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	091b      	lsrs	r3, r3, #4
 8003102:	f003 0201 	and.w	r2, r3, #1
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f003 0303 	and.w	r3, r3, #3
 8003120:	2b03      	cmp	r3, #3
 8003122:	d017      	beq.n	8003154 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	2203      	movs	r2, #3
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	4313      	orrs	r3, r2
 800314c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d123      	bne.n	80031a8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	08da      	lsrs	r2, r3, #3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	3208      	adds	r2, #8
 8003168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800316c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	220f      	movs	r2, #15
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	43db      	mvns	r3, r3
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	4013      	ands	r3, r2
 8003182:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	f003 0307 	and.w	r3, r3, #7
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	4313      	orrs	r3, r2
 8003198:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	08da      	lsrs	r2, r3, #3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3208      	adds	r2, #8
 80031a2:	69b9      	ldr	r1, [r7, #24]
 80031a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	2203      	movs	r2, #3
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	43db      	mvns	r3, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4013      	ands	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f003 0203 	and.w	r2, r3, #3
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 80be 	beq.w	8003366 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ea:	4b66      	ldr	r3, [pc, #408]	; (8003384 <HAL_GPIO_Init+0x324>)
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	4a65      	ldr	r2, [pc, #404]	; (8003384 <HAL_GPIO_Init+0x324>)
 80031f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031f4:	6453      	str	r3, [r2, #68]	; 0x44
 80031f6:	4b63      	ldr	r3, [pc, #396]	; (8003384 <HAL_GPIO_Init+0x324>)
 80031f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003202:	4a61      	ldr	r2, [pc, #388]	; (8003388 <HAL_GPIO_Init+0x328>)
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	089b      	lsrs	r3, r3, #2
 8003208:	3302      	adds	r3, #2
 800320a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800320e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f003 0303 	and.w	r3, r3, #3
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	220f      	movs	r2, #15
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	43db      	mvns	r3, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4013      	ands	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a58      	ldr	r2, [pc, #352]	; (800338c <HAL_GPIO_Init+0x32c>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d037      	beq.n	800329e <HAL_GPIO_Init+0x23e>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a57      	ldr	r2, [pc, #348]	; (8003390 <HAL_GPIO_Init+0x330>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d031      	beq.n	800329a <HAL_GPIO_Init+0x23a>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a56      	ldr	r2, [pc, #344]	; (8003394 <HAL_GPIO_Init+0x334>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d02b      	beq.n	8003296 <HAL_GPIO_Init+0x236>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a55      	ldr	r2, [pc, #340]	; (8003398 <HAL_GPIO_Init+0x338>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d025      	beq.n	8003292 <HAL_GPIO_Init+0x232>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a54      	ldr	r2, [pc, #336]	; (800339c <HAL_GPIO_Init+0x33c>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d01f      	beq.n	800328e <HAL_GPIO_Init+0x22e>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a53      	ldr	r2, [pc, #332]	; (80033a0 <HAL_GPIO_Init+0x340>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d019      	beq.n	800328a <HAL_GPIO_Init+0x22a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a52      	ldr	r2, [pc, #328]	; (80033a4 <HAL_GPIO_Init+0x344>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d013      	beq.n	8003286 <HAL_GPIO_Init+0x226>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a51      	ldr	r2, [pc, #324]	; (80033a8 <HAL_GPIO_Init+0x348>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d00d      	beq.n	8003282 <HAL_GPIO_Init+0x222>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a50      	ldr	r2, [pc, #320]	; (80033ac <HAL_GPIO_Init+0x34c>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d007      	beq.n	800327e <HAL_GPIO_Init+0x21e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a4f      	ldr	r2, [pc, #316]	; (80033b0 <HAL_GPIO_Init+0x350>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d101      	bne.n	800327a <HAL_GPIO_Init+0x21a>
 8003276:	2309      	movs	r3, #9
 8003278:	e012      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 800327a:	230a      	movs	r3, #10
 800327c:	e010      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 800327e:	2308      	movs	r3, #8
 8003280:	e00e      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 8003282:	2307      	movs	r3, #7
 8003284:	e00c      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 8003286:	2306      	movs	r3, #6
 8003288:	e00a      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 800328a:	2305      	movs	r3, #5
 800328c:	e008      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 800328e:	2304      	movs	r3, #4
 8003290:	e006      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 8003292:	2303      	movs	r3, #3
 8003294:	e004      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 8003296:	2302      	movs	r3, #2
 8003298:	e002      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <HAL_GPIO_Init+0x240>
 800329e:	2300      	movs	r3, #0
 80032a0:	69fa      	ldr	r2, [r7, #28]
 80032a2:	f002 0203 	and.w	r2, r2, #3
 80032a6:	0092      	lsls	r2, r2, #2
 80032a8:	4093      	lsls	r3, r2
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80032b0:	4935      	ldr	r1, [pc, #212]	; (8003388 <HAL_GPIO_Init+0x328>)
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	089b      	lsrs	r3, r3, #2
 80032b6:	3302      	adds	r3, #2
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032be:	4b3d      	ldr	r3, [pc, #244]	; (80033b4 <HAL_GPIO_Init+0x354>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	43db      	mvns	r3, r3
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	4013      	ands	r3, r2
 80032cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	4313      	orrs	r3, r2
 80032e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032e2:	4a34      	ldr	r2, [pc, #208]	; (80033b4 <HAL_GPIO_Init+0x354>)
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032e8:	4b32      	ldr	r3, [pc, #200]	; (80033b4 <HAL_GPIO_Init+0x354>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	43db      	mvns	r3, r3
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	4013      	ands	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d003      	beq.n	800330c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800330c:	4a29      	ldr	r2, [pc, #164]	; (80033b4 <HAL_GPIO_Init+0x354>)
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003312:	4b28      	ldr	r3, [pc, #160]	; (80033b4 <HAL_GPIO_Init+0x354>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	43db      	mvns	r3, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4013      	ands	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d003      	beq.n	8003336 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	4313      	orrs	r3, r2
 8003334:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003336:	4a1f      	ldr	r2, [pc, #124]	; (80033b4 <HAL_GPIO_Init+0x354>)
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800333c:	4b1d      	ldr	r3, [pc, #116]	; (80033b4 <HAL_GPIO_Init+0x354>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d003      	beq.n	8003360 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	4313      	orrs	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003360:	4a14      	ldr	r2, [pc, #80]	; (80033b4 <HAL_GPIO_Init+0x354>)
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	3301      	adds	r3, #1
 800336a:	61fb      	str	r3, [r7, #28]
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	2b0f      	cmp	r3, #15
 8003370:	f67f ae86 	bls.w	8003080 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003374:	bf00      	nop
 8003376:	bf00      	nop
 8003378:	3724      	adds	r7, #36	; 0x24
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	40023800 	.word	0x40023800
 8003388:	40013800 	.word	0x40013800
 800338c:	40020000 	.word	0x40020000
 8003390:	40020400 	.word	0x40020400
 8003394:	40020800 	.word	0x40020800
 8003398:	40020c00 	.word	0x40020c00
 800339c:	40021000 	.word	0x40021000
 80033a0:	40021400 	.word	0x40021400
 80033a4:	40021800 	.word	0x40021800
 80033a8:	40021c00 	.word	0x40021c00
 80033ac:	40022000 	.word	0x40022000
 80033b0:	40022400 	.word	0x40022400
 80033b4:	40013c00 	.word	0x40013c00

080033b8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80033c2:	2300      	movs	r3, #0
 80033c4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80033ca:	2300      	movs	r3, #0
 80033cc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80033ce:	2300      	movs	r3, #0
 80033d0:	617b      	str	r3, [r7, #20]
 80033d2:	e0d9      	b.n	8003588 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80033d4:	2201      	movs	r2, #1
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4013      	ands	r3, r2
 80033e4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	f040 80c9 	bne.w	8003582 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80033f0:	4a6b      	ldr	r2, [pc, #428]	; (80035a0 <HAL_GPIO_DeInit+0x1e8>)
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	089b      	lsrs	r3, r3, #2
 80033f6:	3302      	adds	r3, #2
 80033f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033fc:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f003 0303 	and.w	r3, r3, #3
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	220f      	movs	r2, #15
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	68ba      	ldr	r2, [r7, #8]
 800340e:	4013      	ands	r3, r2
 8003410:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a63      	ldr	r2, [pc, #396]	; (80035a4 <HAL_GPIO_DeInit+0x1ec>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d037      	beq.n	800348a <HAL_GPIO_DeInit+0xd2>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a62      	ldr	r2, [pc, #392]	; (80035a8 <HAL_GPIO_DeInit+0x1f0>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d031      	beq.n	8003486 <HAL_GPIO_DeInit+0xce>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a61      	ldr	r2, [pc, #388]	; (80035ac <HAL_GPIO_DeInit+0x1f4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d02b      	beq.n	8003482 <HAL_GPIO_DeInit+0xca>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a60      	ldr	r2, [pc, #384]	; (80035b0 <HAL_GPIO_DeInit+0x1f8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d025      	beq.n	800347e <HAL_GPIO_DeInit+0xc6>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a5f      	ldr	r2, [pc, #380]	; (80035b4 <HAL_GPIO_DeInit+0x1fc>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d01f      	beq.n	800347a <HAL_GPIO_DeInit+0xc2>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a5e      	ldr	r2, [pc, #376]	; (80035b8 <HAL_GPIO_DeInit+0x200>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d019      	beq.n	8003476 <HAL_GPIO_DeInit+0xbe>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a5d      	ldr	r2, [pc, #372]	; (80035bc <HAL_GPIO_DeInit+0x204>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d013      	beq.n	8003472 <HAL_GPIO_DeInit+0xba>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a5c      	ldr	r2, [pc, #368]	; (80035c0 <HAL_GPIO_DeInit+0x208>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d00d      	beq.n	800346e <HAL_GPIO_DeInit+0xb6>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a5b      	ldr	r2, [pc, #364]	; (80035c4 <HAL_GPIO_DeInit+0x20c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d007      	beq.n	800346a <HAL_GPIO_DeInit+0xb2>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a5a      	ldr	r2, [pc, #360]	; (80035c8 <HAL_GPIO_DeInit+0x210>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d101      	bne.n	8003466 <HAL_GPIO_DeInit+0xae>
 8003462:	2309      	movs	r3, #9
 8003464:	e012      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 8003466:	230a      	movs	r3, #10
 8003468:	e010      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 800346a:	2308      	movs	r3, #8
 800346c:	e00e      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 800346e:	2307      	movs	r3, #7
 8003470:	e00c      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 8003472:	2306      	movs	r3, #6
 8003474:	e00a      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 8003476:	2305      	movs	r3, #5
 8003478:	e008      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 800347a:	2304      	movs	r3, #4
 800347c:	e006      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 800347e:	2303      	movs	r3, #3
 8003480:	e004      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 8003482:	2302      	movs	r3, #2
 8003484:	e002      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 8003486:	2301      	movs	r3, #1
 8003488:	e000      	b.n	800348c <HAL_GPIO_DeInit+0xd4>
 800348a:	2300      	movs	r3, #0
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	f002 0203 	and.w	r2, r2, #3
 8003492:	0092      	lsls	r2, r2, #2
 8003494:	4093      	lsls	r3, r2
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	429a      	cmp	r2, r3
 800349a:	d132      	bne.n	8003502 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800349c:	4b4b      	ldr	r3, [pc, #300]	; (80035cc <HAL_GPIO_DeInit+0x214>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	43db      	mvns	r3, r3
 80034a4:	4949      	ldr	r1, [pc, #292]	; (80035cc <HAL_GPIO_DeInit+0x214>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80034aa:	4b48      	ldr	r3, [pc, #288]	; (80035cc <HAL_GPIO_DeInit+0x214>)
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	4946      	ldr	r1, [pc, #280]	; (80035cc <HAL_GPIO_DeInit+0x214>)
 80034b4:	4013      	ands	r3, r2
 80034b6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80034b8:	4b44      	ldr	r3, [pc, #272]	; (80035cc <HAL_GPIO_DeInit+0x214>)
 80034ba:	68da      	ldr	r2, [r3, #12]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	43db      	mvns	r3, r3
 80034c0:	4942      	ldr	r1, [pc, #264]	; (80035cc <HAL_GPIO_DeInit+0x214>)
 80034c2:	4013      	ands	r3, r2
 80034c4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80034c6:	4b41      	ldr	r3, [pc, #260]	; (80035cc <HAL_GPIO_DeInit+0x214>)
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	43db      	mvns	r3, r3
 80034ce:	493f      	ldr	r1, [pc, #252]	; (80035cc <HAL_GPIO_DeInit+0x214>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	220f      	movs	r2, #15
 80034de:	fa02 f303 	lsl.w	r3, r2, r3
 80034e2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80034e4:	4a2e      	ldr	r2, [pc, #184]	; (80035a0 <HAL_GPIO_DeInit+0x1e8>)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	089b      	lsrs	r3, r3, #2
 80034ea:	3302      	adds	r3, #2
 80034ec:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	43da      	mvns	r2, r3
 80034f4:	482a      	ldr	r0, [pc, #168]	; (80035a0 <HAL_GPIO_DeInit+0x1e8>)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	089b      	lsrs	r3, r3, #2
 80034fa:	400a      	ands	r2, r1
 80034fc:	3302      	adds	r3, #2
 80034fe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	2103      	movs	r1, #3
 800350c:	fa01 f303 	lsl.w	r3, r1, r3
 8003510:	43db      	mvns	r3, r3
 8003512:	401a      	ands	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	08da      	lsrs	r2, r3, #3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3208      	adds	r2, #8
 8003520:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f003 0307 	and.w	r3, r3, #7
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	220f      	movs	r2, #15
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43db      	mvns	r3, r3
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	08d2      	lsrs	r2, r2, #3
 8003538:	4019      	ands	r1, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	3208      	adds	r2, #8
 800353e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	2103      	movs	r1, #3
 800354c:	fa01 f303 	lsl.w	r3, r1, r3
 8003550:	43db      	mvns	r3, r3
 8003552:	401a      	ands	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	2101      	movs	r1, #1
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	fa01 f303 	lsl.w	r3, r1, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	401a      	ands	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	005b      	lsls	r3, r3, #1
 8003574:	2103      	movs	r1, #3
 8003576:	fa01 f303 	lsl.w	r3, r1, r3
 800357a:	43db      	mvns	r3, r3
 800357c:	401a      	ands	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	3301      	adds	r3, #1
 8003586:	617b      	str	r3, [r7, #20]
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	2b0f      	cmp	r3, #15
 800358c:	f67f af22 	bls.w	80033d4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003590:	bf00      	nop
 8003592:	bf00      	nop
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	40013800 	.word	0x40013800
 80035a4:	40020000 	.word	0x40020000
 80035a8:	40020400 	.word	0x40020400
 80035ac:	40020800 	.word	0x40020800
 80035b0:	40020c00 	.word	0x40020c00
 80035b4:	40021000 	.word	0x40021000
 80035b8:	40021400 	.word	0x40021400
 80035bc:	40021800 	.word	0x40021800
 80035c0:	40021c00 	.word	0x40021c00
 80035c4:	40022000 	.word	0x40022000
 80035c8:	40022400 	.word	0x40022400
 80035cc:	40013c00 	.word	0x40013c00

080035d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	807b      	strh	r3, [r7, #2]
 80035dc:	4613      	mov	r3, r2
 80035de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035e0:	787b      	ldrb	r3, [r7, #1]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035e6:	887a      	ldrh	r2, [r7, #2]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80035ec:	e003      	b.n	80035f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80035ee:	887b      	ldrh	r3, [r7, #2]
 80035f0:	041a      	lsls	r2, r3, #16
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	619a      	str	r2, [r3, #24]
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
	...

08003604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e07f      	b.n	8003716 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d106      	bne.n	8003630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff f846 	bl	80026bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2224      	movs	r2, #36	; 0x24
 8003634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0201 	bic.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003654:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003664:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d107      	bne.n	800367e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800367a:	609a      	str	r2, [r3, #8]
 800367c:	e006      	b.n	800368c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800368a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	2b02      	cmp	r3, #2
 8003692:	d104      	bne.n	800369e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800369c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6859      	ldr	r1, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	4b1d      	ldr	r3, [pc, #116]	; (8003720 <HAL_I2C_Init+0x11c>)
 80036aa:	430b      	orrs	r3, r1
 80036ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691a      	ldr	r2, [r3, #16]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69d9      	ldr	r1, [r3, #28]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a1a      	ldr	r2, [r3, #32]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	02008000 	.word	0x02008000

08003724 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e021      	b.n	800377a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2224      	movs	r2, #36	; 0x24
 800373a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f022 0201 	bic.w	r2, r2, #1
 800374c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff f808 	bl	8002764 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b088      	sub	sp, #32
 8003788:	af02      	add	r7, sp, #8
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	4608      	mov	r0, r1
 800378e:	4611      	mov	r1, r2
 8003790:	461a      	mov	r2, r3
 8003792:	4603      	mov	r3, r0
 8003794:	817b      	strh	r3, [r7, #10]
 8003796:	460b      	mov	r3, r1
 8003798:	813b      	strh	r3, [r7, #8]
 800379a:	4613      	mov	r3, r2
 800379c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b20      	cmp	r3, #32
 80037a8:	f040 80f9 	bne.w	800399e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ac:	6a3b      	ldr	r3, [r7, #32]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <HAL_I2C_Mem_Write+0x34>
 80037b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d105      	bne.n	80037c4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037be:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e0ed      	b.n	80039a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d101      	bne.n	80037d2 <HAL_I2C_Mem_Write+0x4e>
 80037ce:	2302      	movs	r3, #2
 80037d0:	e0e6      	b.n	80039a0 <HAL_I2C_Mem_Write+0x21c>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037da:	f7ff fa9d 	bl	8002d18 <HAL_GetTick>
 80037de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	9300      	str	r3, [sp, #0]
 80037e4:	2319      	movs	r3, #25
 80037e6:	2201      	movs	r2, #1
 80037e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f000 ffe6 	bl	80047be <I2C_WaitOnFlagUntilTimeout>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e0d1      	b.n	80039a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2221      	movs	r2, #33	; 0x21
 8003800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2240      	movs	r2, #64	; 0x40
 8003808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6a3a      	ldr	r2, [r7, #32]
 8003816:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800381c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003824:	88f8      	ldrh	r0, [r7, #6]
 8003826:	893a      	ldrh	r2, [r7, #8]
 8003828:	8979      	ldrh	r1, [r7, #10]
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	9301      	str	r3, [sp, #4]
 800382e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	4603      	mov	r3, r0
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f000 fb9f 	bl	8003f78 <I2C_RequestMemoryWrite>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e0a9      	b.n	80039a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003850:	b29b      	uxth	r3, r3
 8003852:	2bff      	cmp	r3, #255	; 0xff
 8003854:	d90e      	bls.n	8003874 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	22ff      	movs	r2, #255	; 0xff
 800385a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003860:	b2da      	uxtb	r2, r3
 8003862:	8979      	ldrh	r1, [r7, #10]
 8003864:	2300      	movs	r3, #0
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f001 f94f 	bl	8004b10 <I2C_TransferConfig>
 8003872:	e00f      	b.n	8003894 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003882:	b2da      	uxtb	r2, r3
 8003884:	8979      	ldrh	r1, [r7, #10]
 8003886:	2300      	movs	r3, #0
 8003888:	9300      	str	r3, [sp, #0]
 800388a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f001 f93e 	bl	8004b10 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f000 ffd0 	bl	800483e <I2C_WaitOnTXISFlagUntilTimeout>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e07b      	b.n	80039a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	781a      	ldrb	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	3b01      	subs	r3, #1
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d0:	3b01      	subs	r3, #1
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d034      	beq.n	800394c <HAL_I2C_Mem_Write+0x1c8>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d130      	bne.n	800394c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	9300      	str	r3, [sp, #0]
 80038ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f0:	2200      	movs	r2, #0
 80038f2:	2180      	movs	r1, #128	; 0x80
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 ff62 	bl	80047be <I2C_WaitOnFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e04d      	b.n	80039a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003908:	b29b      	uxth	r3, r3
 800390a:	2bff      	cmp	r3, #255	; 0xff
 800390c:	d90e      	bls.n	800392c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	22ff      	movs	r2, #255	; 0xff
 8003912:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003918:	b2da      	uxtb	r2, r3
 800391a:	8979      	ldrh	r1, [r7, #10]
 800391c:	2300      	movs	r3, #0
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f001 f8f3 	bl	8004b10 <I2C_TransferConfig>
 800392a:	e00f      	b.n	800394c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003930:	b29a      	uxth	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800393a:	b2da      	uxtb	r2, r3
 800393c:	8979      	ldrh	r1, [r7, #10]
 800393e:	2300      	movs	r3, #0
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	f001 f8e2 	bl	8004b10 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003950:	b29b      	uxth	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d19e      	bne.n	8003894 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 ffaf 	bl	80048be <I2C_WaitOnSTOPFlagUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e01a      	b.n	80039a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2220      	movs	r2, #32
 8003970:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6859      	ldr	r1, [r3, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	4b0a      	ldr	r3, [pc, #40]	; (80039a8 <HAL_I2C_Mem_Write+0x224>)
 800397e:	400b      	ands	r3, r1
 8003980:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2220      	movs	r2, #32
 8003986:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800399a:	2300      	movs	r3, #0
 800399c:	e000      	b.n	80039a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800399e:	2302      	movs	r3, #2
  }
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	fe00e800 	.word	0xfe00e800

080039ac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b088      	sub	sp, #32
 80039b0:	af02      	add	r7, sp, #8
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	4608      	mov	r0, r1
 80039b6:	4611      	mov	r1, r2
 80039b8:	461a      	mov	r2, r3
 80039ba:	4603      	mov	r3, r0
 80039bc:	817b      	strh	r3, [r7, #10]
 80039be:	460b      	mov	r3, r1
 80039c0:	813b      	strh	r3, [r7, #8]
 80039c2:	4613      	mov	r3, r2
 80039c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b20      	cmp	r3, #32
 80039d0:	f040 80fd 	bne.w	8003bce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80039d4:	6a3b      	ldr	r3, [r7, #32]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d002      	beq.n	80039e0 <HAL_I2C_Mem_Read+0x34>
 80039da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d105      	bne.n	80039ec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039e6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e0f1      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d101      	bne.n	80039fa <HAL_I2C_Mem_Read+0x4e>
 80039f6:	2302      	movs	r3, #2
 80039f8:	e0ea      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x224>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a02:	f7ff f989 	bl	8002d18 <HAL_GetTick>
 8003a06:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	2319      	movs	r3, #25
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f000 fed2 	bl	80047be <I2C_WaitOnFlagUntilTimeout>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e0d5      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2222      	movs	r2, #34	; 0x22
 8003a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2240      	movs	r2, #64	; 0x40
 8003a30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a3a      	ldr	r2, [r7, #32]
 8003a3e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003a44:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a4c:	88f8      	ldrh	r0, [r7, #6]
 8003a4e:	893a      	ldrh	r2, [r7, #8]
 8003a50:	8979      	ldrh	r1, [r7, #10]
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	9301      	str	r3, [sp, #4]
 8003a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a58:	9300      	str	r3, [sp, #0]
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f000 fadf 	bl	8004020 <I2C_RequestMemoryRead>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d005      	beq.n	8003a74 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e0ad      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	2bff      	cmp	r3, #255	; 0xff
 8003a7c:	d90e      	bls.n	8003a9c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	22ff      	movs	r2, #255	; 0xff
 8003a82:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a88:	b2da      	uxtb	r2, r3
 8003a8a:	8979      	ldrh	r1, [r7, #10]
 8003a8c:	4b52      	ldr	r3, [pc, #328]	; (8003bd8 <HAL_I2C_Mem_Read+0x22c>)
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f001 f83b 	bl	8004b10 <I2C_TransferConfig>
 8003a9a:	e00f      	b.n	8003abc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	8979      	ldrh	r1, [r7, #10]
 8003aae:	4b4a      	ldr	r3, [pc, #296]	; (8003bd8 <HAL_I2C_Mem_Read+0x22c>)
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f001 f82a 	bl	8004b10 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2104      	movs	r1, #4
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f000 fe79 	bl	80047be <I2C_WaitOnFlagUntilTimeout>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e07c      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae0:	b2d2      	uxtb	r2, r2
 8003ae2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	1c5a      	adds	r2, r3, #1
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003af2:	3b01      	subs	r3, #1
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	3b01      	subs	r3, #1
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d034      	beq.n	8003b7c <HAL_I2C_Mem_Read+0x1d0>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d130      	bne.n	8003b7c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	9300      	str	r3, [sp, #0]
 8003b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b20:	2200      	movs	r2, #0
 8003b22:	2180      	movs	r1, #128	; 0x80
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 fe4a 	bl	80047be <I2C_WaitOnFlagUntilTimeout>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e04d      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	2bff      	cmp	r3, #255	; 0xff
 8003b3c:	d90e      	bls.n	8003b5c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	22ff      	movs	r2, #255	; 0xff
 8003b42:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	8979      	ldrh	r1, [r7, #10]
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f000 ffdb 	bl	8004b10 <I2C_TransferConfig>
 8003b5a:	e00f      	b.n	8003b7c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	8979      	ldrh	r1, [r7, #10]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 ffca 	bl	8004b10 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d19a      	bne.n	8003abc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 fe97 	bl	80048be <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e01a      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6859      	ldr	r1, [r3, #4]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <HAL_I2C_Mem_Read+0x230>)
 8003bae:	400b      	ands	r3, r1
 8003bb0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e000      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003bce:	2302      	movs	r3, #2
  }
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3718      	adds	r7, #24
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	80002400 	.word	0x80002400
 8003bdc:	fe00e800 	.word	0xfe00e800

08003be0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d005      	beq.n	8003c0c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	68f9      	ldr	r1, [r7, #12]
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	4798      	blx	r3
  }
}
 8003c0c:	bf00      	nop
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b086      	sub	sp, #24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	0a1b      	lsrs	r3, r3, #8
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d010      	beq.n	8003c5a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	09db      	lsrs	r3, r3, #7
 8003c3c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00a      	beq.n	8003c5a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c48:	f043 0201 	orr.w	r2, r3, #1
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c58:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	0a9b      	lsrs	r3, r3, #10
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d010      	beq.n	8003c88 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	09db      	lsrs	r3, r3, #7
 8003c6a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00a      	beq.n	8003c88 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c76:	f043 0208 	orr.w	r2, r3, #8
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c86:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	0a5b      	lsrs	r3, r3, #9
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d010      	beq.n	8003cb6 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	09db      	lsrs	r3, r3, #7
 8003c98:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca4:	f043 0202 	orr.w	r2, r3, #2
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cb4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cba:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f003 030b 	and.w	r3, r3, #11
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003cc6:	68f9      	ldr	r1, [r7, #12]
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 fc3f 	bl	800454c <I2C_ITError>
  }
}
 8003cce:	bf00      	nop
 8003cd0:	3718      	adds	r7, #24
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
 8003d06:	460b      	mov	r3, r1
 8003d08:	70fb      	strb	r3, [r7, #3]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr

08003d2e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003d36:	bf00      	nop
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr

08003d42 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b083      	sub	sp, #12
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003d4a:	bf00      	nop
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d64:	b2db      	uxtb	r3, r3
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b086      	sub	sp, #24
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	60f8      	str	r0, [r7, #12]
 8003d7a:	60b9      	str	r1, [r7, #8]
 8003d7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d82:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d101      	bne.n	8003d96 <I2C_Slave_ISR_IT+0x24>
 8003d92:	2302      	movs	r3, #2
 8003d94:	e0ec      	b.n	8003f70 <I2C_Slave_ISR_IT+0x1fe>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	095b      	lsrs	r3, r3, #5
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d009      	beq.n	8003dbe <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	095b      	lsrs	r3, r3, #5
 8003dae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d003      	beq.n	8003dbe <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003db6:	6939      	ldr	r1, [r7, #16]
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 fa67 	bl	800428c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	091b      	lsrs	r3, r3, #4
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d04d      	beq.n	8003e66 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	091b      	lsrs	r3, r3, #4
 8003dce:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d047      	beq.n	8003e66 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d128      	bne.n	8003e32 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b28      	cmp	r3, #40	; 0x28
 8003dea:	d108      	bne.n	8003dfe <I2C_Slave_ISR_IT+0x8c>
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003df2:	d104      	bne.n	8003dfe <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003df4:	6939      	ldr	r1, [r7, #16]
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 fb52 	bl	80044a0 <I2C_ITListenCplt>
 8003dfc:	e032      	b.n	8003e64 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b29      	cmp	r3, #41	; 0x29
 8003e08:	d10e      	bne.n	8003e28 <I2C_Slave_ISR_IT+0xb6>
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e10:	d00a      	beq.n	8003e28 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2210      	movs	r2, #16
 8003e18:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 fc8d 	bl	800473a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f9d5 	bl	80041d0 <I2C_ITSlaveSeqCplt>
 8003e26:	e01d      	b.n	8003e64 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2210      	movs	r2, #16
 8003e2e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003e30:	e096      	b.n	8003f60 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2210      	movs	r2, #16
 8003e38:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e3e:	f043 0204 	orr.w	r2, r3, #4
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d004      	beq.n	8003e56 <I2C_Slave_ISR_IT+0xe4>
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e52:	f040 8085 	bne.w	8003f60 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 fb75 	bl	800454c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003e62:	e07d      	b.n	8003f60 <I2C_Slave_ISR_IT+0x1ee>
 8003e64:	e07c      	b.n	8003f60 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	089b      	lsrs	r3, r3, #2
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d030      	beq.n	8003ed4 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	089b      	lsrs	r3, r3, #2
 8003e76:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d02a      	beq.n	8003ed4 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d018      	beq.n	8003eba <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e92:	b2d2      	uxtb	r2, r2
 8003e94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d14f      	bne.n	8003f64 <I2C_Slave_ISR_IT+0x1f2>
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003eca:	d04b      	beq.n	8003f64 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f000 f97f 	bl	80041d0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003ed2:	e047      	b.n	8003f64 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	08db      	lsrs	r3, r3, #3
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00a      	beq.n	8003ef6 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	08db      	lsrs	r3, r3, #3
 8003ee4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d004      	beq.n	8003ef6 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003eec:	6939      	ldr	r1, [r7, #16]
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f000 f8ea 	bl	80040c8 <I2C_ITAddrCplt>
 8003ef4:	e037      	b.n	8003f66 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	085b      	lsrs	r3, r3, #1
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d031      	beq.n	8003f66 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	085b      	lsrs	r3, r3, #1
 8003f06:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d02b      	beq.n	8003f66 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d018      	beq.n	8003f4a <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	781a      	ldrb	r2, [r3, #0]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	1c5a      	adds	r2, r3, #1
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f40:	3b01      	subs	r3, #1
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	851a      	strh	r2, [r3, #40]	; 0x28
 8003f48:	e00d      	b.n	8003f66 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f50:	d002      	beq.n	8003f58 <I2C_Slave_ISR_IT+0x1e6>
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d106      	bne.n	8003f66 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 f939 	bl	80041d0 <I2C_ITSlaveSeqCplt>
 8003f5e:	e002      	b.n	8003f66 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8003f60:	bf00      	nop
 8003f62:	e000      	b.n	8003f66 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8003f64:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3718      	adds	r7, #24
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af02      	add	r7, sp, #8
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	4608      	mov	r0, r1
 8003f82:	4611      	mov	r1, r2
 8003f84:	461a      	mov	r2, r3
 8003f86:	4603      	mov	r3, r0
 8003f88:	817b      	strh	r3, [r7, #10]
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	813b      	strh	r3, [r7, #8]
 8003f8e:	4613      	mov	r3, r2
 8003f90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003f92:	88fb      	ldrh	r3, [r7, #6]
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	8979      	ldrh	r1, [r7, #10]
 8003f98:	4b20      	ldr	r3, [pc, #128]	; (800401c <I2C_RequestMemoryWrite+0xa4>)
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 fdb5 	bl	8004b10 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fa6:	69fa      	ldr	r2, [r7, #28]
 8003fa8:	69b9      	ldr	r1, [r7, #24]
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 fc47 	bl	800483e <I2C_WaitOnTXISFlagUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e02c      	b.n	8004014 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fba:	88fb      	ldrh	r3, [r7, #6]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d105      	bne.n	8003fcc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fc0:	893b      	ldrh	r3, [r7, #8]
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	629a      	str	r2, [r3, #40]	; 0x28
 8003fca:	e015      	b.n	8003ff8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003fcc:	893b      	ldrh	r3, [r7, #8]
 8003fce:	0a1b      	lsrs	r3, r3, #8
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	b2da      	uxtb	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fda:	69fa      	ldr	r2, [r7, #28]
 8003fdc:	69b9      	ldr	r1, [r7, #24]
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 fc2d 	bl	800483e <I2C_WaitOnTXISFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e012      	b.n	8004014 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fee:	893b      	ldrh	r3, [r7, #8]
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	2200      	movs	r2, #0
 8004000:	2180      	movs	r1, #128	; 0x80
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f000 fbdb 	bl	80047be <I2C_WaitOnFlagUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e000      	b.n	8004014 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3710      	adds	r7, #16
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	80002000 	.word	0x80002000

08004020 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af02      	add	r7, sp, #8
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	4608      	mov	r0, r1
 800402a:	4611      	mov	r1, r2
 800402c:	461a      	mov	r2, r3
 800402e:	4603      	mov	r3, r0
 8004030:	817b      	strh	r3, [r7, #10]
 8004032:	460b      	mov	r3, r1
 8004034:	813b      	strh	r3, [r7, #8]
 8004036:	4613      	mov	r3, r2
 8004038:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800403a:	88fb      	ldrh	r3, [r7, #6]
 800403c:	b2da      	uxtb	r2, r3
 800403e:	8979      	ldrh	r1, [r7, #10]
 8004040:	4b20      	ldr	r3, [pc, #128]	; (80040c4 <I2C_RequestMemoryRead+0xa4>)
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	2300      	movs	r3, #0
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 fd62 	bl	8004b10 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800404c:	69fa      	ldr	r2, [r7, #28]
 800404e:	69b9      	ldr	r1, [r7, #24]
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f000 fbf4 	bl	800483e <I2C_WaitOnTXISFlagUntilTimeout>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e02c      	b.n	80040ba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004060:	88fb      	ldrh	r3, [r7, #6]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d105      	bne.n	8004072 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004066:	893b      	ldrh	r3, [r7, #8]
 8004068:	b2da      	uxtb	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	629a      	str	r2, [r3, #40]	; 0x28
 8004070:	e015      	b.n	800409e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004072:	893b      	ldrh	r3, [r7, #8]
 8004074:	0a1b      	lsrs	r3, r3, #8
 8004076:	b29b      	uxth	r3, r3
 8004078:	b2da      	uxtb	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004080:	69fa      	ldr	r2, [r7, #28]
 8004082:	69b9      	ldr	r1, [r7, #24]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 fbda 	bl	800483e <I2C_WaitOnTXISFlagUntilTimeout>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e012      	b.n	80040ba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004094:	893b      	ldrh	r3, [r7, #8]
 8004096:	b2da      	uxtb	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	2200      	movs	r2, #0
 80040a6:	2140      	movs	r1, #64	; 0x40
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 fb88 	bl	80047be <I2C_WaitOnFlagUntilTimeout>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e000      	b.n	80040ba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	80002000 	.word	0x80002000

080040c8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80040de:	2b28      	cmp	r3, #40	; 0x28
 80040e0:	d16a      	bne.n	80041b8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	0c1b      	lsrs	r3, r3, #16
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	f003 0301 	and.w	r3, r3, #1
 80040f0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	0c1b      	lsrs	r3, r3, #16
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004100:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	b29b      	uxth	r3, r3
 800410a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800410e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	b29b      	uxth	r3, r3
 8004118:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800411c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d138      	bne.n	8004198 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004126:	897b      	ldrh	r3, [r7, #10]
 8004128:	09db      	lsrs	r3, r3, #7
 800412a:	b29a      	uxth	r2, r3
 800412c:	89bb      	ldrh	r3, [r7, #12]
 800412e:	4053      	eors	r3, r2
 8004130:	b29b      	uxth	r3, r3
 8004132:	f003 0306 	and.w	r3, r3, #6
 8004136:	2b00      	cmp	r3, #0
 8004138:	d11c      	bne.n	8004174 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800413a:	897b      	ldrh	r3, [r7, #10]
 800413c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004142:	1c5a      	adds	r2, r3, #1
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800414c:	2b02      	cmp	r3, #2
 800414e:	d13b      	bne.n	80041c8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2208      	movs	r2, #8
 800415c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004166:	89ba      	ldrh	r2, [r7, #12]
 8004168:	7bfb      	ldrb	r3, [r7, #15]
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff fdc6 	bl	8003cfe <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004172:	e029      	b.n	80041c8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004174:	893b      	ldrh	r3, [r7, #8]
 8004176:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004178:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 fcf9 	bl	8004b74 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800418a:	89ba      	ldrh	r2, [r7, #12]
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	4619      	mov	r1, r3
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7ff fdb4 	bl	8003cfe <HAL_I2C_AddrCallback>
}
 8004196:	e017      	b.n	80041c8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004198:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 fce9 	bl	8004b74 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80041aa:	89ba      	ldrh	r2, [r7, #12]
 80041ac:	7bfb      	ldrb	r3, [r7, #15]
 80041ae:	4619      	mov	r1, r3
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f7ff fda4 	bl	8003cfe <HAL_I2C_AddrCallback>
}
 80041b6:	e007      	b.n	80041c8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2208      	movs	r2, #8
 80041be:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80041c8:	bf00      	nop
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	0b9b      	lsrs	r3, r3, #14
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d008      	beq.n	8004206 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	e00d      	b.n	8004222 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	0bdb      	lsrs	r3, r3, #15
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d007      	beq.n	8004222 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004220:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b29      	cmp	r3, #41	; 0x29
 800422c:	d112      	bne.n	8004254 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2228      	movs	r2, #40	; 0x28
 8004232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2221      	movs	r2, #33	; 0x21
 800423a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800423c:	2101      	movs	r1, #1
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fc98 	bl	8004b74 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7ff fd42 	bl	8003cd6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004252:	e017      	b.n	8004284 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b2a      	cmp	r3, #42	; 0x2a
 800425e:	d111      	bne.n	8004284 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2228      	movs	r2, #40	; 0x28
 8004264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2222      	movs	r2, #34	; 0x22
 800426c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800426e:	2102      	movs	r1, #2
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 fc7f 	bl	8004b74 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f7ff fd33 	bl	8003cea <HAL_I2C_SlaveRxCpltCallback>
}
 8004284:	bf00      	nop
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042a8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2220      	movs	r2, #32
 80042b0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80042b2:	7bfb      	ldrb	r3, [r7, #15]
 80042b4:	2b21      	cmp	r3, #33	; 0x21
 80042b6:	d002      	beq.n	80042be <I2C_ITSlaveCplt+0x32>
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
 80042ba:	2b29      	cmp	r3, #41	; 0x29
 80042bc:	d108      	bne.n	80042d0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80042be:	f248 0101 	movw	r1, #32769	; 0x8001
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fc56 	bl	8004b74 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2221      	movs	r2, #33	; 0x21
 80042cc:	631a      	str	r2, [r3, #48]	; 0x30
 80042ce:	e00d      	b.n	80042ec <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
 80042d2:	2b22      	cmp	r3, #34	; 0x22
 80042d4:	d002      	beq.n	80042dc <I2C_ITSlaveCplt+0x50>
 80042d6:	7bfb      	ldrb	r3, [r7, #15]
 80042d8:	2b2a      	cmp	r3, #42	; 0x2a
 80042da:	d107      	bne.n	80042ec <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80042dc:	f248 0102 	movw	r1, #32770	; 0x8002
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 fc47 	bl	8004b74 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2222      	movs	r2, #34	; 0x22
 80042ea:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042fa:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6859      	ldr	r1, [r3, #4]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	4b64      	ldr	r3, [pc, #400]	; (8004498 <I2C_ITSlaveCplt+0x20c>)
 8004308:	400b      	ands	r3, r1
 800430a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 fa14 	bl	800473a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	0b9b      	lsrs	r3, r3, #14
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d013      	beq.n	8004346 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800432c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004332:	2b00      	cmp	r3, #0
 8004334:	d020      	beq.n	8004378 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	b29a      	uxth	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004344:	e018      	b.n	8004378 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	0bdb      	lsrs	r3, r3, #15
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b00      	cmp	r3, #0
 8004350:	d012      	beq.n	8004378 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004360:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004366:	2b00      	cmp	r3, #0
 8004368:	d006      	beq.n	8004378 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	b29a      	uxth	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	089b      	lsrs	r3, r3, #2
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b00      	cmp	r3, #0
 8004382:	d020      	beq.n	80043c6 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	f023 0304 	bic.w	r3, r3, #4
 800438a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439e:	1c5a      	adds	r2, r3, #1
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00c      	beq.n	80043c6 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043bc:	b29b      	uxth	r3, r3
 80043be:	3b01      	subs	r3, #1
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d005      	beq.n	80043dc <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d4:	f043 0204 	orr.w	r2, r3, #4
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d010      	beq.n	8004414 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f6:	4619      	mov	r1, r3
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 f8a7 	bl	800454c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b28      	cmp	r3, #40	; 0x28
 8004408:	d141      	bne.n	800448e <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800440a:	6979      	ldr	r1, [r7, #20]
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 f847 	bl	80044a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004412:	e03c      	b.n	800448e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800441c:	d014      	beq.n	8004448 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7ff fed6 	bl	80041d0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a1d      	ldr	r2, [pc, #116]	; (800449c <I2C_ITSlaveCplt+0x210>)
 8004428:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f7ff fc6a 	bl	8003d1a <HAL_I2C_ListenCpltCallback>
}
 8004446:	e022      	b.n	800448e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b22      	cmp	r3, #34	; 0x22
 8004452:	d10e      	bne.n	8004472 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2220      	movs	r2, #32
 8004458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f7ff fc3d 	bl	8003cea <HAL_I2C_SlaveRxCpltCallback>
}
 8004470:	e00d      	b.n	800448e <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f7ff fc24 	bl	8003cd6 <HAL_I2C_SlaveTxCpltCallback>
}
 800448e:	bf00      	nop
 8004490:	3718      	adds	r7, #24
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	fe00e800 	.word	0xfe00e800
 800449c:	ffff0000 	.word	0xffff0000

080044a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a26      	ldr	r2, [pc, #152]	; (8004548 <I2C_ITListenCplt+0xa8>)
 80044ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	089b      	lsrs	r3, r3, #2
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d022      	beq.n	800451e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ea:	1c5a      	adds	r2, r3, #1
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d012      	beq.n	800451e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29a      	uxth	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004516:	f043 0204 	orr.w	r2, r3, #4
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800451e:	f248 0103 	movw	r1, #32771	; 0x8003
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 fb26 	bl	8004b74 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2210      	movs	r2, #16
 800452e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f7ff fbee 	bl	8003d1a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800453e:	bf00      	nop
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	ffff0000 	.word	0xffff0000

0800454c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800455c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a5d      	ldr	r2, [pc, #372]	; (80046e0 <I2C_ITError+0x194>)
 800456a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	431a      	orrs	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800457e:	7bfb      	ldrb	r3, [r7, #15]
 8004580:	2b28      	cmp	r3, #40	; 0x28
 8004582:	d005      	beq.n	8004590 <I2C_ITError+0x44>
 8004584:	7bfb      	ldrb	r3, [r7, #15]
 8004586:	2b29      	cmp	r3, #41	; 0x29
 8004588:	d002      	beq.n	8004590 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800458a:	7bfb      	ldrb	r3, [r7, #15]
 800458c:	2b2a      	cmp	r3, #42	; 0x2a
 800458e:	d10b      	bne.n	80045a8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004590:	2103      	movs	r1, #3
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 faee 	bl	8004b74 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2228      	movs	r2, #40	; 0x28
 800459c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a50      	ldr	r2, [pc, #320]	; (80046e4 <I2C_ITError+0x198>)
 80045a4:	635a      	str	r2, [r3, #52]	; 0x34
 80045a6:	e011      	b.n	80045cc <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045a8:	f248 0103 	movw	r1, #32771	; 0x8003
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 fae1 	bl	8004b74 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b60      	cmp	r3, #96	; 0x60
 80045bc:	d003      	beq.n	80045c6 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d0:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d039      	beq.n	800464e <I2C_ITError+0x102>
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2b11      	cmp	r3, #17
 80045de:	d002      	beq.n	80045e6 <I2C_ITError+0x9a>
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	2b21      	cmp	r3, #33	; 0x21
 80045e4:	d133      	bne.n	800464e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045f4:	d107      	bne.n	8004606 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004604:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460a:	4618      	mov	r0, r3
 800460c:	f7fe fd19 	bl	8003042 <HAL_DMA_GetState>
 8004610:	4603      	mov	r3, r0
 8004612:	2b01      	cmp	r3, #1
 8004614:	d017      	beq.n	8004646 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461a:	4a33      	ldr	r2, [pc, #204]	; (80046e8 <I2C_ITError+0x19c>)
 800461c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800462a:	4618      	mov	r0, r3
 800462c:	f7fe fce7 	bl	8002ffe <HAL_DMA_Abort_IT>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d04d      	beq.n	80046d2 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800463a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004640:	4610      	mov	r0, r2
 8004642:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004644:	e045      	b.n	80046d2 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f850 	bl	80046ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800464c:	e041      	b.n	80046d2 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004652:	2b00      	cmp	r3, #0
 8004654:	d039      	beq.n	80046ca <I2C_ITError+0x17e>
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	2b12      	cmp	r3, #18
 800465a:	d002      	beq.n	8004662 <I2C_ITError+0x116>
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	2b22      	cmp	r3, #34	; 0x22
 8004660:	d133      	bne.n	80046ca <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800466c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004670:	d107      	bne.n	8004682 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004680:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004686:	4618      	mov	r0, r3
 8004688:	f7fe fcdb 	bl	8003042 <HAL_DMA_GetState>
 800468c:	4603      	mov	r3, r0
 800468e:	2b01      	cmp	r3, #1
 8004690:	d017      	beq.n	80046c2 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004696:	4a14      	ldr	r2, [pc, #80]	; (80046e8 <I2C_ITError+0x19c>)
 8004698:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fe fca9 	bl	8002ffe <HAL_DMA_Abort_IT>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d011      	beq.n	80046d6 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80046bc:	4610      	mov	r0, r2
 80046be:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046c0:	e009      	b.n	80046d6 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f812 	bl	80046ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046c8:	e005      	b.n	80046d6 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f80e 	bl	80046ec <I2C_TreatErrorCallback>
  }
}
 80046d0:	e002      	b.n	80046d8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80046d2:	bf00      	nop
 80046d4:	e000      	b.n	80046d8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046d6:	bf00      	nop
}
 80046d8:	bf00      	nop
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	ffff0000 	.word	0xffff0000
 80046e4:	08003d73 	.word	0x08003d73
 80046e8:	08004783 	.word	0x08004783

080046ec <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b60      	cmp	r3, #96	; 0x60
 80046fe:	d10e      	bne.n	800471e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2220      	movs	r2, #32
 8004704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7ff fb13 	bl	8003d42 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800471c:	e009      	b.n	8004732 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f7ff fafe 	bl	8003d2e <HAL_I2C_ErrorCallback>
}
 8004732:	bf00      	nop
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b02      	cmp	r3, #2
 800474e:	d103      	bne.n	8004758 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2200      	movs	r2, #0
 8004756:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b01      	cmp	r3, #1
 8004764:	d007      	beq.n	8004776 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	699a      	ldr	r2, [r3, #24]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f042 0201 	orr.w	r2, r2, #1
 8004774:	619a      	str	r2, [r3, #24]
  }
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr

08004782 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b084      	sub	sp, #16
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004794:	2b00      	cmp	r3, #0
 8004796:	d003      	beq.n	80047a0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479c:	2200      	movs	r2, #0
 800479e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d003      	beq.n	80047b0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ac:	2200      	movs	r2, #0
 80047ae:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f7ff ff9b 	bl	80046ec <I2C_TreatErrorCallback>
}
 80047b6:	bf00      	nop
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b084      	sub	sp, #16
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	60f8      	str	r0, [r7, #12]
 80047c6:	60b9      	str	r1, [r7, #8]
 80047c8:	603b      	str	r3, [r7, #0]
 80047ca:	4613      	mov	r3, r2
 80047cc:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047ce:	e022      	b.n	8004816 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047d6:	d01e      	beq.n	8004816 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d8:	f7fe fa9e 	bl	8002d18 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d302      	bcc.n	80047ee <I2C_WaitOnFlagUntilTimeout+0x30>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d113      	bne.n	8004816 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047f2:	f043 0220 	orr.w	r2, r3, #32
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2220      	movs	r2, #32
 80047fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e00f      	b.n	8004836 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	699a      	ldr	r2, [r3, #24]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	4013      	ands	r3, r2
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	429a      	cmp	r2, r3
 8004824:	bf0c      	ite	eq
 8004826:	2301      	moveq	r3, #1
 8004828:	2300      	movne	r3, #0
 800482a:	b2db      	uxtb	r3, r3
 800482c:	461a      	mov	r2, r3
 800482e:	79fb      	ldrb	r3, [r7, #7]
 8004830:	429a      	cmp	r2, r3
 8004832:	d0cd      	beq.n	80047d0 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3710      	adds	r7, #16
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b084      	sub	sp, #16
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800484a:	e02c      	b.n	80048a6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	68b9      	ldr	r1, [r7, #8]
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 f871 	bl	8004938 <I2C_IsErrorOccurred>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d001      	beq.n	8004860 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e02a      	b.n	80048b6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004866:	d01e      	beq.n	80048a6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004868:	f7fe fa56 	bl	8002d18 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	429a      	cmp	r2, r3
 8004876:	d302      	bcc.n	800487e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d113      	bne.n	80048a6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004882:	f043 0220 	orr.w	r2, r3, #32
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2220      	movs	r2, #32
 800488e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e007      	b.n	80048b6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d1cb      	bne.n	800484c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80048be:	b580      	push	{r7, lr}
 80048c0:	b084      	sub	sp, #16
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	60f8      	str	r0, [r7, #12]
 80048c6:	60b9      	str	r1, [r7, #8]
 80048c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80048ca:	e028      	b.n	800491e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	68b9      	ldr	r1, [r7, #8]
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f831 	bl	8004938 <I2C_IsErrorOccurred>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e026      	b.n	800492e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048e0:	f7fe fa1a 	bl	8002d18 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	68ba      	ldr	r2, [r7, #8]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d302      	bcc.n	80048f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d113      	bne.n	800491e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fa:	f043 0220 	orr.w	r2, r3, #32
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2220      	movs	r2, #32
 8004906:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e007      	b.n	800492e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	f003 0320 	and.w	r3, r3, #32
 8004928:	2b20      	cmp	r3, #32
 800492a:	d1cf      	bne.n	80048cc <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
	...

08004938 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b08a      	sub	sp, #40	; 0x28
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004944:	2300      	movs	r3, #0
 8004946:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004952:	2300      	movs	r3, #0
 8004954:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	f003 0310 	and.w	r3, r3, #16
 8004960:	2b00      	cmp	r3, #0
 8004962:	d075      	beq.n	8004a50 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2210      	movs	r2, #16
 800496a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800496c:	e056      	b.n	8004a1c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004974:	d052      	beq.n	8004a1c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004976:	f7fe f9cf 	bl	8002d18 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	429a      	cmp	r2, r3
 8004984:	d302      	bcc.n	800498c <I2C_IsErrorOccurred+0x54>
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d147      	bne.n	8004a1c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004996:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800499e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049ae:	d12e      	bne.n	8004a0e <I2C_IsErrorOccurred+0xd6>
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049b6:	d02a      	beq.n	8004a0e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80049b8:	7cfb      	ldrb	r3, [r7, #19]
 80049ba:	2b20      	cmp	r3, #32
 80049bc:	d027      	beq.n	8004a0e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	685a      	ldr	r2, [r3, #4]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049cc:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80049ce:	f7fe f9a3 	bl	8002d18 <HAL_GetTick>
 80049d2:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049d4:	e01b      	b.n	8004a0e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80049d6:	f7fe f99f 	bl	8002d18 <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	2b19      	cmp	r3, #25
 80049e2:	d914      	bls.n	8004a0e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e8:	f043 0220 	orr.w	r2, r3, #32
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2220      	movs	r2, #32
 80049f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	f003 0320 	and.w	r3, r3, #32
 8004a18:	2b20      	cmp	r3, #32
 8004a1a:	d1dc      	bne.n	80049d6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	f003 0320 	and.w	r3, r3, #32
 8004a26:	2b20      	cmp	r3, #32
 8004a28:	d003      	beq.n	8004a32 <I2C_IsErrorOccurred+0xfa>
 8004a2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d09d      	beq.n	800496e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004a32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d103      	bne.n	8004a42 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004a42:	6a3b      	ldr	r3, [r7, #32]
 8004a44:	f043 0304 	orr.w	r3, r3, #4
 8004a48:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00b      	beq.n	8004a7a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004a62:	6a3b      	ldr	r3, [r7, #32]
 8004a64:	f043 0301 	orr.w	r3, r3, #1
 8004a68:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00b      	beq.n	8004a9c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	f043 0308 	orr.w	r3, r3, #8
 8004a8a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00b      	beq.n	8004abe <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004aa6:	6a3b      	ldr	r3, [r7, #32]
 8004aa8:	f043 0302 	orr.w	r3, r3, #2
 8004aac:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ab6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004abe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d01c      	beq.n	8004b00 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f7ff fe37 	bl	800473a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	6859      	ldr	r1, [r3, #4]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	4b0d      	ldr	r3, [pc, #52]	; (8004b0c <I2C_IsErrorOccurred+0x1d4>)
 8004ad8:	400b      	ands	r3, r1
 8004ada:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ae0:	6a3b      	ldr	r3, [r7, #32]
 8004ae2:	431a      	orrs	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2220      	movs	r2, #32
 8004aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004b00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3728      	adds	r7, #40	; 0x28
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	fe00e800 	.word	0xfe00e800

08004b10 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b087      	sub	sp, #28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	607b      	str	r3, [r7, #4]
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	817b      	strh	r3, [r7, #10]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b22:	897b      	ldrh	r3, [r7, #10]
 8004b24:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b28:	7a7b      	ldrb	r3, [r7, #9]
 8004b2a:	041b      	lsls	r3, r3, #16
 8004b2c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b30:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b36:	6a3b      	ldr	r3, [r7, #32]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004b3e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	6a3b      	ldr	r3, [r7, #32]
 8004b48:	0d5b      	lsrs	r3, r3, #21
 8004b4a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004b4e:	4b08      	ldr	r3, [pc, #32]	; (8004b70 <I2C_TransferConfig+0x60>)
 8004b50:	430b      	orrs	r3, r1
 8004b52:	43db      	mvns	r3, r3
 8004b54:	ea02 0103 	and.w	r1, r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004b62:	bf00      	nop
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	03ff63ff 	.word	0x03ff63ff

08004b74 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004b84:	887b      	ldrh	r3, [r7, #2]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00f      	beq.n	8004bae <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8004b94:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ba2:	2b28      	cmp	r3, #40	; 0x28
 8004ba4:	d003      	beq.n	8004bae <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004bac:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004bae:	887b      	ldrh	r3, [r7, #2]
 8004bb0:	f003 0302 	and.w	r3, r3, #2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00f      	beq.n	8004bd8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004bbe:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004bcc:	2b28      	cmp	r3, #40	; 0x28
 8004bce:	d003      	beq.n	8004bd8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004bd6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004bd8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	da03      	bge.n	8004be8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004be6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004be8:	887b      	ldrh	r3, [r7, #2]
 8004bea:	2b10      	cmp	r3, #16
 8004bec:	d103      	bne.n	8004bf6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004bf4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004bf6:	887b      	ldrh	r3, [r7, #2]
 8004bf8:	2b20      	cmp	r3, #32
 8004bfa:	d103      	bne.n	8004c04 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f043 0320 	orr.w	r3, r3, #32
 8004c02:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004c04:	887b      	ldrh	r3, [r7, #2]
 8004c06:	2b40      	cmp	r3, #64	; 0x40
 8004c08:	d103      	bne.n	8004c12 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c10:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	6819      	ldr	r1, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	43da      	mvns	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	400a      	ands	r2, r1
 8004c22:	601a      	str	r2, [r3, #0]
}
 8004c24:	bf00      	nop
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b20      	cmp	r3, #32
 8004c44:	d138      	bne.n	8004cb8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c50:	2302      	movs	r3, #2
 8004c52:	e032      	b.n	8004cba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2224      	movs	r2, #36	; 0x24
 8004c60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 0201 	bic.w	r2, r2, #1
 8004c72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	6819      	ldr	r1, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	683a      	ldr	r2, [r7, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f042 0201 	orr.w	r2, r2, #1
 8004ca2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	e000      	b.n	8004cba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004cb8:	2302      	movs	r3, #2
  }
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr

08004cc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	b085      	sub	sp, #20
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
 8004cce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	2b20      	cmp	r3, #32
 8004cda:	d139      	bne.n	8004d50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d101      	bne.n	8004cea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ce6:	2302      	movs	r3, #2
 8004ce8:	e033      	b.n	8004d52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2201      	movs	r2, #1
 8004cee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2224      	movs	r2, #36	; 0x24
 8004cf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 0201 	bic.w	r2, r2, #1
 8004d08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	021b      	lsls	r3, r3, #8
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0201 	orr.w	r2, r2, #1
 8004d3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	e000      	b.n	8004d52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004d50:	2302      	movs	r3, #2
  }
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3714      	adds	r7, #20
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
	...

08004d60 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e0bf      	b.n	8004ef2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d106      	bne.n	8004d8c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7fd fd16 	bl	80027b8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2202      	movs	r2, #2
 8004d90:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	699a      	ldr	r2, [r3, #24]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004da2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6999      	ldr	r1, [r3, #24]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685a      	ldr	r2, [r3, #4]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004db8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6899      	ldr	r1, [r3, #8]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	4b4a      	ldr	r3, [pc, #296]	; (8004efc <HAL_LTDC_Init+0x19c>)
 8004dd4:	400b      	ands	r3, r1
 8004dd6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	041b      	lsls	r3, r3, #16
 8004dde:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6899      	ldr	r1, [r3, #8]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	699a      	ldr	r2, [r3, #24]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	430a      	orrs	r2, r1
 8004df4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68d9      	ldr	r1, [r3, #12]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	4b3e      	ldr	r3, [pc, #248]	; (8004efc <HAL_LTDC_Init+0x19c>)
 8004e02:	400b      	ands	r3, r1
 8004e04:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	041b      	lsls	r3, r3, #16
 8004e0c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68d9      	ldr	r1, [r3, #12]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a1a      	ldr	r2, [r3, #32]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6919      	ldr	r1, [r3, #16]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	4b33      	ldr	r3, [pc, #204]	; (8004efc <HAL_LTDC_Init+0x19c>)
 8004e30:	400b      	ands	r3, r1
 8004e32:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e38:	041b      	lsls	r3, r3, #16
 8004e3a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6919      	ldr	r1, [r3, #16]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	431a      	orrs	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	6959      	ldr	r1, [r3, #20]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	4b27      	ldr	r3, [pc, #156]	; (8004efc <HAL_LTDC_Init+0x19c>)
 8004e5e:	400b      	ands	r3, r1
 8004e60:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e66:	041b      	lsls	r3, r3, #16
 8004e68:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6959      	ldr	r1, [r3, #20]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	431a      	orrs	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e86:	021b      	lsls	r3, r3, #8
 8004e88:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004e90:	041b      	lsls	r3, r3, #16
 8004e92:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004ea2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f042 0206 	orr.w	r2, r2, #6
 8004ece:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699a      	ldr	r2, [r3, #24]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f042 0201 	orr.w	r2, r2, #1
 8004ede:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	f000f800 	.word	0xf000f800

08004f00 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004f00:	b5b0      	push	{r4, r5, r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d101      	bne.n	8004f1a <HAL_LTDC_ConfigLayer+0x1a>
 8004f16:	2302      	movs	r3, #2
 8004f18:	e02c      	b.n	8004f74 <HAL_LTDC_ConfigLayer+0x74>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2202      	movs	r2, #2
 8004f26:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2134      	movs	r1, #52	; 0x34
 8004f30:	fb01 f303 	mul.w	r3, r1, r3
 8004f34:	4413      	add	r3, r2
 8004f36:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	4614      	mov	r4, r2
 8004f3e:	461d      	mov	r5, r3
 8004f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f4c:	682b      	ldr	r3, [r5, #0]
 8004f4e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	68b9      	ldr	r1, [r7, #8]
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 f811 	bl	8004f7c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bdb0      	pop	{r4, r5, r7, pc}

08004f7c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b089      	sub	sp, #36	; 0x24
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	0c1b      	lsrs	r3, r3, #16
 8004f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f98:	4413      	add	r3, r2
 8004f9a:	041b      	lsls	r3, r3, #16
 8004f9c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	01db      	lsls	r3, r3, #7
 8004fa8:	4413      	add	r3, r2
 8004faa:	3384      	adds	r3, #132	; 0x84
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	6812      	ldr	r2, [r2, #0]
 8004fb2:	4611      	mov	r1, r2
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	01d2      	lsls	r2, r2, #7
 8004fb8:	440a      	add	r2, r1
 8004fba:	3284      	adds	r2, #132	; 0x84
 8004fbc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004fc0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	0c1b      	lsrs	r3, r3, #16
 8004fce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fd2:	4413      	add	r3, r2
 8004fd4:	1c5a      	adds	r2, r3, #1
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4619      	mov	r1, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	01db      	lsls	r3, r3, #7
 8004fe0:	440b      	add	r3, r1
 8004fe2:	3384      	adds	r3, #132	; 0x84
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	68da      	ldr	r2, [r3, #12]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ffa:	4413      	add	r3, r2
 8004ffc:	041b      	lsls	r3, r3, #16
 8004ffe:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	461a      	mov	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	01db      	lsls	r3, r3, #7
 800500a:	4413      	add	r3, r2
 800500c:	3384      	adds	r3, #132	; 0x84
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	6812      	ldr	r2, [r2, #0]
 8005014:	4611      	mov	r1, r2
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	01d2      	lsls	r2, r2, #7
 800501a:	440a      	add	r2, r1
 800501c:	3284      	adds	r2, #132	; 0x84
 800501e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005022:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005032:	4413      	add	r3, r2
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4619      	mov	r1, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	01db      	lsls	r3, r3, #7
 8005040:	440b      	add	r3, r1
 8005042:	3384      	adds	r3, #132	; 0x84
 8005044:	4619      	mov	r1, r3
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	4313      	orrs	r3, r2
 800504a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	461a      	mov	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	01db      	lsls	r3, r3, #7
 8005056:	4413      	add	r3, r2
 8005058:	3384      	adds	r3, #132	; 0x84
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	6812      	ldr	r2, [r2, #0]
 8005060:	4611      	mov	r1, r2
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	01d2      	lsls	r2, r2, #7
 8005066:	440a      	add	r2, r1
 8005068:	3284      	adds	r2, #132	; 0x84
 800506a:	f023 0307 	bic.w	r3, r3, #7
 800506e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	01db      	lsls	r3, r3, #7
 800507a:	4413      	add	r3, r2
 800507c:	3384      	adds	r3, #132	; 0x84
 800507e:	461a      	mov	r2, r3
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800508c:	021b      	lsls	r3, r3, #8
 800508e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005096:	041b      	lsls	r3, r3, #16
 8005098:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	061b      	lsls	r3, r3, #24
 80050a0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	461a      	mov	r2, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	01db      	lsls	r3, r3, #7
 80050ac:	4413      	add	r3, r2
 80050ae:	3384      	adds	r3, #132	; 0x84
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	461a      	mov	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	01db      	lsls	r3, r3, #7
 80050bc:	4413      	add	r3, r2
 80050be:	3384      	adds	r3, #132	; 0x84
 80050c0:	461a      	mov	r2, r3
 80050c2:	2300      	movs	r3, #0
 80050c4:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80050cc:	461a      	mov	r2, r3
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	431a      	orrs	r2, r3
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	431a      	orrs	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4619      	mov	r1, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	01db      	lsls	r3, r3, #7
 80050e0:	440b      	add	r3, r1
 80050e2:	3384      	adds	r3, #132	; 0x84
 80050e4:	4619      	mov	r1, r3
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	01db      	lsls	r3, r3, #7
 80050f6:	4413      	add	r3, r2
 80050f8:	3384      	adds	r3, #132	; 0x84
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	6812      	ldr	r2, [r2, #0]
 8005100:	4611      	mov	r1, r2
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	01d2      	lsls	r2, r2, #7
 8005106:	440a      	add	r2, r1
 8005108:	3284      	adds	r2, #132	; 0x84
 800510a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800510e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	461a      	mov	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	01db      	lsls	r3, r3, #7
 800511a:	4413      	add	r3, r2
 800511c:	3384      	adds	r3, #132	; 0x84
 800511e:	461a      	mov	r2, r3
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	461a      	mov	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	01db      	lsls	r3, r3, #7
 8005130:	4413      	add	r3, r2
 8005132:	3384      	adds	r3, #132	; 0x84
 8005134:	69da      	ldr	r2, [r3, #28]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4619      	mov	r1, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	01db      	lsls	r3, r3, #7
 8005140:	440b      	add	r3, r1
 8005142:	3384      	adds	r3, #132	; 0x84
 8005144:	4619      	mov	r1, r3
 8005146:	4b58      	ldr	r3, [pc, #352]	; (80052a8 <LTDC_SetConfig+0x32c>)
 8005148:	4013      	ands	r3, r2
 800514a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	69da      	ldr	r2, [r3, #28]
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	68f9      	ldr	r1, [r7, #12]
 8005156:	6809      	ldr	r1, [r1, #0]
 8005158:	4608      	mov	r0, r1
 800515a:	6879      	ldr	r1, [r7, #4]
 800515c:	01c9      	lsls	r1, r1, #7
 800515e:	4401      	add	r1, r0
 8005160:	3184      	adds	r1, #132	; 0x84
 8005162:	4313      	orrs	r3, r2
 8005164:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	461a      	mov	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	01db      	lsls	r3, r3, #7
 8005170:	4413      	add	r3, r2
 8005172:	3384      	adds	r3, #132	; 0x84
 8005174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	461a      	mov	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	01db      	lsls	r3, r3, #7
 8005180:	4413      	add	r3, r2
 8005182:	3384      	adds	r3, #132	; 0x84
 8005184:	461a      	mov	r2, r3
 8005186:	2300      	movs	r3, #0
 8005188:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	461a      	mov	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	01db      	lsls	r3, r3, #7
 8005194:	4413      	add	r3, r2
 8005196:	3384      	adds	r3, #132	; 0x84
 8005198:	461a      	mov	r2, r3
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d102      	bne.n	80051ae <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80051a8:	2304      	movs	r3, #4
 80051aa:	61fb      	str	r3, [r7, #28]
 80051ac:	e01b      	b.n	80051e6 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d102      	bne.n	80051bc <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80051b6:	2303      	movs	r3, #3
 80051b8:	61fb      	str	r3, [r7, #28]
 80051ba:	e014      	b.n	80051e6 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	2b04      	cmp	r3, #4
 80051c2:	d00b      	beq.n	80051dc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d007      	beq.n	80051dc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80051d0:	2b03      	cmp	r3, #3
 80051d2:	d003      	beq.n	80051dc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80051d8:	2b07      	cmp	r3, #7
 80051da:	d102      	bne.n	80051e2 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80051dc:	2302      	movs	r3, #2
 80051de:	61fb      	str	r3, [r7, #28]
 80051e0:	e001      	b.n	80051e6 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80051e2:	2301      	movs	r3, #1
 80051e4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	461a      	mov	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	01db      	lsls	r3, r3, #7
 80051f0:	4413      	add	r3, r2
 80051f2:	3384      	adds	r3, #132	; 0x84
 80051f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	6812      	ldr	r2, [r2, #0]
 80051fa:	4611      	mov	r1, r2
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	01d2      	lsls	r2, r2, #7
 8005200:	440a      	add	r2, r1
 8005202:	3284      	adds	r2, #132	; 0x84
 8005204:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005208:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800520e:	69fa      	ldr	r2, [r7, #28]
 8005210:	fb02 f303 	mul.w	r3, r2, r3
 8005214:	041a      	lsls	r2, r3, #16
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	6859      	ldr	r1, [r3, #4]
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	1acb      	subs	r3, r1, r3
 8005220:	69f9      	ldr	r1, [r7, #28]
 8005222:	fb01 f303 	mul.w	r3, r1, r3
 8005226:	3303      	adds	r3, #3
 8005228:	68f9      	ldr	r1, [r7, #12]
 800522a:	6809      	ldr	r1, [r1, #0]
 800522c:	4608      	mov	r0, r1
 800522e:	6879      	ldr	r1, [r7, #4]
 8005230:	01c9      	lsls	r1, r1, #7
 8005232:	4401      	add	r1, r0
 8005234:	3184      	adds	r1, #132	; 0x84
 8005236:	4313      	orrs	r3, r2
 8005238:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	461a      	mov	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	01db      	lsls	r3, r3, #7
 8005244:	4413      	add	r3, r2
 8005246:	3384      	adds	r3, #132	; 0x84
 8005248:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4619      	mov	r1, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	01db      	lsls	r3, r3, #7
 8005254:	440b      	add	r3, r1
 8005256:	3384      	adds	r3, #132	; 0x84
 8005258:	4619      	mov	r1, r3
 800525a:	4b14      	ldr	r3, [pc, #80]	; (80052ac <LTDC_SetConfig+0x330>)
 800525c:	4013      	ands	r3, r2
 800525e:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	01db      	lsls	r3, r3, #7
 800526a:	4413      	add	r3, r2
 800526c:	3384      	adds	r3, #132	; 0x84
 800526e:	461a      	mov	r2, r3
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005274:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	461a      	mov	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	01db      	lsls	r3, r3, #7
 8005280:	4413      	add	r3, r2
 8005282:	3384      	adds	r3, #132	; 0x84
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	6812      	ldr	r2, [r2, #0]
 800528a:	4611      	mov	r1, r2
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	01d2      	lsls	r2, r2, #7
 8005290:	440a      	add	r2, r1
 8005292:	3284      	adds	r2, #132	; 0x84
 8005294:	f043 0301 	orr.w	r3, r3, #1
 8005298:	6013      	str	r3, [r2, #0]
}
 800529a:	bf00      	nop
 800529c:	3724      	adds	r7, #36	; 0x24
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	fffff8f8 	.word	0xfffff8f8
 80052ac:	fffff800 	.word	0xfffff800

080052b0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80052b6:	2300      	movs	r3, #0
 80052b8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80052ba:	4b23      	ldr	r3, [pc, #140]	; (8005348 <HAL_PWREx_EnableOverDrive+0x98>)
 80052bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052be:	4a22      	ldr	r2, [pc, #136]	; (8005348 <HAL_PWREx_EnableOverDrive+0x98>)
 80052c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052c4:	6413      	str	r3, [r2, #64]	; 0x40
 80052c6:	4b20      	ldr	r3, [pc, #128]	; (8005348 <HAL_PWREx_EnableOverDrive+0x98>)
 80052c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052ce:	603b      	str	r3, [r7, #0]
 80052d0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80052d2:	4b1e      	ldr	r3, [pc, #120]	; (800534c <HAL_PWREx_EnableOverDrive+0x9c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a1d      	ldr	r2, [pc, #116]	; (800534c <HAL_PWREx_EnableOverDrive+0x9c>)
 80052d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052dc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052de:	f7fd fd1b 	bl	8002d18 <HAL_GetTick>
 80052e2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80052e4:	e009      	b.n	80052fa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80052e6:	f7fd fd17 	bl	8002d18 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052f4:	d901      	bls.n	80052fa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e022      	b.n	8005340 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80052fa:	4b14      	ldr	r3, [pc, #80]	; (800534c <HAL_PWREx_EnableOverDrive+0x9c>)
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005302:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005306:	d1ee      	bne.n	80052e6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005308:	4b10      	ldr	r3, [pc, #64]	; (800534c <HAL_PWREx_EnableOverDrive+0x9c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a0f      	ldr	r2, [pc, #60]	; (800534c <HAL_PWREx_EnableOverDrive+0x9c>)
 800530e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005312:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005314:	f7fd fd00 	bl	8002d18 <HAL_GetTick>
 8005318:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800531a:	e009      	b.n	8005330 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800531c:	f7fd fcfc 	bl	8002d18 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800532a:	d901      	bls.n	8005330 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e007      	b.n	8005340 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005330:	4b06      	ldr	r3, [pc, #24]	; (800534c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005338:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800533c:	d1ee      	bne.n	800531c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3708      	adds	r7, #8
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	40023800 	.word	0x40023800
 800534c:	40007000 	.word	0x40007000

08005350 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005358:	2300      	movs	r3, #0
 800535a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e291      	b.n	800588a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 8087 	beq.w	8005482 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005374:	4b96      	ldr	r3, [pc, #600]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f003 030c 	and.w	r3, r3, #12
 800537c:	2b04      	cmp	r3, #4
 800537e:	d00c      	beq.n	800539a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005380:	4b93      	ldr	r3, [pc, #588]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f003 030c 	and.w	r3, r3, #12
 8005388:	2b08      	cmp	r3, #8
 800538a:	d112      	bne.n	80053b2 <HAL_RCC_OscConfig+0x62>
 800538c:	4b90      	ldr	r3, [pc, #576]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005394:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005398:	d10b      	bne.n	80053b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800539a:	4b8d      	ldr	r3, [pc, #564]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d06c      	beq.n	8005480 <HAL_RCC_OscConfig+0x130>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d168      	bne.n	8005480 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e26b      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053ba:	d106      	bne.n	80053ca <HAL_RCC_OscConfig+0x7a>
 80053bc:	4b84      	ldr	r3, [pc, #528]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a83      	ldr	r2, [pc, #524]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80053c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053c6:	6013      	str	r3, [r2, #0]
 80053c8:	e02e      	b.n	8005428 <HAL_RCC_OscConfig+0xd8>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10c      	bne.n	80053ec <HAL_RCC_OscConfig+0x9c>
 80053d2:	4b7f      	ldr	r3, [pc, #508]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a7e      	ldr	r2, [pc, #504]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80053d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053dc:	6013      	str	r3, [r2, #0]
 80053de:	4b7c      	ldr	r3, [pc, #496]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a7b      	ldr	r2, [pc, #492]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80053e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053e8:	6013      	str	r3, [r2, #0]
 80053ea:	e01d      	b.n	8005428 <HAL_RCC_OscConfig+0xd8>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053f4:	d10c      	bne.n	8005410 <HAL_RCC_OscConfig+0xc0>
 80053f6:	4b76      	ldr	r3, [pc, #472]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a75      	ldr	r2, [pc, #468]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80053fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005400:	6013      	str	r3, [r2, #0]
 8005402:	4b73      	ldr	r3, [pc, #460]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a72      	ldr	r2, [pc, #456]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	e00b      	b.n	8005428 <HAL_RCC_OscConfig+0xd8>
 8005410:	4b6f      	ldr	r3, [pc, #444]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a6e      	ldr	r2, [pc, #440]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005416:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800541a:	6013      	str	r3, [r2, #0]
 800541c:	4b6c      	ldr	r3, [pc, #432]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a6b      	ldr	r2, [pc, #428]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005422:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d013      	beq.n	8005458 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005430:	f7fd fc72 	bl	8002d18 <HAL_GetTick>
 8005434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005436:	e008      	b.n	800544a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005438:	f7fd fc6e 	bl	8002d18 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	2b64      	cmp	r3, #100	; 0x64
 8005444:	d901      	bls.n	800544a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e21f      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800544a:	4b61      	ldr	r3, [pc, #388]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d0f0      	beq.n	8005438 <HAL_RCC_OscConfig+0xe8>
 8005456:	e014      	b.n	8005482 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005458:	f7fd fc5e 	bl	8002d18 <HAL_GetTick>
 800545c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800545e:	e008      	b.n	8005472 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005460:	f7fd fc5a 	bl	8002d18 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b64      	cmp	r3, #100	; 0x64
 800546c:	d901      	bls.n	8005472 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e20b      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005472:	4b57      	ldr	r3, [pc, #348]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1f0      	bne.n	8005460 <HAL_RCC_OscConfig+0x110>
 800547e:	e000      	b.n	8005482 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0302 	and.w	r3, r3, #2
 800548a:	2b00      	cmp	r3, #0
 800548c:	d069      	beq.n	8005562 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800548e:	4b50      	ldr	r3, [pc, #320]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 030c 	and.w	r3, r3, #12
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00b      	beq.n	80054b2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800549a:	4b4d      	ldr	r3, [pc, #308]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	f003 030c 	and.w	r3, r3, #12
 80054a2:	2b08      	cmp	r3, #8
 80054a4:	d11c      	bne.n	80054e0 <HAL_RCC_OscConfig+0x190>
 80054a6:	4b4a      	ldr	r3, [pc, #296]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d116      	bne.n	80054e0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054b2:	4b47      	ldr	r3, [pc, #284]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d005      	beq.n	80054ca <HAL_RCC_OscConfig+0x17a>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d001      	beq.n	80054ca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e1df      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ca:	4b41      	ldr	r3, [pc, #260]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	00db      	lsls	r3, r3, #3
 80054d8:	493d      	ldr	r1, [pc, #244]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054de:	e040      	b.n	8005562 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d023      	beq.n	8005530 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054e8:	4b39      	ldr	r3, [pc, #228]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a38      	ldr	r2, [pc, #224]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80054ee:	f043 0301 	orr.w	r3, r3, #1
 80054f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f4:	f7fd fc10 	bl	8002d18 <HAL_GetTick>
 80054f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054fa:	e008      	b.n	800550e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054fc:	f7fd fc0c 	bl	8002d18 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b02      	cmp	r3, #2
 8005508:	d901      	bls.n	800550e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e1bd      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800550e:	4b30      	ldr	r3, [pc, #192]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0302 	and.w	r3, r3, #2
 8005516:	2b00      	cmp	r3, #0
 8005518:	d0f0      	beq.n	80054fc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800551a:	4b2d      	ldr	r3, [pc, #180]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	4929      	ldr	r1, [pc, #164]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800552a:	4313      	orrs	r3, r2
 800552c:	600b      	str	r3, [r1, #0]
 800552e:	e018      	b.n	8005562 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005530:	4b27      	ldr	r3, [pc, #156]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a26      	ldr	r2, [pc, #152]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005536:	f023 0301 	bic.w	r3, r3, #1
 800553a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800553c:	f7fd fbec 	bl	8002d18 <HAL_GetTick>
 8005540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005542:	e008      	b.n	8005556 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005544:	f7fd fbe8 	bl	8002d18 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	2b02      	cmp	r3, #2
 8005550:	d901      	bls.n	8005556 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e199      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005556:	4b1e      	ldr	r3, [pc, #120]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1f0      	bne.n	8005544 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	2b00      	cmp	r3, #0
 800556c:	d038      	beq.n	80055e0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d019      	beq.n	80055aa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005576:	4b16      	ldr	r3, [pc, #88]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 8005578:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800557a:	4a15      	ldr	r2, [pc, #84]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800557c:	f043 0301 	orr.w	r3, r3, #1
 8005580:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005582:	f7fd fbc9 	bl	8002d18 <HAL_GetTick>
 8005586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005588:	e008      	b.n	800559c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800558a:	f7fd fbc5 	bl	8002d18 <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d901      	bls.n	800559c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e176      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800559c:	4b0c      	ldr	r3, [pc, #48]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 800559e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d0f0      	beq.n	800558a <HAL_RCC_OscConfig+0x23a>
 80055a8:	e01a      	b.n	80055e0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055aa:	4b09      	ldr	r3, [pc, #36]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80055ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055ae:	4a08      	ldr	r2, [pc, #32]	; (80055d0 <HAL_RCC_OscConfig+0x280>)
 80055b0:	f023 0301 	bic.w	r3, r3, #1
 80055b4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b6:	f7fd fbaf 	bl	8002d18 <HAL_GetTick>
 80055ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055bc:	e00a      	b.n	80055d4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055be:	f7fd fbab 	bl	8002d18 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d903      	bls.n	80055d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e15c      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
 80055d0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055d4:	4b91      	ldr	r3, [pc, #580]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80055d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1ee      	bne.n	80055be <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0304 	and.w	r3, r3, #4
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 80a4 	beq.w	8005736 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055ee:	4b8b      	ldr	r3, [pc, #556]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80055f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10d      	bne.n	8005616 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80055fa:	4b88      	ldr	r3, [pc, #544]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80055fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fe:	4a87      	ldr	r2, [pc, #540]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005604:	6413      	str	r3, [r2, #64]	; 0x40
 8005606:	4b85      	ldr	r3, [pc, #532]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800560e:	60bb      	str	r3, [r7, #8]
 8005610:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005612:	2301      	movs	r3, #1
 8005614:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005616:	4b82      	ldr	r3, [pc, #520]	; (8005820 <HAL_RCC_OscConfig+0x4d0>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800561e:	2b00      	cmp	r3, #0
 8005620:	d118      	bne.n	8005654 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005622:	4b7f      	ldr	r3, [pc, #508]	; (8005820 <HAL_RCC_OscConfig+0x4d0>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a7e      	ldr	r2, [pc, #504]	; (8005820 <HAL_RCC_OscConfig+0x4d0>)
 8005628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800562c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800562e:	f7fd fb73 	bl	8002d18 <HAL_GetTick>
 8005632:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005634:	e008      	b.n	8005648 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005636:	f7fd fb6f 	bl	8002d18 <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	1ad3      	subs	r3, r2, r3
 8005640:	2b64      	cmp	r3, #100	; 0x64
 8005642:	d901      	bls.n	8005648 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	e120      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005648:	4b75      	ldr	r3, [pc, #468]	; (8005820 <HAL_RCC_OscConfig+0x4d0>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005650:	2b00      	cmp	r3, #0
 8005652:	d0f0      	beq.n	8005636 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d106      	bne.n	800566a <HAL_RCC_OscConfig+0x31a>
 800565c:	4b6f      	ldr	r3, [pc, #444]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800565e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005660:	4a6e      	ldr	r2, [pc, #440]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005662:	f043 0301 	orr.w	r3, r3, #1
 8005666:	6713      	str	r3, [r2, #112]	; 0x70
 8005668:	e02d      	b.n	80056c6 <HAL_RCC_OscConfig+0x376>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d10c      	bne.n	800568c <HAL_RCC_OscConfig+0x33c>
 8005672:	4b6a      	ldr	r3, [pc, #424]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005676:	4a69      	ldr	r2, [pc, #420]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005678:	f023 0301 	bic.w	r3, r3, #1
 800567c:	6713      	str	r3, [r2, #112]	; 0x70
 800567e:	4b67      	ldr	r3, [pc, #412]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005682:	4a66      	ldr	r2, [pc, #408]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005684:	f023 0304 	bic.w	r3, r3, #4
 8005688:	6713      	str	r3, [r2, #112]	; 0x70
 800568a:	e01c      	b.n	80056c6 <HAL_RCC_OscConfig+0x376>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	2b05      	cmp	r3, #5
 8005692:	d10c      	bne.n	80056ae <HAL_RCC_OscConfig+0x35e>
 8005694:	4b61      	ldr	r3, [pc, #388]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005698:	4a60      	ldr	r2, [pc, #384]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800569a:	f043 0304 	orr.w	r3, r3, #4
 800569e:	6713      	str	r3, [r2, #112]	; 0x70
 80056a0:	4b5e      	ldr	r3, [pc, #376]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80056a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a4:	4a5d      	ldr	r2, [pc, #372]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80056a6:	f043 0301 	orr.w	r3, r3, #1
 80056aa:	6713      	str	r3, [r2, #112]	; 0x70
 80056ac:	e00b      	b.n	80056c6 <HAL_RCC_OscConfig+0x376>
 80056ae:	4b5b      	ldr	r3, [pc, #364]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80056b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b2:	4a5a      	ldr	r2, [pc, #360]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80056b4:	f023 0301 	bic.w	r3, r3, #1
 80056b8:	6713      	str	r3, [r2, #112]	; 0x70
 80056ba:	4b58      	ldr	r3, [pc, #352]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80056bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056be:	4a57      	ldr	r2, [pc, #348]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80056c0:	f023 0304 	bic.w	r3, r3, #4
 80056c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d015      	beq.n	80056fa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ce:	f7fd fb23 	bl	8002d18 <HAL_GetTick>
 80056d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056d4:	e00a      	b.n	80056ec <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d6:	f7fd fb1f 	bl	8002d18 <HAL_GetTick>
 80056da:	4602      	mov	r2, r0
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d901      	bls.n	80056ec <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e0ce      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ec:	4b4b      	ldr	r3, [pc, #300]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80056ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0ee      	beq.n	80056d6 <HAL_RCC_OscConfig+0x386>
 80056f8:	e014      	b.n	8005724 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056fa:	f7fd fb0d 	bl	8002d18 <HAL_GetTick>
 80056fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005700:	e00a      	b.n	8005718 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005702:	f7fd fb09 	bl	8002d18 <HAL_GetTick>
 8005706:	4602      	mov	r2, r0
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005710:	4293      	cmp	r3, r2
 8005712:	d901      	bls.n	8005718 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e0b8      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005718:	4b40      	ldr	r3, [pc, #256]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800571a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1ee      	bne.n	8005702 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005724:	7dfb      	ldrb	r3, [r7, #23]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d105      	bne.n	8005736 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800572a:	4b3c      	ldr	r3, [pc, #240]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800572c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572e:	4a3b      	ldr	r2, [pc, #236]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005730:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005734:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	2b00      	cmp	r3, #0
 800573c:	f000 80a4 	beq.w	8005888 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005740:	4b36      	ldr	r3, [pc, #216]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f003 030c 	and.w	r3, r3, #12
 8005748:	2b08      	cmp	r3, #8
 800574a:	d06b      	beq.n	8005824 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	699b      	ldr	r3, [r3, #24]
 8005750:	2b02      	cmp	r3, #2
 8005752:	d149      	bne.n	80057e8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005754:	4b31      	ldr	r3, [pc, #196]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a30      	ldr	r2, [pc, #192]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800575a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800575e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005760:	f7fd fada 	bl	8002d18 <HAL_GetTick>
 8005764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005766:	e008      	b.n	800577a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005768:	f7fd fad6 	bl	8002d18 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e087      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800577a:	4b28      	ldr	r3, [pc, #160]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1f0      	bne.n	8005768 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	69da      	ldr	r2, [r3, #28]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	431a      	orrs	r2, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005794:	019b      	lsls	r3, r3, #6
 8005796:	431a      	orrs	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579c:	085b      	lsrs	r3, r3, #1
 800579e:	3b01      	subs	r3, #1
 80057a0:	041b      	lsls	r3, r3, #16
 80057a2:	431a      	orrs	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a8:	061b      	lsls	r3, r3, #24
 80057aa:	4313      	orrs	r3, r2
 80057ac:	4a1b      	ldr	r2, [pc, #108]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80057ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80057b2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057b4:	4b19      	ldr	r3, [pc, #100]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a18      	ldr	r2, [pc, #96]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80057ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80057be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c0:	f7fd faaa 	bl	8002d18 <HAL_GetTick>
 80057c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057c6:	e008      	b.n	80057da <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057c8:	f7fd faa6 	bl	8002d18 <HAL_GetTick>
 80057cc:	4602      	mov	r2, r0
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d901      	bls.n	80057da <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e057      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057da:	4b10      	ldr	r3, [pc, #64]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0f0      	beq.n	80057c8 <HAL_RCC_OscConfig+0x478>
 80057e6:	e04f      	b.n	8005888 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e8:	4b0c      	ldr	r3, [pc, #48]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a0b      	ldr	r2, [pc, #44]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 80057ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f4:	f7fd fa90 	bl	8002d18 <HAL_GetTick>
 80057f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057fa:	e008      	b.n	800580e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057fc:	f7fd fa8c 	bl	8002d18 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e03d      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800580e:	4b03      	ldr	r3, [pc, #12]	; (800581c <HAL_RCC_OscConfig+0x4cc>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1f0      	bne.n	80057fc <HAL_RCC_OscConfig+0x4ac>
 800581a:	e035      	b.n	8005888 <HAL_RCC_OscConfig+0x538>
 800581c:	40023800 	.word	0x40023800
 8005820:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005824:	4b1b      	ldr	r3, [pc, #108]	; (8005894 <HAL_RCC_OscConfig+0x544>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	699b      	ldr	r3, [r3, #24]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d028      	beq.n	8005884 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800583c:	429a      	cmp	r2, r3
 800583e:	d121      	bne.n	8005884 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800584a:	429a      	cmp	r2, r3
 800584c:	d11a      	bne.n	8005884 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005854:	4013      	ands	r3, r2
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800585a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800585c:	4293      	cmp	r3, r2
 800585e:	d111      	bne.n	8005884 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800586a:	085b      	lsrs	r3, r3, #1
 800586c:	3b01      	subs	r3, #1
 800586e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005870:	429a      	cmp	r2, r3
 8005872:	d107      	bne.n	8005884 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005880:	429a      	cmp	r2, r3
 8005882:	d001      	beq.n	8005888 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e000      	b.n	800588a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3718      	adds	r7, #24
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	40023800 	.word	0x40023800

08005898 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80058a2:	2300      	movs	r3, #0
 80058a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d101      	bne.n	80058b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e0d0      	b.n	8005a52 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058b0:	4b6a      	ldr	r3, [pc, #424]	; (8005a5c <HAL_RCC_ClockConfig+0x1c4>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 030f 	and.w	r3, r3, #15
 80058b8:	683a      	ldr	r2, [r7, #0]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d910      	bls.n	80058e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058be:	4b67      	ldr	r3, [pc, #412]	; (8005a5c <HAL_RCC_ClockConfig+0x1c4>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f023 020f 	bic.w	r2, r3, #15
 80058c6:	4965      	ldr	r1, [pc, #404]	; (8005a5c <HAL_RCC_ClockConfig+0x1c4>)
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ce:	4b63      	ldr	r3, [pc, #396]	; (8005a5c <HAL_RCC_ClockConfig+0x1c4>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 030f 	and.w	r3, r3, #15
 80058d6:	683a      	ldr	r2, [r7, #0]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d001      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e0b8      	b.n	8005a52 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d020      	beq.n	800592e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0304 	and.w	r3, r3, #4
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d005      	beq.n	8005904 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058f8:	4b59      	ldr	r3, [pc, #356]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	4a58      	ldr	r2, [pc, #352]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 80058fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005902:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0308 	and.w	r3, r3, #8
 800590c:	2b00      	cmp	r3, #0
 800590e:	d005      	beq.n	800591c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005910:	4b53      	ldr	r3, [pc, #332]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	4a52      	ldr	r2, [pc, #328]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 8005916:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800591a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800591c:	4b50      	ldr	r3, [pc, #320]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	494d      	ldr	r1, [pc, #308]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 800592a:	4313      	orrs	r3, r2
 800592c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d040      	beq.n	80059bc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d107      	bne.n	8005952 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005942:	4b47      	ldr	r3, [pc, #284]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d115      	bne.n	800597a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e07f      	b.n	8005a52 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	2b02      	cmp	r3, #2
 8005958:	d107      	bne.n	800596a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800595a:	4b41      	ldr	r3, [pc, #260]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d109      	bne.n	800597a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e073      	b.n	8005a52 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800596a:	4b3d      	ldr	r3, [pc, #244]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d101      	bne.n	800597a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e06b      	b.n	8005a52 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800597a:	4b39      	ldr	r3, [pc, #228]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f023 0203 	bic.w	r2, r3, #3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	4936      	ldr	r1, [pc, #216]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 8005988:	4313      	orrs	r3, r2
 800598a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800598c:	f7fd f9c4 	bl	8002d18 <HAL_GetTick>
 8005990:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005992:	e00a      	b.n	80059aa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005994:	f7fd f9c0 	bl	8002d18 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	f241 3288 	movw	r2, #5000	; 0x1388
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e053      	b.n	8005a52 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059aa:	4b2d      	ldr	r3, [pc, #180]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f003 020c 	and.w	r2, r3, #12
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d1eb      	bne.n	8005994 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059bc:	4b27      	ldr	r3, [pc, #156]	; (8005a5c <HAL_RCC_ClockConfig+0x1c4>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 030f 	and.w	r3, r3, #15
 80059c4:	683a      	ldr	r2, [r7, #0]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d210      	bcs.n	80059ec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ca:	4b24      	ldr	r3, [pc, #144]	; (8005a5c <HAL_RCC_ClockConfig+0x1c4>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f023 020f 	bic.w	r2, r3, #15
 80059d2:	4922      	ldr	r1, [pc, #136]	; (8005a5c <HAL_RCC_ClockConfig+0x1c4>)
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059da:	4b20      	ldr	r3, [pc, #128]	; (8005a5c <HAL_RCC_ClockConfig+0x1c4>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 030f 	and.w	r3, r3, #15
 80059e2:	683a      	ldr	r2, [r7, #0]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d001      	beq.n	80059ec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e032      	b.n	8005a52 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d008      	beq.n	8005a0a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059f8:	4b19      	ldr	r3, [pc, #100]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	4916      	ldr	r1, [pc, #88]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0308 	and.w	r3, r3, #8
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d009      	beq.n	8005a2a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005a16:	4b12      	ldr	r3, [pc, #72]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	00db      	lsls	r3, r3, #3
 8005a24:	490e      	ldr	r1, [pc, #56]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005a2a:	f000 f821 	bl	8005a70 <HAL_RCC_GetSysClockFreq>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	4b0b      	ldr	r3, [pc, #44]	; (8005a60 <HAL_RCC_ClockConfig+0x1c8>)
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	091b      	lsrs	r3, r3, #4
 8005a36:	f003 030f 	and.w	r3, r3, #15
 8005a3a:	490a      	ldr	r1, [pc, #40]	; (8005a64 <HAL_RCC_ClockConfig+0x1cc>)
 8005a3c:	5ccb      	ldrb	r3, [r1, r3]
 8005a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a42:	4a09      	ldr	r2, [pc, #36]	; (8005a68 <HAL_RCC_ClockConfig+0x1d0>)
 8005a44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005a46:	4b09      	ldr	r3, [pc, #36]	; (8005a6c <HAL_RCC_ClockConfig+0x1d4>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7fd f920 	bl	8002c90 <HAL_InitTick>

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	40023c00 	.word	0x40023c00
 8005a60:	40023800 	.word	0x40023800
 8005a64:	080076c8 	.word	0x080076c8
 8005a68:	20000028 	.word	0x20000028
 8005a6c:	20000044 	.word	0x20000044

08005a70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a70:	b5b0      	push	{r4, r5, r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005a76:	2100      	movs	r1, #0
 8005a78:	6079      	str	r1, [r7, #4]
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	60f9      	str	r1, [r7, #12]
 8005a7e:	2100      	movs	r1, #0
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005a82:	2100      	movs	r1, #0
 8005a84:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a86:	4952      	ldr	r1, [pc, #328]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005a88:	6889      	ldr	r1, [r1, #8]
 8005a8a:	f001 010c 	and.w	r1, r1, #12
 8005a8e:	2908      	cmp	r1, #8
 8005a90:	d00d      	beq.n	8005aae <HAL_RCC_GetSysClockFreq+0x3e>
 8005a92:	2908      	cmp	r1, #8
 8005a94:	f200 8094 	bhi.w	8005bc0 <HAL_RCC_GetSysClockFreq+0x150>
 8005a98:	2900      	cmp	r1, #0
 8005a9a:	d002      	beq.n	8005aa2 <HAL_RCC_GetSysClockFreq+0x32>
 8005a9c:	2904      	cmp	r1, #4
 8005a9e:	d003      	beq.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x38>
 8005aa0:	e08e      	b.n	8005bc0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005aa2:	4b4c      	ldr	r3, [pc, #304]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005aa4:	60bb      	str	r3, [r7, #8]
      break;
 8005aa6:	e08e      	b.n	8005bc6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005aa8:	4b4b      	ldr	r3, [pc, #300]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005aaa:	60bb      	str	r3, [r7, #8]
      break;
 8005aac:	e08b      	b.n	8005bc6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005aae:	4948      	ldr	r1, [pc, #288]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ab0:	6849      	ldr	r1, [r1, #4]
 8005ab2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005ab6:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005ab8:	4945      	ldr	r1, [pc, #276]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005aba:	6849      	ldr	r1, [r1, #4]
 8005abc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005ac0:	2900      	cmp	r1, #0
 8005ac2:	d024      	beq.n	8005b0e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ac4:	4942      	ldr	r1, [pc, #264]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ac6:	6849      	ldr	r1, [r1, #4]
 8005ac8:	0989      	lsrs	r1, r1, #6
 8005aca:	4608      	mov	r0, r1
 8005acc:	f04f 0100 	mov.w	r1, #0
 8005ad0:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005ad4:	f04f 0500 	mov.w	r5, #0
 8005ad8:	ea00 0204 	and.w	r2, r0, r4
 8005adc:	ea01 0305 	and.w	r3, r1, r5
 8005ae0:	493d      	ldr	r1, [pc, #244]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005ae2:	fb01 f003 	mul.w	r0, r1, r3
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	fb01 f102 	mul.w	r1, r1, r2
 8005aec:	1844      	adds	r4, r0, r1
 8005aee:	493a      	ldr	r1, [pc, #232]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005af0:	fba2 0101 	umull	r0, r1, r2, r1
 8005af4:	1863      	adds	r3, r4, r1
 8005af6:	4619      	mov	r1, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	461a      	mov	r2, r3
 8005afc:	f04f 0300 	mov.w	r3, #0
 8005b00:	f7fa fbde 	bl	80002c0 <__aeabi_uldivmod>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4613      	mov	r3, r2
 8005b0a:	60fb      	str	r3, [r7, #12]
 8005b0c:	e04a      	b.n	8005ba4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b0e:	4b30      	ldr	r3, [pc, #192]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	099b      	lsrs	r3, r3, #6
 8005b14:	461a      	mov	r2, r3
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005b1e:	f04f 0100 	mov.w	r1, #0
 8005b22:	ea02 0400 	and.w	r4, r2, r0
 8005b26:	ea03 0501 	and.w	r5, r3, r1
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	4629      	mov	r1, r5
 8005b2e:	f04f 0200 	mov.w	r2, #0
 8005b32:	f04f 0300 	mov.w	r3, #0
 8005b36:	014b      	lsls	r3, r1, #5
 8005b38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005b3c:	0142      	lsls	r2, r0, #5
 8005b3e:	4610      	mov	r0, r2
 8005b40:	4619      	mov	r1, r3
 8005b42:	1b00      	subs	r0, r0, r4
 8005b44:	eb61 0105 	sbc.w	r1, r1, r5
 8005b48:	f04f 0200 	mov.w	r2, #0
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	018b      	lsls	r3, r1, #6
 8005b52:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005b56:	0182      	lsls	r2, r0, #6
 8005b58:	1a12      	subs	r2, r2, r0
 8005b5a:	eb63 0301 	sbc.w	r3, r3, r1
 8005b5e:	f04f 0000 	mov.w	r0, #0
 8005b62:	f04f 0100 	mov.w	r1, #0
 8005b66:	00d9      	lsls	r1, r3, #3
 8005b68:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b6c:	00d0      	lsls	r0, r2, #3
 8005b6e:	4602      	mov	r2, r0
 8005b70:	460b      	mov	r3, r1
 8005b72:	1912      	adds	r2, r2, r4
 8005b74:	eb45 0303 	adc.w	r3, r5, r3
 8005b78:	f04f 0000 	mov.w	r0, #0
 8005b7c:	f04f 0100 	mov.w	r1, #0
 8005b80:	0299      	lsls	r1, r3, #10
 8005b82:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005b86:	0290      	lsls	r0, r2, #10
 8005b88:	4602      	mov	r2, r0
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	4619      	mov	r1, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	461a      	mov	r2, r3
 8005b94:	f04f 0300 	mov.w	r3, #0
 8005b98:	f7fa fb92 	bl	80002c0 <__aeabi_uldivmod>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005ba4:	4b0a      	ldr	r3, [pc, #40]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	0c1b      	lsrs	r3, r3, #16
 8005baa:	f003 0303 	and.w	r3, r3, #3
 8005bae:	3301      	adds	r3, #1
 8005bb0:	005b      	lsls	r3, r3, #1
 8005bb2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bbc:	60bb      	str	r3, [r7, #8]
      break;
 8005bbe:	e002      	b.n	8005bc6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bc0:	4b04      	ldr	r3, [pc, #16]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005bc2:	60bb      	str	r3, [r7, #8]
      break;
 8005bc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bc6:	68bb      	ldr	r3, [r7, #8]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bdb0      	pop	{r4, r5, r7, pc}
 8005bd0:	40023800 	.word	0x40023800
 8005bd4:	00f42400 	.word	0x00f42400
 8005bd8:	017d7840 	.word	0x017d7840

08005bdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b088      	sub	sp, #32
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005be4:	2300      	movs	r3, #0
 8005be6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005be8:	2300      	movs	r3, #0
 8005bea:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005bec:	2300      	movs	r3, #0
 8005bee:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d012      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c04:	4b69      	ldr	r3, [pc, #420]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	4a68      	ldr	r2, [pc, #416]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c0a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005c0e:	6093      	str	r3, [r2, #8]
 8005c10:	4b66      	ldr	r3, [pc, #408]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c12:	689a      	ldr	r2, [r3, #8]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c18:	4964      	ldr	r1, [pc, #400]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005c26:	2301      	movs	r3, #1
 8005c28:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d017      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c36:	4b5d      	ldr	r3, [pc, #372]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c3c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c44:	4959      	ldr	r1, [pc, #356]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c54:	d101      	bne.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005c56:	2301      	movs	r3, #1
 8005c58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005c62:	2301      	movs	r3, #1
 8005c64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d017      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005c72:	4b4e      	ldr	r3, [pc, #312]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c78:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c80:	494a      	ldr	r1, [pc, #296]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c82:	4313      	orrs	r3, r2
 8005c84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c90:	d101      	bne.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005c92:	2301      	movs	r3, #1
 8005c94:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d101      	bne.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 0320 	and.w	r3, r3, #32
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	f000 808b 	beq.w	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005cc0:	4b3a      	ldr	r3, [pc, #232]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc4:	4a39      	ldr	r2, [pc, #228]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cca:	6413      	str	r3, [r2, #64]	; 0x40
 8005ccc:	4b37      	ldr	r3, [pc, #220]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cd4:	60bb      	str	r3, [r7, #8]
 8005cd6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005cd8:	4b35      	ldr	r3, [pc, #212]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a34      	ldr	r2, [pc, #208]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005cde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ce2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ce4:	f7fd f818 	bl	8002d18 <HAL_GetTick>
 8005ce8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005cea:	e008      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cec:	f7fd f814 	bl	8002d18 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b64      	cmp	r3, #100	; 0x64
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e357      	b.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005cfe:	4b2c      	ldr	r3, [pc, #176]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d0f0      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d0a:	4b28      	ldr	r3, [pc, #160]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d12:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d035      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d02e      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d28:	4b20      	ldr	r3, [pc, #128]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d30:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d32:	4b1e      	ldr	r3, [pc, #120]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d36:	4a1d      	ldr	r2, [pc, #116]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d3c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d3e:	4b1b      	ldr	r3, [pc, #108]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d42:	4a1a      	ldr	r2, [pc, #104]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d48:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005d4a:	4a18      	ldr	r2, [pc, #96]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005d50:	4b16      	ldr	r3, [pc, #88]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d114      	bne.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d5c:	f7fc ffdc 	bl	8002d18 <HAL_GetTick>
 8005d60:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d62:	e00a      	b.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d64:	f7fc ffd8 	bl	8002d18 <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d901      	bls.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e319      	b.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d7a:	4b0c      	ldr	r3, [pc, #48]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d7e:	f003 0302 	and.w	r3, r3, #2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d0ee      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d92:	d111      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005d94:	4b05      	ldr	r3, [pc, #20]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005da0:	4b04      	ldr	r3, [pc, #16]	; (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005da2:	400b      	ands	r3, r1
 8005da4:	4901      	ldr	r1, [pc, #4]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	608b      	str	r3, [r1, #8]
 8005daa:	e00b      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005dac:	40023800 	.word	0x40023800
 8005db0:	40007000 	.word	0x40007000
 8005db4:	0ffffcff 	.word	0x0ffffcff
 8005db8:	4bb1      	ldr	r3, [pc, #708]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	4ab0      	ldr	r2, [pc, #704]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005dbe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005dc2:	6093      	str	r3, [r2, #8]
 8005dc4:	4bae      	ldr	r3, [pc, #696]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005dc6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dd0:	49ab      	ldr	r1, [pc, #684]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 0310 	and.w	r3, r3, #16
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d010      	beq.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005de2:	4ba7      	ldr	r3, [pc, #668]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005de4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005de8:	4aa5      	ldr	r2, [pc, #660]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005dea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005df2:	4ba3      	ldr	r3, [pc, #652]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005df4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfc:	49a0      	ldr	r1, [pc, #640]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d00a      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e10:	4b9b      	ldr	r3, [pc, #620]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e16:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e1e:	4998      	ldr	r1, [pc, #608]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00a      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e32:	4b93      	ldr	r3, [pc, #588]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e38:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e40:	498f      	ldr	r1, [pc, #572]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00a      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e54:	4b8a      	ldr	r3, [pc, #552]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e5a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e62:	4987      	ldr	r1, [pc, #540]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00a      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005e76:	4b82      	ldr	r3, [pc, #520]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e7c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e84:	497e      	ldr	r1, [pc, #504]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00a      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e98:	4b79      	ldr	r3, [pc, #484]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e9e:	f023 0203 	bic.w	r2, r3, #3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ea6:	4976      	ldr	r1, [pc, #472]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d00a      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005eba:	4b71      	ldr	r3, [pc, #452]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec0:	f023 020c 	bic.w	r2, r3, #12
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ec8:	496d      	ldr	r1, [pc, #436]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00a      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005edc:	4b68      	ldr	r3, [pc, #416]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ee2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005eea:	4965      	ldr	r1, [pc, #404]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005eec:	4313      	orrs	r3, r2
 8005eee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00a      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005efe:	4b60      	ldr	r3, [pc, #384]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f04:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f0c:	495c      	ldr	r1, [pc, #368]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d00a      	beq.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f20:	4b57      	ldr	r3, [pc, #348]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f26:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f2e:	4954      	ldr	r1, [pc, #336]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f30:	4313      	orrs	r3, r2
 8005f32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00a      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005f42:	4b4f      	ldr	r3, [pc, #316]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f48:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f50:	494b      	ldr	r1, [pc, #300]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00a      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005f64:	4b46      	ldr	r3, [pc, #280]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f6a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f72:	4943      	ldr	r1, [pc, #268]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00a      	beq.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005f86:	4b3e      	ldr	r3, [pc, #248]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f8c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f94:	493a      	ldr	r1, [pc, #232]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00a      	beq.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005fa8:	4b35      	ldr	r3, [pc, #212]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fae:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fb6:	4932      	ldr	r1, [pc, #200]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d011      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005fca:	4b2d      	ldr	r3, [pc, #180]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fd0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fd8:	4929      	ldr	r1, [pc, #164]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fe4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005fe8:	d101      	bne.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005fea:	2301      	movs	r3, #1
 8005fec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0308 	and.w	r3, r3, #8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00a      	beq.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800600a:	4b1d      	ldr	r3, [pc, #116]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800600c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006010:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006018:	4919      	ldr	r1, [pc, #100]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800601a:	4313      	orrs	r3, r2
 800601c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00b      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800602c:	4b14      	ldr	r3, [pc, #80]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800602e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006032:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800603c:	4910      	ldr	r1, [pc, #64]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800603e:	4313      	orrs	r3, r2
 8006040:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d006      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006052:	2b00      	cmp	r3, #0
 8006054:	f000 80d9 	beq.w	800620a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006058:	4b09      	ldr	r3, [pc, #36]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a08      	ldr	r2, [pc, #32]	; (8006080 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800605e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006062:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006064:	f7fc fe58 	bl	8002d18 <HAL_GetTick>
 8006068:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800606a:	e00b      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800606c:	f7fc fe54 	bl	8002d18 <HAL_GetTick>
 8006070:	4602      	mov	r2, r0
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	2b64      	cmp	r3, #100	; 0x64
 8006078:	d904      	bls.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800607a:	2303      	movs	r3, #3
 800607c:	e197      	b.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800607e:	bf00      	nop
 8006080:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006084:	4b6c      	ldr	r3, [pc, #432]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800608c:	2b00      	cmp	r3, #0
 800608e:	d1ed      	bne.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 0301 	and.w	r3, r3, #1
 8006098:	2b00      	cmp	r3, #0
 800609a:	d021      	beq.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d11d      	bne.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80060a4:	4b64      	ldr	r3, [pc, #400]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060aa:	0c1b      	lsrs	r3, r3, #16
 80060ac:	f003 0303 	and.w	r3, r3, #3
 80060b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80060b2:	4b61      	ldr	r3, [pc, #388]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060b8:	0e1b      	lsrs	r3, r3, #24
 80060ba:	f003 030f 	and.w	r3, r3, #15
 80060be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	019a      	lsls	r2, r3, #6
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	041b      	lsls	r3, r3, #16
 80060ca:	431a      	orrs	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	061b      	lsls	r3, r3, #24
 80060d0:	431a      	orrs	r2, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	071b      	lsls	r3, r3, #28
 80060d8:	4957      	ldr	r1, [pc, #348]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d004      	beq.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060f4:	d00a      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d02e      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006106:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800610a:	d129      	bne.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800610c:	4b4a      	ldr	r3, [pc, #296]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800610e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006112:	0c1b      	lsrs	r3, r3, #16
 8006114:	f003 0303 	and.w	r3, r3, #3
 8006118:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800611a:	4b47      	ldr	r3, [pc, #284]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800611c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006120:	0f1b      	lsrs	r3, r3, #28
 8006122:	f003 0307 	and.w	r3, r3, #7
 8006126:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	019a      	lsls	r2, r3, #6
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	041b      	lsls	r3, r3, #16
 8006132:	431a      	orrs	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	061b      	lsls	r3, r3, #24
 800613a:	431a      	orrs	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	071b      	lsls	r3, r3, #28
 8006140:	493d      	ldr	r1, [pc, #244]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006142:	4313      	orrs	r3, r2
 8006144:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006148:	4b3b      	ldr	r3, [pc, #236]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800614a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800614e:	f023 021f 	bic.w	r2, r3, #31
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006156:	3b01      	subs	r3, #1
 8006158:	4937      	ldr	r1, [pc, #220]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800615a:	4313      	orrs	r3, r2
 800615c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d01d      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800616c:	4b32      	ldr	r3, [pc, #200]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800616e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006172:	0e1b      	lsrs	r3, r3, #24
 8006174:	f003 030f 	and.w	r3, r3, #15
 8006178:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800617a:	4b2f      	ldr	r3, [pc, #188]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800617c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006180:	0f1b      	lsrs	r3, r3, #28
 8006182:	f003 0307 	and.w	r3, r3, #7
 8006186:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	019a      	lsls	r2, r3, #6
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	041b      	lsls	r3, r3, #16
 8006194:	431a      	orrs	r2, r3
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	061b      	lsls	r3, r3, #24
 800619a:	431a      	orrs	r2, r3
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	071b      	lsls	r3, r3, #28
 80061a0:	4925      	ldr	r1, [pc, #148]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061a2:	4313      	orrs	r3, r2
 80061a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d011      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	019a      	lsls	r2, r3, #6
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	691b      	ldr	r3, [r3, #16]
 80061be:	041b      	lsls	r3, r3, #16
 80061c0:	431a      	orrs	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	061b      	lsls	r3, r3, #24
 80061c8:	431a      	orrs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	071b      	lsls	r3, r3, #28
 80061d0:	4919      	ldr	r1, [pc, #100]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061d2:	4313      	orrs	r3, r2
 80061d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80061d8:	4b17      	ldr	r3, [pc, #92]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a16      	ldr	r2, [pc, #88]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80061e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061e4:	f7fc fd98 	bl	8002d18 <HAL_GetTick>
 80061e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80061ea:	e008      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80061ec:	f7fc fd94 	bl	8002d18 <HAL_GetTick>
 80061f0:	4602      	mov	r2, r0
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	2b64      	cmp	r3, #100	; 0x64
 80061f8:	d901      	bls.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061fa:	2303      	movs	r3, #3
 80061fc:	e0d7      	b.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80061fe:	4b0e      	ldr	r3, [pc, #56]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d0f0      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	2b01      	cmp	r3, #1
 800620e:	f040 80cd 	bne.w	80063ac <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006212:	4b09      	ldr	r3, [pc, #36]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a08      	ldr	r2, [pc, #32]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006218:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800621c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800621e:	f7fc fd7b 	bl	8002d18 <HAL_GetTick>
 8006222:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006224:	e00a      	b.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006226:	f7fc fd77 	bl	8002d18 <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	2b64      	cmp	r3, #100	; 0x64
 8006232:	d903      	bls.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e0ba      	b.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006238:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800623c:	4b5e      	ldr	r3, [pc, #376]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006244:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006248:	d0ed      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800625a:	2b00      	cmp	r3, #0
 800625c:	d009      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006266:	2b00      	cmp	r3, #0
 8006268:	d02e      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800626e:	2b00      	cmp	r3, #0
 8006270:	d12a      	bne.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006272:	4b51      	ldr	r3, [pc, #324]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006278:	0c1b      	lsrs	r3, r3, #16
 800627a:	f003 0303 	and.w	r3, r3, #3
 800627e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006280:	4b4d      	ldr	r3, [pc, #308]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006286:	0f1b      	lsrs	r3, r3, #28
 8006288:	f003 0307 	and.w	r3, r3, #7
 800628c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	695b      	ldr	r3, [r3, #20]
 8006292:	019a      	lsls	r2, r3, #6
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	041b      	lsls	r3, r3, #16
 8006298:	431a      	orrs	r2, r3
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	699b      	ldr	r3, [r3, #24]
 800629e:	061b      	lsls	r3, r3, #24
 80062a0:	431a      	orrs	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	071b      	lsls	r3, r3, #28
 80062a6:	4944      	ldr	r1, [pc, #272]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80062ae:	4b42      	ldr	r3, [pc, #264]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062b4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062bc:	3b01      	subs	r3, #1
 80062be:	021b      	lsls	r3, r3, #8
 80062c0:	493d      	ldr	r1, [pc, #244]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062c2:	4313      	orrs	r3, r2
 80062c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d022      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062dc:	d11d      	bne.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80062de:	4b36      	ldr	r3, [pc, #216]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e4:	0e1b      	lsrs	r3, r3, #24
 80062e6:	f003 030f 	and.w	r3, r3, #15
 80062ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80062ec:	4b32      	ldr	r3, [pc, #200]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f2:	0f1b      	lsrs	r3, r3, #28
 80062f4:	f003 0307 	and.w	r3, r3, #7
 80062f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	019a      	lsls	r2, r3, #6
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	041b      	lsls	r3, r3, #16
 8006306:	431a      	orrs	r2, r3
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	061b      	lsls	r3, r3, #24
 800630c:	431a      	orrs	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	071b      	lsls	r3, r3, #28
 8006312:	4929      	ldr	r1, [pc, #164]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006314:	4313      	orrs	r3, r2
 8006316:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0308 	and.w	r3, r3, #8
 8006322:	2b00      	cmp	r3, #0
 8006324:	d028      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006326:	4b24      	ldr	r3, [pc, #144]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632c:	0e1b      	lsrs	r3, r3, #24
 800632e:	f003 030f 	and.w	r3, r3, #15
 8006332:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006334:	4b20      	ldr	r3, [pc, #128]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800633a:	0c1b      	lsrs	r3, r3, #16
 800633c:	f003 0303 	and.w	r3, r3, #3
 8006340:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	695b      	ldr	r3, [r3, #20]
 8006346:	019a      	lsls	r2, r3, #6
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	041b      	lsls	r3, r3, #16
 800634c:	431a      	orrs	r2, r3
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	061b      	lsls	r3, r3, #24
 8006352:	431a      	orrs	r2, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	69db      	ldr	r3, [r3, #28]
 8006358:	071b      	lsls	r3, r3, #28
 800635a:	4917      	ldr	r1, [pc, #92]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800635c:	4313      	orrs	r3, r2
 800635e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006362:	4b15      	ldr	r3, [pc, #84]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006364:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006368:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006370:	4911      	ldr	r1, [pc, #68]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006372:	4313      	orrs	r3, r2
 8006374:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006378:	4b0f      	ldr	r3, [pc, #60]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a0e      	ldr	r2, [pc, #56]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800637e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006382:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006384:	f7fc fcc8 	bl	8002d18 <HAL_GetTick>
 8006388:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800638a:	e008      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800638c:	f7fc fcc4 	bl	8002d18 <HAL_GetTick>
 8006390:	4602      	mov	r2, r0
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	2b64      	cmp	r3, #100	; 0x64
 8006398:	d901      	bls.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800639a:	2303      	movs	r3, #3
 800639c:	e007      	b.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800639e:	4b06      	ldr	r3, [pc, #24]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80063aa:	d1ef      	bne.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3720      	adds	r7, #32
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	40023800 	.word	0x40023800

080063bc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d101      	bne.n	80063d0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e025      	b.n	800641c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d106      	bne.n	80063ea <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f7fc fb79 	bl	8002adc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2202      	movs	r2, #2
 80063ee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	3304      	adds	r3, #4
 80063fa:	4619      	mov	r1, r3
 80063fc:	4610      	mov	r0, r2
 80063fe:	f000 fbd1 	bl	8006ba4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6818      	ldr	r0, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	461a      	mov	r2, r3
 800640c:	6839      	ldr	r1, [r7, #0]
 800640e:	f000 fc25 	bl	8006c5c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800641a:	2300      	movs	r3, #0
}
 800641c:	4618      	mov	r0, r3
 800641e:	3708      	adds	r7, #8
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b086      	sub	sp, #24
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006436:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006438:	7dfb      	ldrb	r3, [r7, #23]
 800643a:	2b02      	cmp	r3, #2
 800643c:	d101      	bne.n	8006442 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800643e:	2302      	movs	r3, #2
 8006440:	e021      	b.n	8006486 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006442:	7dfb      	ldrb	r3, [r7, #23]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d002      	beq.n	800644e <HAL_SDRAM_SendCommand+0x2a>
 8006448:	7dfb      	ldrb	r3, [r7, #23]
 800644a:	2b05      	cmp	r3, #5
 800644c:	d118      	bne.n	8006480 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2202      	movs	r2, #2
 8006452:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	68b9      	ldr	r1, [r7, #8]
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fc66 	bl	8006d30 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2b02      	cmp	r3, #2
 800646a:	d104      	bne.n	8006476 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2205      	movs	r2, #5
 8006470:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006474:	e006      	b.n	8006484 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800647e:	e001      	b.n	8006484 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e000      	b.n	8006486 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3718      	adds	r7, #24
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800648e:	b580      	push	{r7, lr}
 8006490:	b082      	sub	sp, #8
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
 8006496:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d101      	bne.n	80064a8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80064a4:	2302      	movs	r3, #2
 80064a6:	e016      	b.n	80064d6 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d10f      	bne.n	80064d4 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2202      	movs	r2, #2
 80064b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	6839      	ldr	r1, [r7, #0]
 80064c2:	4618      	mov	r0, r3
 80064c4:	f000 fc58 	bl	8006d78 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
 80064d2:	e000      	b.n	80064d6 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3708      	adds	r7, #8
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}

080064de <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064de:	b580      	push	{r7, lr}
 80064e0:	b082      	sub	sp, #8
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d101      	bne.n	80064f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e049      	b.n	8006584 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d106      	bne.n	800650a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f7fc fa17 	bl	8002938 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2202      	movs	r2, #2
 800650e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	3304      	adds	r3, #4
 800651a:	4619      	mov	r1, r3
 800651c:	4610      	mov	r0, r2
 800651e:	f000 f9f5 	bl	800690c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2201      	movs	r2, #1
 8006556:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2201      	movs	r2, #1
 800657e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006582:	2300      	movs	r3, #0
}
 8006584:	4618      	mov	r0, r3
 8006586:	3708      	adds	r7, #8
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b01      	cmp	r3, #1
 800659e:	d001      	beq.n	80065a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e054      	b.n	800664e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2202      	movs	r2, #2
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68da      	ldr	r2, [r3, #12]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0201 	orr.w	r2, r2, #1
 80065ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a26      	ldr	r2, [pc, #152]	; (800665c <HAL_TIM_Base_Start_IT+0xd0>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d022      	beq.n	800660c <HAL_TIM_Base_Start_IT+0x80>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ce:	d01d      	beq.n	800660c <HAL_TIM_Base_Start_IT+0x80>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a22      	ldr	r2, [pc, #136]	; (8006660 <HAL_TIM_Base_Start_IT+0xd4>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d018      	beq.n	800660c <HAL_TIM_Base_Start_IT+0x80>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a21      	ldr	r2, [pc, #132]	; (8006664 <HAL_TIM_Base_Start_IT+0xd8>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d013      	beq.n	800660c <HAL_TIM_Base_Start_IT+0x80>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a1f      	ldr	r2, [pc, #124]	; (8006668 <HAL_TIM_Base_Start_IT+0xdc>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00e      	beq.n	800660c <HAL_TIM_Base_Start_IT+0x80>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a1e      	ldr	r2, [pc, #120]	; (800666c <HAL_TIM_Base_Start_IT+0xe0>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d009      	beq.n	800660c <HAL_TIM_Base_Start_IT+0x80>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a1c      	ldr	r2, [pc, #112]	; (8006670 <HAL_TIM_Base_Start_IT+0xe4>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d004      	beq.n	800660c <HAL_TIM_Base_Start_IT+0x80>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a1b      	ldr	r2, [pc, #108]	; (8006674 <HAL_TIM_Base_Start_IT+0xe8>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d115      	bne.n	8006638 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689a      	ldr	r2, [r3, #8]
 8006612:	4b19      	ldr	r3, [pc, #100]	; (8006678 <HAL_TIM_Base_Start_IT+0xec>)
 8006614:	4013      	ands	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2b06      	cmp	r3, #6
 800661c:	d015      	beq.n	800664a <HAL_TIM_Base_Start_IT+0xbe>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006624:	d011      	beq.n	800664a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f042 0201 	orr.w	r2, r2, #1
 8006634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006636:	e008      	b.n	800664a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f042 0201 	orr.w	r2, r2, #1
 8006646:	601a      	str	r2, [r3, #0]
 8006648:	e000      	b.n	800664c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800664a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	3714      	adds	r7, #20
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	40010000 	.word	0x40010000
 8006660:	40000400 	.word	0x40000400
 8006664:	40000800 	.word	0x40000800
 8006668:	40000c00 	.word	0x40000c00
 800666c:	40010400 	.word	0x40010400
 8006670:	40014000 	.word	0x40014000
 8006674:	40001800 	.word	0x40001800
 8006678:	00010007 	.word	0x00010007

0800667c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b02      	cmp	r3, #2
 8006690:	d122      	bne.n	80066d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b02      	cmp	r3, #2
 800669e:	d11b      	bne.n	80066d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f06f 0202 	mvn.w	r2, #2
 80066a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	699b      	ldr	r3, [r3, #24]
 80066b6:	f003 0303 	and.w	r3, r3, #3
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d003      	beq.n	80066c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f905 	bl	80068ce <HAL_TIM_IC_CaptureCallback>
 80066c4:	e005      	b.n	80066d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f8f7 	bl	80068ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f908 	bl	80068e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	f003 0304 	and.w	r3, r3, #4
 80066e2:	2b04      	cmp	r3, #4
 80066e4:	d122      	bne.n	800672c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	f003 0304 	and.w	r3, r3, #4
 80066f0:	2b04      	cmp	r3, #4
 80066f2:	d11b      	bne.n	800672c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f06f 0204 	mvn.w	r2, #4
 80066fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2202      	movs	r2, #2
 8006702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800670e:	2b00      	cmp	r3, #0
 8006710:	d003      	beq.n	800671a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f8db 	bl	80068ce <HAL_TIM_IC_CaptureCallback>
 8006718:	e005      	b.n	8006726 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f8cd 	bl	80068ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 f8de 	bl	80068e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2200      	movs	r2, #0
 800672a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	f003 0308 	and.w	r3, r3, #8
 8006736:	2b08      	cmp	r3, #8
 8006738:	d122      	bne.n	8006780 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	f003 0308 	and.w	r3, r3, #8
 8006744:	2b08      	cmp	r3, #8
 8006746:	d11b      	bne.n	8006780 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f06f 0208 	mvn.w	r2, #8
 8006750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2204      	movs	r2, #4
 8006756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	69db      	ldr	r3, [r3, #28]
 800675e:	f003 0303 	and.w	r3, r3, #3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d003      	beq.n	800676e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 f8b1 	bl	80068ce <HAL_TIM_IC_CaptureCallback>
 800676c:	e005      	b.n	800677a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f8a3 	bl	80068ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 f8b4 	bl	80068e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	f003 0310 	and.w	r3, r3, #16
 800678a:	2b10      	cmp	r3, #16
 800678c:	d122      	bne.n	80067d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	f003 0310 	and.w	r3, r3, #16
 8006798:	2b10      	cmp	r3, #16
 800679a:	d11b      	bne.n	80067d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f06f 0210 	mvn.w	r2, #16
 80067a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2208      	movs	r2, #8
 80067aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d003      	beq.n	80067c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f887 	bl	80068ce <HAL_TIM_IC_CaptureCallback>
 80067c0:	e005      	b.n	80067ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f879 	bl	80068ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f88a 	bl	80068e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d10e      	bne.n	8006800 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	f003 0301 	and.w	r3, r3, #1
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d107      	bne.n	8006800 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f06f 0201 	mvn.w	r2, #1
 80067f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f7fb f94c 	bl	8001a98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800680a:	2b80      	cmp	r3, #128	; 0x80
 800680c:	d10e      	bne.n	800682c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006818:	2b80      	cmp	r3, #128	; 0x80
 800681a:	d107      	bne.n	800682c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 f9a8 	bl	8006b7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006836:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800683a:	d10e      	bne.n	800685a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006846:	2b80      	cmp	r3, #128	; 0x80
 8006848:	d107      	bne.n	800685a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006852:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 f99b 	bl	8006b90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006864:	2b40      	cmp	r3, #64	; 0x40
 8006866:	d10e      	bne.n	8006886 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006872:	2b40      	cmp	r3, #64	; 0x40
 8006874:	d107      	bne.n	8006886 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800687e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 f838 	bl	80068f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	691b      	ldr	r3, [r3, #16]
 800688c:	f003 0320 	and.w	r3, r3, #32
 8006890:	2b20      	cmp	r3, #32
 8006892:	d10e      	bne.n	80068b2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	f003 0320 	and.w	r3, r3, #32
 800689e:	2b20      	cmp	r3, #32
 80068a0:	d107      	bne.n	80068b2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f06f 0220 	mvn.w	r2, #32
 80068aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 f95b 	bl	8006b68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068b2:	bf00      	nop
 80068b4:	3708      	adds	r7, #8
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068c2:	bf00      	nop
 80068c4:	370c      	adds	r7, #12
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr

080068ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068ce:	b480      	push	{r7}
 80068d0:	b083      	sub	sp, #12
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068d6:	bf00      	nop
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068e2:	b480      	push	{r7}
 80068e4:	b083      	sub	sp, #12
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068ea:	bf00      	nop
 80068ec:	370c      	adds	r7, #12
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b083      	sub	sp, #12
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068fe:	bf00      	nop
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr
	...

0800690c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a40      	ldr	r2, [pc, #256]	; (8006a20 <TIM_Base_SetConfig+0x114>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d013      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800692a:	d00f      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a3d      	ldr	r2, [pc, #244]	; (8006a24 <TIM_Base_SetConfig+0x118>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d00b      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a3c      	ldr	r2, [pc, #240]	; (8006a28 <TIM_Base_SetConfig+0x11c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d007      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a3b      	ldr	r2, [pc, #236]	; (8006a2c <TIM_Base_SetConfig+0x120>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d003      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a3a      	ldr	r2, [pc, #232]	; (8006a30 <TIM_Base_SetConfig+0x124>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d108      	bne.n	800695e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006952:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4313      	orrs	r3, r2
 800695c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a2f      	ldr	r2, [pc, #188]	; (8006a20 <TIM_Base_SetConfig+0x114>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d02b      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800696c:	d027      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a2c      	ldr	r2, [pc, #176]	; (8006a24 <TIM_Base_SetConfig+0x118>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d023      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a2b      	ldr	r2, [pc, #172]	; (8006a28 <TIM_Base_SetConfig+0x11c>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d01f      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a2a      	ldr	r2, [pc, #168]	; (8006a2c <TIM_Base_SetConfig+0x120>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d01b      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a29      	ldr	r2, [pc, #164]	; (8006a30 <TIM_Base_SetConfig+0x124>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d017      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a28      	ldr	r2, [pc, #160]	; (8006a34 <TIM_Base_SetConfig+0x128>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d013      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a27      	ldr	r2, [pc, #156]	; (8006a38 <TIM_Base_SetConfig+0x12c>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d00f      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a26      	ldr	r2, [pc, #152]	; (8006a3c <TIM_Base_SetConfig+0x130>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d00b      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a25      	ldr	r2, [pc, #148]	; (8006a40 <TIM_Base_SetConfig+0x134>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d007      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a24      	ldr	r2, [pc, #144]	; (8006a44 <TIM_Base_SetConfig+0x138>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d003      	beq.n	80069be <TIM_Base_SetConfig+0xb2>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a23      	ldr	r2, [pc, #140]	; (8006a48 <TIM_Base_SetConfig+0x13c>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d108      	bne.n	80069d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	68fa      	ldr	r2, [r7, #12]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	689a      	ldr	r2, [r3, #8]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a0a      	ldr	r2, [pc, #40]	; (8006a20 <TIM_Base_SetConfig+0x114>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d003      	beq.n	8006a04 <TIM_Base_SetConfig+0xf8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a0c      	ldr	r2, [pc, #48]	; (8006a30 <TIM_Base_SetConfig+0x124>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d103      	bne.n	8006a0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	691a      	ldr	r2, [r3, #16]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	615a      	str	r2, [r3, #20]
}
 8006a12:	bf00      	nop
 8006a14:	3714      	adds	r7, #20
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr
 8006a1e:	bf00      	nop
 8006a20:	40010000 	.word	0x40010000
 8006a24:	40000400 	.word	0x40000400
 8006a28:	40000800 	.word	0x40000800
 8006a2c:	40000c00 	.word	0x40000c00
 8006a30:	40010400 	.word	0x40010400
 8006a34:	40014000 	.word	0x40014000
 8006a38:	40014400 	.word	0x40014400
 8006a3c:	40014800 	.word	0x40014800
 8006a40:	40001800 	.word	0x40001800
 8006a44:	40001c00 	.word	0x40001c00
 8006a48:	40002000 	.word	0x40002000

08006a4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b085      	sub	sp, #20
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d101      	bne.n	8006a64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a60:	2302      	movs	r3, #2
 8006a62:	e06d      	b.n	8006b40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2202      	movs	r2, #2
 8006a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a30      	ldr	r2, [pc, #192]	; (8006b4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d004      	beq.n	8006a98 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a2f      	ldr	r2, [pc, #188]	; (8006b50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d108      	bne.n	8006aaa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006a9e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ab0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a20      	ldr	r2, [pc, #128]	; (8006b4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d022      	beq.n	8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ad6:	d01d      	beq.n	8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a1d      	ldr	r2, [pc, #116]	; (8006b54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d018      	beq.n	8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a1c      	ldr	r2, [pc, #112]	; (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d013      	beq.n	8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a1a      	ldr	r2, [pc, #104]	; (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d00e      	beq.n	8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a15      	ldr	r2, [pc, #84]	; (8006b50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d009      	beq.n	8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a16      	ldr	r2, [pc, #88]	; (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d004      	beq.n	8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a15      	ldr	r2, [pc, #84]	; (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d10c      	bne.n	8006b2e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b3e:	2300      	movs	r3, #0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr
 8006b4c:	40010000 	.word	0x40010000
 8006b50:	40010400 	.word	0x40010400
 8006b54:	40000400 	.word	0x40000400
 8006b58:	40000800 	.word	0x40000800
 8006b5c:	40000c00 	.word	0x40000c00
 8006b60:	40014000 	.word	0x40014000
 8006b64:	40001800 	.word	0x40001800

08006b68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b84:	bf00      	nop
 8006b86:	370c      	adds	r7, #12
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d121      	bne.n	8006bfa <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	4b27      	ldr	r3, [pc, #156]	; (8006c58 <FMC_SDRAM_Init+0xb4>)
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	683a      	ldr	r2, [r7, #0]
 8006bc0:	6851      	ldr	r1, [r2, #4]
 8006bc2:	683a      	ldr	r2, [r7, #0]
 8006bc4:	6892      	ldr	r2, [r2, #8]
 8006bc6:	4311      	orrs	r1, r2
 8006bc8:	683a      	ldr	r2, [r7, #0]
 8006bca:	68d2      	ldr	r2, [r2, #12]
 8006bcc:	4311      	orrs	r1, r2
 8006bce:	683a      	ldr	r2, [r7, #0]
 8006bd0:	6912      	ldr	r2, [r2, #16]
 8006bd2:	4311      	orrs	r1, r2
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	6952      	ldr	r2, [r2, #20]
 8006bd8:	4311      	orrs	r1, r2
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	6992      	ldr	r2, [r2, #24]
 8006bde:	4311      	orrs	r1, r2
 8006be0:	683a      	ldr	r2, [r7, #0]
 8006be2:	69d2      	ldr	r2, [r2, #28]
 8006be4:	4311      	orrs	r1, r2
 8006be6:	683a      	ldr	r2, [r7, #0]
 8006be8:	6a12      	ldr	r2, [r2, #32]
 8006bea:	4311      	orrs	r1, r2
 8006bec:	683a      	ldr	r2, [r7, #0]
 8006bee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	431a      	orrs	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	601a      	str	r2, [r3, #0]
 8006bf8:	e026      	b.n	8006c48 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	69d9      	ldr	r1, [r3, #28]
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	6a1b      	ldr	r3, [r3, #32]
 8006c0a:	4319      	orrs	r1, r3
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c10:	430b      	orrs	r3, r1
 8006c12:	431a      	orrs	r2, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	4b0e      	ldr	r3, [pc, #56]	; (8006c58 <FMC_SDRAM_Init+0xb4>)
 8006c1e:	4013      	ands	r3, r2
 8006c20:	683a      	ldr	r2, [r7, #0]
 8006c22:	6851      	ldr	r1, [r2, #4]
 8006c24:	683a      	ldr	r2, [r7, #0]
 8006c26:	6892      	ldr	r2, [r2, #8]
 8006c28:	4311      	orrs	r1, r2
 8006c2a:	683a      	ldr	r2, [r7, #0]
 8006c2c:	68d2      	ldr	r2, [r2, #12]
 8006c2e:	4311      	orrs	r1, r2
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	6912      	ldr	r2, [r2, #16]
 8006c34:	4311      	orrs	r1, r2
 8006c36:	683a      	ldr	r2, [r7, #0]
 8006c38:	6952      	ldr	r2, [r2, #20]
 8006c3a:	4311      	orrs	r1, r2
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	6992      	ldr	r2, [r2, #24]
 8006c40:	430a      	orrs	r2, r1
 8006c42:	431a      	orrs	r2, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	370c      	adds	r7, #12
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	ffff8000 	.word	0xffff8000

08006c5c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d128      	bne.n	8006cc0 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	1e59      	subs	r1, r3, #1
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	3b01      	subs	r3, #1
 8006c82:	011b      	lsls	r3, r3, #4
 8006c84:	4319      	orrs	r1, r3
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	021b      	lsls	r3, r3, #8
 8006c8e:	4319      	orrs	r1, r3
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	3b01      	subs	r3, #1
 8006c96:	031b      	lsls	r3, r3, #12
 8006c98:	4319      	orrs	r1, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	041b      	lsls	r3, r3, #16
 8006ca2:	4319      	orrs	r1, r3
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	051b      	lsls	r3, r3, #20
 8006cac:	4319      	orrs	r1, r3
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	061b      	lsls	r3, r3, #24
 8006cb6:	430b      	orrs	r3, r1
 8006cb8:	431a      	orrs	r2, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	609a      	str	r2, [r3, #8]
 8006cbe:	e02d      	b.n	8006d1c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	689a      	ldr	r2, [r3, #8]
 8006cc4:	4b19      	ldr	r3, [pc, #100]	; (8006d2c <FMC_SDRAM_Timing_Init+0xd0>)
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	68d2      	ldr	r2, [r2, #12]
 8006ccc:	3a01      	subs	r2, #1
 8006cce:	0311      	lsls	r1, r2, #12
 8006cd0:	68ba      	ldr	r2, [r7, #8]
 8006cd2:	6952      	ldr	r2, [r2, #20]
 8006cd4:	3a01      	subs	r2, #1
 8006cd6:	0512      	lsls	r2, r2, #20
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	1e59      	subs	r1, r3, #1
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	3b01      	subs	r3, #1
 8006cf4:	011b      	lsls	r3, r3, #4
 8006cf6:	4319      	orrs	r1, r3
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	021b      	lsls	r3, r3, #8
 8006d00:	4319      	orrs	r1, r3
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	3b01      	subs	r3, #1
 8006d08:	041b      	lsls	r3, r3, #16
 8006d0a:	4319      	orrs	r1, r3
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	061b      	lsls	r3, r3, #24
 8006d14:	430b      	orrs	r3, r1
 8006d16:	431a      	orrs	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	ff0f0fff 	.word	0xff0f0fff

08006d30 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	691a      	ldr	r2, [r3, #16]
 8006d40:	4b0c      	ldr	r3, [pc, #48]	; (8006d74 <FMC_SDRAM_SendCommand+0x44>)
 8006d42:	4013      	ands	r3, r2
 8006d44:	68ba      	ldr	r2, [r7, #8]
 8006d46:	6811      	ldr	r1, [r2, #0]
 8006d48:	68ba      	ldr	r2, [r7, #8]
 8006d4a:	6852      	ldr	r2, [r2, #4]
 8006d4c:	4311      	orrs	r1, r2
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	6892      	ldr	r2, [r2, #8]
 8006d52:	3a01      	subs	r2, #1
 8006d54:	0152      	lsls	r2, r2, #5
 8006d56:	4311      	orrs	r1, r2
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	68d2      	ldr	r2, [r2, #12]
 8006d5c:	0252      	lsls	r2, r2, #9
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	431a      	orrs	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3714      	adds	r7, #20
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr
 8006d74:	ffc00000 	.word	0xffc00000

08006d78 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	695a      	ldr	r2, [r3, #20]
 8006d86:	4b07      	ldr	r3, [pc, #28]	; (8006da4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8006d88:	4013      	ands	r3, r2
 8006d8a:	683a      	ldr	r2, [r7, #0]
 8006d8c:	0052      	lsls	r2, r2, #1
 8006d8e:	431a      	orrs	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	370c      	adds	r7, #12
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	ffffc001 	.word	0xffffc001

08006da8 <__errno>:
 8006da8:	4b01      	ldr	r3, [pc, #4]	; (8006db0 <__errno+0x8>)
 8006daa:	6818      	ldr	r0, [r3, #0]
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	2000004c 	.word	0x2000004c

08006db4 <__libc_init_array>:
 8006db4:	b570      	push	{r4, r5, r6, lr}
 8006db6:	4d0d      	ldr	r5, [pc, #52]	; (8006dec <__libc_init_array+0x38>)
 8006db8:	4c0d      	ldr	r4, [pc, #52]	; (8006df0 <__libc_init_array+0x3c>)
 8006dba:	1b64      	subs	r4, r4, r5
 8006dbc:	10a4      	asrs	r4, r4, #2
 8006dbe:	2600      	movs	r6, #0
 8006dc0:	42a6      	cmp	r6, r4
 8006dc2:	d109      	bne.n	8006dd8 <__libc_init_array+0x24>
 8006dc4:	4d0b      	ldr	r5, [pc, #44]	; (8006df4 <__libc_init_array+0x40>)
 8006dc6:	4c0c      	ldr	r4, [pc, #48]	; (8006df8 <__libc_init_array+0x44>)
 8006dc8:	f000 fc4e 	bl	8007668 <_init>
 8006dcc:	1b64      	subs	r4, r4, r5
 8006dce:	10a4      	asrs	r4, r4, #2
 8006dd0:	2600      	movs	r6, #0
 8006dd2:	42a6      	cmp	r6, r4
 8006dd4:	d105      	bne.n	8006de2 <__libc_init_array+0x2e>
 8006dd6:	bd70      	pop	{r4, r5, r6, pc}
 8006dd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ddc:	4798      	blx	r3
 8006dde:	3601      	adds	r6, #1
 8006de0:	e7ee      	b.n	8006dc0 <__libc_init_array+0xc>
 8006de2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006de6:	4798      	blx	r3
 8006de8:	3601      	adds	r6, #1
 8006dea:	e7f2      	b.n	8006dd2 <__libc_init_array+0x1e>
 8006dec:	08056b68 	.word	0x08056b68
 8006df0:	08056b68 	.word	0x08056b68
 8006df4:	08056b68 	.word	0x08056b68
 8006df8:	08056b6c 	.word	0x08056b6c

08006dfc <memset>:
 8006dfc:	4402      	add	r2, r0
 8006dfe:	4603      	mov	r3, r0
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d100      	bne.n	8006e06 <memset+0xa>
 8006e04:	4770      	bx	lr
 8006e06:	f803 1b01 	strb.w	r1, [r3], #1
 8006e0a:	e7f9      	b.n	8006e00 <memset+0x4>

08006e0c <siprintf>:
 8006e0c:	b40e      	push	{r1, r2, r3}
 8006e0e:	b500      	push	{lr}
 8006e10:	b09c      	sub	sp, #112	; 0x70
 8006e12:	ab1d      	add	r3, sp, #116	; 0x74
 8006e14:	9002      	str	r0, [sp, #8]
 8006e16:	9006      	str	r0, [sp, #24]
 8006e18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e1c:	4809      	ldr	r0, [pc, #36]	; (8006e44 <siprintf+0x38>)
 8006e1e:	9107      	str	r1, [sp, #28]
 8006e20:	9104      	str	r1, [sp, #16]
 8006e22:	4909      	ldr	r1, [pc, #36]	; (8006e48 <siprintf+0x3c>)
 8006e24:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e28:	9105      	str	r1, [sp, #20]
 8006e2a:	6800      	ldr	r0, [r0, #0]
 8006e2c:	9301      	str	r3, [sp, #4]
 8006e2e:	a902      	add	r1, sp, #8
 8006e30:	f000 f868 	bl	8006f04 <_svfiprintf_r>
 8006e34:	9b02      	ldr	r3, [sp, #8]
 8006e36:	2200      	movs	r2, #0
 8006e38:	701a      	strb	r2, [r3, #0]
 8006e3a:	b01c      	add	sp, #112	; 0x70
 8006e3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e40:	b003      	add	sp, #12
 8006e42:	4770      	bx	lr
 8006e44:	2000004c 	.word	0x2000004c
 8006e48:	ffff0208 	.word	0xffff0208

08006e4c <__ssputs_r>:
 8006e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e50:	688e      	ldr	r6, [r1, #8]
 8006e52:	429e      	cmp	r6, r3
 8006e54:	4682      	mov	sl, r0
 8006e56:	460c      	mov	r4, r1
 8006e58:	4690      	mov	r8, r2
 8006e5a:	461f      	mov	r7, r3
 8006e5c:	d838      	bhi.n	8006ed0 <__ssputs_r+0x84>
 8006e5e:	898a      	ldrh	r2, [r1, #12]
 8006e60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e64:	d032      	beq.n	8006ecc <__ssputs_r+0x80>
 8006e66:	6825      	ldr	r5, [r4, #0]
 8006e68:	6909      	ldr	r1, [r1, #16]
 8006e6a:	eba5 0901 	sub.w	r9, r5, r1
 8006e6e:	6965      	ldr	r5, [r4, #20]
 8006e70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e78:	3301      	adds	r3, #1
 8006e7a:	444b      	add	r3, r9
 8006e7c:	106d      	asrs	r5, r5, #1
 8006e7e:	429d      	cmp	r5, r3
 8006e80:	bf38      	it	cc
 8006e82:	461d      	movcc	r5, r3
 8006e84:	0553      	lsls	r3, r2, #21
 8006e86:	d531      	bpl.n	8006eec <__ssputs_r+0xa0>
 8006e88:	4629      	mov	r1, r5
 8006e8a:	f000 fb47 	bl	800751c <_malloc_r>
 8006e8e:	4606      	mov	r6, r0
 8006e90:	b950      	cbnz	r0, 8006ea8 <__ssputs_r+0x5c>
 8006e92:	230c      	movs	r3, #12
 8006e94:	f8ca 3000 	str.w	r3, [sl]
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e9e:	81a3      	strh	r3, [r4, #12]
 8006ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea8:	6921      	ldr	r1, [r4, #16]
 8006eaa:	464a      	mov	r2, r9
 8006eac:	f000 fabe 	bl	800742c <memcpy>
 8006eb0:	89a3      	ldrh	r3, [r4, #12]
 8006eb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006eb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eba:	81a3      	strh	r3, [r4, #12]
 8006ebc:	6126      	str	r6, [r4, #16]
 8006ebe:	6165      	str	r5, [r4, #20]
 8006ec0:	444e      	add	r6, r9
 8006ec2:	eba5 0509 	sub.w	r5, r5, r9
 8006ec6:	6026      	str	r6, [r4, #0]
 8006ec8:	60a5      	str	r5, [r4, #8]
 8006eca:	463e      	mov	r6, r7
 8006ecc:	42be      	cmp	r6, r7
 8006ece:	d900      	bls.n	8006ed2 <__ssputs_r+0x86>
 8006ed0:	463e      	mov	r6, r7
 8006ed2:	4632      	mov	r2, r6
 8006ed4:	6820      	ldr	r0, [r4, #0]
 8006ed6:	4641      	mov	r1, r8
 8006ed8:	f000 fab6 	bl	8007448 <memmove>
 8006edc:	68a3      	ldr	r3, [r4, #8]
 8006ede:	6822      	ldr	r2, [r4, #0]
 8006ee0:	1b9b      	subs	r3, r3, r6
 8006ee2:	4432      	add	r2, r6
 8006ee4:	60a3      	str	r3, [r4, #8]
 8006ee6:	6022      	str	r2, [r4, #0]
 8006ee8:	2000      	movs	r0, #0
 8006eea:	e7db      	b.n	8006ea4 <__ssputs_r+0x58>
 8006eec:	462a      	mov	r2, r5
 8006eee:	f000 fb6f 	bl	80075d0 <_realloc_r>
 8006ef2:	4606      	mov	r6, r0
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d1e1      	bne.n	8006ebc <__ssputs_r+0x70>
 8006ef8:	6921      	ldr	r1, [r4, #16]
 8006efa:	4650      	mov	r0, sl
 8006efc:	f000 fabe 	bl	800747c <_free_r>
 8006f00:	e7c7      	b.n	8006e92 <__ssputs_r+0x46>
	...

08006f04 <_svfiprintf_r>:
 8006f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f08:	4698      	mov	r8, r3
 8006f0a:	898b      	ldrh	r3, [r1, #12]
 8006f0c:	061b      	lsls	r3, r3, #24
 8006f0e:	b09d      	sub	sp, #116	; 0x74
 8006f10:	4607      	mov	r7, r0
 8006f12:	460d      	mov	r5, r1
 8006f14:	4614      	mov	r4, r2
 8006f16:	d50e      	bpl.n	8006f36 <_svfiprintf_r+0x32>
 8006f18:	690b      	ldr	r3, [r1, #16]
 8006f1a:	b963      	cbnz	r3, 8006f36 <_svfiprintf_r+0x32>
 8006f1c:	2140      	movs	r1, #64	; 0x40
 8006f1e:	f000 fafd 	bl	800751c <_malloc_r>
 8006f22:	6028      	str	r0, [r5, #0]
 8006f24:	6128      	str	r0, [r5, #16]
 8006f26:	b920      	cbnz	r0, 8006f32 <_svfiprintf_r+0x2e>
 8006f28:	230c      	movs	r3, #12
 8006f2a:	603b      	str	r3, [r7, #0]
 8006f2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f30:	e0d1      	b.n	80070d6 <_svfiprintf_r+0x1d2>
 8006f32:	2340      	movs	r3, #64	; 0x40
 8006f34:	616b      	str	r3, [r5, #20]
 8006f36:	2300      	movs	r3, #0
 8006f38:	9309      	str	r3, [sp, #36]	; 0x24
 8006f3a:	2320      	movs	r3, #32
 8006f3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f40:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f44:	2330      	movs	r3, #48	; 0x30
 8006f46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80070f0 <_svfiprintf_r+0x1ec>
 8006f4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f4e:	f04f 0901 	mov.w	r9, #1
 8006f52:	4623      	mov	r3, r4
 8006f54:	469a      	mov	sl, r3
 8006f56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f5a:	b10a      	cbz	r2, 8006f60 <_svfiprintf_r+0x5c>
 8006f5c:	2a25      	cmp	r2, #37	; 0x25
 8006f5e:	d1f9      	bne.n	8006f54 <_svfiprintf_r+0x50>
 8006f60:	ebba 0b04 	subs.w	fp, sl, r4
 8006f64:	d00b      	beq.n	8006f7e <_svfiprintf_r+0x7a>
 8006f66:	465b      	mov	r3, fp
 8006f68:	4622      	mov	r2, r4
 8006f6a:	4629      	mov	r1, r5
 8006f6c:	4638      	mov	r0, r7
 8006f6e:	f7ff ff6d 	bl	8006e4c <__ssputs_r>
 8006f72:	3001      	adds	r0, #1
 8006f74:	f000 80aa 	beq.w	80070cc <_svfiprintf_r+0x1c8>
 8006f78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f7a:	445a      	add	r2, fp
 8006f7c:	9209      	str	r2, [sp, #36]	; 0x24
 8006f7e:	f89a 3000 	ldrb.w	r3, [sl]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	f000 80a2 	beq.w	80070cc <_svfiprintf_r+0x1c8>
 8006f88:	2300      	movs	r3, #0
 8006f8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f92:	f10a 0a01 	add.w	sl, sl, #1
 8006f96:	9304      	str	r3, [sp, #16]
 8006f98:	9307      	str	r3, [sp, #28]
 8006f9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f9e:	931a      	str	r3, [sp, #104]	; 0x68
 8006fa0:	4654      	mov	r4, sl
 8006fa2:	2205      	movs	r2, #5
 8006fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fa8:	4851      	ldr	r0, [pc, #324]	; (80070f0 <_svfiprintf_r+0x1ec>)
 8006faa:	f7f9 f939 	bl	8000220 <memchr>
 8006fae:	9a04      	ldr	r2, [sp, #16]
 8006fb0:	b9d8      	cbnz	r0, 8006fea <_svfiprintf_r+0xe6>
 8006fb2:	06d0      	lsls	r0, r2, #27
 8006fb4:	bf44      	itt	mi
 8006fb6:	2320      	movmi	r3, #32
 8006fb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fbc:	0711      	lsls	r1, r2, #28
 8006fbe:	bf44      	itt	mi
 8006fc0:	232b      	movmi	r3, #43	; 0x2b
 8006fc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fc6:	f89a 3000 	ldrb.w	r3, [sl]
 8006fca:	2b2a      	cmp	r3, #42	; 0x2a
 8006fcc:	d015      	beq.n	8006ffa <_svfiprintf_r+0xf6>
 8006fce:	9a07      	ldr	r2, [sp, #28]
 8006fd0:	4654      	mov	r4, sl
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	f04f 0c0a 	mov.w	ip, #10
 8006fd8:	4621      	mov	r1, r4
 8006fda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fde:	3b30      	subs	r3, #48	; 0x30
 8006fe0:	2b09      	cmp	r3, #9
 8006fe2:	d94e      	bls.n	8007082 <_svfiprintf_r+0x17e>
 8006fe4:	b1b0      	cbz	r0, 8007014 <_svfiprintf_r+0x110>
 8006fe6:	9207      	str	r2, [sp, #28]
 8006fe8:	e014      	b.n	8007014 <_svfiprintf_r+0x110>
 8006fea:	eba0 0308 	sub.w	r3, r0, r8
 8006fee:	fa09 f303 	lsl.w	r3, r9, r3
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	9304      	str	r3, [sp, #16]
 8006ff6:	46a2      	mov	sl, r4
 8006ff8:	e7d2      	b.n	8006fa0 <_svfiprintf_r+0x9c>
 8006ffa:	9b03      	ldr	r3, [sp, #12]
 8006ffc:	1d19      	adds	r1, r3, #4
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	9103      	str	r1, [sp, #12]
 8007002:	2b00      	cmp	r3, #0
 8007004:	bfbb      	ittet	lt
 8007006:	425b      	neglt	r3, r3
 8007008:	f042 0202 	orrlt.w	r2, r2, #2
 800700c:	9307      	strge	r3, [sp, #28]
 800700e:	9307      	strlt	r3, [sp, #28]
 8007010:	bfb8      	it	lt
 8007012:	9204      	strlt	r2, [sp, #16]
 8007014:	7823      	ldrb	r3, [r4, #0]
 8007016:	2b2e      	cmp	r3, #46	; 0x2e
 8007018:	d10c      	bne.n	8007034 <_svfiprintf_r+0x130>
 800701a:	7863      	ldrb	r3, [r4, #1]
 800701c:	2b2a      	cmp	r3, #42	; 0x2a
 800701e:	d135      	bne.n	800708c <_svfiprintf_r+0x188>
 8007020:	9b03      	ldr	r3, [sp, #12]
 8007022:	1d1a      	adds	r2, r3, #4
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	9203      	str	r2, [sp, #12]
 8007028:	2b00      	cmp	r3, #0
 800702a:	bfb8      	it	lt
 800702c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007030:	3402      	adds	r4, #2
 8007032:	9305      	str	r3, [sp, #20]
 8007034:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007100 <_svfiprintf_r+0x1fc>
 8007038:	7821      	ldrb	r1, [r4, #0]
 800703a:	2203      	movs	r2, #3
 800703c:	4650      	mov	r0, sl
 800703e:	f7f9 f8ef 	bl	8000220 <memchr>
 8007042:	b140      	cbz	r0, 8007056 <_svfiprintf_r+0x152>
 8007044:	2340      	movs	r3, #64	; 0x40
 8007046:	eba0 000a 	sub.w	r0, r0, sl
 800704a:	fa03 f000 	lsl.w	r0, r3, r0
 800704e:	9b04      	ldr	r3, [sp, #16]
 8007050:	4303      	orrs	r3, r0
 8007052:	3401      	adds	r4, #1
 8007054:	9304      	str	r3, [sp, #16]
 8007056:	f814 1b01 	ldrb.w	r1, [r4], #1
 800705a:	4826      	ldr	r0, [pc, #152]	; (80070f4 <_svfiprintf_r+0x1f0>)
 800705c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007060:	2206      	movs	r2, #6
 8007062:	f7f9 f8dd 	bl	8000220 <memchr>
 8007066:	2800      	cmp	r0, #0
 8007068:	d038      	beq.n	80070dc <_svfiprintf_r+0x1d8>
 800706a:	4b23      	ldr	r3, [pc, #140]	; (80070f8 <_svfiprintf_r+0x1f4>)
 800706c:	bb1b      	cbnz	r3, 80070b6 <_svfiprintf_r+0x1b2>
 800706e:	9b03      	ldr	r3, [sp, #12]
 8007070:	3307      	adds	r3, #7
 8007072:	f023 0307 	bic.w	r3, r3, #7
 8007076:	3308      	adds	r3, #8
 8007078:	9303      	str	r3, [sp, #12]
 800707a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800707c:	4433      	add	r3, r6
 800707e:	9309      	str	r3, [sp, #36]	; 0x24
 8007080:	e767      	b.n	8006f52 <_svfiprintf_r+0x4e>
 8007082:	fb0c 3202 	mla	r2, ip, r2, r3
 8007086:	460c      	mov	r4, r1
 8007088:	2001      	movs	r0, #1
 800708a:	e7a5      	b.n	8006fd8 <_svfiprintf_r+0xd4>
 800708c:	2300      	movs	r3, #0
 800708e:	3401      	adds	r4, #1
 8007090:	9305      	str	r3, [sp, #20]
 8007092:	4619      	mov	r1, r3
 8007094:	f04f 0c0a 	mov.w	ip, #10
 8007098:	4620      	mov	r0, r4
 800709a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800709e:	3a30      	subs	r2, #48	; 0x30
 80070a0:	2a09      	cmp	r2, #9
 80070a2:	d903      	bls.n	80070ac <_svfiprintf_r+0x1a8>
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d0c5      	beq.n	8007034 <_svfiprintf_r+0x130>
 80070a8:	9105      	str	r1, [sp, #20]
 80070aa:	e7c3      	b.n	8007034 <_svfiprintf_r+0x130>
 80070ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80070b0:	4604      	mov	r4, r0
 80070b2:	2301      	movs	r3, #1
 80070b4:	e7f0      	b.n	8007098 <_svfiprintf_r+0x194>
 80070b6:	ab03      	add	r3, sp, #12
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	462a      	mov	r2, r5
 80070bc:	4b0f      	ldr	r3, [pc, #60]	; (80070fc <_svfiprintf_r+0x1f8>)
 80070be:	a904      	add	r1, sp, #16
 80070c0:	4638      	mov	r0, r7
 80070c2:	f3af 8000 	nop.w
 80070c6:	1c42      	adds	r2, r0, #1
 80070c8:	4606      	mov	r6, r0
 80070ca:	d1d6      	bne.n	800707a <_svfiprintf_r+0x176>
 80070cc:	89ab      	ldrh	r3, [r5, #12]
 80070ce:	065b      	lsls	r3, r3, #25
 80070d0:	f53f af2c 	bmi.w	8006f2c <_svfiprintf_r+0x28>
 80070d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80070d6:	b01d      	add	sp, #116	; 0x74
 80070d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070dc:	ab03      	add	r3, sp, #12
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	462a      	mov	r2, r5
 80070e2:	4b06      	ldr	r3, [pc, #24]	; (80070fc <_svfiprintf_r+0x1f8>)
 80070e4:	a904      	add	r1, sp, #16
 80070e6:	4638      	mov	r0, r7
 80070e8:	f000 f87a 	bl	80071e0 <_printf_i>
 80070ec:	e7eb      	b.n	80070c6 <_svfiprintf_r+0x1c2>
 80070ee:	bf00      	nop
 80070f0:	08056b2c 	.word	0x08056b2c
 80070f4:	08056b36 	.word	0x08056b36
 80070f8:	00000000 	.word	0x00000000
 80070fc:	08006e4d 	.word	0x08006e4d
 8007100:	08056b32 	.word	0x08056b32

08007104 <_printf_common>:
 8007104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007108:	4616      	mov	r6, r2
 800710a:	4699      	mov	r9, r3
 800710c:	688a      	ldr	r2, [r1, #8]
 800710e:	690b      	ldr	r3, [r1, #16]
 8007110:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007114:	4293      	cmp	r3, r2
 8007116:	bfb8      	it	lt
 8007118:	4613      	movlt	r3, r2
 800711a:	6033      	str	r3, [r6, #0]
 800711c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007120:	4607      	mov	r7, r0
 8007122:	460c      	mov	r4, r1
 8007124:	b10a      	cbz	r2, 800712a <_printf_common+0x26>
 8007126:	3301      	adds	r3, #1
 8007128:	6033      	str	r3, [r6, #0]
 800712a:	6823      	ldr	r3, [r4, #0]
 800712c:	0699      	lsls	r1, r3, #26
 800712e:	bf42      	ittt	mi
 8007130:	6833      	ldrmi	r3, [r6, #0]
 8007132:	3302      	addmi	r3, #2
 8007134:	6033      	strmi	r3, [r6, #0]
 8007136:	6825      	ldr	r5, [r4, #0]
 8007138:	f015 0506 	ands.w	r5, r5, #6
 800713c:	d106      	bne.n	800714c <_printf_common+0x48>
 800713e:	f104 0a19 	add.w	sl, r4, #25
 8007142:	68e3      	ldr	r3, [r4, #12]
 8007144:	6832      	ldr	r2, [r6, #0]
 8007146:	1a9b      	subs	r3, r3, r2
 8007148:	42ab      	cmp	r3, r5
 800714a:	dc26      	bgt.n	800719a <_printf_common+0x96>
 800714c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007150:	1e13      	subs	r3, r2, #0
 8007152:	6822      	ldr	r2, [r4, #0]
 8007154:	bf18      	it	ne
 8007156:	2301      	movne	r3, #1
 8007158:	0692      	lsls	r2, r2, #26
 800715a:	d42b      	bmi.n	80071b4 <_printf_common+0xb0>
 800715c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007160:	4649      	mov	r1, r9
 8007162:	4638      	mov	r0, r7
 8007164:	47c0      	blx	r8
 8007166:	3001      	adds	r0, #1
 8007168:	d01e      	beq.n	80071a8 <_printf_common+0xa4>
 800716a:	6823      	ldr	r3, [r4, #0]
 800716c:	68e5      	ldr	r5, [r4, #12]
 800716e:	6832      	ldr	r2, [r6, #0]
 8007170:	f003 0306 	and.w	r3, r3, #6
 8007174:	2b04      	cmp	r3, #4
 8007176:	bf08      	it	eq
 8007178:	1aad      	subeq	r5, r5, r2
 800717a:	68a3      	ldr	r3, [r4, #8]
 800717c:	6922      	ldr	r2, [r4, #16]
 800717e:	bf0c      	ite	eq
 8007180:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007184:	2500      	movne	r5, #0
 8007186:	4293      	cmp	r3, r2
 8007188:	bfc4      	itt	gt
 800718a:	1a9b      	subgt	r3, r3, r2
 800718c:	18ed      	addgt	r5, r5, r3
 800718e:	2600      	movs	r6, #0
 8007190:	341a      	adds	r4, #26
 8007192:	42b5      	cmp	r5, r6
 8007194:	d11a      	bne.n	80071cc <_printf_common+0xc8>
 8007196:	2000      	movs	r0, #0
 8007198:	e008      	b.n	80071ac <_printf_common+0xa8>
 800719a:	2301      	movs	r3, #1
 800719c:	4652      	mov	r2, sl
 800719e:	4649      	mov	r1, r9
 80071a0:	4638      	mov	r0, r7
 80071a2:	47c0      	blx	r8
 80071a4:	3001      	adds	r0, #1
 80071a6:	d103      	bne.n	80071b0 <_printf_common+0xac>
 80071a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b0:	3501      	adds	r5, #1
 80071b2:	e7c6      	b.n	8007142 <_printf_common+0x3e>
 80071b4:	18e1      	adds	r1, r4, r3
 80071b6:	1c5a      	adds	r2, r3, #1
 80071b8:	2030      	movs	r0, #48	; 0x30
 80071ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071be:	4422      	add	r2, r4
 80071c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80071c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80071c8:	3302      	adds	r3, #2
 80071ca:	e7c7      	b.n	800715c <_printf_common+0x58>
 80071cc:	2301      	movs	r3, #1
 80071ce:	4622      	mov	r2, r4
 80071d0:	4649      	mov	r1, r9
 80071d2:	4638      	mov	r0, r7
 80071d4:	47c0      	blx	r8
 80071d6:	3001      	adds	r0, #1
 80071d8:	d0e6      	beq.n	80071a8 <_printf_common+0xa4>
 80071da:	3601      	adds	r6, #1
 80071dc:	e7d9      	b.n	8007192 <_printf_common+0x8e>
	...

080071e0 <_printf_i>:
 80071e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071e4:	460c      	mov	r4, r1
 80071e6:	4691      	mov	r9, r2
 80071e8:	7e27      	ldrb	r7, [r4, #24]
 80071ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80071ec:	2f78      	cmp	r7, #120	; 0x78
 80071ee:	4680      	mov	r8, r0
 80071f0:	469a      	mov	sl, r3
 80071f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071f6:	d807      	bhi.n	8007208 <_printf_i+0x28>
 80071f8:	2f62      	cmp	r7, #98	; 0x62
 80071fa:	d80a      	bhi.n	8007212 <_printf_i+0x32>
 80071fc:	2f00      	cmp	r7, #0
 80071fe:	f000 80d8 	beq.w	80073b2 <_printf_i+0x1d2>
 8007202:	2f58      	cmp	r7, #88	; 0x58
 8007204:	f000 80a3 	beq.w	800734e <_printf_i+0x16e>
 8007208:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800720c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007210:	e03a      	b.n	8007288 <_printf_i+0xa8>
 8007212:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007216:	2b15      	cmp	r3, #21
 8007218:	d8f6      	bhi.n	8007208 <_printf_i+0x28>
 800721a:	a001      	add	r0, pc, #4	; (adr r0, 8007220 <_printf_i+0x40>)
 800721c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007220:	08007279 	.word	0x08007279
 8007224:	0800728d 	.word	0x0800728d
 8007228:	08007209 	.word	0x08007209
 800722c:	08007209 	.word	0x08007209
 8007230:	08007209 	.word	0x08007209
 8007234:	08007209 	.word	0x08007209
 8007238:	0800728d 	.word	0x0800728d
 800723c:	08007209 	.word	0x08007209
 8007240:	08007209 	.word	0x08007209
 8007244:	08007209 	.word	0x08007209
 8007248:	08007209 	.word	0x08007209
 800724c:	08007399 	.word	0x08007399
 8007250:	080072bd 	.word	0x080072bd
 8007254:	0800737b 	.word	0x0800737b
 8007258:	08007209 	.word	0x08007209
 800725c:	08007209 	.word	0x08007209
 8007260:	080073bb 	.word	0x080073bb
 8007264:	08007209 	.word	0x08007209
 8007268:	080072bd 	.word	0x080072bd
 800726c:	08007209 	.word	0x08007209
 8007270:	08007209 	.word	0x08007209
 8007274:	08007383 	.word	0x08007383
 8007278:	680b      	ldr	r3, [r1, #0]
 800727a:	1d1a      	adds	r2, r3, #4
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	600a      	str	r2, [r1, #0]
 8007280:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007284:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007288:	2301      	movs	r3, #1
 800728a:	e0a3      	b.n	80073d4 <_printf_i+0x1f4>
 800728c:	6825      	ldr	r5, [r4, #0]
 800728e:	6808      	ldr	r0, [r1, #0]
 8007290:	062e      	lsls	r6, r5, #24
 8007292:	f100 0304 	add.w	r3, r0, #4
 8007296:	d50a      	bpl.n	80072ae <_printf_i+0xce>
 8007298:	6805      	ldr	r5, [r0, #0]
 800729a:	600b      	str	r3, [r1, #0]
 800729c:	2d00      	cmp	r5, #0
 800729e:	da03      	bge.n	80072a8 <_printf_i+0xc8>
 80072a0:	232d      	movs	r3, #45	; 0x2d
 80072a2:	426d      	negs	r5, r5
 80072a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072a8:	485e      	ldr	r0, [pc, #376]	; (8007424 <_printf_i+0x244>)
 80072aa:	230a      	movs	r3, #10
 80072ac:	e019      	b.n	80072e2 <_printf_i+0x102>
 80072ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80072b2:	6805      	ldr	r5, [r0, #0]
 80072b4:	600b      	str	r3, [r1, #0]
 80072b6:	bf18      	it	ne
 80072b8:	b22d      	sxthne	r5, r5
 80072ba:	e7ef      	b.n	800729c <_printf_i+0xbc>
 80072bc:	680b      	ldr	r3, [r1, #0]
 80072be:	6825      	ldr	r5, [r4, #0]
 80072c0:	1d18      	adds	r0, r3, #4
 80072c2:	6008      	str	r0, [r1, #0]
 80072c4:	0628      	lsls	r0, r5, #24
 80072c6:	d501      	bpl.n	80072cc <_printf_i+0xec>
 80072c8:	681d      	ldr	r5, [r3, #0]
 80072ca:	e002      	b.n	80072d2 <_printf_i+0xf2>
 80072cc:	0669      	lsls	r1, r5, #25
 80072ce:	d5fb      	bpl.n	80072c8 <_printf_i+0xe8>
 80072d0:	881d      	ldrh	r5, [r3, #0]
 80072d2:	4854      	ldr	r0, [pc, #336]	; (8007424 <_printf_i+0x244>)
 80072d4:	2f6f      	cmp	r7, #111	; 0x6f
 80072d6:	bf0c      	ite	eq
 80072d8:	2308      	moveq	r3, #8
 80072da:	230a      	movne	r3, #10
 80072dc:	2100      	movs	r1, #0
 80072de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80072e2:	6866      	ldr	r6, [r4, #4]
 80072e4:	60a6      	str	r6, [r4, #8]
 80072e6:	2e00      	cmp	r6, #0
 80072e8:	bfa2      	ittt	ge
 80072ea:	6821      	ldrge	r1, [r4, #0]
 80072ec:	f021 0104 	bicge.w	r1, r1, #4
 80072f0:	6021      	strge	r1, [r4, #0]
 80072f2:	b90d      	cbnz	r5, 80072f8 <_printf_i+0x118>
 80072f4:	2e00      	cmp	r6, #0
 80072f6:	d04d      	beq.n	8007394 <_printf_i+0x1b4>
 80072f8:	4616      	mov	r6, r2
 80072fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80072fe:	fb03 5711 	mls	r7, r3, r1, r5
 8007302:	5dc7      	ldrb	r7, [r0, r7]
 8007304:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007308:	462f      	mov	r7, r5
 800730a:	42bb      	cmp	r3, r7
 800730c:	460d      	mov	r5, r1
 800730e:	d9f4      	bls.n	80072fa <_printf_i+0x11a>
 8007310:	2b08      	cmp	r3, #8
 8007312:	d10b      	bne.n	800732c <_printf_i+0x14c>
 8007314:	6823      	ldr	r3, [r4, #0]
 8007316:	07df      	lsls	r7, r3, #31
 8007318:	d508      	bpl.n	800732c <_printf_i+0x14c>
 800731a:	6923      	ldr	r3, [r4, #16]
 800731c:	6861      	ldr	r1, [r4, #4]
 800731e:	4299      	cmp	r1, r3
 8007320:	bfde      	ittt	le
 8007322:	2330      	movle	r3, #48	; 0x30
 8007324:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007328:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800732c:	1b92      	subs	r2, r2, r6
 800732e:	6122      	str	r2, [r4, #16]
 8007330:	f8cd a000 	str.w	sl, [sp]
 8007334:	464b      	mov	r3, r9
 8007336:	aa03      	add	r2, sp, #12
 8007338:	4621      	mov	r1, r4
 800733a:	4640      	mov	r0, r8
 800733c:	f7ff fee2 	bl	8007104 <_printf_common>
 8007340:	3001      	adds	r0, #1
 8007342:	d14c      	bne.n	80073de <_printf_i+0x1fe>
 8007344:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007348:	b004      	add	sp, #16
 800734a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734e:	4835      	ldr	r0, [pc, #212]	; (8007424 <_printf_i+0x244>)
 8007350:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	680e      	ldr	r6, [r1, #0]
 8007358:	061f      	lsls	r7, r3, #24
 800735a:	f856 5b04 	ldr.w	r5, [r6], #4
 800735e:	600e      	str	r6, [r1, #0]
 8007360:	d514      	bpl.n	800738c <_printf_i+0x1ac>
 8007362:	07d9      	lsls	r1, r3, #31
 8007364:	bf44      	itt	mi
 8007366:	f043 0320 	orrmi.w	r3, r3, #32
 800736a:	6023      	strmi	r3, [r4, #0]
 800736c:	b91d      	cbnz	r5, 8007376 <_printf_i+0x196>
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	f023 0320 	bic.w	r3, r3, #32
 8007374:	6023      	str	r3, [r4, #0]
 8007376:	2310      	movs	r3, #16
 8007378:	e7b0      	b.n	80072dc <_printf_i+0xfc>
 800737a:	6823      	ldr	r3, [r4, #0]
 800737c:	f043 0320 	orr.w	r3, r3, #32
 8007380:	6023      	str	r3, [r4, #0]
 8007382:	2378      	movs	r3, #120	; 0x78
 8007384:	4828      	ldr	r0, [pc, #160]	; (8007428 <_printf_i+0x248>)
 8007386:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800738a:	e7e3      	b.n	8007354 <_printf_i+0x174>
 800738c:	065e      	lsls	r6, r3, #25
 800738e:	bf48      	it	mi
 8007390:	b2ad      	uxthmi	r5, r5
 8007392:	e7e6      	b.n	8007362 <_printf_i+0x182>
 8007394:	4616      	mov	r6, r2
 8007396:	e7bb      	b.n	8007310 <_printf_i+0x130>
 8007398:	680b      	ldr	r3, [r1, #0]
 800739a:	6826      	ldr	r6, [r4, #0]
 800739c:	6960      	ldr	r0, [r4, #20]
 800739e:	1d1d      	adds	r5, r3, #4
 80073a0:	600d      	str	r5, [r1, #0]
 80073a2:	0635      	lsls	r5, r6, #24
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	d501      	bpl.n	80073ac <_printf_i+0x1cc>
 80073a8:	6018      	str	r0, [r3, #0]
 80073aa:	e002      	b.n	80073b2 <_printf_i+0x1d2>
 80073ac:	0671      	lsls	r1, r6, #25
 80073ae:	d5fb      	bpl.n	80073a8 <_printf_i+0x1c8>
 80073b0:	8018      	strh	r0, [r3, #0]
 80073b2:	2300      	movs	r3, #0
 80073b4:	6123      	str	r3, [r4, #16]
 80073b6:	4616      	mov	r6, r2
 80073b8:	e7ba      	b.n	8007330 <_printf_i+0x150>
 80073ba:	680b      	ldr	r3, [r1, #0]
 80073bc:	1d1a      	adds	r2, r3, #4
 80073be:	600a      	str	r2, [r1, #0]
 80073c0:	681e      	ldr	r6, [r3, #0]
 80073c2:	6862      	ldr	r2, [r4, #4]
 80073c4:	2100      	movs	r1, #0
 80073c6:	4630      	mov	r0, r6
 80073c8:	f7f8 ff2a 	bl	8000220 <memchr>
 80073cc:	b108      	cbz	r0, 80073d2 <_printf_i+0x1f2>
 80073ce:	1b80      	subs	r0, r0, r6
 80073d0:	6060      	str	r0, [r4, #4]
 80073d2:	6863      	ldr	r3, [r4, #4]
 80073d4:	6123      	str	r3, [r4, #16]
 80073d6:	2300      	movs	r3, #0
 80073d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073dc:	e7a8      	b.n	8007330 <_printf_i+0x150>
 80073de:	6923      	ldr	r3, [r4, #16]
 80073e0:	4632      	mov	r2, r6
 80073e2:	4649      	mov	r1, r9
 80073e4:	4640      	mov	r0, r8
 80073e6:	47d0      	blx	sl
 80073e8:	3001      	adds	r0, #1
 80073ea:	d0ab      	beq.n	8007344 <_printf_i+0x164>
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	079b      	lsls	r3, r3, #30
 80073f0:	d413      	bmi.n	800741a <_printf_i+0x23a>
 80073f2:	68e0      	ldr	r0, [r4, #12]
 80073f4:	9b03      	ldr	r3, [sp, #12]
 80073f6:	4298      	cmp	r0, r3
 80073f8:	bfb8      	it	lt
 80073fa:	4618      	movlt	r0, r3
 80073fc:	e7a4      	b.n	8007348 <_printf_i+0x168>
 80073fe:	2301      	movs	r3, #1
 8007400:	4632      	mov	r2, r6
 8007402:	4649      	mov	r1, r9
 8007404:	4640      	mov	r0, r8
 8007406:	47d0      	blx	sl
 8007408:	3001      	adds	r0, #1
 800740a:	d09b      	beq.n	8007344 <_printf_i+0x164>
 800740c:	3501      	adds	r5, #1
 800740e:	68e3      	ldr	r3, [r4, #12]
 8007410:	9903      	ldr	r1, [sp, #12]
 8007412:	1a5b      	subs	r3, r3, r1
 8007414:	42ab      	cmp	r3, r5
 8007416:	dcf2      	bgt.n	80073fe <_printf_i+0x21e>
 8007418:	e7eb      	b.n	80073f2 <_printf_i+0x212>
 800741a:	2500      	movs	r5, #0
 800741c:	f104 0619 	add.w	r6, r4, #25
 8007420:	e7f5      	b.n	800740e <_printf_i+0x22e>
 8007422:	bf00      	nop
 8007424:	08056b3d 	.word	0x08056b3d
 8007428:	08056b4e 	.word	0x08056b4e

0800742c <memcpy>:
 800742c:	440a      	add	r2, r1
 800742e:	4291      	cmp	r1, r2
 8007430:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007434:	d100      	bne.n	8007438 <memcpy+0xc>
 8007436:	4770      	bx	lr
 8007438:	b510      	push	{r4, lr}
 800743a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800743e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007442:	4291      	cmp	r1, r2
 8007444:	d1f9      	bne.n	800743a <memcpy+0xe>
 8007446:	bd10      	pop	{r4, pc}

08007448 <memmove>:
 8007448:	4288      	cmp	r0, r1
 800744a:	b510      	push	{r4, lr}
 800744c:	eb01 0402 	add.w	r4, r1, r2
 8007450:	d902      	bls.n	8007458 <memmove+0x10>
 8007452:	4284      	cmp	r4, r0
 8007454:	4623      	mov	r3, r4
 8007456:	d807      	bhi.n	8007468 <memmove+0x20>
 8007458:	1e43      	subs	r3, r0, #1
 800745a:	42a1      	cmp	r1, r4
 800745c:	d008      	beq.n	8007470 <memmove+0x28>
 800745e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007462:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007466:	e7f8      	b.n	800745a <memmove+0x12>
 8007468:	4402      	add	r2, r0
 800746a:	4601      	mov	r1, r0
 800746c:	428a      	cmp	r2, r1
 800746e:	d100      	bne.n	8007472 <memmove+0x2a>
 8007470:	bd10      	pop	{r4, pc}
 8007472:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007476:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800747a:	e7f7      	b.n	800746c <memmove+0x24>

0800747c <_free_r>:
 800747c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800747e:	2900      	cmp	r1, #0
 8007480:	d048      	beq.n	8007514 <_free_r+0x98>
 8007482:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007486:	9001      	str	r0, [sp, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	f1a1 0404 	sub.w	r4, r1, #4
 800748e:	bfb8      	it	lt
 8007490:	18e4      	addlt	r4, r4, r3
 8007492:	f000 f8d3 	bl	800763c <__malloc_lock>
 8007496:	4a20      	ldr	r2, [pc, #128]	; (8007518 <_free_r+0x9c>)
 8007498:	9801      	ldr	r0, [sp, #4]
 800749a:	6813      	ldr	r3, [r2, #0]
 800749c:	4615      	mov	r5, r2
 800749e:	b933      	cbnz	r3, 80074ae <_free_r+0x32>
 80074a0:	6063      	str	r3, [r4, #4]
 80074a2:	6014      	str	r4, [r2, #0]
 80074a4:	b003      	add	sp, #12
 80074a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074aa:	f000 b8cd 	b.w	8007648 <__malloc_unlock>
 80074ae:	42a3      	cmp	r3, r4
 80074b0:	d90b      	bls.n	80074ca <_free_r+0x4e>
 80074b2:	6821      	ldr	r1, [r4, #0]
 80074b4:	1862      	adds	r2, r4, r1
 80074b6:	4293      	cmp	r3, r2
 80074b8:	bf04      	itt	eq
 80074ba:	681a      	ldreq	r2, [r3, #0]
 80074bc:	685b      	ldreq	r3, [r3, #4]
 80074be:	6063      	str	r3, [r4, #4]
 80074c0:	bf04      	itt	eq
 80074c2:	1852      	addeq	r2, r2, r1
 80074c4:	6022      	streq	r2, [r4, #0]
 80074c6:	602c      	str	r4, [r5, #0]
 80074c8:	e7ec      	b.n	80074a4 <_free_r+0x28>
 80074ca:	461a      	mov	r2, r3
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	b10b      	cbz	r3, 80074d4 <_free_r+0x58>
 80074d0:	42a3      	cmp	r3, r4
 80074d2:	d9fa      	bls.n	80074ca <_free_r+0x4e>
 80074d4:	6811      	ldr	r1, [r2, #0]
 80074d6:	1855      	adds	r5, r2, r1
 80074d8:	42a5      	cmp	r5, r4
 80074da:	d10b      	bne.n	80074f4 <_free_r+0x78>
 80074dc:	6824      	ldr	r4, [r4, #0]
 80074de:	4421      	add	r1, r4
 80074e0:	1854      	adds	r4, r2, r1
 80074e2:	42a3      	cmp	r3, r4
 80074e4:	6011      	str	r1, [r2, #0]
 80074e6:	d1dd      	bne.n	80074a4 <_free_r+0x28>
 80074e8:	681c      	ldr	r4, [r3, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	6053      	str	r3, [r2, #4]
 80074ee:	4421      	add	r1, r4
 80074f0:	6011      	str	r1, [r2, #0]
 80074f2:	e7d7      	b.n	80074a4 <_free_r+0x28>
 80074f4:	d902      	bls.n	80074fc <_free_r+0x80>
 80074f6:	230c      	movs	r3, #12
 80074f8:	6003      	str	r3, [r0, #0]
 80074fa:	e7d3      	b.n	80074a4 <_free_r+0x28>
 80074fc:	6825      	ldr	r5, [r4, #0]
 80074fe:	1961      	adds	r1, r4, r5
 8007500:	428b      	cmp	r3, r1
 8007502:	bf04      	itt	eq
 8007504:	6819      	ldreq	r1, [r3, #0]
 8007506:	685b      	ldreq	r3, [r3, #4]
 8007508:	6063      	str	r3, [r4, #4]
 800750a:	bf04      	itt	eq
 800750c:	1949      	addeq	r1, r1, r5
 800750e:	6021      	streq	r1, [r4, #0]
 8007510:	6054      	str	r4, [r2, #4]
 8007512:	e7c7      	b.n	80074a4 <_free_r+0x28>
 8007514:	b003      	add	sp, #12
 8007516:	bd30      	pop	{r4, r5, pc}
 8007518:	20000194 	.word	0x20000194

0800751c <_malloc_r>:
 800751c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751e:	1ccd      	adds	r5, r1, #3
 8007520:	f025 0503 	bic.w	r5, r5, #3
 8007524:	3508      	adds	r5, #8
 8007526:	2d0c      	cmp	r5, #12
 8007528:	bf38      	it	cc
 800752a:	250c      	movcc	r5, #12
 800752c:	2d00      	cmp	r5, #0
 800752e:	4606      	mov	r6, r0
 8007530:	db01      	blt.n	8007536 <_malloc_r+0x1a>
 8007532:	42a9      	cmp	r1, r5
 8007534:	d903      	bls.n	800753e <_malloc_r+0x22>
 8007536:	230c      	movs	r3, #12
 8007538:	6033      	str	r3, [r6, #0]
 800753a:	2000      	movs	r0, #0
 800753c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800753e:	f000 f87d 	bl	800763c <__malloc_lock>
 8007542:	4921      	ldr	r1, [pc, #132]	; (80075c8 <_malloc_r+0xac>)
 8007544:	680a      	ldr	r2, [r1, #0]
 8007546:	4614      	mov	r4, r2
 8007548:	b99c      	cbnz	r4, 8007572 <_malloc_r+0x56>
 800754a:	4f20      	ldr	r7, [pc, #128]	; (80075cc <_malloc_r+0xb0>)
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	b923      	cbnz	r3, 800755a <_malloc_r+0x3e>
 8007550:	4621      	mov	r1, r4
 8007552:	4630      	mov	r0, r6
 8007554:	f000 f862 	bl	800761c <_sbrk_r>
 8007558:	6038      	str	r0, [r7, #0]
 800755a:	4629      	mov	r1, r5
 800755c:	4630      	mov	r0, r6
 800755e:	f000 f85d 	bl	800761c <_sbrk_r>
 8007562:	1c43      	adds	r3, r0, #1
 8007564:	d123      	bne.n	80075ae <_malloc_r+0x92>
 8007566:	230c      	movs	r3, #12
 8007568:	6033      	str	r3, [r6, #0]
 800756a:	4630      	mov	r0, r6
 800756c:	f000 f86c 	bl	8007648 <__malloc_unlock>
 8007570:	e7e3      	b.n	800753a <_malloc_r+0x1e>
 8007572:	6823      	ldr	r3, [r4, #0]
 8007574:	1b5b      	subs	r3, r3, r5
 8007576:	d417      	bmi.n	80075a8 <_malloc_r+0x8c>
 8007578:	2b0b      	cmp	r3, #11
 800757a:	d903      	bls.n	8007584 <_malloc_r+0x68>
 800757c:	6023      	str	r3, [r4, #0]
 800757e:	441c      	add	r4, r3
 8007580:	6025      	str	r5, [r4, #0]
 8007582:	e004      	b.n	800758e <_malloc_r+0x72>
 8007584:	6863      	ldr	r3, [r4, #4]
 8007586:	42a2      	cmp	r2, r4
 8007588:	bf0c      	ite	eq
 800758a:	600b      	streq	r3, [r1, #0]
 800758c:	6053      	strne	r3, [r2, #4]
 800758e:	4630      	mov	r0, r6
 8007590:	f000 f85a 	bl	8007648 <__malloc_unlock>
 8007594:	f104 000b 	add.w	r0, r4, #11
 8007598:	1d23      	adds	r3, r4, #4
 800759a:	f020 0007 	bic.w	r0, r0, #7
 800759e:	1ac2      	subs	r2, r0, r3
 80075a0:	d0cc      	beq.n	800753c <_malloc_r+0x20>
 80075a2:	1a1b      	subs	r3, r3, r0
 80075a4:	50a3      	str	r3, [r4, r2]
 80075a6:	e7c9      	b.n	800753c <_malloc_r+0x20>
 80075a8:	4622      	mov	r2, r4
 80075aa:	6864      	ldr	r4, [r4, #4]
 80075ac:	e7cc      	b.n	8007548 <_malloc_r+0x2c>
 80075ae:	1cc4      	adds	r4, r0, #3
 80075b0:	f024 0403 	bic.w	r4, r4, #3
 80075b4:	42a0      	cmp	r0, r4
 80075b6:	d0e3      	beq.n	8007580 <_malloc_r+0x64>
 80075b8:	1a21      	subs	r1, r4, r0
 80075ba:	4630      	mov	r0, r6
 80075bc:	f000 f82e 	bl	800761c <_sbrk_r>
 80075c0:	3001      	adds	r0, #1
 80075c2:	d1dd      	bne.n	8007580 <_malloc_r+0x64>
 80075c4:	e7cf      	b.n	8007566 <_malloc_r+0x4a>
 80075c6:	bf00      	nop
 80075c8:	20000194 	.word	0x20000194
 80075cc:	20000198 	.word	0x20000198

080075d0 <_realloc_r>:
 80075d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075d2:	4607      	mov	r7, r0
 80075d4:	4614      	mov	r4, r2
 80075d6:	460e      	mov	r6, r1
 80075d8:	b921      	cbnz	r1, 80075e4 <_realloc_r+0x14>
 80075da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80075de:	4611      	mov	r1, r2
 80075e0:	f7ff bf9c 	b.w	800751c <_malloc_r>
 80075e4:	b922      	cbnz	r2, 80075f0 <_realloc_r+0x20>
 80075e6:	f7ff ff49 	bl	800747c <_free_r>
 80075ea:	4625      	mov	r5, r4
 80075ec:	4628      	mov	r0, r5
 80075ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075f0:	f000 f830 	bl	8007654 <_malloc_usable_size_r>
 80075f4:	42a0      	cmp	r0, r4
 80075f6:	d20f      	bcs.n	8007618 <_realloc_r+0x48>
 80075f8:	4621      	mov	r1, r4
 80075fa:	4638      	mov	r0, r7
 80075fc:	f7ff ff8e 	bl	800751c <_malloc_r>
 8007600:	4605      	mov	r5, r0
 8007602:	2800      	cmp	r0, #0
 8007604:	d0f2      	beq.n	80075ec <_realloc_r+0x1c>
 8007606:	4631      	mov	r1, r6
 8007608:	4622      	mov	r2, r4
 800760a:	f7ff ff0f 	bl	800742c <memcpy>
 800760e:	4631      	mov	r1, r6
 8007610:	4638      	mov	r0, r7
 8007612:	f7ff ff33 	bl	800747c <_free_r>
 8007616:	e7e9      	b.n	80075ec <_realloc_r+0x1c>
 8007618:	4635      	mov	r5, r6
 800761a:	e7e7      	b.n	80075ec <_realloc_r+0x1c>

0800761c <_sbrk_r>:
 800761c:	b538      	push	{r3, r4, r5, lr}
 800761e:	4d06      	ldr	r5, [pc, #24]	; (8007638 <_sbrk_r+0x1c>)
 8007620:	2300      	movs	r3, #0
 8007622:	4604      	mov	r4, r0
 8007624:	4608      	mov	r0, r1
 8007626:	602b      	str	r3, [r5, #0]
 8007628:	f7fb fab4 	bl	8002b94 <_sbrk>
 800762c:	1c43      	adds	r3, r0, #1
 800762e:	d102      	bne.n	8007636 <_sbrk_r+0x1a>
 8007630:	682b      	ldr	r3, [r5, #0]
 8007632:	b103      	cbz	r3, 8007636 <_sbrk_r+0x1a>
 8007634:	6023      	str	r3, [r4, #0]
 8007636:	bd38      	pop	{r3, r4, r5, pc}
 8007638:	200003b0 	.word	0x200003b0

0800763c <__malloc_lock>:
 800763c:	4801      	ldr	r0, [pc, #4]	; (8007644 <__malloc_lock+0x8>)
 800763e:	f000 b811 	b.w	8007664 <__retarget_lock_acquire_recursive>
 8007642:	bf00      	nop
 8007644:	200003b8 	.word	0x200003b8

08007648 <__malloc_unlock>:
 8007648:	4801      	ldr	r0, [pc, #4]	; (8007650 <__malloc_unlock+0x8>)
 800764a:	f000 b80c 	b.w	8007666 <__retarget_lock_release_recursive>
 800764e:	bf00      	nop
 8007650:	200003b8 	.word	0x200003b8

08007654 <_malloc_usable_size_r>:
 8007654:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007658:	1f18      	subs	r0, r3, #4
 800765a:	2b00      	cmp	r3, #0
 800765c:	bfbc      	itt	lt
 800765e:	580b      	ldrlt	r3, [r1, r0]
 8007660:	18c0      	addlt	r0, r0, r3
 8007662:	4770      	bx	lr

08007664 <__retarget_lock_acquire_recursive>:
 8007664:	4770      	bx	lr

08007666 <__retarget_lock_release_recursive>:
 8007666:	4770      	bx	lr

08007668 <_init>:
 8007668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800766a:	bf00      	nop
 800766c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800766e:	bc08      	pop	{r3}
 8007670:	469e      	mov	lr, r3
 8007672:	4770      	bx	lr

08007674 <_fini>:
 8007674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007676:	bf00      	nop
 8007678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800767a:	bc08      	pop	{r3}
 800767c:	469e      	mov	lr, r3
 800767e:	4770      	bx	lr
