# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab06.srcs/sources_1/imports/new" \
"../../../../lab06.srcs/sources_1/imports/new/use_register.v" \
"../../../../lab06.srcs/sources_1/imports/new/stall_unit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
