<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock spine multiplexers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-b5179b2b.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-spine-multiplexers"><a class="header" href="#clock-spine-multiplexers">Clock spine multiplexers</a></h1>
<h2 id="tile-clk_term"><a class="header" href="#tile-clk_term">Tile CLK_TERM</a></h2>
<p>Cells: 0</p>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_TERM rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R0.F0.B79">
<a href="#tile-virtex4-CLK_TERM-CLK_TERM:GCLK_ENABLE">CLK_TERM:GCLK_ENABLE</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex4-CLK_TERM-CLK_TERM:GIOB_ENABLE">CLK_TERM:GIOB_ENABLE</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-CLK_TERM-CLK_TERM:GCLK_ENABLE">CLK_TERM:GCLK_ENABLE</th>
<th>0.F0.B79</th>
</tr>

<tr><th id="tile-virtex4-CLK_TERM-CLK_TERM:GIOB_ENABLE">CLK_TERM:GIOB_ENABLE</th>
<th>0.F0.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_iob_b"><a class="header" href="#tile-clk_iob_b">Tile CLK_IOB_B</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clk_iob"><a class="header" href="#bel-clk_iob">Bel CLK_IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B bel CLK_IOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B78</td>
<td title="R1.F0.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[4]</a>
</td>
<td>-</td>
<td title="R1.F2.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[4]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td title="R1.F0.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[3]</a>
</td>
<td>-</td>
<td title="R1.F2.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[3]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R1.F0.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[2]</a>
</td>
<td>-</td>
<td title="R1.F2.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[2]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R1.F0.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[1]</a>
</td>
<td>-</td>
<td title="R1.F2.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td title="R1.F0.B71">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[0]</a>
</td>
<td>-</td>
<td title="R1.F2.B71">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[0]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td title="R1.F0.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[4]</a>
</td>
<td>-</td>
<td title="R1.F2.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td title="R1.F0.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[3]</a>
</td>
<td>-</td>
<td title="R1.F2.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[3]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R1.F0.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[2]</a>
</td>
<td>-</td>
<td title="R1.F2.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R1.F0.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[1]</a>
</td>
<td>-</td>
<td title="R1.F2.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td title="R1.F0.B51">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[0]</a>
</td>
<td>-</td>
<td title="R1.F2.B51">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td title="R1.F0.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[4]</a>
</td>
<td>-</td>
<td title="R1.F2.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[4]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td title="R1.F0.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[3]</a>
</td>
<td>-</td>
<td title="R1.F2.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R1.F0.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[2]</a>
</td>
<td>-</td>
<td title="R1.F2.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R1.F0.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[1]</a>
</td>
<td>-</td>
<td title="R1.F2.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td title="R1.F0.B31">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[0]</a>
</td>
<td>-</td>
<td title="R1.F2.B31">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td title="R1.F0.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[4]</a>
</td>
<td>-</td>
<td title="R1.F2.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[4]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R1.F0.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[3]</a>
</td>
<td>-</td>
<td title="R1.F2.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R1.F0.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[2]</a>
</td>
<td>-</td>
<td title="R1.F2.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R1.F0.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[1]</a>
</td>
<td>-</td>
<td title="R1.F2.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td title="R1.F0.B11">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[0]</a>
</td>
<td>-</td>
<td title="R1.F2.B11">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R2</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B78</td>
<td title="R2.F0.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[4]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td title="R2.F0.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[3]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R2.F0.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[2]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R2.F0.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td title="R2.F0.B71">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B71">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[0]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td title="R2.F0.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[4]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td title="R2.F0.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[3]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R2.F0.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R2.F0.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td title="R2.F0.B51">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B51">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td title="R2.F0.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[4]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td title="R2.F0.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R2.F0.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R2.F0.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td title="R2.F0.B31">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B31">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td title="R2.F0.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[4]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R2.F0.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R2.F0.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R2.F0.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td title="R2.F0.B11">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B11">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R3</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R4</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R5</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R6</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R7</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R8</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R9</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R10</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R11</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R11.F0.B79">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[13]</a>
</td>
<td>-</td>
<td title="R11.F2.B79">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[13]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R11.F0.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[12]</a>
</td>
<td>-</td>
<td title="R11.F2.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[12]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R11.F0.B77">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[11]</a>
</td>
<td>-</td>
<td title="R11.F2.B77">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[11]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R11.F0.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[10]</a>
</td>
<td>-</td>
<td title="R11.F2.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[10]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R11.F0.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[5]</a>
</td>
<td>-</td>
<td title="R11.F2.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[8]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R11.F0.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[5]</a>
</td>
<td>-</td>
<td title="R11.F2.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[8]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R11.F0.B73">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[6]</a>
</td>
<td>-</td>
<td title="R11.F2.B73">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[7]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R11.F0.B72">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[6]</a>
</td>
<td>-</td>
<td title="R11.F2.B72">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[7]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td title="R11.F0.B70">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[4]</a>
</td>
<td>-</td>
<td title="R11.F2.B70">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[4]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td title="R11.F0.B67">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[3]</a>
</td>
<td>-</td>
<td title="R11.F2.B67">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[3]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R11.F0.B66">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[2]</a>
</td>
<td>-</td>
<td title="R11.F2.B66">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[2]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R11.F0.B65">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[1]</a>
</td>
<td>-</td>
<td title="R11.F2.B65">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[1]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R11.F0.B64">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[14]</a>
</td>
<td>-</td>
<td title="R11.F2.B64">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[14]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td title="R11.F0.B62">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[0]</a>
</td>
<td>-</td>
<td title="R11.F2.B62">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[0]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td title="R11.F0.B60">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[9]</a>
</td>
<td>-</td>
<td title="R11.F2.B60">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R11.F0.B59">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[13]</a>
</td>
<td>-</td>
<td title="R11.F2.B59">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[13]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R11.F0.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[12]</a>
</td>
<td>-</td>
<td title="R11.F2.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[12]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R11.F0.B57">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[11]</a>
</td>
<td>-</td>
<td title="R11.F2.B57">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[11]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R11.F0.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[10]</a>
</td>
<td>-</td>
<td title="R11.F2.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[10]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R11.F0.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[5]</a>
</td>
<td>-</td>
<td title="R11.F2.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R11.F0.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[5]</a>
</td>
<td>-</td>
<td title="R11.F2.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[8]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R11.F0.B53">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[6]</a>
</td>
<td>-</td>
<td title="R11.F2.B53">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[7]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R11.F0.B52">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[6]</a>
</td>
<td>-</td>
<td title="R11.F2.B52">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[7]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td title="R11.F0.B50">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[4]</a>
</td>
<td>-</td>
<td title="R11.F2.B50">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[4]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td title="R11.F0.B47">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[3]</a>
</td>
<td>-</td>
<td title="R11.F2.B47">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R11.F0.B46">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[2]</a>
</td>
<td>-</td>
<td title="R11.F2.B46">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[2]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R11.F0.B45">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[1]</a>
</td>
<td>-</td>
<td title="R11.F2.B45">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R11.F0.B44">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[14]</a>
</td>
<td>-</td>
<td title="R11.F2.B44">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[14]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td title="R11.F0.B42">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[0]</a>
</td>
<td>-</td>
<td title="R11.F2.B42">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[0]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R11.F0.B40">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[9]</a>
</td>
<td>-</td>
<td title="R11.F2.B40">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[9]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R11.F0.B39">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[13]</a>
</td>
<td>-</td>
<td title="R11.F2.B39">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[13]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R11.F0.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[12]</a>
</td>
<td>-</td>
<td title="R11.F2.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[12]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R11.F0.B37">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[11]</a>
</td>
<td>-</td>
<td title="R11.F2.B37">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R11.F0.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[10]</a>
</td>
<td>-</td>
<td title="R11.F2.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[10]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R11.F0.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[5]</a>
</td>
<td>-</td>
<td title="R11.F2.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[8]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R11.F0.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[5]</a>
</td>
<td>-</td>
<td title="R11.F2.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[8]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R11.F0.B33">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[6]</a>
</td>
<td>-</td>
<td title="R11.F2.B33">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[7]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R11.F0.B32">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[6]</a>
</td>
<td>-</td>
<td title="R11.F2.B32">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[7]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td title="R11.F0.B30">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[4]</a>
</td>
<td>-</td>
<td title="R11.F2.B30">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[4]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td title="R11.F0.B27">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[3]</a>
</td>
<td>-</td>
<td title="R11.F2.B27">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[3]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R11.F0.B26">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[2]</a>
</td>
<td>-</td>
<td title="R11.F2.B26">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R11.F0.B25">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[1]</a>
</td>
<td>-</td>
<td title="R11.F2.B25">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[1]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R11.F0.B24">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[14]</a>
</td>
<td>-</td>
<td title="R11.F2.B24">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[14]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td title="R11.F0.B22">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[0]</a>
</td>
<td>-</td>
<td title="R11.F2.B22">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[0]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R11.F0.B20">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[9]</a>
</td>
<td>-</td>
<td title="R11.F2.B20">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R11.F0.B19">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[13]</a>
</td>
<td>-</td>
<td title="R11.F2.B19">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[13]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R11.F0.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[12]</a>
</td>
<td>-</td>
<td title="R11.F2.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[12]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R11.F0.B17">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[11]</a>
</td>
<td>-</td>
<td title="R11.F2.B17">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[11]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R11.F0.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[10]</a>
</td>
<td>-</td>
<td title="R11.F2.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[10]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R11.F0.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[5]</a>
</td>
<td>-</td>
<td title="R11.F2.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[8]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R11.F0.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[5]</a>
</td>
<td>-</td>
<td title="R11.F2.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[8]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R11.F0.B13">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[6]</a>
</td>
<td>-</td>
<td title="R11.F2.B13">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[7]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R11.F0.B12">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[6]</a>
</td>
<td>-</td>
<td title="R11.F2.B12">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[7]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R11.F0.B10">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[4]</a>
</td>
<td>-</td>
<td title="R11.F2.B10">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td title="R11.F0.B7">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[3]</a>
</td>
<td>-</td>
<td title="R11.F2.B7">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R11.F0.B6">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[2]</a>
</td>
<td>-</td>
<td title="R11.F2.B6">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[2]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R11.F0.B5">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[1]</a>
</td>
<td>-</td>
<td title="R11.F2.B5">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[1]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R11.F0.B4">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[14]</a>
</td>
<td>-</td>
<td title="R11.F2.B4">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[14]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R11.F0.B2">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[0]</a>
</td>
<td>-</td>
<td title="R11.F2.B2">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R11.F0.B0">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[9]</a>
</td>
<td>-</td>
<td title="R11.F2.B0">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[9]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R12</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R12.F0.B79">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[13]</a>
</td>
<td>-</td>
<td title="R12.F2.B79">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[13]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R12.F0.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[12]</a>
</td>
<td>-</td>
<td title="R12.F2.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[12]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R12.F0.B77">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[11]</a>
</td>
<td>-</td>
<td title="R12.F2.B77">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[11]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R12.F0.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[10]</a>
</td>
<td>-</td>
<td title="R12.F2.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[10]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R12.F0.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[5]</a>
</td>
<td>-</td>
<td title="R12.F2.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[8]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R12.F0.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[5]</a>
</td>
<td>-</td>
<td title="R12.F2.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[8]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R12.F0.B73">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[6]</a>
</td>
<td>-</td>
<td title="R12.F2.B73">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[7]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R12.F0.B72">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[6]</a>
</td>
<td>-</td>
<td title="R12.F2.B72">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[7]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td title="R12.F0.B70">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[4]</a>
</td>
<td>-</td>
<td title="R12.F2.B70">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[4]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td title="R12.F0.B67">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[3]</a>
</td>
<td>-</td>
<td title="R12.F2.B67">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[3]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R12.F0.B66">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[2]</a>
</td>
<td>-</td>
<td title="R12.F2.B66">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[2]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R12.F0.B65">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[1]</a>
</td>
<td>-</td>
<td title="R12.F2.B65">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[1]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R12.F0.B64">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[14]</a>
</td>
<td>-</td>
<td title="R12.F2.B64">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[14]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td title="R12.F0.B62">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[0]</a>
</td>
<td>-</td>
<td title="R12.F2.B62">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[0]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td title="R12.F0.B60">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[9]</a>
</td>
<td>-</td>
<td title="R12.F2.B60">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R12.F0.B59">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[13]</a>
</td>
<td>-</td>
<td title="R12.F2.B59">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[13]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R12.F0.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[12]</a>
</td>
<td>-</td>
<td title="R12.F2.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[12]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R12.F0.B57">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[11]</a>
</td>
<td>-</td>
<td title="R12.F2.B57">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[11]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R12.F0.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[10]</a>
</td>
<td>-</td>
<td title="R12.F2.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[10]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R12.F0.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[5]</a>
</td>
<td>-</td>
<td title="R12.F2.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R12.F0.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[5]</a>
</td>
<td>-</td>
<td title="R12.F2.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[8]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R12.F0.B53">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[6]</a>
</td>
<td>-</td>
<td title="R12.F2.B53">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[7]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R12.F0.B52">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[6]</a>
</td>
<td>-</td>
<td title="R12.F2.B52">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[7]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td title="R12.F0.B50">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[4]</a>
</td>
<td>-</td>
<td title="R12.F2.B50">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[4]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td title="R12.F0.B47">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[3]</a>
</td>
<td>-</td>
<td title="R12.F2.B47">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R12.F0.B46">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[2]</a>
</td>
<td>-</td>
<td title="R12.F2.B46">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[2]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R12.F0.B45">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[1]</a>
</td>
<td>-</td>
<td title="R12.F2.B45">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R12.F0.B44">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[14]</a>
</td>
<td>-</td>
<td title="R12.F2.B44">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[14]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td title="R12.F0.B42">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[0]</a>
</td>
<td>-</td>
<td title="R12.F2.B42">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[0]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R12.F0.B40">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[9]</a>
</td>
<td>-</td>
<td title="R12.F2.B40">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[9]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R12.F0.B39">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[13]</a>
</td>
<td>-</td>
<td title="R12.F2.B39">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[13]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R12.F0.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[12]</a>
</td>
<td>-</td>
<td title="R12.F2.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[12]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R12.F0.B37">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[11]</a>
</td>
<td>-</td>
<td title="R12.F2.B37">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R12.F0.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[10]</a>
</td>
<td>-</td>
<td title="R12.F2.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[10]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R12.F0.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[5]</a>
</td>
<td>-</td>
<td title="R12.F2.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[8]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R12.F0.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[5]</a>
</td>
<td>-</td>
<td title="R12.F2.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[8]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R12.F0.B33">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[6]</a>
</td>
<td>-</td>
<td title="R12.F2.B33">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[7]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R12.F0.B32">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[6]</a>
</td>
<td>-</td>
<td title="R12.F2.B32">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[7]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td title="R12.F0.B30">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[4]</a>
</td>
<td>-</td>
<td title="R12.F2.B30">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[4]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td title="R12.F0.B27">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[3]</a>
</td>
<td>-</td>
<td title="R12.F2.B27">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[3]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R12.F0.B26">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[2]</a>
</td>
<td>-</td>
<td title="R12.F2.B26">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R12.F0.B25">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[1]</a>
</td>
<td>-</td>
<td title="R12.F2.B25">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[1]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R12.F0.B24">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[14]</a>
</td>
<td>-</td>
<td title="R12.F2.B24">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[14]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td title="R12.F0.B22">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[0]</a>
</td>
<td>-</td>
<td title="R12.F2.B22">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[0]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R12.F0.B20">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[9]</a>
</td>
<td>-</td>
<td title="R12.F2.B20">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R12.F0.B19">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[13]</a>
</td>
<td>-</td>
<td title="R12.F2.B19">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[13]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R12.F0.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[12]</a>
</td>
<td>-</td>
<td title="R12.F2.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[12]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R12.F0.B17">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[11]</a>
</td>
<td>-</td>
<td title="R12.F2.B17">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[11]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R12.F0.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[10]</a>
</td>
<td>-</td>
<td title="R12.F2.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[10]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R12.F0.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[5]</a>
</td>
<td>-</td>
<td title="R12.F2.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[8]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R12.F0.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[5]</a>
</td>
<td>-</td>
<td title="R12.F2.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[8]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R12.F0.B13">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[6]</a>
</td>
<td>-</td>
<td title="R12.F2.B13">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[7]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R12.F0.B12">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[6]</a>
</td>
<td>-</td>
<td title="R12.F2.B12">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[7]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R12.F0.B10">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[4]</a>
</td>
<td>-</td>
<td title="R12.F2.B10">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td title="R12.F0.B7">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[3]</a>
</td>
<td>-</td>
<td title="R12.F2.B7">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R12.F0.B6">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[2]</a>
</td>
<td>-</td>
<td title="R12.F2.B6">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[2]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R12.F0.B5">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[1]</a>
</td>
<td>-</td>
<td title="R12.F2.B5">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[1]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R12.F0.B4">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[14]</a>
</td>
<td>-</td>
<td title="R12.F2.B4">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[14]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R12.F0.B2">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[0]</a>
</td>
<td>-</td>
<td title="R12.F2.B2">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R12.F0.B0">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[9]</a>
</td>
<td>-</td>
<td title="R12.F2.B0">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[9]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R13</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R13.F0.B79">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[13]</a>
</td>
<td>-</td>
<td title="R13.F2.B79">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[13]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R13.F0.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[12]</a>
</td>
<td>-</td>
<td title="R13.F2.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[12]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R13.F0.B77">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[11]</a>
</td>
<td>-</td>
<td title="R13.F2.B77">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[11]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R13.F0.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[10]</a>
</td>
<td>-</td>
<td title="R13.F2.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[10]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R13.F0.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[5]</a>
</td>
<td>-</td>
<td title="R13.F2.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[8]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R13.F0.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[5]</a>
</td>
<td>-</td>
<td title="R13.F2.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[8]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R13.F0.B73">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[6]</a>
</td>
<td>-</td>
<td title="R13.F2.B73">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[7]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R13.F0.B72">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[6]</a>
</td>
<td>-</td>
<td title="R13.F2.B72">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[7]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td title="R13.F0.B70">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[4]</a>
</td>
<td>-</td>
<td title="R13.F2.B70">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[4]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td title="R13.F0.B67">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[3]</a>
</td>
<td>-</td>
<td title="R13.F2.B67">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[3]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R13.F0.B66">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[2]</a>
</td>
<td>-</td>
<td title="R13.F2.B66">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[2]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R13.F0.B65">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[1]</a>
</td>
<td>-</td>
<td title="R13.F2.B65">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[1]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R13.F0.B64">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[14]</a>
</td>
<td>-</td>
<td title="R13.F2.B64">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[14]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td title="R13.F0.B62">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[0]</a>
</td>
<td>-</td>
<td title="R13.F2.B62">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[0]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td title="R13.F0.B60">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[9]</a>
</td>
<td>-</td>
<td title="R13.F2.B60">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R13.F0.B59">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[13]</a>
</td>
<td>-</td>
<td title="R13.F2.B59">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[13]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R13.F0.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[12]</a>
</td>
<td>-</td>
<td title="R13.F2.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[12]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R13.F0.B57">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[11]</a>
</td>
<td>-</td>
<td title="R13.F2.B57">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[11]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R13.F0.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[10]</a>
</td>
<td>-</td>
<td title="R13.F2.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[10]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R13.F0.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[5]</a>
</td>
<td>-</td>
<td title="R13.F2.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R13.F0.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[5]</a>
</td>
<td>-</td>
<td title="R13.F2.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[8]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R13.F0.B53">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[6]</a>
</td>
<td>-</td>
<td title="R13.F2.B53">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[7]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R13.F0.B52">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[6]</a>
</td>
<td>-</td>
<td title="R13.F2.B52">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[7]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td title="R13.F0.B50">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[4]</a>
</td>
<td>-</td>
<td title="R13.F2.B50">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[4]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td title="R13.F0.B47">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[3]</a>
</td>
<td>-</td>
<td title="R13.F2.B47">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R13.F0.B46">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[2]</a>
</td>
<td>-</td>
<td title="R13.F2.B46">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[2]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R13.F0.B45">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[1]</a>
</td>
<td>-</td>
<td title="R13.F2.B45">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R13.F0.B44">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[14]</a>
</td>
<td>-</td>
<td title="R13.F2.B44">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[14]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td title="R13.F0.B42">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[0]</a>
</td>
<td>-</td>
<td title="R13.F2.B42">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[0]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R13.F0.B40">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[9]</a>
</td>
<td>-</td>
<td title="R13.F2.B40">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[9]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R13.F0.B39">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[13]</a>
</td>
<td>-</td>
<td title="R13.F2.B39">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[13]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R13.F0.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[12]</a>
</td>
<td>-</td>
<td title="R13.F2.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[12]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R13.F0.B37">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[11]</a>
</td>
<td>-</td>
<td title="R13.F2.B37">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R13.F0.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[10]</a>
</td>
<td>-</td>
<td title="R13.F2.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[10]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R13.F0.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[5]</a>
</td>
<td>-</td>
<td title="R13.F2.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[8]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R13.F0.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[5]</a>
</td>
<td>-</td>
<td title="R13.F2.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[8]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R13.F0.B33">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[6]</a>
</td>
<td>-</td>
<td title="R13.F2.B33">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[7]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R13.F0.B32">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[6]</a>
</td>
<td>-</td>
<td title="R13.F2.B32">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[7]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td title="R13.F0.B30">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[4]</a>
</td>
<td>-</td>
<td title="R13.F2.B30">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[4]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td title="R13.F0.B27">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[3]</a>
</td>
<td>-</td>
<td title="R13.F2.B27">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[3]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R13.F0.B26">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[2]</a>
</td>
<td>-</td>
<td title="R13.F2.B26">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R13.F0.B25">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[1]</a>
</td>
<td>-</td>
<td title="R13.F2.B25">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[1]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R13.F0.B24">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[14]</a>
</td>
<td>-</td>
<td title="R13.F2.B24">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[14]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td title="R13.F0.B22">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[0]</a>
</td>
<td>-</td>
<td title="R13.F2.B22">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[0]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R13.F0.B20">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[9]</a>
</td>
<td>-</td>
<td title="R13.F2.B20">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R13.F0.B19">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[13]</a>
</td>
<td>-</td>
<td title="R13.F2.B19">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[13]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R13.F0.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[12]</a>
</td>
<td>-</td>
<td title="R13.F2.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[12]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R13.F0.B17">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[11]</a>
</td>
<td>-</td>
<td title="R13.F2.B17">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[11]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R13.F0.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[10]</a>
</td>
<td>-</td>
<td title="R13.F2.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[10]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R13.F0.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[5]</a>
</td>
<td>-</td>
<td title="R13.F2.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[8]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R13.F0.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[5]</a>
</td>
<td>-</td>
<td title="R13.F2.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[8]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R13.F0.B13">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[6]</a>
</td>
<td>-</td>
<td title="R13.F2.B13">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[7]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R13.F0.B12">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[6]</a>
</td>
<td>-</td>
<td title="R13.F2.B12">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[7]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R13.F0.B10">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[4]</a>
</td>
<td>-</td>
<td title="R13.F2.B10">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td title="R13.F0.B7">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[3]</a>
</td>
<td>-</td>
<td title="R13.F2.B7">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R13.F0.B6">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[2]</a>
</td>
<td>-</td>
<td title="R13.F2.B6">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[2]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R13.F0.B5">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[1]</a>
</td>
<td>-</td>
<td title="R13.F2.B5">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[1]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R13.F0.B4">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[14]</a>
</td>
<td>-</td>
<td title="R13.F2.B4">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[14]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R13.F0.B2">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[0]</a>
</td>
<td>-</td>
<td title="R13.F2.B2">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R13.F0.B0">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[9]</a>
</td>
<td>-</td>
<td title="R13.F2.B0">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[9]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_B rect R14</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R14.F0.B79">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[13]</a>
</td>
<td>-</td>
<td title="R14.F2.B79">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[13]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R14.F0.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[12]</a>
</td>
<td>-</td>
<td title="R14.F2.B78">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[12]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R14.F0.B77">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[11]</a>
</td>
<td>-</td>
<td title="R14.F2.B77">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[11]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R14.F0.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[10]</a>
</td>
<td>-</td>
<td title="R14.F2.B76">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[10]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R14.F0.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[5]</a>
</td>
<td>-</td>
<td title="R14.F2.B75">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[8]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R14.F0.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[5]</a>
</td>
<td>-</td>
<td title="R14.F2.B74">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[8]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R14.F0.B73">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[6]</a>
</td>
<td>-</td>
<td title="R14.F2.B73">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[7]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R14.F0.B72">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[6]</a>
</td>
<td>-</td>
<td title="R14.F2.B72">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[7]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td title="R14.F0.B70">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[4]</a>
</td>
<td>-</td>
<td title="R14.F2.B70">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[4]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td title="R14.F0.B67">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[3]</a>
</td>
<td>-</td>
<td title="R14.F2.B67">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[3]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R14.F0.B66">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[2]</a>
</td>
<td>-</td>
<td title="R14.F2.B66">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[2]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R14.F0.B65">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[1]</a>
</td>
<td>-</td>
<td title="R14.F2.B65">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[1]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R14.F0.B64">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[14]</a>
</td>
<td>-</td>
<td title="R14.F2.B64">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[14]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td title="R14.F0.B62">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[0]</a>
</td>
<td>-</td>
<td title="R14.F2.B62">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[0]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td title="R14.F0.B60">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[9]</a>
</td>
<td>-</td>
<td title="R14.F2.B60">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R14.F0.B59">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[13]</a>
</td>
<td>-</td>
<td title="R14.F2.B59">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[13]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R14.F0.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[12]</a>
</td>
<td>-</td>
<td title="R14.F2.B58">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[12]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R14.F0.B57">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[11]</a>
</td>
<td>-</td>
<td title="R14.F2.B57">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[11]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R14.F0.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[10]</a>
</td>
<td>-</td>
<td title="R14.F2.B56">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[10]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R14.F0.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[5]</a>
</td>
<td>-</td>
<td title="R14.F2.B55">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R14.F0.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[5]</a>
</td>
<td>-</td>
<td title="R14.F2.B54">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[8]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R14.F0.B53">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[6]</a>
</td>
<td>-</td>
<td title="R14.F2.B53">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[7]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R14.F0.B52">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[6]</a>
</td>
<td>-</td>
<td title="R14.F2.B52">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[7]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td title="R14.F0.B50">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[4]</a>
</td>
<td>-</td>
<td title="R14.F2.B50">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[4]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td title="R14.F0.B47">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[3]</a>
</td>
<td>-</td>
<td title="R14.F2.B47">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R14.F0.B46">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[2]</a>
</td>
<td>-</td>
<td title="R14.F2.B46">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[2]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R14.F0.B45">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[1]</a>
</td>
<td>-</td>
<td title="R14.F2.B45">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R14.F0.B44">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[14]</a>
</td>
<td>-</td>
<td title="R14.F2.B44">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[14]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td title="R14.F0.B42">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[0]</a>
</td>
<td>-</td>
<td title="R14.F2.B42">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[0]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R14.F0.B40">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[9]</a>
</td>
<td>-</td>
<td title="R14.F2.B40">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[9]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R14.F0.B39">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[13]</a>
</td>
<td>-</td>
<td title="R14.F2.B39">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[13]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R14.F0.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[12]</a>
</td>
<td>-</td>
<td title="R14.F2.B38">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[12]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R14.F0.B37">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[11]</a>
</td>
<td>-</td>
<td title="R14.F2.B37">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R14.F0.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[10]</a>
</td>
<td>-</td>
<td title="R14.F2.B36">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[10]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R14.F0.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[5]</a>
</td>
<td>-</td>
<td title="R14.F2.B35">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[8]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R14.F0.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[5]</a>
</td>
<td>-</td>
<td title="R14.F2.B34">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[8]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R14.F0.B33">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[6]</a>
</td>
<td>-</td>
<td title="R14.F2.B33">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[7]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R14.F0.B32">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[6]</a>
</td>
<td>-</td>
<td title="R14.F2.B32">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[7]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td title="R14.F0.B30">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[4]</a>
</td>
<td>-</td>
<td title="R14.F2.B30">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[4]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td title="R14.F0.B27">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[3]</a>
</td>
<td>-</td>
<td title="R14.F2.B27">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[3]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R14.F0.B26">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[2]</a>
</td>
<td>-</td>
<td title="R14.F2.B26">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R14.F0.B25">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[1]</a>
</td>
<td>-</td>
<td title="R14.F2.B25">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[1]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R14.F0.B24">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[14]</a>
</td>
<td>-</td>
<td title="R14.F2.B24">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[14]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td title="R14.F0.B22">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[0]</a>
</td>
<td>-</td>
<td title="R14.F2.B22">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[0]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R14.F0.B20">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[9]</a>
</td>
<td>-</td>
<td title="R14.F2.B20">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R14.F0.B19">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[13]</a>
</td>
<td>-</td>
<td title="R14.F2.B19">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[13]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R14.F0.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[12]</a>
</td>
<td>-</td>
<td title="R14.F2.B18">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[12]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R14.F0.B17">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[11]</a>
</td>
<td>-</td>
<td title="R14.F2.B17">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[11]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R14.F0.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[10]</a>
</td>
<td>-</td>
<td title="R14.F2.B16">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[10]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R14.F0.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[5]</a>
</td>
<td>-</td>
<td title="R14.F2.B15">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[8]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R14.F0.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[5]</a>
</td>
<td>-</td>
<td title="R14.F2.B14">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[8]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R14.F0.B13">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[6]</a>
</td>
<td>-</td>
<td title="R14.F2.B13">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[7]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R14.F0.B12">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[6]</a>
</td>
<td>-</td>
<td title="R14.F2.B12">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[7]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R14.F0.B10">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[4]</a>
</td>
<td>-</td>
<td title="R14.F2.B10">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td title="R14.F0.B7">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[3]</a>
</td>
<td>-</td>
<td title="R14.F2.B7">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R14.F0.B6">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[2]</a>
</td>
<td>-</td>
<td title="R14.F2.B6">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[2]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R14.F0.B5">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[1]</a>
</td>
<td>-</td>
<td title="R14.F2.B5">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[1]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R14.F0.B4">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[14]</a>
</td>
<td>-</td>
<td title="R14.F2.B4">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[14]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R14.F0.B2">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[0]</a>
</td>
<td>-</td>
<td title="R14.F2.B2">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R14.F0.B0">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[9]</a>
</td>
<td>-</td>
<td title="R14.F2.B0">
<a href="#tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[9]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0</th>
<th>1.F0.B18</th>
<th>1.F0.B16</th>
<th>1.F0.B15</th>
<th>1.F0.B14</th>
<th>1.F0.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1</th>
<th>1.F0.B38</th>
<th>1.F0.B36</th>
<th>1.F0.B35</th>
<th>1.F0.B34</th>
<th>1.F0.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10</th>
<th>2.F2.B18</th>
<th>2.F2.B16</th>
<th>2.F2.B15</th>
<th>2.F2.B14</th>
<th>2.F2.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11</th>
<th>2.F2.B38</th>
<th>2.F2.B36</th>
<th>2.F2.B35</th>
<th>2.F2.B34</th>
<th>2.F2.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12</th>
<th>2.F0.B58</th>
<th>2.F0.B56</th>
<th>2.F0.B55</th>
<th>2.F0.B54</th>
<th>2.F0.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13</th>
<th>2.F0.B78</th>
<th>2.F0.B76</th>
<th>2.F0.B75</th>
<th>2.F0.B74</th>
<th>2.F0.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14</th>
<th>2.F2.B58</th>
<th>2.F2.B56</th>
<th>2.F2.B55</th>
<th>2.F2.B54</th>
<th>2.F2.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15</th>
<th>2.F2.B78</th>
<th>2.F2.B76</th>
<th>2.F2.B75</th>
<th>2.F2.B74</th>
<th>2.F2.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2</th>
<th>1.F2.B18</th>
<th>1.F2.B16</th>
<th>1.F2.B15</th>
<th>1.F2.B14</th>
<th>1.F2.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3</th>
<th>1.F2.B38</th>
<th>1.F2.B36</th>
<th>1.F2.B35</th>
<th>1.F2.B34</th>
<th>1.F2.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4</th>
<th>1.F0.B58</th>
<th>1.F0.B56</th>
<th>1.F0.B55</th>
<th>1.F0.B54</th>
<th>1.F0.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5</th>
<th>1.F0.B78</th>
<th>1.F0.B76</th>
<th>1.F0.B75</th>
<th>1.F0.B74</th>
<th>1.F0.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6</th>
<th>1.F2.B58</th>
<th>1.F2.B56</th>
<th>1.F2.B55</th>
<th>1.F2.B54</th>
<th>1.F2.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7</th>
<th>1.F2.B78</th>
<th>1.F2.B76</th>
<th>1.F2.B75</th>
<th>1.F2.B74</th>
<th>1.F2.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8</th>
<th>2.F0.B18</th>
<th>2.F0.B16</th>
<th>2.F0.B15</th>
<th>2.F0.B14</th>
<th>2.F0.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9</th>
<th>2.F0.B38</th>
<th>2.F0.B36</th>
<th>2.F0.B35</th>
<th>2.F0.B34</th>
<th>2.F0.B31</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0</th>
<th>11.F0.B4</th>
<th>11.F0.B19</th>
<th>11.F0.B18</th>
<th>11.F0.B17</th>
<th>11.F0.B16</th>
<th>11.F0.B0</th>
<th>11.F2.B15</th>
<th>11.F2.B13</th>
<th>11.F0.B13</th>
<th>11.F0.B14</th>
<th>11.F0.B10</th>
<th>11.F0.B7</th>
<th>11.F0.B6</th>
<th>11.F0.B5</th>
<th>11.F0.B2</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1</th>
<th>11.F2.B4</th>
<th>11.F2.B19</th>
<th>11.F2.B18</th>
<th>11.F2.B17</th>
<th>11.F2.B16</th>
<th>11.F2.B0</th>
<th>11.F2.B14</th>
<th>11.F2.B12</th>
<th>11.F0.B12</th>
<th>11.F0.B15</th>
<th>11.F2.B10</th>
<th>11.F2.B7</th>
<th>11.F2.B6</th>
<th>11.F2.B5</th>
<th>11.F2.B2</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10</th>
<th>12.F0.B24</th>
<th>12.F0.B39</th>
<th>12.F0.B38</th>
<th>12.F0.B37</th>
<th>12.F0.B36</th>
<th>12.F0.B20</th>
<th>12.F2.B35</th>
<th>12.F2.B33</th>
<th>12.F0.B33</th>
<th>12.F0.B34</th>
<th>12.F0.B30</th>
<th>12.F0.B27</th>
<th>12.F0.B26</th>
<th>12.F0.B25</th>
<th>12.F0.B22</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11</th>
<th>12.F2.B24</th>
<th>12.F2.B39</th>
<th>12.F2.B38</th>
<th>12.F2.B37</th>
<th>12.F2.B36</th>
<th>12.F2.B20</th>
<th>12.F2.B34</th>
<th>12.F2.B32</th>
<th>12.F0.B32</th>
<th>12.F0.B35</th>
<th>12.F2.B30</th>
<th>12.F2.B27</th>
<th>12.F2.B26</th>
<th>12.F2.B25</th>
<th>12.F2.B22</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12</th>
<th>12.F0.B44</th>
<th>12.F0.B59</th>
<th>12.F0.B58</th>
<th>12.F0.B57</th>
<th>12.F0.B56</th>
<th>12.F0.B40</th>
<th>12.F2.B55</th>
<th>12.F2.B53</th>
<th>12.F0.B53</th>
<th>12.F0.B54</th>
<th>12.F0.B50</th>
<th>12.F0.B47</th>
<th>12.F0.B46</th>
<th>12.F0.B45</th>
<th>12.F0.B42</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13</th>
<th>12.F2.B44</th>
<th>12.F2.B59</th>
<th>12.F2.B58</th>
<th>12.F2.B57</th>
<th>12.F2.B56</th>
<th>12.F2.B40</th>
<th>12.F2.B54</th>
<th>12.F2.B52</th>
<th>12.F0.B52</th>
<th>12.F0.B55</th>
<th>12.F2.B50</th>
<th>12.F2.B47</th>
<th>12.F2.B46</th>
<th>12.F2.B45</th>
<th>12.F2.B42</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14</th>
<th>12.F0.B64</th>
<th>12.F0.B79</th>
<th>12.F0.B78</th>
<th>12.F0.B77</th>
<th>12.F0.B76</th>
<th>12.F0.B60</th>
<th>12.F2.B75</th>
<th>12.F2.B73</th>
<th>12.F0.B73</th>
<th>12.F0.B74</th>
<th>12.F0.B70</th>
<th>12.F0.B67</th>
<th>12.F0.B66</th>
<th>12.F0.B65</th>
<th>12.F0.B62</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15</th>
<th>12.F2.B64</th>
<th>12.F2.B79</th>
<th>12.F2.B78</th>
<th>12.F2.B77</th>
<th>12.F2.B76</th>
<th>12.F2.B60</th>
<th>12.F2.B74</th>
<th>12.F2.B72</th>
<th>12.F0.B72</th>
<th>12.F0.B75</th>
<th>12.F2.B70</th>
<th>12.F2.B67</th>
<th>12.F2.B66</th>
<th>12.F2.B65</th>
<th>12.F2.B62</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16</th>
<th>13.F0.B4</th>
<th>13.F0.B19</th>
<th>13.F0.B18</th>
<th>13.F0.B17</th>
<th>13.F0.B16</th>
<th>13.F0.B0</th>
<th>13.F2.B15</th>
<th>13.F2.B13</th>
<th>13.F0.B13</th>
<th>13.F0.B14</th>
<th>13.F0.B10</th>
<th>13.F0.B7</th>
<th>13.F0.B6</th>
<th>13.F0.B5</th>
<th>13.F0.B2</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17</th>
<th>13.F2.B4</th>
<th>13.F2.B19</th>
<th>13.F2.B18</th>
<th>13.F2.B17</th>
<th>13.F2.B16</th>
<th>13.F2.B0</th>
<th>13.F2.B14</th>
<th>13.F2.B12</th>
<th>13.F0.B12</th>
<th>13.F0.B15</th>
<th>13.F2.B10</th>
<th>13.F2.B7</th>
<th>13.F2.B6</th>
<th>13.F2.B5</th>
<th>13.F2.B2</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18</th>
<th>13.F0.B24</th>
<th>13.F0.B39</th>
<th>13.F0.B38</th>
<th>13.F0.B37</th>
<th>13.F0.B36</th>
<th>13.F0.B20</th>
<th>13.F2.B35</th>
<th>13.F2.B33</th>
<th>13.F0.B33</th>
<th>13.F0.B34</th>
<th>13.F0.B30</th>
<th>13.F0.B27</th>
<th>13.F0.B26</th>
<th>13.F0.B25</th>
<th>13.F0.B22</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19</th>
<th>13.F2.B24</th>
<th>13.F2.B39</th>
<th>13.F2.B38</th>
<th>13.F2.B37</th>
<th>13.F2.B36</th>
<th>13.F2.B20</th>
<th>13.F2.B34</th>
<th>13.F2.B32</th>
<th>13.F0.B32</th>
<th>13.F0.B35</th>
<th>13.F2.B30</th>
<th>13.F2.B27</th>
<th>13.F2.B26</th>
<th>13.F2.B25</th>
<th>13.F2.B22</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2</th>
<th>11.F0.B24</th>
<th>11.F0.B39</th>
<th>11.F0.B38</th>
<th>11.F0.B37</th>
<th>11.F0.B36</th>
<th>11.F0.B20</th>
<th>11.F2.B35</th>
<th>11.F2.B33</th>
<th>11.F0.B33</th>
<th>11.F0.B34</th>
<th>11.F0.B30</th>
<th>11.F0.B27</th>
<th>11.F0.B26</th>
<th>11.F0.B25</th>
<th>11.F0.B22</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20</th>
<th>13.F0.B44</th>
<th>13.F0.B59</th>
<th>13.F0.B58</th>
<th>13.F0.B57</th>
<th>13.F0.B56</th>
<th>13.F0.B40</th>
<th>13.F2.B55</th>
<th>13.F2.B53</th>
<th>13.F0.B53</th>
<th>13.F0.B54</th>
<th>13.F0.B50</th>
<th>13.F0.B47</th>
<th>13.F0.B46</th>
<th>13.F0.B45</th>
<th>13.F0.B42</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21</th>
<th>13.F2.B44</th>
<th>13.F2.B59</th>
<th>13.F2.B58</th>
<th>13.F2.B57</th>
<th>13.F2.B56</th>
<th>13.F2.B40</th>
<th>13.F2.B54</th>
<th>13.F2.B52</th>
<th>13.F0.B52</th>
<th>13.F0.B55</th>
<th>13.F2.B50</th>
<th>13.F2.B47</th>
<th>13.F2.B46</th>
<th>13.F2.B45</th>
<th>13.F2.B42</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22</th>
<th>13.F0.B64</th>
<th>13.F0.B79</th>
<th>13.F0.B78</th>
<th>13.F0.B77</th>
<th>13.F0.B76</th>
<th>13.F0.B60</th>
<th>13.F2.B75</th>
<th>13.F2.B73</th>
<th>13.F0.B73</th>
<th>13.F0.B74</th>
<th>13.F0.B70</th>
<th>13.F0.B67</th>
<th>13.F0.B66</th>
<th>13.F0.B65</th>
<th>13.F0.B62</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23</th>
<th>13.F2.B64</th>
<th>13.F2.B79</th>
<th>13.F2.B78</th>
<th>13.F2.B77</th>
<th>13.F2.B76</th>
<th>13.F2.B60</th>
<th>13.F2.B74</th>
<th>13.F2.B72</th>
<th>13.F0.B72</th>
<th>13.F0.B75</th>
<th>13.F2.B70</th>
<th>13.F2.B67</th>
<th>13.F2.B66</th>
<th>13.F2.B65</th>
<th>13.F2.B62</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24</th>
<th>14.F0.B4</th>
<th>14.F0.B19</th>
<th>14.F0.B18</th>
<th>14.F0.B17</th>
<th>14.F0.B16</th>
<th>14.F0.B0</th>
<th>14.F2.B15</th>
<th>14.F2.B13</th>
<th>14.F0.B13</th>
<th>14.F0.B14</th>
<th>14.F0.B10</th>
<th>14.F0.B7</th>
<th>14.F0.B6</th>
<th>14.F0.B5</th>
<th>14.F0.B2</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25</th>
<th>14.F2.B4</th>
<th>14.F2.B19</th>
<th>14.F2.B18</th>
<th>14.F2.B17</th>
<th>14.F2.B16</th>
<th>14.F2.B0</th>
<th>14.F2.B14</th>
<th>14.F2.B12</th>
<th>14.F0.B12</th>
<th>14.F0.B15</th>
<th>14.F2.B10</th>
<th>14.F2.B7</th>
<th>14.F2.B6</th>
<th>14.F2.B5</th>
<th>14.F2.B2</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26</th>
<th>14.F0.B24</th>
<th>14.F0.B39</th>
<th>14.F0.B38</th>
<th>14.F0.B37</th>
<th>14.F0.B36</th>
<th>14.F0.B20</th>
<th>14.F2.B35</th>
<th>14.F2.B33</th>
<th>14.F0.B33</th>
<th>14.F0.B34</th>
<th>14.F0.B30</th>
<th>14.F0.B27</th>
<th>14.F0.B26</th>
<th>14.F0.B25</th>
<th>14.F0.B22</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27</th>
<th>14.F2.B24</th>
<th>14.F2.B39</th>
<th>14.F2.B38</th>
<th>14.F2.B37</th>
<th>14.F2.B36</th>
<th>14.F2.B20</th>
<th>14.F2.B34</th>
<th>14.F2.B32</th>
<th>14.F0.B32</th>
<th>14.F0.B35</th>
<th>14.F2.B30</th>
<th>14.F2.B27</th>
<th>14.F2.B26</th>
<th>14.F2.B25</th>
<th>14.F2.B22</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28</th>
<th>14.F0.B44</th>
<th>14.F0.B59</th>
<th>14.F0.B58</th>
<th>14.F0.B57</th>
<th>14.F0.B56</th>
<th>14.F0.B40</th>
<th>14.F2.B55</th>
<th>14.F2.B53</th>
<th>14.F0.B53</th>
<th>14.F0.B54</th>
<th>14.F0.B50</th>
<th>14.F0.B47</th>
<th>14.F0.B46</th>
<th>14.F0.B45</th>
<th>14.F0.B42</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29</th>
<th>14.F2.B44</th>
<th>14.F2.B59</th>
<th>14.F2.B58</th>
<th>14.F2.B57</th>
<th>14.F2.B56</th>
<th>14.F2.B40</th>
<th>14.F2.B54</th>
<th>14.F2.B52</th>
<th>14.F0.B52</th>
<th>14.F0.B55</th>
<th>14.F2.B50</th>
<th>14.F2.B47</th>
<th>14.F2.B46</th>
<th>14.F2.B45</th>
<th>14.F2.B42</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3</th>
<th>11.F2.B24</th>
<th>11.F2.B39</th>
<th>11.F2.B38</th>
<th>11.F2.B37</th>
<th>11.F2.B36</th>
<th>11.F2.B20</th>
<th>11.F2.B34</th>
<th>11.F2.B32</th>
<th>11.F0.B32</th>
<th>11.F0.B35</th>
<th>11.F2.B30</th>
<th>11.F2.B27</th>
<th>11.F2.B26</th>
<th>11.F2.B25</th>
<th>11.F2.B22</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30</th>
<th>14.F0.B64</th>
<th>14.F0.B79</th>
<th>14.F0.B78</th>
<th>14.F0.B77</th>
<th>14.F0.B76</th>
<th>14.F0.B60</th>
<th>14.F2.B75</th>
<th>14.F2.B73</th>
<th>14.F0.B73</th>
<th>14.F0.B74</th>
<th>14.F0.B70</th>
<th>14.F0.B67</th>
<th>14.F0.B66</th>
<th>14.F0.B65</th>
<th>14.F0.B62</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31</th>
<th>14.F2.B64</th>
<th>14.F2.B79</th>
<th>14.F2.B78</th>
<th>14.F2.B77</th>
<th>14.F2.B76</th>
<th>14.F2.B60</th>
<th>14.F2.B74</th>
<th>14.F2.B72</th>
<th>14.F0.B72</th>
<th>14.F0.B75</th>
<th>14.F2.B70</th>
<th>14.F2.B67</th>
<th>14.F2.B66</th>
<th>14.F2.B65</th>
<th>14.F2.B62</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4</th>
<th>11.F0.B44</th>
<th>11.F0.B59</th>
<th>11.F0.B58</th>
<th>11.F0.B57</th>
<th>11.F0.B56</th>
<th>11.F0.B40</th>
<th>11.F2.B55</th>
<th>11.F2.B53</th>
<th>11.F0.B53</th>
<th>11.F0.B54</th>
<th>11.F0.B50</th>
<th>11.F0.B47</th>
<th>11.F0.B46</th>
<th>11.F0.B45</th>
<th>11.F0.B42</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5</th>
<th>11.F2.B44</th>
<th>11.F2.B59</th>
<th>11.F2.B58</th>
<th>11.F2.B57</th>
<th>11.F2.B56</th>
<th>11.F2.B40</th>
<th>11.F2.B54</th>
<th>11.F2.B52</th>
<th>11.F0.B52</th>
<th>11.F0.B55</th>
<th>11.F2.B50</th>
<th>11.F2.B47</th>
<th>11.F2.B46</th>
<th>11.F2.B45</th>
<th>11.F2.B42</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6</th>
<th>11.F0.B64</th>
<th>11.F0.B79</th>
<th>11.F0.B78</th>
<th>11.F0.B77</th>
<th>11.F0.B76</th>
<th>11.F0.B60</th>
<th>11.F2.B75</th>
<th>11.F2.B73</th>
<th>11.F0.B73</th>
<th>11.F0.B74</th>
<th>11.F0.B70</th>
<th>11.F0.B67</th>
<th>11.F0.B66</th>
<th>11.F0.B65</th>
<th>11.F0.B62</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7</th>
<th>11.F2.B64</th>
<th>11.F2.B79</th>
<th>11.F2.B78</th>
<th>11.F2.B77</th>
<th>11.F2.B76</th>
<th>11.F2.B60</th>
<th>11.F2.B74</th>
<th>11.F2.B72</th>
<th>11.F0.B72</th>
<th>11.F0.B75</th>
<th>11.F2.B70</th>
<th>11.F2.B67</th>
<th>11.F2.B66</th>
<th>11.F2.B65</th>
<th>11.F2.B62</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8</th>
<th>12.F0.B4</th>
<th>12.F0.B19</th>
<th>12.F0.B18</th>
<th>12.F0.B17</th>
<th>12.F0.B16</th>
<th>12.F0.B0</th>
<th>12.F2.B15</th>
<th>12.F2.B13</th>
<th>12.F0.B13</th>
<th>12.F0.B14</th>
<th>12.F0.B10</th>
<th>12.F0.B7</th>
<th>12.F0.B6</th>
<th>12.F0.B5</th>
<th>12.F0.B2</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_B-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9</th>
<th>12.F2.B4</th>
<th>12.F2.B19</th>
<th>12.F2.B18</th>
<th>12.F2.B17</th>
<th>12.F2.B16</th>
<th>12.F2.B0</th>
<th>12.F2.B14</th>
<th>12.F2.B12</th>
<th>12.F0.B12</th>
<th>12.F0.B15</th>
<th>12.F2.B10</th>
<th>12.F2.B7</th>
<th>12.F2.B6</th>
<th>12.F2.B5</th>
<th>12.F2.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GIOB0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB12</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB13</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB10</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB14</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB15</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PASS</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_iob_t"><a class="header" href="#tile-clk_iob_t">Tile CLK_IOB_T</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clk_iob-1"><a class="header" href="#bel-clk_iob-1">Bel CLK_IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T bel CLK_IOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R1.F0.B79">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[14]</a>
</td>
<td>-</td>
<td title="R1.F2.B79">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[14]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td title="R1.F0.B77">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[4]</a>
</td>
<td>-</td>
<td title="R1.F2.B77">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[4]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td title="R1.F0.B75">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[9]</a>
</td>
<td>-</td>
<td title="R1.F2.B75">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[9]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R1.F0.B74">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[3]</a>
</td>
<td>-</td>
<td title="R1.F2.B74">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[3]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R1.F0.B73">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[2]</a>
</td>
<td>-</td>
<td title="R1.F2.B73">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[2]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R1.F0.B72">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[1]</a>
</td>
<td>-</td>
<td title="R1.F2.B72">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[1]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R1.F0.B69">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[0]</a>
</td>
<td>-</td>
<td title="R1.F2.B69">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td title="R1.F0.B67">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[6]</a>
</td>
<td>-</td>
<td title="R1.F2.B67">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[7]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R1.F0.B66">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[6]</a>
</td>
<td>-</td>
<td title="R1.F2.B66">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[7]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R1.F0.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[5]</a>
</td>
<td>-</td>
<td title="R1.F2.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[8]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R1.F0.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[5]</a>
</td>
<td>-</td>
<td title="R1.F2.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[8]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R1.F0.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[10]</a>
</td>
<td>-</td>
<td title="R1.F2.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[10]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R1.F0.B62">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[11]</a>
</td>
<td>-</td>
<td title="R1.F2.B62">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[11]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R1.F0.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[12]</a>
</td>
<td>-</td>
<td title="R1.F2.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[12]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R1.F0.B60">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24[13]</a>
</td>
<td>-</td>
<td title="R1.F2.B60">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25[13]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R1.F0.B59">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[14]</a>
</td>
<td>-</td>
<td title="R1.F2.B59">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[14]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td title="R1.F0.B57">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[4]</a>
</td>
<td>-</td>
<td title="R1.F2.B57">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[4]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td title="R1.F0.B55">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[9]</a>
</td>
<td>-</td>
<td title="R1.F2.B55">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[9]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R1.F0.B54">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[3]</a>
</td>
<td>-</td>
<td title="R1.F2.B54">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[3]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R1.F0.B53">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[2]</a>
</td>
<td>-</td>
<td title="R1.F2.B53">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[2]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R1.F0.B52">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[1]</a>
</td>
<td>-</td>
<td title="R1.F2.B52">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td title="R1.F0.B49">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[0]</a>
</td>
<td>-</td>
<td title="R1.F2.B49">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td title="R1.F0.B47">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[6]</a>
</td>
<td>-</td>
<td title="R1.F2.B47">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R1.F0.B46">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[6]</a>
</td>
<td>-</td>
<td title="R1.F2.B46">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[7]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R1.F0.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[5]</a>
</td>
<td>-</td>
<td title="R1.F2.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[8]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R1.F0.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[5]</a>
</td>
<td>-</td>
<td title="R1.F2.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R1.F0.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[10]</a>
</td>
<td>-</td>
<td title="R1.F2.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[10]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R1.F0.B42">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[11]</a>
</td>
<td>-</td>
<td title="R1.F2.B42">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[11]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R1.F0.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[12]</a>
</td>
<td>-</td>
<td title="R1.F2.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[12]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R1.F0.B40">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26[13]</a>
</td>
<td>-</td>
<td title="R1.F2.B40">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27[13]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R1.F0.B39">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[14]</a>
</td>
<td>-</td>
<td title="R1.F2.B39">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[14]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td title="R1.F0.B37">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[4]</a>
</td>
<td>-</td>
<td title="R1.F2.B37">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td title="R1.F0.B35">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[9]</a>
</td>
<td>-</td>
<td title="R1.F2.B35">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[9]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R1.F0.B34">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[3]</a>
</td>
<td>-</td>
<td title="R1.F2.B34">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[3]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R1.F0.B33">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[2]</a>
</td>
<td>-</td>
<td title="R1.F2.B33">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[2]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R1.F0.B32">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[1]</a>
</td>
<td>-</td>
<td title="R1.F2.B32">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td title="R1.F0.B29">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[0]</a>
</td>
<td>-</td>
<td title="R1.F2.B29">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td title="R1.F0.B27">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[6]</a>
</td>
<td>-</td>
<td title="R1.F2.B27">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R1.F0.B26">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[6]</a>
</td>
<td>-</td>
<td title="R1.F2.B26">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[7]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R1.F0.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[5]</a>
</td>
<td>-</td>
<td title="R1.F2.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[8]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R1.F0.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[5]</a>
</td>
<td>-</td>
<td title="R1.F2.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[8]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R1.F0.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[10]</a>
</td>
<td>-</td>
<td title="R1.F2.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[10]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R1.F0.B22">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[11]</a>
</td>
<td>-</td>
<td title="R1.F2.B22">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[11]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R1.F0.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[12]</a>
</td>
<td>-</td>
<td title="R1.F2.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[12]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R1.F0.B20">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28[13]</a>
</td>
<td>-</td>
<td title="R1.F2.B20">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29[13]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R1.F0.B19">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[14]</a>
</td>
<td>-</td>
<td title="R1.F2.B19">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[14]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td title="R1.F0.B17">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[4]</a>
</td>
<td>-</td>
<td title="R1.F2.B17">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td title="R1.F0.B15">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[9]</a>
</td>
<td>-</td>
<td title="R1.F2.B15">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[9]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R1.F0.B14">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[3]</a>
</td>
<td>-</td>
<td title="R1.F2.B14">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R1.F0.B13">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[2]</a>
</td>
<td>-</td>
<td title="R1.F2.B13">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R1.F0.B12">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[1]</a>
</td>
<td>-</td>
<td title="R1.F2.B12">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td title="R1.F0.B9">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[0]</a>
</td>
<td>-</td>
<td title="R1.F2.B9">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td title="R1.F0.B7">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[6]</a>
</td>
<td>-</td>
<td title="R1.F2.B7">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[7]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R1.F0.B6">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[6]</a>
</td>
<td>-</td>
<td title="R1.F2.B6">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[7]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R1.F0.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[5]</a>
</td>
<td>-</td>
<td title="R1.F2.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[8]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R1.F0.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[5]</a>
</td>
<td>-</td>
<td title="R1.F2.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[8]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R1.F0.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[10]</a>
</td>
<td>-</td>
<td title="R1.F2.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[10]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R1.F0.B2">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[11]</a>
</td>
<td>-</td>
<td title="R1.F2.B2">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[11]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R1.F0.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[12]</a>
</td>
<td>-</td>
<td title="R1.F2.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[12]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R1.F0.B0">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30[13]</a>
</td>
<td>-</td>
<td title="R1.F2.B0">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31[13]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R2</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R2.F0.B79">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B79">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[14]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td title="R2.F0.B77">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B77">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[4]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td title="R2.F0.B75">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B75">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[9]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R2.F0.B74">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B74">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[3]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R2.F0.B73">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B73">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[2]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R2.F0.B72">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B72">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[1]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R2.F0.B69">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B69">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td title="R2.F0.B67">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B67">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[7]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R2.F0.B66">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B66">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[7]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R2.F0.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[8]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R2.F0.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[8]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R2.F0.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[10]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R2.F0.B62">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B62">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[11]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R2.F0.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[12]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R2.F0.B60">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B60">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17[13]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R2.F0.B59">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B59">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[14]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td title="R2.F0.B57">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B57">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[4]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td title="R2.F0.B55">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B55">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[9]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R2.F0.B54">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B54">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[3]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R2.F0.B53">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B53">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[2]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R2.F0.B52">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B52">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td title="R2.F0.B49">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B49">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td title="R2.F0.B47">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B47">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R2.F0.B46">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B46">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[7]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R2.F0.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[8]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R2.F0.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R2.F0.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[10]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R2.F0.B42">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B42">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[11]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R2.F0.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[12]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R2.F0.B40">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B40">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19[13]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R2.F0.B39">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B39">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[14]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td title="R2.F0.B37">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B37">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td title="R2.F0.B35">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B35">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[9]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R2.F0.B34">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B34">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[3]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R2.F0.B33">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B33">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[2]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R2.F0.B32">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B32">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td title="R2.F0.B29">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B29">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td title="R2.F0.B27">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B27">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R2.F0.B26">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B26">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[7]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R2.F0.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[8]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R2.F0.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[8]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R2.F0.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[10]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R2.F0.B22">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B22">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[11]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R2.F0.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[12]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R2.F0.B20">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B20">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21[13]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R2.F0.B19">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B19">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[14]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td title="R2.F0.B17">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B17">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td title="R2.F0.B15">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B15">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[9]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R2.F0.B14">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B14">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R2.F0.B13">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B13">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R2.F0.B12">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B12">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td title="R2.F0.B9">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B9">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td title="R2.F0.B7">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B7">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[7]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R2.F0.B6">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B6">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[7]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R2.F0.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[8]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R2.F0.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[8]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R2.F0.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[10]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R2.F0.B2">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B2">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[11]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R2.F0.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[12]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R2.F0.B0">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B0">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23[13]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R3</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R3.F0.B79">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B79">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[14]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td title="R3.F0.B77">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B77">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[4]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td title="R3.F0.B75">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B75">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[9]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R3.F0.B74">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B74">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[3]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R3.F0.B73">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B73">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[2]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R3.F0.B72">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B72">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[1]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R3.F0.B69">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B69">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td title="R3.F0.B67">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B67">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[7]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R3.F0.B66">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B66">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[7]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R3.F0.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[8]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R3.F0.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[8]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R3.F0.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[10]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R3.F0.B62">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B62">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[11]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R3.F0.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[12]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R3.F0.B60">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B60">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9[13]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R3.F0.B59">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B59">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[14]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td title="R3.F0.B57">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B57">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[4]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td title="R3.F0.B55">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B55">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[9]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R3.F0.B54">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B54">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[3]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R3.F0.B53">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B53">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[2]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R3.F0.B52">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B52">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td title="R3.F0.B49">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B49">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td title="R3.F0.B47">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B47">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R3.F0.B46">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B46">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[7]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R3.F0.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[8]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R3.F0.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R3.F0.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[10]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R3.F0.B42">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B42">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[11]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R3.F0.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[12]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R3.F0.B40">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B40">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11[13]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R3.F0.B39">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B39">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[14]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td title="R3.F0.B37">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B37">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td title="R3.F0.B35">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B35">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[9]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R3.F0.B34">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B34">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[3]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R3.F0.B33">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B33">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[2]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R3.F0.B32">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B32">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td title="R3.F0.B29">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B29">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td title="R3.F0.B27">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B27">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R3.F0.B26">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B26">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[7]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R3.F0.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[8]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R3.F0.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[8]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R3.F0.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[10]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R3.F0.B22">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B22">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[11]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R3.F0.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[12]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R3.F0.B20">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B20">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13[13]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R3.F0.B19">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B19">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[14]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td title="R3.F0.B17">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B17">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td title="R3.F0.B15">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B15">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[9]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R3.F0.B14">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B14">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R3.F0.B13">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B13">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R3.F0.B12">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B12">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td title="R3.F0.B9">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B9">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td title="R3.F0.B7">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B7">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[7]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R3.F0.B6">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B6">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[7]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R3.F0.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[8]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R3.F0.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[8]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R3.F0.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[10]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R3.F0.B2">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B2">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[11]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R3.F0.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[12]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R3.F0.B0">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B0">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15[13]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R4</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R4.F0.B79">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B79">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[14]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td title="R4.F0.B77">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B77">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[4]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td title="R4.F0.B75">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B75">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[9]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R4.F0.B74">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B74">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[3]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R4.F0.B73">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B73">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[2]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R4.F0.B72">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B72">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[1]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R4.F0.B69">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B69">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td title="R4.F0.B67">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B67">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[7]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R4.F0.B66">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B66">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[7]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R4.F0.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[8]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R4.F0.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[8]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R4.F0.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[10]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R4.F0.B62">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B62">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[11]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R4.F0.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[12]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R4.F0.B60">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B60">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1[13]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R4.F0.B59">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B59">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[14]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td title="R4.F0.B57">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B57">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[4]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td title="R4.F0.B55">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B55">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[9]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R4.F0.B54">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B54">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[3]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R4.F0.B53">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B53">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[2]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R4.F0.B52">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B52">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td title="R4.F0.B49">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B49">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td title="R4.F0.B47">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B47">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R4.F0.B46">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B46">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[7]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R4.F0.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[8]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R4.F0.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R4.F0.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[10]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R4.F0.B42">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B42">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[11]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R4.F0.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[12]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R4.F0.B40">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B40">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3[13]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R4.F0.B39">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B39">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[14]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td title="R4.F0.B37">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B37">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td title="R4.F0.B35">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B35">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[9]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R4.F0.B34">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B34">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[3]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R4.F0.B33">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B33">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[2]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R4.F0.B32">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B32">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td title="R4.F0.B29">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B29">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td title="R4.F0.B27">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B27">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R4.F0.B26">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B26">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[7]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R4.F0.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[8]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R4.F0.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[8]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R4.F0.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[10]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R4.F0.B22">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B22">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[11]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R4.F0.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[12]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R4.F0.B20">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B20">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5[13]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R4.F0.B19">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B19">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[14]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td title="R4.F0.B17">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B17">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td title="R4.F0.B15">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B15">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[9]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R4.F0.B14">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B14">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R4.F0.B13">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B13">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R4.F0.B12">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B12">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td title="R4.F0.B9">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B9">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[0]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td title="R4.F0.B7">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B7">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[7]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R4.F0.B6">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B6">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[7]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R4.F0.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[8]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R4.F0.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[8]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R4.F0.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[10]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R4.F0.B2">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B2">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[11]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R4.F0.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[12]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R4.F0.B0">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B0">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7[13]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R5</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R6</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R7</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R8</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R9</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R10</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R11</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R12</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R13</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B68</td>
<td title="R13.F0.B68">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[4]</a>
</td>
<td>-</td>
<td title="R13.F2.B68">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[4]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td title="R13.F0.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[3]</a>
</td>
<td>-</td>
<td title="R13.F2.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[3]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R13.F0.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[2]</a>
</td>
<td>-</td>
<td title="R13.F2.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[2]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R13.F0.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[1]</a>
</td>
<td>-</td>
<td title="R13.F2.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td title="R13.F0.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8[0]</a>
</td>
<td>-</td>
<td title="R13.F2.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td title="R13.F0.B48">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[4]</a>
</td>
<td>-</td>
<td title="R13.F2.B48">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[4]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td title="R13.F0.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[3]</a>
</td>
<td>-</td>
<td title="R13.F2.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R13.F0.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[2]</a>
</td>
<td>-</td>
<td title="R13.F2.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[2]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R13.F0.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[1]</a>
</td>
<td>-</td>
<td title="R13.F2.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td title="R13.F0.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9[0]</a>
</td>
<td>-</td>
<td title="R13.F2.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11[0]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R13.F0.B28">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[4]</a>
</td>
<td>-</td>
<td title="R13.F2.B28">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td title="R13.F0.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[3]</a>
</td>
<td>-</td>
<td title="R13.F2.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R13.F0.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[2]</a>
</td>
<td>-</td>
<td title="R13.F2.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[2]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R13.F0.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[1]</a>
</td>
<td>-</td>
<td title="R13.F2.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td title="R13.F0.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12[0]</a>
</td>
<td>-</td>
<td title="R13.F2.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14[0]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R13.F0.B8">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[4]</a>
</td>
<td>-</td>
<td title="R13.F2.B8">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[4]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td title="R13.F0.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[3]</a>
</td>
<td>-</td>
<td title="R13.F2.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R13.F0.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[2]</a>
</td>
<td>-</td>
<td title="R13.F2.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R13.F0.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[1]</a>
</td>
<td>-</td>
<td title="R13.F2.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td title="R13.F0.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13[0]</a>
</td>
<td>-</td>
<td title="R13.F2.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_T rect R14</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B68</td>
<td title="R14.F0.B68">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[4]</a>
</td>
<td>-</td>
<td title="R14.F2.B68">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[4]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td title="R14.F0.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[3]</a>
</td>
<td>-</td>
<td title="R14.F2.B65">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[3]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R14.F0.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[2]</a>
</td>
<td>-</td>
<td title="R14.F2.B64">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[2]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R14.F0.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[1]</a>
</td>
<td>-</td>
<td title="R14.F2.B63">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td title="R14.F0.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0[0]</a>
</td>
<td>-</td>
<td title="R14.F2.B61">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td title="R14.F0.B48">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[4]</a>
</td>
<td>-</td>
<td title="R14.F2.B48">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[4]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td title="R14.F0.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[3]</a>
</td>
<td>-</td>
<td title="R14.F2.B45">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R14.F0.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[2]</a>
</td>
<td>-</td>
<td title="R14.F2.B44">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[2]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R14.F0.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[1]</a>
</td>
<td>-</td>
<td title="R14.F2.B43">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td title="R14.F0.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1[0]</a>
</td>
<td>-</td>
<td title="R14.F2.B41">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3[0]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R14.F0.B28">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[4]</a>
</td>
<td>-</td>
<td title="R14.F2.B28">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td title="R14.F0.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[3]</a>
</td>
<td>-</td>
<td title="R14.F2.B25">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R14.F0.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[2]</a>
</td>
<td>-</td>
<td title="R14.F2.B24">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[2]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R14.F0.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[1]</a>
</td>
<td>-</td>
<td title="R14.F2.B23">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td title="R14.F0.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4[0]</a>
</td>
<td>-</td>
<td title="R14.F2.B21">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6[0]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R14.F0.B8">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[4]</a>
</td>
<td>-</td>
<td title="R14.F2.B8">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[4]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td title="R14.F0.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[3]</a>
</td>
<td>-</td>
<td title="R14.F2.B5">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R14.F0.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[2]</a>
</td>
<td>-</td>
<td title="R14.F2.B4">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R14.F0.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[1]</a>
</td>
<td>-</td>
<td title="R14.F2.B3">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td title="R14.F0.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5[0]</a>
</td>
<td>-</td>
<td title="R14.F2.B1">
<a href="#tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB0">CLK_IOB:BUF.GIOB0</th>
<th>14.F0.B68</th>
<th>14.F0.B65</th>
<th>14.F0.B64</th>
<th>14.F0.B63</th>
<th>14.F0.B61</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB1">CLK_IOB:BUF.GIOB1</th>
<th>14.F0.B48</th>
<th>14.F0.B45</th>
<th>14.F0.B44</th>
<th>14.F0.B43</th>
<th>14.F0.B41</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB10">CLK_IOB:BUF.GIOB10</th>
<th>13.F2.B68</th>
<th>13.F2.B65</th>
<th>13.F2.B64</th>
<th>13.F2.B63</th>
<th>13.F2.B61</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB11">CLK_IOB:BUF.GIOB11</th>
<th>13.F2.B48</th>
<th>13.F2.B45</th>
<th>13.F2.B44</th>
<th>13.F2.B43</th>
<th>13.F2.B41</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB12">CLK_IOB:BUF.GIOB12</th>
<th>13.F0.B28</th>
<th>13.F0.B25</th>
<th>13.F0.B24</th>
<th>13.F0.B23</th>
<th>13.F0.B21</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB13">CLK_IOB:BUF.GIOB13</th>
<th>13.F0.B8</th>
<th>13.F0.B5</th>
<th>13.F0.B4</th>
<th>13.F0.B3</th>
<th>13.F0.B1</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB14">CLK_IOB:BUF.GIOB14</th>
<th>13.F2.B28</th>
<th>13.F2.B25</th>
<th>13.F2.B24</th>
<th>13.F2.B23</th>
<th>13.F2.B21</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB15">CLK_IOB:BUF.GIOB15</th>
<th>13.F2.B8</th>
<th>13.F2.B5</th>
<th>13.F2.B4</th>
<th>13.F2.B3</th>
<th>13.F2.B1</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB2">CLK_IOB:BUF.GIOB2</th>
<th>14.F2.B68</th>
<th>14.F2.B65</th>
<th>14.F2.B64</th>
<th>14.F2.B63</th>
<th>14.F2.B61</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB3">CLK_IOB:BUF.GIOB3</th>
<th>14.F2.B48</th>
<th>14.F2.B45</th>
<th>14.F2.B44</th>
<th>14.F2.B43</th>
<th>14.F2.B41</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB4">CLK_IOB:BUF.GIOB4</th>
<th>14.F0.B28</th>
<th>14.F0.B25</th>
<th>14.F0.B24</th>
<th>14.F0.B23</th>
<th>14.F0.B21</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB5">CLK_IOB:BUF.GIOB5</th>
<th>14.F0.B8</th>
<th>14.F0.B5</th>
<th>14.F0.B4</th>
<th>14.F0.B3</th>
<th>14.F0.B1</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB6">CLK_IOB:BUF.GIOB6</th>
<th>14.F2.B28</th>
<th>14.F2.B25</th>
<th>14.F2.B24</th>
<th>14.F2.B23</th>
<th>14.F2.B21</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB7">CLK_IOB:BUF.GIOB7</th>
<th>14.F2.B8</th>
<th>14.F2.B5</th>
<th>14.F2.B4</th>
<th>14.F2.B3</th>
<th>14.F2.B1</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB8">CLK_IOB:BUF.GIOB8</th>
<th>13.F0.B68</th>
<th>13.F0.B65</th>
<th>13.F0.B64</th>
<th>13.F0.B63</th>
<th>13.F0.B61</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:BUF.GIOB9">CLK_IOB:BUF.GIOB9</th>
<th>13.F0.B48</th>
<th>13.F0.B45</th>
<th>13.F0.B44</th>
<th>13.F0.B43</th>
<th>13.F0.B41</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS0">CLK_IOB:MUX.MUXBUS0</th>
<th>4.F0.B79</th>
<th>4.F0.B60</th>
<th>4.F0.B61</th>
<th>4.F0.B62</th>
<th>4.F0.B63</th>
<th>4.F0.B75</th>
<th>4.F2.B64</th>
<th>4.F2.B66</th>
<th>4.F0.B66</th>
<th>4.F0.B65</th>
<th>4.F0.B77</th>
<th>4.F0.B74</th>
<th>4.F0.B73</th>
<th>4.F0.B72</th>
<th>4.F0.B69</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS1">CLK_IOB:MUX.MUXBUS1</th>
<th>4.F2.B79</th>
<th>4.F2.B60</th>
<th>4.F2.B61</th>
<th>4.F2.B62</th>
<th>4.F2.B63</th>
<th>4.F2.B75</th>
<th>4.F2.B65</th>
<th>4.F2.B67</th>
<th>4.F0.B67</th>
<th>4.F0.B64</th>
<th>4.F2.B77</th>
<th>4.F2.B74</th>
<th>4.F2.B73</th>
<th>4.F2.B72</th>
<th>4.F2.B69</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS10">CLK_IOB:MUX.MUXBUS10</th>
<th>3.F0.B59</th>
<th>3.F0.B40</th>
<th>3.F0.B41</th>
<th>3.F0.B42</th>
<th>3.F0.B43</th>
<th>3.F0.B55</th>
<th>3.F2.B44</th>
<th>3.F2.B46</th>
<th>3.F0.B46</th>
<th>3.F0.B45</th>
<th>3.F0.B57</th>
<th>3.F0.B54</th>
<th>3.F0.B53</th>
<th>3.F0.B52</th>
<th>3.F0.B49</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS11">CLK_IOB:MUX.MUXBUS11</th>
<th>3.F2.B59</th>
<th>3.F2.B40</th>
<th>3.F2.B41</th>
<th>3.F2.B42</th>
<th>3.F2.B43</th>
<th>3.F2.B55</th>
<th>3.F2.B45</th>
<th>3.F2.B47</th>
<th>3.F0.B47</th>
<th>3.F0.B44</th>
<th>3.F2.B57</th>
<th>3.F2.B54</th>
<th>3.F2.B53</th>
<th>3.F2.B52</th>
<th>3.F2.B49</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS12">CLK_IOB:MUX.MUXBUS12</th>
<th>3.F0.B39</th>
<th>3.F0.B20</th>
<th>3.F0.B21</th>
<th>3.F0.B22</th>
<th>3.F0.B23</th>
<th>3.F0.B35</th>
<th>3.F2.B24</th>
<th>3.F2.B26</th>
<th>3.F0.B26</th>
<th>3.F0.B25</th>
<th>3.F0.B37</th>
<th>3.F0.B34</th>
<th>3.F0.B33</th>
<th>3.F0.B32</th>
<th>3.F0.B29</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS13">CLK_IOB:MUX.MUXBUS13</th>
<th>3.F2.B39</th>
<th>3.F2.B20</th>
<th>3.F2.B21</th>
<th>3.F2.B22</th>
<th>3.F2.B23</th>
<th>3.F2.B35</th>
<th>3.F2.B25</th>
<th>3.F2.B27</th>
<th>3.F0.B27</th>
<th>3.F0.B24</th>
<th>3.F2.B37</th>
<th>3.F2.B34</th>
<th>3.F2.B33</th>
<th>3.F2.B32</th>
<th>3.F2.B29</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS14">CLK_IOB:MUX.MUXBUS14</th>
<th>3.F0.B19</th>
<th>3.F0.B0</th>
<th>3.F0.B1</th>
<th>3.F0.B2</th>
<th>3.F0.B3</th>
<th>3.F0.B15</th>
<th>3.F2.B4</th>
<th>3.F2.B6</th>
<th>3.F0.B6</th>
<th>3.F0.B5</th>
<th>3.F0.B17</th>
<th>3.F0.B14</th>
<th>3.F0.B13</th>
<th>3.F0.B12</th>
<th>3.F0.B9</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS15">CLK_IOB:MUX.MUXBUS15</th>
<th>3.F2.B19</th>
<th>3.F2.B0</th>
<th>3.F2.B1</th>
<th>3.F2.B2</th>
<th>3.F2.B3</th>
<th>3.F2.B15</th>
<th>3.F2.B5</th>
<th>3.F2.B7</th>
<th>3.F0.B7</th>
<th>3.F0.B4</th>
<th>3.F2.B17</th>
<th>3.F2.B14</th>
<th>3.F2.B13</th>
<th>3.F2.B12</th>
<th>3.F2.B9</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS16">CLK_IOB:MUX.MUXBUS16</th>
<th>2.F0.B79</th>
<th>2.F0.B60</th>
<th>2.F0.B61</th>
<th>2.F0.B62</th>
<th>2.F0.B63</th>
<th>2.F0.B75</th>
<th>2.F2.B64</th>
<th>2.F2.B66</th>
<th>2.F0.B66</th>
<th>2.F0.B65</th>
<th>2.F0.B77</th>
<th>2.F0.B74</th>
<th>2.F0.B73</th>
<th>2.F0.B72</th>
<th>2.F0.B69</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS17">CLK_IOB:MUX.MUXBUS17</th>
<th>2.F2.B79</th>
<th>2.F2.B60</th>
<th>2.F2.B61</th>
<th>2.F2.B62</th>
<th>2.F2.B63</th>
<th>2.F2.B75</th>
<th>2.F2.B65</th>
<th>2.F2.B67</th>
<th>2.F0.B67</th>
<th>2.F0.B64</th>
<th>2.F2.B77</th>
<th>2.F2.B74</th>
<th>2.F2.B73</th>
<th>2.F2.B72</th>
<th>2.F2.B69</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS18">CLK_IOB:MUX.MUXBUS18</th>
<th>2.F0.B59</th>
<th>2.F0.B40</th>
<th>2.F0.B41</th>
<th>2.F0.B42</th>
<th>2.F0.B43</th>
<th>2.F0.B55</th>
<th>2.F2.B44</th>
<th>2.F2.B46</th>
<th>2.F0.B46</th>
<th>2.F0.B45</th>
<th>2.F0.B57</th>
<th>2.F0.B54</th>
<th>2.F0.B53</th>
<th>2.F0.B52</th>
<th>2.F0.B49</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS19">CLK_IOB:MUX.MUXBUS19</th>
<th>2.F2.B59</th>
<th>2.F2.B40</th>
<th>2.F2.B41</th>
<th>2.F2.B42</th>
<th>2.F2.B43</th>
<th>2.F2.B55</th>
<th>2.F2.B45</th>
<th>2.F2.B47</th>
<th>2.F0.B47</th>
<th>2.F0.B44</th>
<th>2.F2.B57</th>
<th>2.F2.B54</th>
<th>2.F2.B53</th>
<th>2.F2.B52</th>
<th>2.F2.B49</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS2">CLK_IOB:MUX.MUXBUS2</th>
<th>4.F0.B59</th>
<th>4.F0.B40</th>
<th>4.F0.B41</th>
<th>4.F0.B42</th>
<th>4.F0.B43</th>
<th>4.F0.B55</th>
<th>4.F2.B44</th>
<th>4.F2.B46</th>
<th>4.F0.B46</th>
<th>4.F0.B45</th>
<th>4.F0.B57</th>
<th>4.F0.B54</th>
<th>4.F0.B53</th>
<th>4.F0.B52</th>
<th>4.F0.B49</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS20">CLK_IOB:MUX.MUXBUS20</th>
<th>2.F0.B39</th>
<th>2.F0.B20</th>
<th>2.F0.B21</th>
<th>2.F0.B22</th>
<th>2.F0.B23</th>
<th>2.F0.B35</th>
<th>2.F2.B24</th>
<th>2.F2.B26</th>
<th>2.F0.B26</th>
<th>2.F0.B25</th>
<th>2.F0.B37</th>
<th>2.F0.B34</th>
<th>2.F0.B33</th>
<th>2.F0.B32</th>
<th>2.F0.B29</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS21">CLK_IOB:MUX.MUXBUS21</th>
<th>2.F2.B39</th>
<th>2.F2.B20</th>
<th>2.F2.B21</th>
<th>2.F2.B22</th>
<th>2.F2.B23</th>
<th>2.F2.B35</th>
<th>2.F2.B25</th>
<th>2.F2.B27</th>
<th>2.F0.B27</th>
<th>2.F0.B24</th>
<th>2.F2.B37</th>
<th>2.F2.B34</th>
<th>2.F2.B33</th>
<th>2.F2.B32</th>
<th>2.F2.B29</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS22">CLK_IOB:MUX.MUXBUS22</th>
<th>2.F0.B19</th>
<th>2.F0.B0</th>
<th>2.F0.B1</th>
<th>2.F0.B2</th>
<th>2.F0.B3</th>
<th>2.F0.B15</th>
<th>2.F2.B4</th>
<th>2.F2.B6</th>
<th>2.F0.B6</th>
<th>2.F0.B5</th>
<th>2.F0.B17</th>
<th>2.F0.B14</th>
<th>2.F0.B13</th>
<th>2.F0.B12</th>
<th>2.F0.B9</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS23">CLK_IOB:MUX.MUXBUS23</th>
<th>2.F2.B19</th>
<th>2.F2.B0</th>
<th>2.F2.B1</th>
<th>2.F2.B2</th>
<th>2.F2.B3</th>
<th>2.F2.B15</th>
<th>2.F2.B5</th>
<th>2.F2.B7</th>
<th>2.F0.B7</th>
<th>2.F0.B4</th>
<th>2.F2.B17</th>
<th>2.F2.B14</th>
<th>2.F2.B13</th>
<th>2.F2.B12</th>
<th>2.F2.B9</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS24">CLK_IOB:MUX.MUXBUS24</th>
<th>1.F0.B79</th>
<th>1.F0.B60</th>
<th>1.F0.B61</th>
<th>1.F0.B62</th>
<th>1.F0.B63</th>
<th>1.F0.B75</th>
<th>1.F2.B64</th>
<th>1.F2.B66</th>
<th>1.F0.B66</th>
<th>1.F0.B65</th>
<th>1.F0.B77</th>
<th>1.F0.B74</th>
<th>1.F0.B73</th>
<th>1.F0.B72</th>
<th>1.F0.B69</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS25">CLK_IOB:MUX.MUXBUS25</th>
<th>1.F2.B79</th>
<th>1.F2.B60</th>
<th>1.F2.B61</th>
<th>1.F2.B62</th>
<th>1.F2.B63</th>
<th>1.F2.B75</th>
<th>1.F2.B65</th>
<th>1.F2.B67</th>
<th>1.F0.B67</th>
<th>1.F0.B64</th>
<th>1.F2.B77</th>
<th>1.F2.B74</th>
<th>1.F2.B73</th>
<th>1.F2.B72</th>
<th>1.F2.B69</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS26">CLK_IOB:MUX.MUXBUS26</th>
<th>1.F0.B59</th>
<th>1.F0.B40</th>
<th>1.F0.B41</th>
<th>1.F0.B42</th>
<th>1.F0.B43</th>
<th>1.F0.B55</th>
<th>1.F2.B44</th>
<th>1.F2.B46</th>
<th>1.F0.B46</th>
<th>1.F0.B45</th>
<th>1.F0.B57</th>
<th>1.F0.B54</th>
<th>1.F0.B53</th>
<th>1.F0.B52</th>
<th>1.F0.B49</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS27">CLK_IOB:MUX.MUXBUS27</th>
<th>1.F2.B59</th>
<th>1.F2.B40</th>
<th>1.F2.B41</th>
<th>1.F2.B42</th>
<th>1.F2.B43</th>
<th>1.F2.B55</th>
<th>1.F2.B45</th>
<th>1.F2.B47</th>
<th>1.F0.B47</th>
<th>1.F0.B44</th>
<th>1.F2.B57</th>
<th>1.F2.B54</th>
<th>1.F2.B53</th>
<th>1.F2.B52</th>
<th>1.F2.B49</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS28">CLK_IOB:MUX.MUXBUS28</th>
<th>1.F0.B39</th>
<th>1.F0.B20</th>
<th>1.F0.B21</th>
<th>1.F0.B22</th>
<th>1.F0.B23</th>
<th>1.F0.B35</th>
<th>1.F2.B24</th>
<th>1.F2.B26</th>
<th>1.F0.B26</th>
<th>1.F0.B25</th>
<th>1.F0.B37</th>
<th>1.F0.B34</th>
<th>1.F0.B33</th>
<th>1.F0.B32</th>
<th>1.F0.B29</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS29">CLK_IOB:MUX.MUXBUS29</th>
<th>1.F2.B39</th>
<th>1.F2.B20</th>
<th>1.F2.B21</th>
<th>1.F2.B22</th>
<th>1.F2.B23</th>
<th>1.F2.B35</th>
<th>1.F2.B25</th>
<th>1.F2.B27</th>
<th>1.F0.B27</th>
<th>1.F0.B24</th>
<th>1.F2.B37</th>
<th>1.F2.B34</th>
<th>1.F2.B33</th>
<th>1.F2.B32</th>
<th>1.F2.B29</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS3">CLK_IOB:MUX.MUXBUS3</th>
<th>4.F2.B59</th>
<th>4.F2.B40</th>
<th>4.F2.B41</th>
<th>4.F2.B42</th>
<th>4.F2.B43</th>
<th>4.F2.B55</th>
<th>4.F2.B45</th>
<th>4.F2.B47</th>
<th>4.F0.B47</th>
<th>4.F0.B44</th>
<th>4.F2.B57</th>
<th>4.F2.B54</th>
<th>4.F2.B53</th>
<th>4.F2.B52</th>
<th>4.F2.B49</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS30">CLK_IOB:MUX.MUXBUS30</th>
<th>1.F0.B19</th>
<th>1.F0.B0</th>
<th>1.F0.B1</th>
<th>1.F0.B2</th>
<th>1.F0.B3</th>
<th>1.F0.B15</th>
<th>1.F2.B4</th>
<th>1.F2.B6</th>
<th>1.F0.B6</th>
<th>1.F0.B5</th>
<th>1.F0.B17</th>
<th>1.F0.B14</th>
<th>1.F0.B13</th>
<th>1.F0.B12</th>
<th>1.F0.B9</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS31">CLK_IOB:MUX.MUXBUS31</th>
<th>1.F2.B19</th>
<th>1.F2.B0</th>
<th>1.F2.B1</th>
<th>1.F2.B2</th>
<th>1.F2.B3</th>
<th>1.F2.B15</th>
<th>1.F2.B5</th>
<th>1.F2.B7</th>
<th>1.F0.B7</th>
<th>1.F0.B4</th>
<th>1.F2.B17</th>
<th>1.F2.B14</th>
<th>1.F2.B13</th>
<th>1.F2.B12</th>
<th>1.F2.B9</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS4">CLK_IOB:MUX.MUXBUS4</th>
<th>4.F0.B39</th>
<th>4.F0.B20</th>
<th>4.F0.B21</th>
<th>4.F0.B22</th>
<th>4.F0.B23</th>
<th>4.F0.B35</th>
<th>4.F2.B24</th>
<th>4.F2.B26</th>
<th>4.F0.B26</th>
<th>4.F0.B25</th>
<th>4.F0.B37</th>
<th>4.F0.B34</th>
<th>4.F0.B33</th>
<th>4.F0.B32</th>
<th>4.F0.B29</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS5">CLK_IOB:MUX.MUXBUS5</th>
<th>4.F2.B39</th>
<th>4.F2.B20</th>
<th>4.F2.B21</th>
<th>4.F2.B22</th>
<th>4.F2.B23</th>
<th>4.F2.B35</th>
<th>4.F2.B25</th>
<th>4.F2.B27</th>
<th>4.F0.B27</th>
<th>4.F0.B24</th>
<th>4.F2.B37</th>
<th>4.F2.B34</th>
<th>4.F2.B33</th>
<th>4.F2.B32</th>
<th>4.F2.B29</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS6">CLK_IOB:MUX.MUXBUS6</th>
<th>4.F0.B19</th>
<th>4.F0.B0</th>
<th>4.F0.B1</th>
<th>4.F0.B2</th>
<th>4.F0.B3</th>
<th>4.F0.B15</th>
<th>4.F2.B4</th>
<th>4.F2.B6</th>
<th>4.F0.B6</th>
<th>4.F0.B5</th>
<th>4.F0.B17</th>
<th>4.F0.B14</th>
<th>4.F0.B13</th>
<th>4.F0.B12</th>
<th>4.F0.B9</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS7">CLK_IOB:MUX.MUXBUS7</th>
<th>4.F2.B19</th>
<th>4.F2.B0</th>
<th>4.F2.B1</th>
<th>4.F2.B2</th>
<th>4.F2.B3</th>
<th>4.F2.B15</th>
<th>4.F2.B5</th>
<th>4.F2.B7</th>
<th>4.F0.B7</th>
<th>4.F0.B4</th>
<th>4.F2.B17</th>
<th>4.F2.B14</th>
<th>4.F2.B13</th>
<th>4.F2.B12</th>
<th>4.F2.B9</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS8">CLK_IOB:MUX.MUXBUS8</th>
<th>3.F0.B79</th>
<th>3.F0.B60</th>
<th>3.F0.B61</th>
<th>3.F0.B62</th>
<th>3.F0.B63</th>
<th>3.F0.B75</th>
<th>3.F2.B64</th>
<th>3.F2.B66</th>
<th>3.F0.B66</th>
<th>3.F0.B65</th>
<th>3.F0.B77</th>
<th>3.F0.B74</th>
<th>3.F0.B73</th>
<th>3.F0.B72</th>
<th>3.F0.B69</th>
</tr>

<tr><th id="tile-virtex4-CLK_IOB_T-CLK_IOB:MUX.MUXBUS9">CLK_IOB:MUX.MUXBUS9</th>
<th>3.F2.B79</th>
<th>3.F2.B60</th>
<th>3.F2.B61</th>
<th>3.F2.B62</th>
<th>3.F2.B63</th>
<th>3.F2.B75</th>
<th>3.F2.B65</th>
<th>3.F2.B67</th>
<th>3.F0.B67</th>
<th>3.F0.B64</th>
<th>3.F2.B77</th>
<th>3.F2.B74</th>
<th>3.F2.B73</th>
<th>3.F2.B72</th>
<th>3.F2.B69</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>GIOB0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB12</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB13</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB10</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB14</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>GIOB15</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PASS</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_dcm_b"><a class="header" href="#tile-clk_dcm_b">Tile CLK_DCM_B</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clk_dcm"><a class="header" href="#bel-clk_dcm">Bel CLK_DCM</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_B bel CLK_DCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_B rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_B rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_B rect R2</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R2.F0.B79">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B79">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R2.F0.B78">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B78">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R2.F0.B77">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[8]</a>
</td>
<td>-</td>
<td title="R2.F2.B77">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R2.F0.B76">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[7]</a>
</td>
<td>-</td>
<td title="R2.F2.B76">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R2.F0.B75">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B75">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R2.F0.B74">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B74">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R2.F0.B73">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B73">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[12]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R2.F0.B72">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B72">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[13]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R2.F0.B71">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B71">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[14]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R2.F0.B70">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[15]</a>
</td>
<td>-</td>
<td title="R2.F2.B70">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[15]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td title="R2.F0.B68">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B68">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[4]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R2.F0.B67">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B67">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[11]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R2.F0.B66">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[16]</a>
</td>
<td>-</td>
<td title="R2.F2.B66">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[16]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R2.F0.B65">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B65">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[3]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R2.F0.B64">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B64">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[2]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R2.F0.B63">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B63">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td title="R2.F0.B60">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B60">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[0]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R2.F0.B59">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B59">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[10]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R2.F0.B58">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B58">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[9]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R2.F0.B57">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[8]</a>
</td>
<td>-</td>
<td title="R2.F2.B57">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[8]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R2.F0.B56">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[7]</a>
</td>
<td>-</td>
<td title="R2.F2.B56">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[7]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R2.F0.B55">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B55">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[6]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R2.F0.B54">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B54">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[5]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R2.F0.B53">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B53">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[12]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R2.F0.B52">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B52">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[13]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R2.F0.B51">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B51">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[14]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R2.F0.B50">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[15]</a>
</td>
<td>-</td>
<td title="R2.F2.B50">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[15]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td title="R2.F0.B48">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B48">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[4]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R2.F0.B47">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B47">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[11]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R2.F0.B46">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[16]</a>
</td>
<td>-</td>
<td title="R2.F2.B46">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[16]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R2.F0.B45">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B45">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R2.F0.B44">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B44">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[2]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R2.F0.B43">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B43">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R2.F0.B40">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B40">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R2.F0.B39">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B39">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[10]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R2.F0.B38">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B38">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[9]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R2.F0.B37">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[8]</a>
</td>
<td>-</td>
<td title="R2.F2.B37">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[8]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R2.F0.B36">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[7]</a>
</td>
<td>-</td>
<td title="R2.F2.B36">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[7]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R2.F0.B35">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B35">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[6]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R2.F0.B34">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B34">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R2.F0.B33">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B33">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[12]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R2.F0.B32">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B32">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[13]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R2.F0.B31">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B31">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[14]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R2.F0.B30">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[15]</a>
</td>
<td>-</td>
<td title="R2.F2.B30">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[15]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R2.F0.B28">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B28">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R2.F0.B27">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B27">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[11]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R2.F0.B26">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[16]</a>
</td>
<td>-</td>
<td title="R2.F2.B26">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[16]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R2.F0.B25">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B25">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R2.F0.B24">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B24">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[2]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R2.F0.B23">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B23">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R2.F0.B20">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B20">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[0]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R2.F0.B19">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B19">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[10]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R2.F0.B18">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B18">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[9]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R2.F0.B17">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[8]</a>
</td>
<td>-</td>
<td title="R2.F2.B17">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[8]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R2.F0.B16">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[7]</a>
</td>
<td>-</td>
<td title="R2.F2.B16">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[7]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R2.F0.B15">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B15">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[6]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R2.F0.B14">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B14">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[5]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R2.F0.B13">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B13">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[12]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R2.F0.B12">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B12">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[13]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R2.F0.B11">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B11">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[14]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R2.F0.B10">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[15]</a>
</td>
<td>-</td>
<td title="R2.F2.B10">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[15]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R2.F0.B8">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B8">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[4]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R2.F0.B7">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B7">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[11]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R2.F0.B6">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[16]</a>
</td>
<td>-</td>
<td title="R2.F2.B6">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[16]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R2.F0.B5">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B5">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R2.F0.B4">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B4">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R2.F0.B3">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B3">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R2.F0.B0">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B0">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_B rect R3</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R3.F0.B79">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B79">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R3.F0.B78">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B78">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R3.F0.B77">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[8]</a>
</td>
<td>-</td>
<td title="R3.F2.B77">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R3.F0.B76">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[7]</a>
</td>
<td>-</td>
<td title="R3.F2.B76">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R3.F0.B75">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B75">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R3.F0.B74">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B74">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R3.F0.B73">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B73">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[12]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R3.F0.B72">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B72">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[13]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R3.F0.B71">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B71">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[14]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R3.F0.B70">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[15]</a>
</td>
<td>-</td>
<td title="R3.F2.B70">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[15]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td title="R3.F0.B68">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B68">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[4]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R3.F0.B67">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B67">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[11]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R3.F0.B66">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[16]</a>
</td>
<td>-</td>
<td title="R3.F2.B66">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[16]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R3.F0.B65">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B65">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[3]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R3.F0.B64">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B64">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[2]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R3.F0.B63">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B63">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td title="R3.F0.B60">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B60">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[0]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R3.F0.B59">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B59">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[10]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R3.F0.B58">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B58">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[9]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R3.F0.B57">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[8]</a>
</td>
<td>-</td>
<td title="R3.F2.B57">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[8]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R3.F0.B56">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[7]</a>
</td>
<td>-</td>
<td title="R3.F2.B56">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[7]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R3.F0.B55">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B55">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[6]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R3.F0.B54">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B54">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[5]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R3.F0.B53">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B53">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[12]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R3.F0.B52">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B52">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[13]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R3.F0.B51">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B51">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[14]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R3.F0.B50">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[15]</a>
</td>
<td>-</td>
<td title="R3.F2.B50">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[15]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td title="R3.F0.B48">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B48">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[4]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R3.F0.B47">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B47">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[11]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R3.F0.B46">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[16]</a>
</td>
<td>-</td>
<td title="R3.F2.B46">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[16]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R3.F0.B45">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B45">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R3.F0.B44">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B44">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[2]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R3.F0.B43">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B43">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R3.F0.B40">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B40">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R3.F0.B39">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B39">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[10]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R3.F0.B38">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B38">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[9]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R3.F0.B37">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[8]</a>
</td>
<td>-</td>
<td title="R3.F2.B37">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[8]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R3.F0.B36">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[7]</a>
</td>
<td>-</td>
<td title="R3.F2.B36">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[7]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R3.F0.B35">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B35">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[6]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R3.F0.B34">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B34">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R3.F0.B33">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B33">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[12]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R3.F0.B32">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B32">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[13]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R3.F0.B31">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B31">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[14]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R3.F0.B30">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[15]</a>
</td>
<td>-</td>
<td title="R3.F2.B30">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[15]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R3.F0.B28">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B28">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R3.F0.B27">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B27">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[11]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R3.F0.B26">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[16]</a>
</td>
<td>-</td>
<td title="R3.F2.B26">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[16]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R3.F0.B25">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B25">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R3.F0.B24">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B24">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[2]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R3.F0.B23">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B23">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R3.F0.B20">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B20">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[0]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R3.F0.B19">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B19">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[10]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R3.F0.B18">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B18">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[9]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R3.F0.B17">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[8]</a>
</td>
<td>-</td>
<td title="R3.F2.B17">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[8]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R3.F0.B16">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[7]</a>
</td>
<td>-</td>
<td title="R3.F2.B16">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[7]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R3.F0.B15">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B15">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[6]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R3.F0.B14">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B14">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[5]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R3.F0.B13">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B13">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[12]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R3.F0.B12">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B12">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[13]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R3.F0.B11">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B11">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[14]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R3.F0.B10">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[15]</a>
</td>
<td>-</td>
<td title="R3.F2.B10">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[15]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R3.F0.B8">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B8">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[4]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R3.F0.B7">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B7">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[11]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R3.F0.B6">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[16]</a>
</td>
<td>-</td>
<td title="R3.F2.B6">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[16]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R3.F0.B5">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B5">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R3.F0.B4">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B4">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R3.F0.B3">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B3">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R3.F0.B0">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B0">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_B rect R4</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R4.F0.B79">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B79">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R4.F0.B78">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B78">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R4.F0.B77">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[8]</a>
</td>
<td>-</td>
<td title="R4.F2.B77">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R4.F0.B76">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[7]</a>
</td>
<td>-</td>
<td title="R4.F2.B76">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R4.F0.B75">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B75">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R4.F0.B74">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B74">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R4.F0.B73">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B73">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[12]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R4.F0.B72">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B72">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[13]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R4.F0.B71">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B71">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[14]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R4.F0.B70">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[15]</a>
</td>
<td>-</td>
<td title="R4.F2.B70">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[15]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td title="R4.F0.B68">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B68">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[4]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R4.F0.B67">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B67">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[11]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R4.F0.B66">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[16]</a>
</td>
<td>-</td>
<td title="R4.F2.B66">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[16]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R4.F0.B65">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B65">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[3]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R4.F0.B64">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B64">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[2]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R4.F0.B63">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B63">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td title="R4.F0.B60">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B60">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[0]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R4.F0.B59">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B59">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[10]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R4.F0.B58">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B58">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[9]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R4.F0.B57">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[8]</a>
</td>
<td>-</td>
<td title="R4.F2.B57">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[8]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R4.F0.B56">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[7]</a>
</td>
<td>-</td>
<td title="R4.F2.B56">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[7]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R4.F0.B55">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B55">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[6]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R4.F0.B54">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B54">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[5]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R4.F0.B53">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B53">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[12]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R4.F0.B52">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B52">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[13]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R4.F0.B51">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B51">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[14]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R4.F0.B50">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[15]</a>
</td>
<td>-</td>
<td title="R4.F2.B50">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[15]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td title="R4.F0.B48">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B48">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[4]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R4.F0.B47">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B47">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[11]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R4.F0.B46">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[16]</a>
</td>
<td>-</td>
<td title="R4.F2.B46">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[16]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R4.F0.B45">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B45">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R4.F0.B44">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B44">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[2]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R4.F0.B43">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B43">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R4.F0.B40">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B40">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R4.F0.B39">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B39">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[10]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R4.F0.B38">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B38">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[9]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R4.F0.B37">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[8]</a>
</td>
<td>-</td>
<td title="R4.F2.B37">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[8]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R4.F0.B36">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[7]</a>
</td>
<td>-</td>
<td title="R4.F2.B36">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[7]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R4.F0.B35">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B35">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[6]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R4.F0.B34">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B34">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R4.F0.B33">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B33">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[12]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R4.F0.B32">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B32">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[13]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R4.F0.B31">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B31">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[14]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R4.F0.B30">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[15]</a>
</td>
<td>-</td>
<td title="R4.F2.B30">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[15]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R4.F0.B28">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B28">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R4.F0.B27">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B27">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[11]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R4.F0.B26">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[16]</a>
</td>
<td>-</td>
<td title="R4.F2.B26">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[16]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R4.F0.B25">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B25">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R4.F0.B24">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B24">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[2]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R4.F0.B23">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B23">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R4.F0.B20">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B20">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[0]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R4.F0.B19">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B19">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[10]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R4.F0.B18">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B18">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[9]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R4.F0.B17">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[8]</a>
</td>
<td>-</td>
<td title="R4.F2.B17">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[8]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R4.F0.B16">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[7]</a>
</td>
<td>-</td>
<td title="R4.F2.B16">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[7]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R4.F0.B15">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B15">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[6]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R4.F0.B14">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B14">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[5]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R4.F0.B13">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B13">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[12]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R4.F0.B12">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B12">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[13]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R4.F0.B11">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B11">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[14]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R4.F0.B10">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[15]</a>
</td>
<td>-</td>
<td title="R4.F2.B10">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[15]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R4.F0.B8">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B8">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[4]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R4.F0.B7">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B7">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[11]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R4.F0.B6">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[16]</a>
</td>
<td>-</td>
<td title="R4.F2.B6">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[16]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R4.F0.B5">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B5">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R4.F0.B4">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B4">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R4.F0.B3">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B3">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R4.F0.B0">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B0">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_B rect R5</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R5.F0.B79">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[10]</a>
</td>
<td>-</td>
<td title="R5.F2.B79">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R5.F0.B78">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[9]</a>
</td>
<td>-</td>
<td title="R5.F2.B78">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R5.F0.B77">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[8]</a>
</td>
<td>-</td>
<td title="R5.F2.B77">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R5.F0.B76">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[7]</a>
</td>
<td>-</td>
<td title="R5.F2.B76">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R5.F0.B75">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[6]</a>
</td>
<td>-</td>
<td title="R5.F2.B75">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R5.F0.B74">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[5]</a>
</td>
<td>-</td>
<td title="R5.F2.B74">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R5.F0.B73">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[12]</a>
</td>
<td>-</td>
<td title="R5.F2.B73">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[12]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R5.F0.B72">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[13]</a>
</td>
<td>-</td>
<td title="R5.F2.B72">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[13]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R5.F0.B71">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[14]</a>
</td>
<td>-</td>
<td title="R5.F2.B71">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[14]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R5.F0.B70">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[15]</a>
</td>
<td>-</td>
<td title="R5.F2.B70">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[15]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td title="R5.F0.B68">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[4]</a>
</td>
<td>-</td>
<td title="R5.F2.B68">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[4]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R5.F0.B67">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[11]</a>
</td>
<td>-</td>
<td title="R5.F2.B67">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[11]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R5.F0.B66">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[16]</a>
</td>
<td>-</td>
<td title="R5.F2.B66">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[16]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R5.F0.B65">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[3]</a>
</td>
<td>-</td>
<td title="R5.F2.B65">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[3]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R5.F0.B64">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[2]</a>
</td>
<td>-</td>
<td title="R5.F2.B64">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[2]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R5.F0.B63">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[1]</a>
</td>
<td>-</td>
<td title="R5.F2.B63">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td title="R5.F0.B60">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[0]</a>
</td>
<td>-</td>
<td title="R5.F2.B60">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[0]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R5.F0.B59">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[10]</a>
</td>
<td>-</td>
<td title="R5.F2.B59">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[10]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R5.F0.B58">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[9]</a>
</td>
<td>-</td>
<td title="R5.F2.B58">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[9]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R5.F0.B57">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[8]</a>
</td>
<td>-</td>
<td title="R5.F2.B57">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[8]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R5.F0.B56">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[7]</a>
</td>
<td>-</td>
<td title="R5.F2.B56">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[7]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R5.F0.B55">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[6]</a>
</td>
<td>-</td>
<td title="R5.F2.B55">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[6]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R5.F0.B54">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[5]</a>
</td>
<td>-</td>
<td title="R5.F2.B54">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[5]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R5.F0.B53">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[12]</a>
</td>
<td>-</td>
<td title="R5.F2.B53">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[12]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R5.F0.B52">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[13]</a>
</td>
<td>-</td>
<td title="R5.F2.B52">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[13]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R5.F0.B51">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[14]</a>
</td>
<td>-</td>
<td title="R5.F2.B51">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[14]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R5.F0.B50">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[15]</a>
</td>
<td>-</td>
<td title="R5.F2.B50">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[15]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td title="R5.F0.B48">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[4]</a>
</td>
<td>-</td>
<td title="R5.F2.B48">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[4]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R5.F0.B47">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[11]</a>
</td>
<td>-</td>
<td title="R5.F2.B47">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[11]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R5.F0.B46">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[16]</a>
</td>
<td>-</td>
<td title="R5.F2.B46">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[16]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R5.F0.B45">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[3]</a>
</td>
<td>-</td>
<td title="R5.F2.B45">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R5.F0.B44">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[2]</a>
</td>
<td>-</td>
<td title="R5.F2.B44">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[2]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R5.F0.B43">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[1]</a>
</td>
<td>-</td>
<td title="R5.F2.B43">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R5.F0.B40">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[0]</a>
</td>
<td>-</td>
<td title="R5.F2.B40">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R5.F0.B39">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[10]</a>
</td>
<td>-</td>
<td title="R5.F2.B39">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[10]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R5.F0.B38">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[9]</a>
</td>
<td>-</td>
<td title="R5.F2.B38">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[9]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R5.F0.B37">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[8]</a>
</td>
<td>-</td>
<td title="R5.F2.B37">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[8]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R5.F0.B36">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[7]</a>
</td>
<td>-</td>
<td title="R5.F2.B36">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[7]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R5.F0.B35">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[6]</a>
</td>
<td>-</td>
<td title="R5.F2.B35">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[6]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R5.F0.B34">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[5]</a>
</td>
<td>-</td>
<td title="R5.F2.B34">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R5.F0.B33">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[12]</a>
</td>
<td>-</td>
<td title="R5.F2.B33">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[12]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R5.F0.B32">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[13]</a>
</td>
<td>-</td>
<td title="R5.F2.B32">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[13]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R5.F0.B31">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[14]</a>
</td>
<td>-</td>
<td title="R5.F2.B31">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[14]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R5.F0.B30">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[15]</a>
</td>
<td>-</td>
<td title="R5.F2.B30">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[15]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R5.F0.B28">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[4]</a>
</td>
<td>-</td>
<td title="R5.F2.B28">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R5.F0.B27">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[11]</a>
</td>
<td>-</td>
<td title="R5.F2.B27">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[11]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R5.F0.B26">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[16]</a>
</td>
<td>-</td>
<td title="R5.F2.B26">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[16]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R5.F0.B25">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[3]</a>
</td>
<td>-</td>
<td title="R5.F2.B25">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R5.F0.B24">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[2]</a>
</td>
<td>-</td>
<td title="R5.F2.B24">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[2]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R5.F0.B23">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[1]</a>
</td>
<td>-</td>
<td title="R5.F2.B23">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R5.F0.B20">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[0]</a>
</td>
<td>-</td>
<td title="R5.F2.B20">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[0]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R5.F0.B19">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[10]</a>
</td>
<td>-</td>
<td title="R5.F2.B19">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[10]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R5.F0.B18">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[9]</a>
</td>
<td>-</td>
<td title="R5.F2.B18">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[9]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R5.F0.B17">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[8]</a>
</td>
<td>-</td>
<td title="R5.F2.B17">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[8]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R5.F0.B16">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[7]</a>
</td>
<td>-</td>
<td title="R5.F2.B16">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[7]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R5.F0.B15">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[6]</a>
</td>
<td>-</td>
<td title="R5.F2.B15">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[6]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R5.F0.B14">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[5]</a>
</td>
<td>-</td>
<td title="R5.F2.B14">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[5]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R5.F0.B13">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[12]</a>
</td>
<td>-</td>
<td title="R5.F2.B13">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[12]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R5.F0.B12">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[13]</a>
</td>
<td>-</td>
<td title="R5.F2.B12">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[13]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R5.F0.B11">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[14]</a>
</td>
<td>-</td>
<td title="R5.F2.B11">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[14]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R5.F0.B10">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[15]</a>
</td>
<td>-</td>
<td title="R5.F2.B10">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[15]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td title="R5.F0.B8">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[4]</a>
</td>
<td>-</td>
<td title="R5.F2.B8">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[4]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R5.F0.B7">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[11]</a>
</td>
<td>-</td>
<td title="R5.F2.B7">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[11]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R5.F0.B6">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[16]</a>
</td>
<td>-</td>
<td title="R5.F2.B6">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[16]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R5.F0.B5">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[3]</a>
</td>
<td>-</td>
<td title="R5.F2.B5">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R5.F0.B4">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[2]</a>
</td>
<td>-</td>
<td title="R5.F2.B4">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R5.F0.B3">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[1]</a>
</td>
<td>-</td>
<td title="R5.F2.B3">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R5.F0.B0">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[0]</a>
</td>
<td>-</td>
<td title="R5.F2.B0">
<a href="#tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0</th>
<th>2.F0.B6</th>
<th>2.F0.B10</th>
<th>2.F0.B11</th>
<th>2.F0.B12</th>
<th>2.F0.B13</th>
<th>2.F0.B7</th>
<th>2.F0.B19</th>
<th>2.F0.B18</th>
<th>2.F0.B17</th>
<th>2.F0.B16</th>
<th>2.F0.B15</th>
<th>2.F0.B14</th>
<th>2.F0.B8</th>
<th>2.F0.B5</th>
<th>2.F0.B4</th>
<th>2.F0.B3</th>
<th>2.F0.B0</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1</th>
<th>2.F2.B6</th>
<th>2.F2.B10</th>
<th>2.F2.B11</th>
<th>2.F2.B12</th>
<th>2.F2.B13</th>
<th>2.F2.B7</th>
<th>2.F2.B19</th>
<th>2.F2.B18</th>
<th>2.F2.B17</th>
<th>2.F2.B16</th>
<th>2.F2.B15</th>
<th>2.F2.B14</th>
<th>2.F2.B8</th>
<th>2.F2.B5</th>
<th>2.F2.B4</th>
<th>2.F2.B3</th>
<th>2.F2.B0</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10</th>
<th>3.F0.B26</th>
<th>3.F0.B30</th>
<th>3.F0.B31</th>
<th>3.F0.B32</th>
<th>3.F0.B33</th>
<th>3.F0.B27</th>
<th>3.F0.B39</th>
<th>3.F0.B38</th>
<th>3.F0.B37</th>
<th>3.F0.B36</th>
<th>3.F0.B35</th>
<th>3.F0.B34</th>
<th>3.F0.B28</th>
<th>3.F0.B25</th>
<th>3.F0.B24</th>
<th>3.F0.B23</th>
<th>3.F0.B20</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11</th>
<th>3.F2.B26</th>
<th>3.F2.B30</th>
<th>3.F2.B31</th>
<th>3.F2.B32</th>
<th>3.F2.B33</th>
<th>3.F2.B27</th>
<th>3.F2.B39</th>
<th>3.F2.B38</th>
<th>3.F2.B37</th>
<th>3.F2.B36</th>
<th>3.F2.B35</th>
<th>3.F2.B34</th>
<th>3.F2.B28</th>
<th>3.F2.B25</th>
<th>3.F2.B24</th>
<th>3.F2.B23</th>
<th>3.F2.B20</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12</th>
<th>3.F0.B46</th>
<th>3.F0.B50</th>
<th>3.F0.B51</th>
<th>3.F0.B52</th>
<th>3.F0.B53</th>
<th>3.F0.B47</th>
<th>3.F0.B59</th>
<th>3.F0.B58</th>
<th>3.F0.B57</th>
<th>3.F0.B56</th>
<th>3.F0.B55</th>
<th>3.F0.B54</th>
<th>3.F0.B48</th>
<th>3.F0.B45</th>
<th>3.F0.B44</th>
<th>3.F0.B43</th>
<th>3.F0.B40</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13</th>
<th>3.F2.B46</th>
<th>3.F2.B50</th>
<th>3.F2.B51</th>
<th>3.F2.B52</th>
<th>3.F2.B53</th>
<th>3.F2.B47</th>
<th>3.F2.B59</th>
<th>3.F2.B58</th>
<th>3.F2.B57</th>
<th>3.F2.B56</th>
<th>3.F2.B55</th>
<th>3.F2.B54</th>
<th>3.F2.B48</th>
<th>3.F2.B45</th>
<th>3.F2.B44</th>
<th>3.F2.B43</th>
<th>3.F2.B40</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14</th>
<th>3.F0.B66</th>
<th>3.F0.B70</th>
<th>3.F0.B71</th>
<th>3.F0.B72</th>
<th>3.F0.B73</th>
<th>3.F0.B67</th>
<th>3.F0.B79</th>
<th>3.F0.B78</th>
<th>3.F0.B77</th>
<th>3.F0.B76</th>
<th>3.F0.B75</th>
<th>3.F0.B74</th>
<th>3.F0.B68</th>
<th>3.F0.B65</th>
<th>3.F0.B64</th>
<th>3.F0.B63</th>
<th>3.F0.B60</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15</th>
<th>3.F2.B66</th>
<th>3.F2.B70</th>
<th>3.F2.B71</th>
<th>3.F2.B72</th>
<th>3.F2.B73</th>
<th>3.F2.B67</th>
<th>3.F2.B79</th>
<th>3.F2.B78</th>
<th>3.F2.B77</th>
<th>3.F2.B76</th>
<th>3.F2.B75</th>
<th>3.F2.B74</th>
<th>3.F2.B68</th>
<th>3.F2.B65</th>
<th>3.F2.B64</th>
<th>3.F2.B63</th>
<th>3.F2.B60</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16</th>
<th>4.F0.B6</th>
<th>4.F0.B10</th>
<th>4.F0.B11</th>
<th>4.F0.B12</th>
<th>4.F0.B13</th>
<th>4.F0.B7</th>
<th>4.F0.B19</th>
<th>4.F0.B18</th>
<th>4.F0.B17</th>
<th>4.F0.B16</th>
<th>4.F0.B15</th>
<th>4.F0.B14</th>
<th>4.F0.B8</th>
<th>4.F0.B5</th>
<th>4.F0.B4</th>
<th>4.F0.B3</th>
<th>4.F0.B0</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17</th>
<th>4.F2.B6</th>
<th>4.F2.B10</th>
<th>4.F2.B11</th>
<th>4.F2.B12</th>
<th>4.F2.B13</th>
<th>4.F2.B7</th>
<th>4.F2.B19</th>
<th>4.F2.B18</th>
<th>4.F2.B17</th>
<th>4.F2.B16</th>
<th>4.F2.B15</th>
<th>4.F2.B14</th>
<th>4.F2.B8</th>
<th>4.F2.B5</th>
<th>4.F2.B4</th>
<th>4.F2.B3</th>
<th>4.F2.B0</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18</th>
<th>4.F0.B26</th>
<th>4.F0.B30</th>
<th>4.F0.B31</th>
<th>4.F0.B32</th>
<th>4.F0.B33</th>
<th>4.F0.B27</th>
<th>4.F0.B39</th>
<th>4.F0.B38</th>
<th>4.F0.B37</th>
<th>4.F0.B36</th>
<th>4.F0.B35</th>
<th>4.F0.B34</th>
<th>4.F0.B28</th>
<th>4.F0.B25</th>
<th>4.F0.B24</th>
<th>4.F0.B23</th>
<th>4.F0.B20</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19</th>
<th>4.F2.B26</th>
<th>4.F2.B30</th>
<th>4.F2.B31</th>
<th>4.F2.B32</th>
<th>4.F2.B33</th>
<th>4.F2.B27</th>
<th>4.F2.B39</th>
<th>4.F2.B38</th>
<th>4.F2.B37</th>
<th>4.F2.B36</th>
<th>4.F2.B35</th>
<th>4.F2.B34</th>
<th>4.F2.B28</th>
<th>4.F2.B25</th>
<th>4.F2.B24</th>
<th>4.F2.B23</th>
<th>4.F2.B20</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2</th>
<th>2.F0.B26</th>
<th>2.F0.B30</th>
<th>2.F0.B31</th>
<th>2.F0.B32</th>
<th>2.F0.B33</th>
<th>2.F0.B27</th>
<th>2.F0.B39</th>
<th>2.F0.B38</th>
<th>2.F0.B37</th>
<th>2.F0.B36</th>
<th>2.F0.B35</th>
<th>2.F0.B34</th>
<th>2.F0.B28</th>
<th>2.F0.B25</th>
<th>2.F0.B24</th>
<th>2.F0.B23</th>
<th>2.F0.B20</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20</th>
<th>4.F0.B46</th>
<th>4.F0.B50</th>
<th>4.F0.B51</th>
<th>4.F0.B52</th>
<th>4.F0.B53</th>
<th>4.F0.B47</th>
<th>4.F0.B59</th>
<th>4.F0.B58</th>
<th>4.F0.B57</th>
<th>4.F0.B56</th>
<th>4.F0.B55</th>
<th>4.F0.B54</th>
<th>4.F0.B48</th>
<th>4.F0.B45</th>
<th>4.F0.B44</th>
<th>4.F0.B43</th>
<th>4.F0.B40</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21</th>
<th>4.F2.B46</th>
<th>4.F2.B50</th>
<th>4.F2.B51</th>
<th>4.F2.B52</th>
<th>4.F2.B53</th>
<th>4.F2.B47</th>
<th>4.F2.B59</th>
<th>4.F2.B58</th>
<th>4.F2.B57</th>
<th>4.F2.B56</th>
<th>4.F2.B55</th>
<th>4.F2.B54</th>
<th>4.F2.B48</th>
<th>4.F2.B45</th>
<th>4.F2.B44</th>
<th>4.F2.B43</th>
<th>4.F2.B40</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22</th>
<th>4.F0.B66</th>
<th>4.F0.B70</th>
<th>4.F0.B71</th>
<th>4.F0.B72</th>
<th>4.F0.B73</th>
<th>4.F0.B67</th>
<th>4.F0.B79</th>
<th>4.F0.B78</th>
<th>4.F0.B77</th>
<th>4.F0.B76</th>
<th>4.F0.B75</th>
<th>4.F0.B74</th>
<th>4.F0.B68</th>
<th>4.F0.B65</th>
<th>4.F0.B64</th>
<th>4.F0.B63</th>
<th>4.F0.B60</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23</th>
<th>4.F2.B66</th>
<th>4.F2.B70</th>
<th>4.F2.B71</th>
<th>4.F2.B72</th>
<th>4.F2.B73</th>
<th>4.F2.B67</th>
<th>4.F2.B79</th>
<th>4.F2.B78</th>
<th>4.F2.B77</th>
<th>4.F2.B76</th>
<th>4.F2.B75</th>
<th>4.F2.B74</th>
<th>4.F2.B68</th>
<th>4.F2.B65</th>
<th>4.F2.B64</th>
<th>4.F2.B63</th>
<th>4.F2.B60</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24</th>
<th>5.F0.B6</th>
<th>5.F0.B10</th>
<th>5.F0.B11</th>
<th>5.F0.B12</th>
<th>5.F0.B13</th>
<th>5.F0.B7</th>
<th>5.F0.B19</th>
<th>5.F0.B18</th>
<th>5.F0.B17</th>
<th>5.F0.B16</th>
<th>5.F0.B15</th>
<th>5.F0.B14</th>
<th>5.F0.B8</th>
<th>5.F0.B5</th>
<th>5.F0.B4</th>
<th>5.F0.B3</th>
<th>5.F0.B0</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25</th>
<th>5.F2.B6</th>
<th>5.F2.B10</th>
<th>5.F2.B11</th>
<th>5.F2.B12</th>
<th>5.F2.B13</th>
<th>5.F2.B7</th>
<th>5.F2.B19</th>
<th>5.F2.B18</th>
<th>5.F2.B17</th>
<th>5.F2.B16</th>
<th>5.F2.B15</th>
<th>5.F2.B14</th>
<th>5.F2.B8</th>
<th>5.F2.B5</th>
<th>5.F2.B4</th>
<th>5.F2.B3</th>
<th>5.F2.B0</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26</th>
<th>5.F0.B26</th>
<th>5.F0.B30</th>
<th>5.F0.B31</th>
<th>5.F0.B32</th>
<th>5.F0.B33</th>
<th>5.F0.B27</th>
<th>5.F0.B39</th>
<th>5.F0.B38</th>
<th>5.F0.B37</th>
<th>5.F0.B36</th>
<th>5.F0.B35</th>
<th>5.F0.B34</th>
<th>5.F0.B28</th>
<th>5.F0.B25</th>
<th>5.F0.B24</th>
<th>5.F0.B23</th>
<th>5.F0.B20</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27</th>
<th>5.F2.B26</th>
<th>5.F2.B30</th>
<th>5.F2.B31</th>
<th>5.F2.B32</th>
<th>5.F2.B33</th>
<th>5.F2.B27</th>
<th>5.F2.B39</th>
<th>5.F2.B38</th>
<th>5.F2.B37</th>
<th>5.F2.B36</th>
<th>5.F2.B35</th>
<th>5.F2.B34</th>
<th>5.F2.B28</th>
<th>5.F2.B25</th>
<th>5.F2.B24</th>
<th>5.F2.B23</th>
<th>5.F2.B20</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28</th>
<th>5.F0.B46</th>
<th>5.F0.B50</th>
<th>5.F0.B51</th>
<th>5.F0.B52</th>
<th>5.F0.B53</th>
<th>5.F0.B47</th>
<th>5.F0.B59</th>
<th>5.F0.B58</th>
<th>5.F0.B57</th>
<th>5.F0.B56</th>
<th>5.F0.B55</th>
<th>5.F0.B54</th>
<th>5.F0.B48</th>
<th>5.F0.B45</th>
<th>5.F0.B44</th>
<th>5.F0.B43</th>
<th>5.F0.B40</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29</th>
<th>5.F2.B46</th>
<th>5.F2.B50</th>
<th>5.F2.B51</th>
<th>5.F2.B52</th>
<th>5.F2.B53</th>
<th>5.F2.B47</th>
<th>5.F2.B59</th>
<th>5.F2.B58</th>
<th>5.F2.B57</th>
<th>5.F2.B56</th>
<th>5.F2.B55</th>
<th>5.F2.B54</th>
<th>5.F2.B48</th>
<th>5.F2.B45</th>
<th>5.F2.B44</th>
<th>5.F2.B43</th>
<th>5.F2.B40</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3</th>
<th>2.F2.B26</th>
<th>2.F2.B30</th>
<th>2.F2.B31</th>
<th>2.F2.B32</th>
<th>2.F2.B33</th>
<th>2.F2.B27</th>
<th>2.F2.B39</th>
<th>2.F2.B38</th>
<th>2.F2.B37</th>
<th>2.F2.B36</th>
<th>2.F2.B35</th>
<th>2.F2.B34</th>
<th>2.F2.B28</th>
<th>2.F2.B25</th>
<th>2.F2.B24</th>
<th>2.F2.B23</th>
<th>2.F2.B20</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30</th>
<th>5.F0.B66</th>
<th>5.F0.B70</th>
<th>5.F0.B71</th>
<th>5.F0.B72</th>
<th>5.F0.B73</th>
<th>5.F0.B67</th>
<th>5.F0.B79</th>
<th>5.F0.B78</th>
<th>5.F0.B77</th>
<th>5.F0.B76</th>
<th>5.F0.B75</th>
<th>5.F0.B74</th>
<th>5.F0.B68</th>
<th>5.F0.B65</th>
<th>5.F0.B64</th>
<th>5.F0.B63</th>
<th>5.F0.B60</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31</th>
<th>5.F2.B66</th>
<th>5.F2.B70</th>
<th>5.F2.B71</th>
<th>5.F2.B72</th>
<th>5.F2.B73</th>
<th>5.F2.B67</th>
<th>5.F2.B79</th>
<th>5.F2.B78</th>
<th>5.F2.B77</th>
<th>5.F2.B76</th>
<th>5.F2.B75</th>
<th>5.F2.B74</th>
<th>5.F2.B68</th>
<th>5.F2.B65</th>
<th>5.F2.B64</th>
<th>5.F2.B63</th>
<th>5.F2.B60</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4</th>
<th>2.F0.B46</th>
<th>2.F0.B50</th>
<th>2.F0.B51</th>
<th>2.F0.B52</th>
<th>2.F0.B53</th>
<th>2.F0.B47</th>
<th>2.F0.B59</th>
<th>2.F0.B58</th>
<th>2.F0.B57</th>
<th>2.F0.B56</th>
<th>2.F0.B55</th>
<th>2.F0.B54</th>
<th>2.F0.B48</th>
<th>2.F0.B45</th>
<th>2.F0.B44</th>
<th>2.F0.B43</th>
<th>2.F0.B40</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5</th>
<th>2.F2.B46</th>
<th>2.F2.B50</th>
<th>2.F2.B51</th>
<th>2.F2.B52</th>
<th>2.F2.B53</th>
<th>2.F2.B47</th>
<th>2.F2.B59</th>
<th>2.F2.B58</th>
<th>2.F2.B57</th>
<th>2.F2.B56</th>
<th>2.F2.B55</th>
<th>2.F2.B54</th>
<th>2.F2.B48</th>
<th>2.F2.B45</th>
<th>2.F2.B44</th>
<th>2.F2.B43</th>
<th>2.F2.B40</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6</th>
<th>2.F0.B66</th>
<th>2.F0.B70</th>
<th>2.F0.B71</th>
<th>2.F0.B72</th>
<th>2.F0.B73</th>
<th>2.F0.B67</th>
<th>2.F0.B79</th>
<th>2.F0.B78</th>
<th>2.F0.B77</th>
<th>2.F0.B76</th>
<th>2.F0.B75</th>
<th>2.F0.B74</th>
<th>2.F0.B68</th>
<th>2.F0.B65</th>
<th>2.F0.B64</th>
<th>2.F0.B63</th>
<th>2.F0.B60</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7</th>
<th>2.F2.B66</th>
<th>2.F2.B70</th>
<th>2.F2.B71</th>
<th>2.F2.B72</th>
<th>2.F2.B73</th>
<th>2.F2.B67</th>
<th>2.F2.B79</th>
<th>2.F2.B78</th>
<th>2.F2.B77</th>
<th>2.F2.B76</th>
<th>2.F2.B75</th>
<th>2.F2.B74</th>
<th>2.F2.B68</th>
<th>2.F2.B65</th>
<th>2.F2.B64</th>
<th>2.F2.B63</th>
<th>2.F2.B60</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8</th>
<th>3.F0.B6</th>
<th>3.F0.B10</th>
<th>3.F0.B11</th>
<th>3.F0.B12</th>
<th>3.F0.B13</th>
<th>3.F0.B7</th>
<th>3.F0.B19</th>
<th>3.F0.B18</th>
<th>3.F0.B17</th>
<th>3.F0.B16</th>
<th>3.F0.B15</th>
<th>3.F0.B14</th>
<th>3.F0.B8</th>
<th>3.F0.B5</th>
<th>3.F0.B4</th>
<th>3.F0.B3</th>
<th>3.F0.B0</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_B-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9</th>
<th>3.F2.B6</th>
<th>3.F2.B10</th>
<th>3.F2.B11</th>
<th>3.F2.B12</th>
<th>3.F2.B13</th>
<th>3.F2.B7</th>
<th>3.F2.B19</th>
<th>3.F2.B18</th>
<th>3.F2.B17</th>
<th>3.F2.B16</th>
<th>3.F2.B15</th>
<th>3.F2.B14</th>
<th>3.F2.B8</th>
<th>3.F2.B5</th>
<th>3.F2.B4</th>
<th>3.F2.B3</th>
<th>3.F2.B0</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM12</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM13</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM14</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM16</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM17</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM19</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM20</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM21</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM22</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM23</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PASS</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_dcm_t"><a class="header" href="#tile-clk_dcm_t">Tile CLK_DCM_T</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clk_dcm-1"><a class="header" href="#bel-clk_dcm-1">Bel CLK_DCM</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_T bel CLK_DCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_T rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_T rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="0">Frame</th></tr>

<tr>
</tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_T rect R2</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R2.F0.B79">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B79">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[4]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td title="R2.F0.B76">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B76">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[3]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R2.F0.B75">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B75">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[2]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R2.F0.B74">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B74">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R2.F0.B73">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B73">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[11]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R2.F0.B72">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[16]</a>
</td>
<td>-</td>
<td title="R2.F2.B72">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[16]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R2.F0.B71">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B71">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[0]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R2.F0.B69">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[15]</a>
</td>
<td>-</td>
<td title="R2.F2.B69">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[15]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R2.F0.B68">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B68">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[14]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R2.F0.B67">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B67">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[13]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R2.F0.B66">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B66">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[12]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R2.F0.B65">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B65">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[5]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R2.F0.B64">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B64">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R2.F0.B63">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[7]</a>
</td>
<td>-</td>
<td title="R2.F2.B63">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[7]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R2.F0.B62">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[8]</a>
</td>
<td>-</td>
<td title="R2.F2.B62">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[8]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R2.F0.B61">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B61">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[9]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R2.F0.B60">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B60">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25[10]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R2.F0.B59">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B59">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[4]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td title="R2.F0.B56">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B56">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[3]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R2.F0.B55">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B55">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R2.F0.B54">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B54">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R2.F0.B53">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B53">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R2.F0.B52">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[16]</a>
</td>
<td>-</td>
<td title="R2.F2.B52">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[16]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R2.F0.B51">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B51">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td title="R2.F0.B49">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[15]</a>
</td>
<td>-</td>
<td title="R2.F2.B49">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[15]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R2.F0.B48">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B48">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[14]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R2.F0.B47">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B47">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[13]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R2.F0.B46">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B46">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[12]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R2.F0.B45">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B45">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R2.F0.B44">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B44">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[6]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R2.F0.B43">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[7]</a>
</td>
<td>-</td>
<td title="R2.F2.B43">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R2.F0.B42">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[8]</a>
</td>
<td>-</td>
<td title="R2.F2.B42">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[8]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R2.F0.B41">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B41">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[9]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R2.F0.B40">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B40">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27[10]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R2.F0.B39">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B39">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[4]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td title="R2.F0.B36">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B36">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R2.F0.B35">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B35">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R2.F0.B34">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B34">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R2.F0.B33">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B33">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[11]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R2.F0.B32">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[16]</a>
</td>
<td>-</td>
<td title="R2.F2.B32">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[16]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R2.F0.B31">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B31">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td title="R2.F0.B29">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[15]</a>
</td>
<td>-</td>
<td title="R2.F2.B29">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[15]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R2.F0.B28">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B28">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[14]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R2.F0.B27">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B27">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[13]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R2.F0.B26">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B26">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[12]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R2.F0.B25">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B25">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[5]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R2.F0.B24">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B24">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[6]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R2.F0.B23">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[7]</a>
</td>
<td>-</td>
<td title="R2.F2.B23">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[7]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R2.F0.B22">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[8]</a>
</td>
<td>-</td>
<td title="R2.F2.B22">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[8]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R2.F0.B21">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B21">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[9]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R2.F0.B20">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B20">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29[10]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R2.F0.B19">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[4]</a>
</td>
<td>-</td>
<td title="R2.F2.B19">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R2.F0.B16">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[3]</a>
</td>
<td>-</td>
<td title="R2.F2.B16">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R2.F0.B15">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[2]</a>
</td>
<td>-</td>
<td title="R2.F2.B15">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R2.F0.B14">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[1]</a>
</td>
<td>-</td>
<td title="R2.F2.B14">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R2.F0.B13">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[11]</a>
</td>
<td>-</td>
<td title="R2.F2.B13">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R2.F0.B12">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[16]</a>
</td>
<td>-</td>
<td title="R2.F2.B12">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[16]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R2.F0.B11">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[0]</a>
</td>
<td>-</td>
<td title="R2.F2.B11">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td title="R2.F0.B9">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[15]</a>
</td>
<td>-</td>
<td title="R2.F2.B9">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[15]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R2.F0.B8">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[14]</a>
</td>
<td>-</td>
<td title="R2.F2.B8">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[14]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R2.F0.B7">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[13]</a>
</td>
<td>-</td>
<td title="R2.F2.B7">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[13]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R2.F0.B6">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[12]</a>
</td>
<td>-</td>
<td title="R2.F2.B6">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[12]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R2.F0.B5">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[5]</a>
</td>
<td>-</td>
<td title="R2.F2.B5">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R2.F0.B4">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[6]</a>
</td>
<td>-</td>
<td title="R2.F2.B4">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[6]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R2.F0.B3">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[7]</a>
</td>
<td>-</td>
<td title="R2.F2.B3">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R2.F0.B2">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[8]</a>
</td>
<td>-</td>
<td title="R2.F2.B2">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[8]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R2.F0.B1">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[9]</a>
</td>
<td>-</td>
<td title="R2.F2.B1">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[9]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R2.F0.B0">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30[10]</a>
</td>
<td>-</td>
<td title="R2.F2.B0">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31[10]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_T rect R3</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R3.F0.B79">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B79">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[4]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td title="R3.F0.B76">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B76">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[3]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R3.F0.B75">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B75">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[2]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R3.F0.B74">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B74">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R3.F0.B73">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B73">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[11]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R3.F0.B72">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[16]</a>
</td>
<td>-</td>
<td title="R3.F2.B72">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[16]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R3.F0.B71">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B71">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[0]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R3.F0.B69">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[15]</a>
</td>
<td>-</td>
<td title="R3.F2.B69">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[15]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R3.F0.B68">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B68">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[14]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R3.F0.B67">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B67">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[13]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R3.F0.B66">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B66">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[12]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R3.F0.B65">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B65">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[5]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R3.F0.B64">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B64">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R3.F0.B63">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[7]</a>
</td>
<td>-</td>
<td title="R3.F2.B63">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[7]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R3.F0.B62">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[8]</a>
</td>
<td>-</td>
<td title="R3.F2.B62">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[8]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R3.F0.B61">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B61">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[9]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R3.F0.B60">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B60">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17[10]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R3.F0.B59">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B59">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[4]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td title="R3.F0.B56">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B56">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[3]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R3.F0.B55">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B55">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R3.F0.B54">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B54">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R3.F0.B53">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B53">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R3.F0.B52">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[16]</a>
</td>
<td>-</td>
<td title="R3.F2.B52">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[16]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R3.F0.B51">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B51">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td title="R3.F0.B49">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[15]</a>
</td>
<td>-</td>
<td title="R3.F2.B49">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[15]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R3.F0.B48">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B48">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[14]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R3.F0.B47">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B47">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[13]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R3.F0.B46">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B46">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[12]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R3.F0.B45">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B45">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R3.F0.B44">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B44">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[6]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R3.F0.B43">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[7]</a>
</td>
<td>-</td>
<td title="R3.F2.B43">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R3.F0.B42">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[8]</a>
</td>
<td>-</td>
<td title="R3.F2.B42">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[8]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R3.F0.B41">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B41">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[9]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R3.F0.B40">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B40">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19[10]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R3.F0.B39">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B39">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[4]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td title="R3.F0.B36">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B36">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R3.F0.B35">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B35">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R3.F0.B34">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B34">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R3.F0.B33">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B33">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[11]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R3.F0.B32">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[16]</a>
</td>
<td>-</td>
<td title="R3.F2.B32">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[16]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R3.F0.B31">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B31">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td title="R3.F0.B29">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[15]</a>
</td>
<td>-</td>
<td title="R3.F2.B29">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[15]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R3.F0.B28">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B28">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[14]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R3.F0.B27">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B27">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[13]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R3.F0.B26">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B26">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[12]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R3.F0.B25">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B25">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[5]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R3.F0.B24">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B24">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[6]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R3.F0.B23">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[7]</a>
</td>
<td>-</td>
<td title="R3.F2.B23">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[7]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R3.F0.B22">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[8]</a>
</td>
<td>-</td>
<td title="R3.F2.B22">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[8]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R3.F0.B21">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B21">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[9]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R3.F0.B20">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B20">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21[10]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R3.F0.B19">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[4]</a>
</td>
<td>-</td>
<td title="R3.F2.B19">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R3.F0.B16">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[3]</a>
</td>
<td>-</td>
<td title="R3.F2.B16">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R3.F0.B15">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[2]</a>
</td>
<td>-</td>
<td title="R3.F2.B15">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R3.F0.B14">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[1]</a>
</td>
<td>-</td>
<td title="R3.F2.B14">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R3.F0.B13">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[11]</a>
</td>
<td>-</td>
<td title="R3.F2.B13">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R3.F0.B12">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[16]</a>
</td>
<td>-</td>
<td title="R3.F2.B12">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[16]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R3.F0.B11">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[0]</a>
</td>
<td>-</td>
<td title="R3.F2.B11">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td title="R3.F0.B9">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[15]</a>
</td>
<td>-</td>
<td title="R3.F2.B9">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[15]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R3.F0.B8">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[14]</a>
</td>
<td>-</td>
<td title="R3.F2.B8">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[14]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R3.F0.B7">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[13]</a>
</td>
<td>-</td>
<td title="R3.F2.B7">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[13]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R3.F0.B6">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[12]</a>
</td>
<td>-</td>
<td title="R3.F2.B6">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[12]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R3.F0.B5">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[5]</a>
</td>
<td>-</td>
<td title="R3.F2.B5">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R3.F0.B4">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[6]</a>
</td>
<td>-</td>
<td title="R3.F2.B4">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[6]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R3.F0.B3">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[7]</a>
</td>
<td>-</td>
<td title="R3.F2.B3">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R3.F0.B2">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[8]</a>
</td>
<td>-</td>
<td title="R3.F2.B2">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[8]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R3.F0.B1">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[9]</a>
</td>
<td>-</td>
<td title="R3.F2.B1">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[9]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R3.F0.B0">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22[10]</a>
</td>
<td>-</td>
<td title="R3.F2.B0">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23[10]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_T rect R4</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R4.F0.B79">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B79">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[4]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td title="R4.F0.B76">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B76">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[3]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R4.F0.B75">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B75">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[2]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R4.F0.B74">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B74">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R4.F0.B73">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B73">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[11]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R4.F0.B72">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[16]</a>
</td>
<td>-</td>
<td title="R4.F2.B72">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[16]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R4.F0.B71">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B71">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[0]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R4.F0.B69">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[15]</a>
</td>
<td>-</td>
<td title="R4.F2.B69">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[15]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R4.F0.B68">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B68">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[14]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R4.F0.B67">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B67">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[13]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R4.F0.B66">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B66">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[12]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R4.F0.B65">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B65">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[5]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R4.F0.B64">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B64">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R4.F0.B63">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[7]</a>
</td>
<td>-</td>
<td title="R4.F2.B63">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[7]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R4.F0.B62">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[8]</a>
</td>
<td>-</td>
<td title="R4.F2.B62">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[8]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R4.F0.B61">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B61">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[9]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R4.F0.B60">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B60">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9[10]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R4.F0.B59">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B59">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[4]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td title="R4.F0.B56">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B56">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[3]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R4.F0.B55">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B55">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R4.F0.B54">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B54">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R4.F0.B53">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B53">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R4.F0.B52">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[16]</a>
</td>
<td>-</td>
<td title="R4.F2.B52">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[16]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R4.F0.B51">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B51">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td title="R4.F0.B49">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[15]</a>
</td>
<td>-</td>
<td title="R4.F2.B49">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[15]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R4.F0.B48">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B48">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[14]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R4.F0.B47">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B47">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[13]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R4.F0.B46">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B46">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[12]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R4.F0.B45">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B45">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R4.F0.B44">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B44">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[6]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R4.F0.B43">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[7]</a>
</td>
<td>-</td>
<td title="R4.F2.B43">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R4.F0.B42">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[8]</a>
</td>
<td>-</td>
<td title="R4.F2.B42">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[8]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R4.F0.B41">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B41">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[9]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R4.F0.B40">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B40">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11[10]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R4.F0.B39">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B39">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[4]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td title="R4.F0.B36">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B36">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R4.F0.B35">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B35">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R4.F0.B34">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B34">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R4.F0.B33">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B33">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[11]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R4.F0.B32">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[16]</a>
</td>
<td>-</td>
<td title="R4.F2.B32">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[16]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R4.F0.B31">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B31">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td title="R4.F0.B29">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[15]</a>
</td>
<td>-</td>
<td title="R4.F2.B29">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[15]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R4.F0.B28">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B28">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[14]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R4.F0.B27">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B27">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[13]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R4.F0.B26">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B26">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[12]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R4.F0.B25">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B25">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[5]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R4.F0.B24">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B24">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[6]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R4.F0.B23">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[7]</a>
</td>
<td>-</td>
<td title="R4.F2.B23">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[7]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R4.F0.B22">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[8]</a>
</td>
<td>-</td>
<td title="R4.F2.B22">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[8]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R4.F0.B21">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B21">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[9]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R4.F0.B20">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B20">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13[10]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R4.F0.B19">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[4]</a>
</td>
<td>-</td>
<td title="R4.F2.B19">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R4.F0.B16">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[3]</a>
</td>
<td>-</td>
<td title="R4.F2.B16">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R4.F0.B15">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[2]</a>
</td>
<td>-</td>
<td title="R4.F2.B15">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R4.F0.B14">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[1]</a>
</td>
<td>-</td>
<td title="R4.F2.B14">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R4.F0.B13">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[11]</a>
</td>
<td>-</td>
<td title="R4.F2.B13">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R4.F0.B12">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[16]</a>
</td>
<td>-</td>
<td title="R4.F2.B12">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[16]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R4.F0.B11">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[0]</a>
</td>
<td>-</td>
<td title="R4.F2.B11">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td title="R4.F0.B9">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[15]</a>
</td>
<td>-</td>
<td title="R4.F2.B9">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[15]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R4.F0.B8">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[14]</a>
</td>
<td>-</td>
<td title="R4.F2.B8">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[14]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R4.F0.B7">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[13]</a>
</td>
<td>-</td>
<td title="R4.F2.B7">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[13]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R4.F0.B6">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[12]</a>
</td>
<td>-</td>
<td title="R4.F2.B6">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[12]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R4.F0.B5">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[5]</a>
</td>
<td>-</td>
<td title="R4.F2.B5">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R4.F0.B4">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[6]</a>
</td>
<td>-</td>
<td title="R4.F2.B4">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[6]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R4.F0.B3">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[7]</a>
</td>
<td>-</td>
<td title="R4.F2.B3">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R4.F0.B2">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[8]</a>
</td>
<td>-</td>
<td title="R4.F2.B2">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[8]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R4.F0.B1">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[9]</a>
</td>
<td>-</td>
<td title="R4.F2.B1">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[9]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R4.F0.B0">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14[10]</a>
</td>
<td>-</td>
<td title="R4.F2.B0">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15[10]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_T rect R5</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R5.F0.B79">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[4]</a>
</td>
<td>-</td>
<td title="R5.F2.B79">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[4]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td title="R5.F0.B76">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[3]</a>
</td>
<td>-</td>
<td title="R5.F2.B76">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[3]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R5.F0.B75">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[2]</a>
</td>
<td>-</td>
<td title="R5.F2.B75">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[2]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R5.F0.B74">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[1]</a>
</td>
<td>-</td>
<td title="R5.F2.B74">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[1]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R5.F0.B73">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[11]</a>
</td>
<td>-</td>
<td title="R5.F2.B73">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[11]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R5.F0.B72">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[16]</a>
</td>
<td>-</td>
<td title="R5.F2.B72">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[16]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R5.F0.B71">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[0]</a>
</td>
<td>-</td>
<td title="R5.F2.B71">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[0]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R5.F0.B69">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[15]</a>
</td>
<td>-</td>
<td title="R5.F2.B69">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[15]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R5.F0.B68">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[14]</a>
</td>
<td>-</td>
<td title="R5.F2.B68">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[14]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R5.F0.B67">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[13]</a>
</td>
<td>-</td>
<td title="R5.F2.B67">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[13]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R5.F0.B66">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[12]</a>
</td>
<td>-</td>
<td title="R5.F2.B66">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[12]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R5.F0.B65">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[5]</a>
</td>
<td>-</td>
<td title="R5.F2.B65">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[5]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R5.F0.B64">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[6]</a>
</td>
<td>-</td>
<td title="R5.F2.B64">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R5.F0.B63">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[7]</a>
</td>
<td>-</td>
<td title="R5.F2.B63">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[7]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R5.F0.B62">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[8]</a>
</td>
<td>-</td>
<td title="R5.F2.B62">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[8]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R5.F0.B61">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[9]</a>
</td>
<td>-</td>
<td title="R5.F2.B61">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[9]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R5.F0.B60">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0[10]</a>
</td>
<td>-</td>
<td title="R5.F2.B60">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1[10]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R5.F0.B59">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[4]</a>
</td>
<td>-</td>
<td title="R5.F2.B59">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[4]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td title="R5.F0.B56">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[3]</a>
</td>
<td>-</td>
<td title="R5.F2.B56">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[3]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R5.F0.B55">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[2]</a>
</td>
<td>-</td>
<td title="R5.F2.B55">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R5.F0.B54">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[1]</a>
</td>
<td>-</td>
<td title="R5.F2.B54">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R5.F0.B53">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[11]</a>
</td>
<td>-</td>
<td title="R5.F2.B53">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R5.F0.B52">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[16]</a>
</td>
<td>-</td>
<td title="R5.F2.B52">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[16]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R5.F0.B51">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[0]</a>
</td>
<td>-</td>
<td title="R5.F2.B51">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td title="R5.F0.B49">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[15]</a>
</td>
<td>-</td>
<td title="R5.F2.B49">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[15]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R5.F0.B48">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[14]</a>
</td>
<td>-</td>
<td title="R5.F2.B48">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[14]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R5.F0.B47">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[13]</a>
</td>
<td>-</td>
<td title="R5.F2.B47">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[13]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R5.F0.B46">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[12]</a>
</td>
<td>-</td>
<td title="R5.F2.B46">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[12]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R5.F0.B45">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[5]</a>
</td>
<td>-</td>
<td title="R5.F2.B45">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R5.F0.B44">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[6]</a>
</td>
<td>-</td>
<td title="R5.F2.B44">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[6]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R5.F0.B43">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[7]</a>
</td>
<td>-</td>
<td title="R5.F2.B43">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R5.F0.B42">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[8]</a>
</td>
<td>-</td>
<td title="R5.F2.B42">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[8]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R5.F0.B41">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[9]</a>
</td>
<td>-</td>
<td title="R5.F2.B41">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[9]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R5.F0.B40">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2[10]</a>
</td>
<td>-</td>
<td title="R5.F2.B40">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3[10]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R5.F0.B39">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[4]</a>
</td>
<td>-</td>
<td title="R5.F2.B39">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[4]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td title="R5.F0.B36">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[3]</a>
</td>
<td>-</td>
<td title="R5.F2.B36">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R5.F0.B35">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[2]</a>
</td>
<td>-</td>
<td title="R5.F2.B35">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R5.F0.B34">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[1]</a>
</td>
<td>-</td>
<td title="R5.F2.B34">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R5.F0.B33">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[11]</a>
</td>
<td>-</td>
<td title="R5.F2.B33">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[11]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R5.F0.B32">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[16]</a>
</td>
<td>-</td>
<td title="R5.F2.B32">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[16]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R5.F0.B31">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[0]</a>
</td>
<td>-</td>
<td title="R5.F2.B31">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td title="R5.F0.B29">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[15]</a>
</td>
<td>-</td>
<td title="R5.F2.B29">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[15]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R5.F0.B28">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[14]</a>
</td>
<td>-</td>
<td title="R5.F2.B28">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[14]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R5.F0.B27">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[13]</a>
</td>
<td>-</td>
<td title="R5.F2.B27">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[13]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R5.F0.B26">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[12]</a>
</td>
<td>-</td>
<td title="R5.F2.B26">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[12]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R5.F0.B25">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[5]</a>
</td>
<td>-</td>
<td title="R5.F2.B25">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[5]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R5.F0.B24">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[6]</a>
</td>
<td>-</td>
<td title="R5.F2.B24">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[6]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R5.F0.B23">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[7]</a>
</td>
<td>-</td>
<td title="R5.F2.B23">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[7]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R5.F0.B22">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[8]</a>
</td>
<td>-</td>
<td title="R5.F2.B22">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[8]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R5.F0.B21">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[9]</a>
</td>
<td>-</td>
<td title="R5.F2.B21">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[9]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R5.F0.B20">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4[10]</a>
</td>
<td>-</td>
<td title="R5.F2.B20">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5[10]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R5.F0.B19">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[4]</a>
</td>
<td>-</td>
<td title="R5.F2.B19">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R5.F0.B16">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[3]</a>
</td>
<td>-</td>
<td title="R5.F2.B16">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R5.F0.B15">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[2]</a>
</td>
<td>-</td>
<td title="R5.F2.B15">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R5.F0.B14">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[1]</a>
</td>
<td>-</td>
<td title="R5.F2.B14">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R5.F0.B13">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[11]</a>
</td>
<td>-</td>
<td title="R5.F2.B13">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R5.F0.B12">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[16]</a>
</td>
<td>-</td>
<td title="R5.F2.B12">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[16]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R5.F0.B11">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[0]</a>
</td>
<td>-</td>
<td title="R5.F2.B11">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td title="R5.F0.B9">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[15]</a>
</td>
<td>-</td>
<td title="R5.F2.B9">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[15]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R5.F0.B8">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[14]</a>
</td>
<td>-</td>
<td title="R5.F2.B8">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[14]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R5.F0.B7">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[13]</a>
</td>
<td>-</td>
<td title="R5.F2.B7">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[13]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R5.F0.B6">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[12]</a>
</td>
<td>-</td>
<td title="R5.F2.B6">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[12]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R5.F0.B5">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[5]</a>
</td>
<td>-</td>
<td title="R5.F2.B5">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R5.F0.B4">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[6]</a>
</td>
<td>-</td>
<td title="R5.F2.B4">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[6]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R5.F0.B3">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[7]</a>
</td>
<td>-</td>
<td title="R5.F2.B3">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R5.F0.B2">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[8]</a>
</td>
<td>-</td>
<td title="R5.F2.B2">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[8]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R5.F0.B1">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[9]</a>
</td>
<td>-</td>
<td title="R5.F2.B1">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[9]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R5.F0.B0">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6[10]</a>
</td>
<td>-</td>
<td title="R5.F2.B0">
<a href="#tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7[10]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS0">CLK_DCM:MUX.MUXBUS0</th>
<th>5.F0.B72</th>
<th>5.F0.B69</th>
<th>5.F0.B68</th>
<th>5.F0.B67</th>
<th>5.F0.B66</th>
<th>5.F0.B73</th>
<th>5.F0.B60</th>
<th>5.F0.B61</th>
<th>5.F0.B62</th>
<th>5.F0.B63</th>
<th>5.F0.B64</th>
<th>5.F0.B65</th>
<th>5.F0.B79</th>
<th>5.F0.B76</th>
<th>5.F0.B75</th>
<th>5.F0.B74</th>
<th>5.F0.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS1">CLK_DCM:MUX.MUXBUS1</th>
<th>5.F2.B72</th>
<th>5.F2.B69</th>
<th>5.F2.B68</th>
<th>5.F2.B67</th>
<th>5.F2.B66</th>
<th>5.F2.B73</th>
<th>5.F2.B60</th>
<th>5.F2.B61</th>
<th>5.F2.B62</th>
<th>5.F2.B63</th>
<th>5.F2.B64</th>
<th>5.F2.B65</th>
<th>5.F2.B79</th>
<th>5.F2.B76</th>
<th>5.F2.B75</th>
<th>5.F2.B74</th>
<th>5.F2.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS10">CLK_DCM:MUX.MUXBUS10</th>
<th>4.F0.B52</th>
<th>4.F0.B49</th>
<th>4.F0.B48</th>
<th>4.F0.B47</th>
<th>4.F0.B46</th>
<th>4.F0.B53</th>
<th>4.F0.B40</th>
<th>4.F0.B41</th>
<th>4.F0.B42</th>
<th>4.F0.B43</th>
<th>4.F0.B44</th>
<th>4.F0.B45</th>
<th>4.F0.B59</th>
<th>4.F0.B56</th>
<th>4.F0.B55</th>
<th>4.F0.B54</th>
<th>4.F0.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS11">CLK_DCM:MUX.MUXBUS11</th>
<th>4.F2.B52</th>
<th>4.F2.B49</th>
<th>4.F2.B48</th>
<th>4.F2.B47</th>
<th>4.F2.B46</th>
<th>4.F2.B53</th>
<th>4.F2.B40</th>
<th>4.F2.B41</th>
<th>4.F2.B42</th>
<th>4.F2.B43</th>
<th>4.F2.B44</th>
<th>4.F2.B45</th>
<th>4.F2.B59</th>
<th>4.F2.B56</th>
<th>4.F2.B55</th>
<th>4.F2.B54</th>
<th>4.F2.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS12">CLK_DCM:MUX.MUXBUS12</th>
<th>4.F0.B32</th>
<th>4.F0.B29</th>
<th>4.F0.B28</th>
<th>4.F0.B27</th>
<th>4.F0.B26</th>
<th>4.F0.B33</th>
<th>4.F0.B20</th>
<th>4.F0.B21</th>
<th>4.F0.B22</th>
<th>4.F0.B23</th>
<th>4.F0.B24</th>
<th>4.F0.B25</th>
<th>4.F0.B39</th>
<th>4.F0.B36</th>
<th>4.F0.B35</th>
<th>4.F0.B34</th>
<th>4.F0.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS13">CLK_DCM:MUX.MUXBUS13</th>
<th>4.F2.B32</th>
<th>4.F2.B29</th>
<th>4.F2.B28</th>
<th>4.F2.B27</th>
<th>4.F2.B26</th>
<th>4.F2.B33</th>
<th>4.F2.B20</th>
<th>4.F2.B21</th>
<th>4.F2.B22</th>
<th>4.F2.B23</th>
<th>4.F2.B24</th>
<th>4.F2.B25</th>
<th>4.F2.B39</th>
<th>4.F2.B36</th>
<th>4.F2.B35</th>
<th>4.F2.B34</th>
<th>4.F2.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS14">CLK_DCM:MUX.MUXBUS14</th>
<th>4.F0.B12</th>
<th>4.F0.B9</th>
<th>4.F0.B8</th>
<th>4.F0.B7</th>
<th>4.F0.B6</th>
<th>4.F0.B13</th>
<th>4.F0.B0</th>
<th>4.F0.B1</th>
<th>4.F0.B2</th>
<th>4.F0.B3</th>
<th>4.F0.B4</th>
<th>4.F0.B5</th>
<th>4.F0.B19</th>
<th>4.F0.B16</th>
<th>4.F0.B15</th>
<th>4.F0.B14</th>
<th>4.F0.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS15">CLK_DCM:MUX.MUXBUS15</th>
<th>4.F2.B12</th>
<th>4.F2.B9</th>
<th>4.F2.B8</th>
<th>4.F2.B7</th>
<th>4.F2.B6</th>
<th>4.F2.B13</th>
<th>4.F2.B0</th>
<th>4.F2.B1</th>
<th>4.F2.B2</th>
<th>4.F2.B3</th>
<th>4.F2.B4</th>
<th>4.F2.B5</th>
<th>4.F2.B19</th>
<th>4.F2.B16</th>
<th>4.F2.B15</th>
<th>4.F2.B14</th>
<th>4.F2.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS16">CLK_DCM:MUX.MUXBUS16</th>
<th>3.F0.B72</th>
<th>3.F0.B69</th>
<th>3.F0.B68</th>
<th>3.F0.B67</th>
<th>3.F0.B66</th>
<th>3.F0.B73</th>
<th>3.F0.B60</th>
<th>3.F0.B61</th>
<th>3.F0.B62</th>
<th>3.F0.B63</th>
<th>3.F0.B64</th>
<th>3.F0.B65</th>
<th>3.F0.B79</th>
<th>3.F0.B76</th>
<th>3.F0.B75</th>
<th>3.F0.B74</th>
<th>3.F0.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS17">CLK_DCM:MUX.MUXBUS17</th>
<th>3.F2.B72</th>
<th>3.F2.B69</th>
<th>3.F2.B68</th>
<th>3.F2.B67</th>
<th>3.F2.B66</th>
<th>3.F2.B73</th>
<th>3.F2.B60</th>
<th>3.F2.B61</th>
<th>3.F2.B62</th>
<th>3.F2.B63</th>
<th>3.F2.B64</th>
<th>3.F2.B65</th>
<th>3.F2.B79</th>
<th>3.F2.B76</th>
<th>3.F2.B75</th>
<th>3.F2.B74</th>
<th>3.F2.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS18">CLK_DCM:MUX.MUXBUS18</th>
<th>3.F0.B52</th>
<th>3.F0.B49</th>
<th>3.F0.B48</th>
<th>3.F0.B47</th>
<th>3.F0.B46</th>
<th>3.F0.B53</th>
<th>3.F0.B40</th>
<th>3.F0.B41</th>
<th>3.F0.B42</th>
<th>3.F0.B43</th>
<th>3.F0.B44</th>
<th>3.F0.B45</th>
<th>3.F0.B59</th>
<th>3.F0.B56</th>
<th>3.F0.B55</th>
<th>3.F0.B54</th>
<th>3.F0.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS19">CLK_DCM:MUX.MUXBUS19</th>
<th>3.F2.B52</th>
<th>3.F2.B49</th>
<th>3.F2.B48</th>
<th>3.F2.B47</th>
<th>3.F2.B46</th>
<th>3.F2.B53</th>
<th>3.F2.B40</th>
<th>3.F2.B41</th>
<th>3.F2.B42</th>
<th>3.F2.B43</th>
<th>3.F2.B44</th>
<th>3.F2.B45</th>
<th>3.F2.B59</th>
<th>3.F2.B56</th>
<th>3.F2.B55</th>
<th>3.F2.B54</th>
<th>3.F2.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS2">CLK_DCM:MUX.MUXBUS2</th>
<th>5.F0.B52</th>
<th>5.F0.B49</th>
<th>5.F0.B48</th>
<th>5.F0.B47</th>
<th>5.F0.B46</th>
<th>5.F0.B53</th>
<th>5.F0.B40</th>
<th>5.F0.B41</th>
<th>5.F0.B42</th>
<th>5.F0.B43</th>
<th>5.F0.B44</th>
<th>5.F0.B45</th>
<th>5.F0.B59</th>
<th>5.F0.B56</th>
<th>5.F0.B55</th>
<th>5.F0.B54</th>
<th>5.F0.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS20">CLK_DCM:MUX.MUXBUS20</th>
<th>3.F0.B32</th>
<th>3.F0.B29</th>
<th>3.F0.B28</th>
<th>3.F0.B27</th>
<th>3.F0.B26</th>
<th>3.F0.B33</th>
<th>3.F0.B20</th>
<th>3.F0.B21</th>
<th>3.F0.B22</th>
<th>3.F0.B23</th>
<th>3.F0.B24</th>
<th>3.F0.B25</th>
<th>3.F0.B39</th>
<th>3.F0.B36</th>
<th>3.F0.B35</th>
<th>3.F0.B34</th>
<th>3.F0.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS21">CLK_DCM:MUX.MUXBUS21</th>
<th>3.F2.B32</th>
<th>3.F2.B29</th>
<th>3.F2.B28</th>
<th>3.F2.B27</th>
<th>3.F2.B26</th>
<th>3.F2.B33</th>
<th>3.F2.B20</th>
<th>3.F2.B21</th>
<th>3.F2.B22</th>
<th>3.F2.B23</th>
<th>3.F2.B24</th>
<th>3.F2.B25</th>
<th>3.F2.B39</th>
<th>3.F2.B36</th>
<th>3.F2.B35</th>
<th>3.F2.B34</th>
<th>3.F2.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS22">CLK_DCM:MUX.MUXBUS22</th>
<th>3.F0.B12</th>
<th>3.F0.B9</th>
<th>3.F0.B8</th>
<th>3.F0.B7</th>
<th>3.F0.B6</th>
<th>3.F0.B13</th>
<th>3.F0.B0</th>
<th>3.F0.B1</th>
<th>3.F0.B2</th>
<th>3.F0.B3</th>
<th>3.F0.B4</th>
<th>3.F0.B5</th>
<th>3.F0.B19</th>
<th>3.F0.B16</th>
<th>3.F0.B15</th>
<th>3.F0.B14</th>
<th>3.F0.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS23">CLK_DCM:MUX.MUXBUS23</th>
<th>3.F2.B12</th>
<th>3.F2.B9</th>
<th>3.F2.B8</th>
<th>3.F2.B7</th>
<th>3.F2.B6</th>
<th>3.F2.B13</th>
<th>3.F2.B0</th>
<th>3.F2.B1</th>
<th>3.F2.B2</th>
<th>3.F2.B3</th>
<th>3.F2.B4</th>
<th>3.F2.B5</th>
<th>3.F2.B19</th>
<th>3.F2.B16</th>
<th>3.F2.B15</th>
<th>3.F2.B14</th>
<th>3.F2.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS24">CLK_DCM:MUX.MUXBUS24</th>
<th>2.F0.B72</th>
<th>2.F0.B69</th>
<th>2.F0.B68</th>
<th>2.F0.B67</th>
<th>2.F0.B66</th>
<th>2.F0.B73</th>
<th>2.F0.B60</th>
<th>2.F0.B61</th>
<th>2.F0.B62</th>
<th>2.F0.B63</th>
<th>2.F0.B64</th>
<th>2.F0.B65</th>
<th>2.F0.B79</th>
<th>2.F0.B76</th>
<th>2.F0.B75</th>
<th>2.F0.B74</th>
<th>2.F0.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS25">CLK_DCM:MUX.MUXBUS25</th>
<th>2.F2.B72</th>
<th>2.F2.B69</th>
<th>2.F2.B68</th>
<th>2.F2.B67</th>
<th>2.F2.B66</th>
<th>2.F2.B73</th>
<th>2.F2.B60</th>
<th>2.F2.B61</th>
<th>2.F2.B62</th>
<th>2.F2.B63</th>
<th>2.F2.B64</th>
<th>2.F2.B65</th>
<th>2.F2.B79</th>
<th>2.F2.B76</th>
<th>2.F2.B75</th>
<th>2.F2.B74</th>
<th>2.F2.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS26">CLK_DCM:MUX.MUXBUS26</th>
<th>2.F0.B52</th>
<th>2.F0.B49</th>
<th>2.F0.B48</th>
<th>2.F0.B47</th>
<th>2.F0.B46</th>
<th>2.F0.B53</th>
<th>2.F0.B40</th>
<th>2.F0.B41</th>
<th>2.F0.B42</th>
<th>2.F0.B43</th>
<th>2.F0.B44</th>
<th>2.F0.B45</th>
<th>2.F0.B59</th>
<th>2.F0.B56</th>
<th>2.F0.B55</th>
<th>2.F0.B54</th>
<th>2.F0.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS27">CLK_DCM:MUX.MUXBUS27</th>
<th>2.F2.B52</th>
<th>2.F2.B49</th>
<th>2.F2.B48</th>
<th>2.F2.B47</th>
<th>2.F2.B46</th>
<th>2.F2.B53</th>
<th>2.F2.B40</th>
<th>2.F2.B41</th>
<th>2.F2.B42</th>
<th>2.F2.B43</th>
<th>2.F2.B44</th>
<th>2.F2.B45</th>
<th>2.F2.B59</th>
<th>2.F2.B56</th>
<th>2.F2.B55</th>
<th>2.F2.B54</th>
<th>2.F2.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS28">CLK_DCM:MUX.MUXBUS28</th>
<th>2.F0.B32</th>
<th>2.F0.B29</th>
<th>2.F0.B28</th>
<th>2.F0.B27</th>
<th>2.F0.B26</th>
<th>2.F0.B33</th>
<th>2.F0.B20</th>
<th>2.F0.B21</th>
<th>2.F0.B22</th>
<th>2.F0.B23</th>
<th>2.F0.B24</th>
<th>2.F0.B25</th>
<th>2.F0.B39</th>
<th>2.F0.B36</th>
<th>2.F0.B35</th>
<th>2.F0.B34</th>
<th>2.F0.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS29">CLK_DCM:MUX.MUXBUS29</th>
<th>2.F2.B32</th>
<th>2.F2.B29</th>
<th>2.F2.B28</th>
<th>2.F2.B27</th>
<th>2.F2.B26</th>
<th>2.F2.B33</th>
<th>2.F2.B20</th>
<th>2.F2.B21</th>
<th>2.F2.B22</th>
<th>2.F2.B23</th>
<th>2.F2.B24</th>
<th>2.F2.B25</th>
<th>2.F2.B39</th>
<th>2.F2.B36</th>
<th>2.F2.B35</th>
<th>2.F2.B34</th>
<th>2.F2.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS3">CLK_DCM:MUX.MUXBUS3</th>
<th>5.F2.B52</th>
<th>5.F2.B49</th>
<th>5.F2.B48</th>
<th>5.F2.B47</th>
<th>5.F2.B46</th>
<th>5.F2.B53</th>
<th>5.F2.B40</th>
<th>5.F2.B41</th>
<th>5.F2.B42</th>
<th>5.F2.B43</th>
<th>5.F2.B44</th>
<th>5.F2.B45</th>
<th>5.F2.B59</th>
<th>5.F2.B56</th>
<th>5.F2.B55</th>
<th>5.F2.B54</th>
<th>5.F2.B51</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS30">CLK_DCM:MUX.MUXBUS30</th>
<th>2.F0.B12</th>
<th>2.F0.B9</th>
<th>2.F0.B8</th>
<th>2.F0.B7</th>
<th>2.F0.B6</th>
<th>2.F0.B13</th>
<th>2.F0.B0</th>
<th>2.F0.B1</th>
<th>2.F0.B2</th>
<th>2.F0.B3</th>
<th>2.F0.B4</th>
<th>2.F0.B5</th>
<th>2.F0.B19</th>
<th>2.F0.B16</th>
<th>2.F0.B15</th>
<th>2.F0.B14</th>
<th>2.F0.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS31">CLK_DCM:MUX.MUXBUS31</th>
<th>2.F2.B12</th>
<th>2.F2.B9</th>
<th>2.F2.B8</th>
<th>2.F2.B7</th>
<th>2.F2.B6</th>
<th>2.F2.B13</th>
<th>2.F2.B0</th>
<th>2.F2.B1</th>
<th>2.F2.B2</th>
<th>2.F2.B3</th>
<th>2.F2.B4</th>
<th>2.F2.B5</th>
<th>2.F2.B19</th>
<th>2.F2.B16</th>
<th>2.F2.B15</th>
<th>2.F2.B14</th>
<th>2.F2.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS4">CLK_DCM:MUX.MUXBUS4</th>
<th>5.F0.B32</th>
<th>5.F0.B29</th>
<th>5.F0.B28</th>
<th>5.F0.B27</th>
<th>5.F0.B26</th>
<th>5.F0.B33</th>
<th>5.F0.B20</th>
<th>5.F0.B21</th>
<th>5.F0.B22</th>
<th>5.F0.B23</th>
<th>5.F0.B24</th>
<th>5.F0.B25</th>
<th>5.F0.B39</th>
<th>5.F0.B36</th>
<th>5.F0.B35</th>
<th>5.F0.B34</th>
<th>5.F0.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS5">CLK_DCM:MUX.MUXBUS5</th>
<th>5.F2.B32</th>
<th>5.F2.B29</th>
<th>5.F2.B28</th>
<th>5.F2.B27</th>
<th>5.F2.B26</th>
<th>5.F2.B33</th>
<th>5.F2.B20</th>
<th>5.F2.B21</th>
<th>5.F2.B22</th>
<th>5.F2.B23</th>
<th>5.F2.B24</th>
<th>5.F2.B25</th>
<th>5.F2.B39</th>
<th>5.F2.B36</th>
<th>5.F2.B35</th>
<th>5.F2.B34</th>
<th>5.F2.B31</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS6">CLK_DCM:MUX.MUXBUS6</th>
<th>5.F0.B12</th>
<th>5.F0.B9</th>
<th>5.F0.B8</th>
<th>5.F0.B7</th>
<th>5.F0.B6</th>
<th>5.F0.B13</th>
<th>5.F0.B0</th>
<th>5.F0.B1</th>
<th>5.F0.B2</th>
<th>5.F0.B3</th>
<th>5.F0.B4</th>
<th>5.F0.B5</th>
<th>5.F0.B19</th>
<th>5.F0.B16</th>
<th>5.F0.B15</th>
<th>5.F0.B14</th>
<th>5.F0.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS7">CLK_DCM:MUX.MUXBUS7</th>
<th>5.F2.B12</th>
<th>5.F2.B9</th>
<th>5.F2.B8</th>
<th>5.F2.B7</th>
<th>5.F2.B6</th>
<th>5.F2.B13</th>
<th>5.F2.B0</th>
<th>5.F2.B1</th>
<th>5.F2.B2</th>
<th>5.F2.B3</th>
<th>5.F2.B4</th>
<th>5.F2.B5</th>
<th>5.F2.B19</th>
<th>5.F2.B16</th>
<th>5.F2.B15</th>
<th>5.F2.B14</th>
<th>5.F2.B11</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS8">CLK_DCM:MUX.MUXBUS8</th>
<th>4.F0.B72</th>
<th>4.F0.B69</th>
<th>4.F0.B68</th>
<th>4.F0.B67</th>
<th>4.F0.B66</th>
<th>4.F0.B73</th>
<th>4.F0.B60</th>
<th>4.F0.B61</th>
<th>4.F0.B62</th>
<th>4.F0.B63</th>
<th>4.F0.B64</th>
<th>4.F0.B65</th>
<th>4.F0.B79</th>
<th>4.F0.B76</th>
<th>4.F0.B75</th>
<th>4.F0.B74</th>
<th>4.F0.B71</th>
</tr>

<tr><th id="tile-virtex4-CLK_DCM_T-CLK_DCM:MUX.MUXBUS9">CLK_DCM:MUX.MUXBUS9</th>
<th>4.F2.B72</th>
<th>4.F2.B69</th>
<th>4.F2.B68</th>
<th>4.F2.B67</th>
<th>4.F2.B66</th>
<th>4.F2.B73</th>
<th>4.F2.B60</th>
<th>4.F2.B61</th>
<th>4.F2.B62</th>
<th>4.F2.B63</th>
<th>4.F2.B64</th>
<th>4.F2.B65</th>
<th>4.F2.B79</th>
<th>4.F2.B76</th>
<th>4.F2.B75</th>
<th>4.F2.B74</th>
<th>4.F2.B71</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM12</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM13</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM14</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM16</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM17</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM19</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM20</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM21</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM22</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DCM23</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PASS</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex4/clock/hclk-mgt.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex4/io.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex4/clock/hclk-mgt.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex4/io.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
