[{"name": "\u9673\u96f2\u6f6e", "email": "mikechen@ieee.org", "latestUpdate": "2015-02-26 17:22:17", "objective": "1. Concurrent Code \r\n2. Sequential Code\r\n3. Signal and Variable\r\n4. Package and Component\r\n5. Simulation with Testbench\r\n6. Design of State Machines\r\n7. Design with Basic Display\r\n8. Design of Serial Communications systems\r\n9. Design of VGA DVI Interface systems\r\n10. Design for testability", "schedule": "Week-  1 Introduction to Digital System Design (3/2)\r\nWeek-  2 Concurrent Code and Devices Design (3/9)\r\nWeek-  3  Simulation with VHDL Testbench(3/16)  \r\nWeek-  4  Testing with Pattern Generator and Digital Analyzer (3/23)\r\nWeek-  5 Sequential Code and Devices Design (3/30) \r\nWeek-  6 Holiday (4/6 )\r\nWeek-  7 Signal and Variables / (Quiz 1)  (4/13)   \r\nWeek-  8 Package and Component for System design (4/20)\r\nWeek-  9 Function and Procedure in System Design  (4/27)\r\nWeek-10 Midterm test (5/4)\r\nWeek-11 Design with State Machines (5/11)\r\nWeek-12 Basic Display System Design (5/18) \r\nWeek-13 Serial Communication Circuits Design  (5/25)  \r\nWeek-14 Memory Circuits design / (Quiz 2)   (6/1)   \r\nWeek-15 Design of VGAVideo Interface  (6/8) \r\nWeek-16 Design of DVI Video Interface  (6/15)\r\nWeek-17 Design for testability (6/22)\r\nWeek-18 Final test (6/29)", "scorePolicy": "1. Two Quizes\t20%\r\n2. Mid term test\t20%\r\n3. Final test\t        20%\r\n4. Home works\t40%", "materials": "1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\r\n       Volnei A.pedroni / The MIT Press \t2010 \r\n2. Reference Book: Finite State Machine in Hardware\r\n       Volnei A.pedroni / The MIT Press \t2013\t\t\r\n3. Reference Book: Digital System Design with VHDL 2nd Edition\r\n       Mark Zwolinski / Pearson\t\t2004\r\n4. Lab Book: iLAB-Digital \u6578\u4f4d\u96fb\u8def\u8a2d\u8a08\u6478\u64ec\u6e2c\u8a66\u8207\u786c\u9ad4\u9664\u932f\r\n       \u9673\u96f2\u6f6e / \u6771\u83ef\u66f8\u5c40\t\t\t2015", "foreignLanguageTextbooks": false}]