#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005BE800 .scope module, "RAM1x8" "RAM1x8" 2 10;
 .timescale 0 0;
L_00604D38 .functor BUF 1, L_006057F8, C4<0>, C4<0>, C4<0>;
L_00604E18 .functor BUF 1, L_006058A8, C4<0>, C4<0>, C4<0>;
L_00604EC0 .functor BUF 1, L_00605958, C4<0>, C4<0>, C4<0>;
L_00604DE0 .functor BUF 1, L_00605A08, C4<0>, C4<0>, C4<0>;
L_00605010 .functor BUF 1, L_00605AB8, C4<0>, C4<0>, C4<0>;
L_006050B8 .functor BUF 1, L_00605B68, C4<0>, C4<0>, C4<0>;
L_00605128 .functor BUF 1, L_00605C18, C4<0>, C4<0>, C4<0>;
L_006051D0 .functor BUF 1, L_00605CC8, C4<0>, C4<0>, C4<0>;
v00603DF0_0 .net *"_s11", 0 0, L_006058A8; 1 drivers
v00603E48_0 .net *"_s12", 0 0, L_00604EC0; 1 drivers
v00603EA0_0 .net *"_s15", 0 0, L_00605958; 1 drivers
v00603EF8_0 .net *"_s16", 0 0, L_00604DE0; 1 drivers
v00603F50_0 .net *"_s19", 0 0, L_00605A08; 1 drivers
v00603FA8_0 .net *"_s20", 0 0, L_00605010; 1 drivers
v00604000_0 .net *"_s23", 0 0, L_00605AB8; 1 drivers
v00604058_0 .net *"_s24", 0 0, L_006050B8; 1 drivers
v006040B0_0 .net *"_s27", 0 0, L_00605B68; 1 drivers
v00604108_0 .net *"_s28", 0 0, L_00605128; 1 drivers
v00604160_0 .net *"_s31", 0 0, L_00605C18; 1 drivers
v006041B8_0 .net *"_s32", 0 0, L_006051D0; 1 drivers
v00604210_0 .net *"_s35", 0 0, L_00605CC8; 1 drivers
v00604268_0 .net *"_s4", 0 0, L_00604D38; 1 drivers
v006042C0_0 .net *"_s7", 0 0, L_006057F8; 1 drivers
v00604318_0 .net *"_s8", 0 0, L_00604E18; 1 drivers
v00604370_0 .net "addr", 0 0, C4<z>; 0 drivers
v006043C8_0 .net "clear", 0 0, C4<z>; 0 drivers
v00604420_0 .net "clk", 0 0, C4<z>; 0 drivers
v00604478_0 .net "in", 7 0, C4<zzzzzzzz>; 0 drivers
RS_005D0C1C/0/0 .resolv tri, L_006057A0, L_00605850, L_00605900, L_006059B0;
RS_005D0C1C/0/4 .resolv tri, L_00605A60, L_00605B10, L_00605BC0, L_00605C70;
RS_005D0C1C .resolv tri, RS_005D0C1C/0/0, RS_005D0C1C/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v006044D0_0 .net8 "out", 7 0, RS_005D0C1C; 8 drivers
v00604528_0 .net "rw", 0 0, C4<z>; 0 drivers
RS_005D0A6C .resolv tri, L_00604630, L_006046E0, L_00604790, L_00604840;
v00604580_0 .net8 "s0", 3 0, RS_005D0A6C; 4 drivers
RS_005D085C .resolv tri, L_00604948, L_00605538, L_006055E8, L_00605698;
v006045D8_0 .net8 "s1", 3 0, RS_005D085C; 4 drivers
L_006048F0 .part C4<zzzzzzzz>, 0, 4;
L_00605748 .part C4<zzzzzzzz>, 4, 4;
L_006057A0 .part/pv L_00604D38, 0, 1, 8;
L_006057F8 .part RS_005D0A6C, 0, 1;
L_00605850 .part/pv L_00604E18, 1, 1, 8;
L_006058A8 .part RS_005D0A6C, 1, 1;
L_00605900 .part/pv L_00604EC0, 2, 1, 8;
L_00605958 .part RS_005D0A6C, 2, 1;
L_006059B0 .part/pv L_00604DE0, 3, 1, 8;
L_00605A08 .part RS_005D0A6C, 3, 1;
L_00605A60 .part/pv L_00605010, 4, 1, 8;
L_00605AB8 .part RS_005D085C, 0, 1;
L_00605B10 .part/pv L_006050B8, 5, 1, 8;
L_00605B68 .part RS_005D085C, 1, 1;
L_00605BC0 .part/pv L_00605128, 6, 1, 8;
L_00605C18 .part RS_005D085C, 2, 1;
L_00605C70 .part/pv L_006051D0, 7, 1, 8;
L_00605CC8 .part RS_005D085C, 3, 1;
S_005BEA20 .scope module, "R1" "RAM1x4" 2 13, 3 17, S_005BE800;
 .timescale 0 0;
v00603BE0_0 .alias "addr", 0 0, v00604370_0;
v00603C38_0 .alias "clear", 0 0, v006043C8_0;
v00603C90_0 .alias "clk", 0 0, v00604420_0;
v00603CE8_0 .net "in", 3 0, L_006048F0; 1 drivers
v00603D40_0 .alias "out", 3 0, v00604580_0;
v00603D98_0 .alias "rw", 0 0, v00604528_0;
L_00604630 .part/pv L_005CEA68, 0, 1, 4;
L_00604688 .part L_006048F0, 0, 1;
L_006046E0 .part/pv L_005CEBB8, 1, 1, 4;
L_00604738 .part L_006048F0, 1, 1;
L_00604790 .part/pv L_005CED08, 2, 1, 4;
L_006047E8 .part L_006048F0, 2, 1;
L_00604840 .part/pv L_005CEDE8, 3, 1, 4;
L_00604898 .part L_006048F0, 3, 1;
S_005BF5D0 .scope module, "R1" "RAM1x1" 3 18, 3 10, S_005BEA20;
 .timescale 0 0;
L_005CEA30 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_005CEA68 .functor AND 1, v006037E8_0, C4<z>, C4<1>, C4<1>;
v00603898_0 .alias "addr", 0 0, v00604370_0;
v006038F0_0 .alias "clear", 0 0, v006043C8_0;
v00603948_0 .alias "clk", 0 0, v00604420_0;
v006039A0_0 .net "in", 0 0, L_00604688; 1 drivers
v00603A28_0 .net "out", 0 0, L_005CEA68; 1 drivers
v00603A80_0 .alias "rw", 0 0, v00604528_0;
v00603AD8_0 .net "s0", 0 0, L_005CEA30; 1 drivers
v00603B30_0 .net "s1", 0 0, v006037E8_0; 1 drivers
v00603B88_0 .net "s2", 0 0, v00603840_0; 1 drivers
S_005BF658 .scope module, "JK" "jkff" 3 13, 4 8, S_005BF5D0;
 .timescale 0 0;
v00603688_0 .alias "clear", 0 0, v006043C8_0;
v006036E0_0 .alias "clk", 0 0, v00603AD8_0;
v00603738_0 .alias "j", 0 0, v006039A0_0;
v00603790_0 .alias "k", 0 0, v006039A0_0;
v006037E8_0 .var "q", 0 0;
v00603840_0 .var "qnot", 0 0;
E_005CF758 .event posedge, v006036E0_0;
S_005BEB30 .scope module, "R2" "RAM1x1" 3 19, 3 10, S_005BEA20;
 .timescale 0 0;
L_005CEB48 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_005CEBB8 .functor AND 1, v006032C0_0, C4<z>, C4<1>, C4<1>;
v00603370_0 .alias "addr", 0 0, v00604370_0;
v006033C8_0 .alias "clear", 0 0, v006043C8_0;
v00603420_0 .alias "clk", 0 0, v00604420_0;
v00603478_0 .net "in", 0 0, L_00604738; 1 drivers
v006034D0_0 .net "out", 0 0, L_005CEBB8; 1 drivers
v00603528_0 .alias "rw", 0 0, v00604528_0;
v00603580_0 .net "s0", 0 0, L_005CEB48; 1 drivers
v006035D8_0 .net "s1", 0 0, v006032C0_0; 1 drivers
v00603630_0 .net "s2", 0 0, v00603318_0; 1 drivers
S_005BE888 .scope module, "JK" "jkff" 3 13, 4 8, S_005BEB30;
 .timescale 0 0;
v00603160_0 .alias "clear", 0 0, v006043C8_0;
v006031B8_0 .alias "clk", 0 0, v00603580_0;
v00603210_0 .alias "j", 0 0, v00603478_0;
v00603268_0 .alias "k", 0 0, v00603478_0;
v006032C0_0 .var "q", 0 0;
v00603318_0 .var "qnot", 0 0;
E_005CF6B8 .event posedge, v006031B8_0;
S_005BEC40 .scope module, "R3" "RAM1x1" 3 20, 3 10, S_005BEA20;
 .timescale 0 0;
L_005CEC98 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_005CED08 .functor AND 1, v00602D98_0, C4<z>, C4<1>, C4<1>;
v00602E48_0 .alias "addr", 0 0, v00604370_0;
v00602EA0_0 .alias "clear", 0 0, v006043C8_0;
v00602EF8_0 .alias "clk", 0 0, v00604420_0;
v00602F50_0 .net "in", 0 0, L_006047E8; 1 drivers
v00602FA8_0 .net "out", 0 0, L_005CED08; 1 drivers
v00603000_0 .alias "rw", 0 0, v00604528_0;
v00603058_0 .net "s0", 0 0, L_005CEC98; 1 drivers
v006030B0_0 .net "s1", 0 0, v00602D98_0; 1 drivers
v00603108_0 .net "s2", 0 0, v00602DF0_0; 1 drivers
S_005BEBB8 .scope module, "JK" "jkff" 3 13, 4 8, S_005BEC40;
 .timescale 0 0;
v00602C38_0 .alias "clear", 0 0, v006043C8_0;
v00602C90_0 .alias "clk", 0 0, v00603058_0;
v00602CE8_0 .alias "j", 0 0, v00602F50_0;
v00602D40_0 .alias "k", 0 0, v00602F50_0;
v00602D98_0 .var "q", 0 0;
v00602DF0_0 .var "qnot", 0 0;
E_005CF618 .event posedge, v00602C90_0;
S_005BE998 .scope module, "R4" "RAM1x1" 3 21, 3 10, S_005BEA20;
 .timescale 0 0;
L_005CED78 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_005CEDE8 .functor AND 1, v00602840_0, C4<z>, C4<1>, C4<1>;
v006028F0_0 .alias "addr", 0 0, v00604370_0;
v00602948_0 .alias "clear", 0 0, v006043C8_0;
v006029A0_0 .alias "clk", 0 0, v00604420_0;
v00602A28_0 .net "in", 0 0, L_00604898; 1 drivers
v00602A80_0 .net "out", 0 0, L_005CEDE8; 1 drivers
v00602AD8_0 .alias "rw", 0 0, v00604528_0;
v00602B30_0 .net "s0", 0 0, L_005CED78; 1 drivers
v00602B88_0 .net "s1", 0 0, v00602840_0; 1 drivers
v00602BE0_0 .net "s2", 0 0, v00602898_0; 1 drivers
S_005BE910 .scope module, "JK" "jkff" 3 13, 4 8, S_005BE998;
 .timescale 0 0;
v006026E0_0 .alias "clear", 0 0, v006043C8_0;
v00602738_0 .alias "clk", 0 0, v00602B30_0;
v00602790_0 .alias "j", 0 0, v00602A28_0;
v006027E8_0 .alias "k", 0 0, v00602A28_0;
v00602840_0 .var "q", 0 0;
v00602898_0 .var "qnot", 0 0;
E_005CF558 .event posedge, v00602738_0;
S_005BE5E0 .scope module, "R2" "RAM1x4" 2 14, 3 17, S_005BE800;
 .timescale 0 0;
v006024D0_0 .alias "addr", 0 0, v00604370_0;
v00602528_0 .alias "clear", 0 0, v006043C8_0;
v00602580_0 .alias "clk", 0 0, v00604420_0;
v006025D8_0 .net "in", 3 0, L_00605748; 1 drivers
v00602630_0 .alias "out", 3 0, v006045D8_0;
v00602688_0 .alias "rw", 0 0, v00604528_0;
L_00604948 .part/pv L_005CEEC8, 0, 1, 4;
L_006049A0 .part L_00605748, 0, 1;
L_00605538 .part/pv L_00604A60, 1, 1, 4;
L_00605590 .part L_00605748, 1, 1;
L_006055E8 .part/pv L_00604BB0, 2, 1, 4;
L_00605640 .part L_00605748, 2, 1;
L_00605698 .part/pv L_00604C90, 3, 1, 4;
L_006056F0 .part L_00605748, 3, 1;
S_005BE3C0 .scope module, "R1" "RAM1x1" 3 18, 3 10, S_005BE5E0;
 .timescale 0 0;
L_005CEC60 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_005CEEC8 .functor AND 1, v00602108_0, C4<z>, C4<1>, C4<1>;
v006021B8_0 .alias "addr", 0 0, v00604370_0;
v00602210_0 .alias "clear", 0 0, v006043C8_0;
v00602268_0 .alias "clk", 0 0, v00604420_0;
v006022C0_0 .net "in", 0 0, L_006049A0; 1 drivers
v00602318_0 .net "out", 0 0, L_005CEEC8; 1 drivers
v00602370_0 .alias "rw", 0 0, v00604528_0;
v006023C8_0 .net "s0", 0 0, L_005CEC60; 1 drivers
v00602420_0 .net "s1", 0 0, v00602108_0; 1 drivers
v00602478_0 .net "s2", 0 0, v00602160_0; 1 drivers
S_005BEAA8 .scope module, "JK" "jkff" 3 13, 4 8, S_005BE3C0;
 .timescale 0 0;
v00601FA8_0 .alias "clear", 0 0, v006043C8_0;
v00602000_0 .alias "clk", 0 0, v006023C8_0;
v00602058_0 .alias "j", 0 0, v006022C0_0;
v006020B0_0 .alias "k", 0 0, v006022C0_0;
v00602108_0 .var "q", 0 0;
v00602160_0 .var "qnot", 0 0;
E_005CF4B8 .event posedge, v00602000_0;
S_005BE6F0 .scope module, "R2" "RAM1x1" 3 19, 3 10, S_005BE5E0;
 .timescale 0 0;
L_005CEFA8 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_00604A60 .functor AND 1, v00601BE0_0, C4<z>, C4<1>, C4<1>;
v00601C90_0 .alias "addr", 0 0, v00604370_0;
v00601CE8_0 .alias "clear", 0 0, v006043C8_0;
v00601D40_0 .alias "clk", 0 0, v00604420_0;
v00601D98_0 .net "in", 0 0, L_00605590; 1 drivers
v00601DF0_0 .net "out", 0 0, L_00604A60; 1 drivers
v00601E48_0 .alias "rw", 0 0, v00604528_0;
v00601EA0_0 .net "s0", 0 0, L_005CEFA8; 1 drivers
v00601EF8_0 .net "s1", 0 0, v00601BE0_0; 1 drivers
v00601F50_0 .net "s2", 0 0, v00601C38_0; 1 drivers
S_005BE668 .scope module, "JK" "jkff" 3 13, 4 8, S_005BE6F0;
 .timescale 0 0;
v00601A80_0 .alias "clear", 0 0, v006043C8_0;
v00601AD8_0 .alias "clk", 0 0, v00601EA0_0;
v00601B30_0 .alias "j", 0 0, v00601D98_0;
v00601B88_0 .alias "k", 0 0, v00601D98_0;
v00601BE0_0 .var "q", 0 0;
v00601C38_0 .var "qnot", 0 0;
E_005C3948 .event posedge, v00601AD8_0;
S_005BE448 .scope module, "R3" "RAM1x1" 3 20, 3 10, S_005BE5E0;
 .timescale 0 0;
L_00604B40 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_00604BB0 .functor AND 1, v005C5300_0, C4<z>, C4<1>, C4<1>;
v005C53B0_0 .alias "addr", 0 0, v00604370_0;
v005C5408_0 .alias "clear", 0 0, v006043C8_0;
v005C5460_0 .alias "clk", 0 0, v00604420_0;
v005C54B8_0 .net "in", 0 0, L_00605640; 1 drivers
v005C5510_0 .net "out", 0 0, L_00604BB0; 1 drivers
v005C5568_0 .alias "rw", 0 0, v00604528_0;
v005C55C0_0 .net "s0", 0 0, L_00604B40; 1 drivers
v005C5618_0 .net "s1", 0 0, v005C5300_0; 1 drivers
v00601A28_0 .net "s2", 0 0, v005C5358_0; 1 drivers
S_005BE778 .scope module, "JK" "jkff" 3 13, 4 8, S_005BE448;
 .timescale 0 0;
v005C51A0_0 .alias "clear", 0 0, v006043C8_0;
v005C51F8_0 .alias "clk", 0 0, v005C55C0_0;
v005C5250_0 .alias "j", 0 0, v005C54B8_0;
v005C52A8_0 .alias "k", 0 0, v005C54B8_0;
v005C5300_0 .var "q", 0 0;
v005C5358_0 .var "qnot", 0 0;
E_005C3C08 .event posedge, v005C51F8_0;
S_005BE558 .scope module, "R4" "RAM1x1" 3 21, 3 10, S_005BE5E0;
 .timescale 0 0;
L_00604C20 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_00604C90 .functor AND 1, v005C4DD8_0, C4<z>, C4<1>, C4<1>;
v005C4E88_0 .alias "addr", 0 0, v00604370_0;
v005C4EE0_0 .alias "clear", 0 0, v006043C8_0;
v005C4F38_0 .alias "clk", 0 0, v00604420_0;
v005C4F90_0 .net "in", 0 0, L_006056F0; 1 drivers
v005C4FE8_0 .net "out", 0 0, L_00604C90; 1 drivers
v005C5040_0 .alias "rw", 0 0, v00604528_0;
v005C5098_0 .net "s0", 0 0, L_00604C20; 1 drivers
v005C50F0_0 .net "s1", 0 0, v005C4DD8_0; 1 drivers
v005C5148_0 .net "s2", 0 0, v005C4E30_0; 1 drivers
S_005BE4D0 .scope module, "JK" "jkff" 3 13, 4 8, S_005BE558;
 .timescale 0 0;
v005C4C78_0 .alias "clear", 0 0, v006043C8_0;
v005C4CD0_0 .alias "clk", 0 0, v005C5098_0;
v005C4D28_0 .alias "j", 0 0, v005C4F90_0;
v005C4D80_0 .alias "k", 0 0, v005C4F90_0;
v005C4DD8_0 .var "q", 0 0;
v005C4E30_0 .var "qnot", 0 0;
E_005C36E8 .event posedge, v005C4CD0_0;
    .scope S_005BF658;
T_0 ;
    %set/v v006037E8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005BF658;
T_1 ;
    %set/v v00603840_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_005BF658;
T_2 ;
    %delay 5, 0;
    %load/v 8, v00603688_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006037E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00603840_0, 0, 1;
T_2.0 ;
    %end;
    .thread T_2;
    .scope S_005BF658;
T_3 ;
    %wait E_005CF758;
    %load/v 8, v00603738_0, 1;
    %load/v 9, v00603790_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006037E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00603840_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00603738_0, 1;
    %inv 8, 1;
    %load/v 9, v00603790_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00603688_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006037E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00603840_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00603738_0, 1;
    %load/v 9, v00603790_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v006037E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006037E8_0, 0, 8;
    %load/v 8, v00603840_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00603840_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005BE888;
T_4 ;
    %set/v v006032C0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_005BE888;
T_5 ;
    %set/v v00603318_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_005BE888;
T_6 ;
    %delay 5, 0;
    %load/v 8, v00603160_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006032C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00603318_0, 0, 1;
T_6.0 ;
    %end;
    .thread T_6;
    .scope S_005BE888;
T_7 ;
    %wait E_005CF6B8;
    %load/v 8, v00603210_0, 1;
    %load/v 9, v00603268_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006032C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00603318_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00603210_0, 1;
    %inv 8, 1;
    %load/v 9, v00603268_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00603160_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006032C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00603318_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00603210_0, 1;
    %load/v 9, v00603268_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v006032C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006032C0_0, 0, 8;
    %load/v 8, v00603318_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00603318_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005BEBB8;
T_8 ;
    %set/v v00602D98_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_005BEBB8;
T_9 ;
    %set/v v00602DF0_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_005BEBB8;
T_10 ;
    %delay 5, 0;
    %load/v 8, v00602C38_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602D98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00602DF0_0, 0, 1;
T_10.0 ;
    %end;
    .thread T_10;
    .scope S_005BEBB8;
T_11 ;
    %wait E_005CF618;
    %load/v 8, v00602CE8_0, 1;
    %load/v 9, v00602D40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602D98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602DF0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00602CE8_0, 1;
    %inv 8, 1;
    %load/v 9, v00602D40_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00602C38_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602D98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00602DF0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00602CE8_0, 1;
    %load/v 9, v00602D40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v00602D98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602D98_0, 0, 8;
    %load/v 8, v00602DF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602DF0_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005BE910;
T_12 ;
    %set/v v00602840_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_005BE910;
T_13 ;
    %set/v v00602898_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_005BE910;
T_14 ;
    %delay 5, 0;
    %load/v 8, v006026E0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00602898_0, 0, 1;
T_14.0 ;
    %end;
    .thread T_14;
    .scope S_005BE910;
T_15 ;
    %wait E_005CF558;
    %load/v 8, v00602790_0, 1;
    %load/v 9, v006027E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602840_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602898_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00602790_0, 1;
    %inv 8, 1;
    %load/v 9, v006027E8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v006026E0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00602898_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v00602790_0, 1;
    %load/v 9, v006027E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v00602840_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602840_0, 0, 8;
    %load/v 8, v00602898_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602898_0, 0, 8;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_005BEAA8;
T_16 ;
    %set/v v00602108_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_005BEAA8;
T_17 ;
    %set/v v00602160_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_005BEAA8;
T_18 ;
    %delay 5, 0;
    %load/v 8, v00601FA8_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602108_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00602160_0, 0, 1;
T_18.0 ;
    %end;
    .thread T_18;
    .scope S_005BEAA8;
T_19 ;
    %wait E_005CF4B8;
    %load/v 8, v00602058_0, 1;
    %load/v 9, v006020B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602108_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602160_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v00602058_0, 1;
    %inv 8, 1;
    %load/v 9, v006020B0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00601FA8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00602108_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00602160_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v00602058_0, 1;
    %load/v 9, v006020B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v00602108_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602108_0, 0, 8;
    %load/v 8, v00602160_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602160_0, 0, 8;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_005BE668;
T_20 ;
    %set/v v00601BE0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_005BE668;
T_21 ;
    %set/v v00601C38_0, 1, 1;
    %end;
    .thread T_21;
    .scope S_005BE668;
T_22 ;
    %delay 5, 0;
    %load/v 8, v00601A80_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00601BE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00601C38_0, 0, 1;
T_22.0 ;
    %end;
    .thread T_22;
    .scope S_005BE668;
T_23 ;
    %wait E_005C3948;
    %load/v 8, v00601B30_0, 1;
    %load/v 9, v00601B88_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00601BE0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601C38_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v00601B30_0, 1;
    %inv 8, 1;
    %load/v 9, v00601B88_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00601A80_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00601BE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00601C38_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v00601B30_0, 1;
    %load/v 9, v00601B88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v00601BE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601BE0_0, 0, 8;
    %load/v 8, v00601C38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601C38_0, 0, 8;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_005BE778;
T_24 ;
    %set/v v005C5300_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_005BE778;
T_25 ;
    %set/v v005C5358_0, 1, 1;
    %end;
    .thread T_25;
    .scope S_005BE778;
T_26 ;
    %delay 5, 0;
    %load/v 8, v005C51A0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C5300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005C5358_0, 0, 1;
T_26.0 ;
    %end;
    .thread T_26;
    .scope S_005BE778;
T_27 ;
    %wait E_005C3C08;
    %load/v 8, v005C5250_0, 1;
    %load/v 9, v005C52A8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C5300_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C5358_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v005C5250_0, 1;
    %inv 8, 1;
    %load/v 9, v005C52A8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v005C51A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C5300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005C5358_0, 0, 1;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v005C5250_0, 1;
    %load/v 9, v005C52A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v005C5300_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C5300_0, 0, 8;
    %load/v 8, v005C5358_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C5358_0, 0, 8;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_005BE4D0;
T_28 ;
    %set/v v005C4DD8_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_005BE4D0;
T_29 ;
    %set/v v005C4E30_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_005BE4D0;
T_30 ;
    %delay 5, 0;
    %load/v 8, v005C4C78_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C4DD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005C4E30_0, 0, 1;
T_30.0 ;
    %end;
    .thread T_30;
    .scope S_005BE4D0;
T_31 ;
    %wait E_005C36E8;
    %load/v 8, v005C4D28_0, 1;
    %load/v 9, v005C4D80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C4DD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C4E30_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v005C4D28_0, 1;
    %inv 8, 1;
    %load/v 9, v005C4D80_0, 1;
    %and 8, 9, 1;
    %load/v 9, v005C4C78_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005C4DD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005C4E30_0, 0, 1;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v005C4D28_0, 1;
    %load/v 9, v005C4D80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.4, 8;
    %load/v 8, v005C4DD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C4DD8_0, 0, 8;
    %load/v 8, v005C4E30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C4E30_0, 0, 8;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ram1x8.v";
    "./ram1x4.v";
    "./jkff.v";
