0.6
2019.2
Nov  6 2019
21:57:16
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Laboratory/Lab02/ex5_fsm_and_fsmd/ex5_fsm_and_fsmd.sim/sim_1/impl/timing/xsim/fibonacci_tb_time_impl.v,1681820147,verilog,,,,fibonacci;glbl,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Laboratory/Lab02/ex5_fsm_and_fsmd/src/hdl/types.vhd,1681819270,vhdl2008,C:/Workplace/SUSTech-EE332-Digital-System-Designing-Laboratory/Lab02/ex5_fsm_and_fsmd/src/tb/fibonacci_tb.vhd,,,types,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Laboratory/Lab02/ex5_fsm_and_fsmd/src/tb/fibonacci_tb.vhd,1681819297,vhdl2008,,,,fibonacci_tb,,,,,,,,
