Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 15:39:31 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_plan_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/xor_ln1560_reg_679_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 1.092ns (47.727%)  route 1.196ns (52.273%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[1]/Q
                         net (fo=4, unplaced)         0.291     1.051    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[1]
                         LUT2 (Prop_lut2_I0_O)        0.132     1.183 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2/O
                         net (fo=1, unplaced)         0.000     1.183    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280     1.463 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.007     1.470    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.523 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     1.523    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.576 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     1.576    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.629 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     1.629    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.682 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     1.682    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.735 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     1.735    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.788 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     1.788    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.841 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.628     2.469    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/xor_ln1560_reg_679_reg[0][0]
                         LUT5 (Prop_lut5_I2_O)        0.043     2.512 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=1, unplaced)         0.270     2.782    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/r_tdata
                         LUT1 (Prop_lut1_I0_O)        0.043     2.825 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/xor_ln1560_reg_679[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.825    bd_0_i/hls_inst/inst/xor_ln1560_fu_480_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_679_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_679_reg[0]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_D)        0.036     5.511    bd_0_i/hls_inst/inst/xor_ln1560_reg_679_reg[0]
  -------------------------------------------------------------------
                         required time                          5.511    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.481ns (22.646%)  route 1.643ns (77.354%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/Q
                         net (fo=7, unplaced)         0.451     1.211    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[2]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.334 r  bd_0_i/hls_inst/inst/m_4_reg_649[3]_i_2/O
                         net (fo=2, unplaced)         0.418     1.752    bd_0_i/hls_inst/inst/m_4_reg_649[3]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.795 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4/O
                         net (fo=4, unplaced)         0.294     2.089    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.132 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2/O
                         net (fo=3, unplaced)         0.288     2.420    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.049     2.469 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.661    bd_0_i/hls_inst/inst/p_0_in[39]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.475ns (22.427%)  route 1.643ns (77.573%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/Q
                         net (fo=7, unplaced)         0.451     1.211    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[2]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.334 r  bd_0_i/hls_inst/inst/m_4_reg_649[3]_i_2/O
                         net (fo=2, unplaced)         0.418     1.752    bd_0_i/hls_inst/inst/m_4_reg_649[3]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.795 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4/O
                         net (fo=4, unplaced)         0.294     2.089    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.132 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2/O
                         net (fo=3, unplaced)         0.288     2.420    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.463 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[23]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.655    bd_0_i/hls_inst/inst/p_0_in[23]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[23]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.475ns (22.427%)  route 1.643ns (77.573%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/Q
                         net (fo=7, unplaced)         0.451     1.211    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[2]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.334 r  bd_0_i/hls_inst/inst/m_4_reg_649[3]_i_2/O
                         net (fo=2, unplaced)         0.418     1.752    bd_0_i/hls_inst/inst/m_4_reg_649[3]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.795 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4/O
                         net (fo=4, unplaced)         0.294     2.089    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.132 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2/O
                         net (fo=3, unplaced)         0.288     2.420    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.463 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.655    bd_0_i/hls_inst/inst/p_0_in[7]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.440ns (22.657%)  route 1.502ns (77.343%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[4]/Q
                         net (fo=4, unplaced)         0.440     1.200    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[4]
                         LUT3 (Prop_lut3_I0_O)        0.131     1.331 r  bd_0_i/hls_inst/inst/m_4_reg_649[6]_i_4/O
                         net (fo=4, unplaced)         0.431     1.762    bd_0_i/hls_inst/inst/m_4_reg_649[6]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.805 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_3/O
                         net (fo=6, unplaced)         0.439     2.244    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.287 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.479    bd_0_i/hls_inst/inst/p_0_in[26]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.440ns (22.657%)  route 1.502ns (77.343%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[4]/Q
                         net (fo=4, unplaced)         0.440     1.200    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[4]
                         LUT3 (Prop_lut3_I0_O)        0.131     1.331 r  bd_0_i/hls_inst/inst/m_4_reg_649[6]_i_4/O
                         net (fo=4, unplaced)         0.431     1.762    bd_0_i/hls_inst/inst/m_4_reg_649[6]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.805 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_3/O
                         net (fo=6, unplaced)         0.439     2.244    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.287 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.479    bd_0_i/hls_inst/inst/p_0_in[42]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.432ns (22.773%)  route 1.465ns (77.227%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/Q
                         net (fo=9, unplaced)         0.568     1.328    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[13]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.451 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_3/O
                         net (fo=1, unplaced)         0.407     1.858    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.901 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_2/O
                         net (fo=5, unplaced)         0.298     2.199    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.242 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[14]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.434    bd_0_i/hls_inst/inst/p_0_in[14]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[14]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[30]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.432ns (22.773%)  route 1.465ns (77.227%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/Q
                         net (fo=9, unplaced)         0.568     1.328    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[13]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.451 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_3/O
                         net (fo=1, unplaced)         0.407     1.858    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.901 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_2/O
                         net (fo=5, unplaced)         0.298     2.199    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.242 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[30]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.434    bd_0_i/hls_inst/inst/p_0_in[30]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[30]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[30]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[30]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.432ns (22.773%)  route 1.465ns (77.227%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/Q
                         net (fo=9, unplaced)         0.568     1.328    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[13]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.451 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_3/O
                         net (fo=1, unplaced)         0.407     1.858    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.901 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_2/O
                         net (fo=5, unplaced)         0.298     2.199    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.242 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.434    bd_0_i/hls_inst/inst/p_0_in[46]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.441ns (23.482%)  route 1.437ns (76.518%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[13]/Q
                         net (fo=9, unplaced)         0.568     1.328    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[13]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.451 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_3/O
                         net (fo=1, unplaced)         0.407     1.858    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.901 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_2/O
                         net (fo=5, unplaced)         0.270     2.171    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[46]_srl2_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.052     2.223 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[22]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.415    bd_0_i/hls_inst/inst/p_0_in[22]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[22]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                  3.038    




