#makefile specifies a set of compilation rules in terms of
#`targets`, `executables` and their dependencies obj files and source
CC=gcc
COMPILE.c=$(CC) $(CFLAGS) $(CPPFLAGS) -c
LINK.c=$(CC) $(CFLAGS) $(CPPFLAGS) $(LDFLAGS)
LDFLAGS=
#LDDIR=-L$(ROOT)/lib
#LDLIBS=$(LDDIR) -lapue $(EXTRALIBS)
CFLAGS=-ansi -I$(ROOT)/include -Wall -DLINUX -D_GNU_SOURCE $(EXTRA)
RANLIB=echo
AR=ar
AWK=awk
#LIBAPUE=$(ROOT)/lib/libapue.a

TEMPFILES=core core.* *.o temp.* *.out
