|BCD4bitsWreg
num1[0] => Selector6.IN4
num1[0] => Mux0.IN19
num1[0] => Mux1.IN19
num1[0] => Mux2.IN19
num1[0] => Mux3.IN19
num1[1] => Selector5.IN4
num1[1] => Mux0.IN18
num1[1] => Mux1.IN18
num1[1] => Mux2.IN18
num1[1] => Mux3.IN18
num1[2] => Selector4.IN4
num1[2] => Mux0.IN17
num1[2] => Mux1.IN17
num1[2] => Mux2.IN17
num1[2] => Mux3.IN17
num1[3] => Selector3.IN4
num1[3] => Mux0.IN16
num1[3] => Mux1.IN16
num1[3] => Mux2.IN16
num1[3] => Mux3.IN16
num2[0] => Selector14.IN5
num2[0] => Mux4.IN19
num2[0] => Mux5.IN19
num2[0] => Mux6.IN19
num2[0] => Mux7.IN19
num2[1] => Selector13.IN5
num2[1] => Mux4.IN18
num2[1] => Mux5.IN18
num2[1] => Mux6.IN18
num2[1] => Mux7.IN18
num2[2] => Selector12.IN5
num2[2] => Mux4.IN17
num2[2] => Mux5.IN17
num2[2] => Mux6.IN17
num2[2] => Mux7.IN17
num2[3] => Selector11.IN5
num2[3] => Mux4.IN16
num2[3] => Mux5.IN16
num2[3] => Mux6.IN16
num2[3] => Mux7.IN16
clk => cfreq[0].CLK
clk => cfreq[1].CLK
clk => cfreq[2].CLK
clk => cfreq[3].CLK
clk => cfreq[4].CLK
clk => cfreq[5].CLK
clk => cfreq[6].CLK
clk => cfreq[7].CLK
clk => cfreq[8].CLK
clk => cfreq[9].CLK
clk => cfreq[10].CLK
clk => cfreq[11].CLK
clk => cfreq[12].CLK
clk => cfreq[13].CLK
clk => cfreq[14].CLK
clk => cfreq[15].CLK
clk => cfreq[16].CLK
clk => cfreq[17].CLK
clk => cfreq[18].CLK
clk => cfreq[19].CLK
clk => cfreq[20].CLK
clk => cfreq[21].CLK
clk => cfreq[22].CLK
clk => cfreq[23].CLK
clk => cfreq[24].CLK
clk => cfreq[25].CLK
clk => cfreq[26].CLK
sseg[6] << BCDtoSSeg:bcdtosseg.SSeg[0]
sseg[5] << BCDtoSSeg:bcdtosseg.SSeg[1]
sseg[4] << BCDtoSSeg:bcdtosseg.SSeg[2]
sseg[3] << BCDtoSSeg:bcdtosseg.SSeg[3]
sseg[2] << BCDtoSSeg:bcdtosseg.SSeg[4]
sseg[1] << BCDtoSSeg:bcdtosseg.SSeg[5]
sseg[0] << BCDtoSSeg:bcdtosseg.SSeg[6]
an[0] << an[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
an[1] << an[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
an[2] << an[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
an[3] << an[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => cfreq.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => an.OUTPUTSELECT
rst => an.OUTPUTSELECT
rst => an.OUTPUTSELECT
rst => an.OUTPUTSELECT
rst => bcd[2].ENA
rst => bcd[1].ENA
rst => bcd[0].ENA
rst => bcd[3].ENA


|BCD4bitsWreg|BCDtoSSeg:bcdtosseg
BCD[0] => Decoder0.IN3
BCD[1] => Decoder0.IN2
BCD[2] => Decoder0.IN1
BCD[3] => Decoder0.IN0
SSeg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSeg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSeg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSeg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSeg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSeg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSeg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


