0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sim_1/new/tb_spi_controller.vhd,1638373597,vhdl,,,,tb_spi_controller,,,,,,,,
C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/lab6_assignment_sources/clock_divider.vhd,1638373154,vhdl,C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sim_1/new/tb_spi_controller.vhd,,,clock_divider,,,,,,,,
C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/lab8_2019/spi_controller.vhd,1636651541,vhdl,,,,spi_controller,,,,,,,,
C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/new/SPI_Control.vhd,1638479595,vhdl,,,,spi_control,,,,,,,,
