<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='83' type='static llvm::LaneBitmask llvm::LaneBitmask::getAll()'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='316' u='c' c='_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='338' u='c' c='_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='342' u='c' c='_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='430' u='c' c='_ZN4llvm12BranchFolder23replaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterScavenging.h' l='186' u='c' c='_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='486' u='c' c='_ZN4llvm13LiveIntervals19repairOldRegInRangeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_NS_9SlotIndexERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='356' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='386' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='388' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.h' l='224' u='c' c='_ZN4llvm13LiveRangeCalc12extendToUsesERNS_9LiveRangeEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1081' u='c' c='_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='775' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='127' u='c' c='_ZN4llvm13LiveRangeCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='144' u='c' c='_ZN4llvm13LiveRangeCalc31constructMainRangeFromSubrangesERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='708' u='c' c='_ZN12_GLOBAL__N_18MIParser22parseBasicBlockLiveinsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2405' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2480' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2750' u='c' c='_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='419' u='c' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='429' u='c' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='438' u='c' c='_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='507' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='510' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='545' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1231' u='c' c='_ZNK4llvm18RegPressureTracker14getLiveLanesAtEjNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='368' u='c' c='_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='394' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='400' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='401' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='498' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='662' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1276' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='76' u='c' c='_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='435' u='c' c='_ZNK4llvm3rdf13LaneMaskIndex19getLaneMaskForIndexEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='977' u='c' c='_ZNK4llvm3rdf13DataFlowGraph10makeRegRefERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='56' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='69' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='169' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='233' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='359' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='111' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1419' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1501' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1507' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1507' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
