# ####################################################################

#  Created by Encounter(R) RTL Compiler RC14.10 - v14.10-p008_1 on Mon Jun 23 18:12:59 -0700 2014

# ####################################################################

set sdc_version 1.7

set_units -capacitance 1000.0fF
set_units -time 1000.0ps

# Set the current design
current_design dtmf_recvr_core

set_case_analysis 0 [get_ports scan_en]
set_case_analysis 0 [get_ports test_mode]
create_clock -name "refclk" -add -period 40.0 -waveform {0.0 20.0} [get_ports refclk]
create_clock -name "m_rcc_clk" -add -period 40.0 -waveform {0.0 20.0} [get_pins TEST_CONTROL_INST/m_rcc_clk]
create_clock -name "m_ram_clk" -add -period 40.0 -waveform {0.0 20.0} [get_pins TEST_CONTROL_INST/m_ram_clk]
create_clock -name "m_clk" -add -period 40.0 -waveform {0.0 20.0} [get_pins TEST_CONTROL_INST/m_clk]
create_clock -name "m_dsram_clk" -add -period 40.0 -waveform {0.0 20.0} [get_pins TEST_CONTROL_INST/m_dsram_clk]
create_clock -name "m_digit_clk" -add -period 40.0 -waveform {0.0 20.0} [get_pins TEST_CONTROL_INST/m_digit_clk]
create_clock -name "m_spi_clk" -add -period 40.0 -waveform {0.0 20.0} [get_pins TEST_CONTROL_INST/m_spi_clk]
set_false_path -from [get_clocks m_spi_clk] -to [get_clocks m_clk] -hold
set_false_path -from [list \
  [get_ports reset]  \
  [get_ports test_mode]  \
  [get_ports refclk] ]
set_clock_gating_check -setup 0.0 
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[12]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[2]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[13]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.2 [get_ports {port_pad_data_in[5]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports pllrst]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[6]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[10]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[13]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[14]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.2 [get_ports {port_pad_data_in[5]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[6]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[13]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[3]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[14]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[6]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[7]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[11]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports reset]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[14]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports int]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[15]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[6]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[7]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[14]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.5 [get_ports {port_pad_data_in[4]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[15]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[7]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports scan_clk]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[8]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[12]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[15]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports pllrst]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[7]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[8]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[15]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.2 [get_ports {port_pad_data_in[5]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[8]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports spi_data]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports ibias]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[9]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[13]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports ibias]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports int]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[8]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[9]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports scan_en]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports ibias]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports scan_en]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports test_mode]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[0]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[6]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[9]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[14]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports scan_clk]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports scan_en]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports ibias]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[9]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[1]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[7]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports scan_en]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports spi_data]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports spi_fs]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[15]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports spi_fs]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports spi_fs]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports test_mode]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[8]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[0]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[2]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[10]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports spi_fs]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports ibias]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[9]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[1]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[3]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports scan_en]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[11]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports reset]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports reset]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.5 [get_ports {port_pad_data_in[4]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports reset]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[2]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[12]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[10]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports pllrst]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports reset]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports spi_fs]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.2 [get_ports {port_pad_data_in[5]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[3]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[13]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[11]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports int]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[6]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports int]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[14]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports int]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[12]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports scan_clk]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports pllrst]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports scan_clk]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports spi_data]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[7]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports int]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports reset]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.2 [get_ports {port_pad_data_in[5]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports scan_clk]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[15]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports spi_data]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[13]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports spi_data]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports scan_clk]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[8]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports test_mode]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[0]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[6]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports spi_data]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[14]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports test_mode]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[0]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports test_mode]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[0]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports ibias]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports {port_pad_data_in[9]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[1]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[7]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports int]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[15]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports test_mode]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[0]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports scan_en]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[1]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[1]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[2]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[8]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports scan_clk]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[1]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[2]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[10]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[10]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[2]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports spi_data]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports ibias]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[3]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[10]}]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports spi_fs]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports {port_pad_data_in[9]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[2]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[3]}]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports scan_en]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[11]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports test_mode]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[10]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[0]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[11]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[3]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[11]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.5 [get_ports {port_pad_data_in[4]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[3]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.5 [get_ports {port_pad_data_in[4]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[12]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports pllrst]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports {port_pad_data_in[12]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.5 [get_ports {port_pad_data_in[4]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[11]}]
set_input_delay -clock [get_clocks m_dsram_clk] -add_delay 4.0 [get_ports {port_pad_data_in[1]}]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.0 [get_ports pllrst]
set_input_delay -clock [get_clocks m_clk] -add_delay 4.0 [get_ports spi_fs]
set_input_delay -clock [get_clocks m_spi_clk] -add_delay 4.0 [get_ports reset]
set_input_delay -clock [get_clocks refclk] -add_delay 4.2 [get_ports {port_pad_data_in[5]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports {port_pad_data_in[12]}]
set_input_delay -clock [get_clocks m_rcc_clk] -add_delay 4.0 [get_ports pllrst]
set_input_delay -clock [get_clocks m_digit_clk] -add_delay 4.2 [get_ports {port_pad_data_in[5]}]
set_input_delay -clock [get_clocks refclk] -add_delay 4.0 [get_ports {port_pad_data_in[13]}]
set_input_delay -clock [get_clocks m_ram_clk] -add_delay 4.5 [get_ports {port_pad_data_in[4]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[2]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[8]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {tdigit[3]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {tdigit[6]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports tdigit_flag]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[1]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[2]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {tdigit[7]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[2]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {tdigit[6]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {tdigit[7]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[11]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {tdigit[4]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {tdigit[7]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[3]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[9]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[3]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[2]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[0]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {tdigit[7]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[12]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[3]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[10]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports vcom]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {tdigit[5]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[4]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[3]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[4]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[1]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[13]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[4]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[11]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports vcop]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {tdigit[0]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {tdigit[6]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[5]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[4]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[5]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[14]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[2]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[5]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[12]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports vcom]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {tdigit[7]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[6]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {tdigit[1]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[5]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[6]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[15]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[3]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[6]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[13]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports vcop]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {tdigit[0]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[7]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {tdigit[2]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[6]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[7]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[4]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[7]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[14]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[8]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {tdigit[3]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports tdigit_flag]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {tdigit[1]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[7]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[8]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[5]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[8]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[15]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[9]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {tdigit[4]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {tdigit[2]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[8]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[9]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[0]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[10]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[6]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[9]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[10]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {tdigit[5]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {tdigit[3]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports tdigit_flag]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[9]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[10]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[1]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[11]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[7]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[10]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[11]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {tdigit[6]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {tdigit[4]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[11]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[0]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[2]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[12]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[8]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports vcom]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[11]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[12]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {tdigit[7]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {tdigit[5]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports vcom]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[12]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports vcom]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[1]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[3]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[13]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[9]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports vcop]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[13]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {tdigit[0]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {tdigit[6]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[12]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports vcom]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports vcop]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {tdigit[0]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[10]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[13]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports vcop]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[2]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {tdigit[0]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[4]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[14]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {tdigit[1]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {tdigit[7]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[13]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[14]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports vcop]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {tdigit[0]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {tdigit[1]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[11]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[14]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {tdigit[1]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[5]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[15]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[3]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {tdigit[2]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[14]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[15]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {tdigit[1]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {tdigit[2]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[12]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[15]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports vcom]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {tdigit[2]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[6]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[4]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[15]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {tdigit[3]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports tdigit_flag]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {tdigit[2]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {tdigit[3]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports tdigit_flag]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[13]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports vcop]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {tdigit[3]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[7]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports tdigit_flag]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[5]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {tdigit[0]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {tdigit[4]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports tdigit_flag]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {tdigit[4]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[14]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {tdigit[3]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[0]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[6]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {tdigit[1]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {tdigit[4]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[8]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[0]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {tdigit[5]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[0]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[15]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {tdigit[4]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {tdigit[5]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {port_pad_data_out[1]}]
set_output_delay -clock [get_clocks m_clk] -add_delay 1.0 [get_ports {port_pad_data_out[7]}]
set_output_delay -clock [get_clocks m_dsram_clk] -add_delay 1.0 [get_ports {tdigit[2]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {tdigit[5]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[9]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {port_pad_data_out[0]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {port_pad_data_out[1]}]
set_output_delay -clock [get_clocks refclk] -add_delay 1.0 [get_ports {tdigit[6]}]
set_output_delay -clock [get_clocks m_rcc_clk] -add_delay 1.0 [get_ports {port_pad_data_out[1]}]
set_output_delay -clock [get_clocks m_ram_clk] -add_delay 1.0 [get_ports {tdigit[5]}]
set_output_delay -clock [get_clocks m_digit_clk] -add_delay 1.0 [get_ports {tdigit[6]}]
set_output_delay -clock [get_clocks m_spi_clk] -add_delay 1.0 [get_ports {port_pad_data_out[10]}]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/ANTENNA_X1]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/FILLCELL_X1]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/FILLCELL_X16]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/FILLCELL_X2]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/FILLCELL_X32]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/FILLCELL_X4]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/FILLCELL_X8]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/LOGIC0_X1]
set_dont_use [get_lib_cells FreePDK45_lib_v1.0/LOGIC1_X1]
set_dont_use [get_lib_cells pllclk/pllclk]
set_dont_use [get_lib_cells USERLIB/ram_256x16A]
set_dont_use [get_lib_cells USERLIB_1/rom_512x16A]
