$date
	Sat Jul  5 11:06:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 8 ! y_o [7:0] $end
$var reg 8 " a_i [7:0] $end
$var reg 8 # b_i [7:0] $end
$var reg 1 $ sel_i $end
$var integer 32 % i [31:0] $end
$scope module DAY1 $end
$var wire 8 & a_i [7:0] $end
$var wire 8 ' b_i [7:0] $end
$var wire 1 $ sel_i $end
$var wire 8 ( y_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10010010 (
b1000000 '
b10010010 &
b0 %
0$
b1000000 #
b10010010 "
b10010010 !
$end
#5
b110001 !
b110001 (
1$
b110001 #
b110001 '
b100 "
b100 &
b1 %
#10
b11000110 !
b11000110 (
b11000110 #
b11000110 '
b10000110 "
b10000110 &
b10 %
#15
b1001 !
b1001 (
b1001 #
b1001 '
b110010 "
b110010 &
b11 %
#20
b10000110 !
b10000110 (
b10000110 #
b10000110 '
b10000000 "
b10000000 &
b100 %
#25
b10011110 !
b10011110 (
b10011110 #
b10011110 '
b10111011 "
b10111011 &
b101 %
#30
b11000110 !
b11000110 (
b11000110 #
b11000110 '
b11110110 "
b11110110 &
b110 %
#35
b11111100 !
b11111100 (
0$
b1100011 #
b1100011 '
b11111100 "
b11111100 &
b111 %
#40
b1010101 !
b1010101 (
1$
b1010101 #
b1010101 '
b1100010 "
b1100010 &
b1000 %
#45
b111011 !
b111011 (
b111011 #
b111011 '
b11110010 "
b11110010 &
b1001 %
#50
b1010 %
#60
