WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 258482 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 258482 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 671707 cumulative IPC: 1.489 (Simulation time: 00 hr 00 min 11 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 671707 cumulative IPC: 1.489 (Simulation time: 00 hr 00 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_768B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.489 instructions: 1000001 cycles: 671707
CPU 0 Branch Prediction Accuracy: 98.13% MPKI: 6.23 Average ROB Occupancy at Mispredict: 25.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.134
BRANCH_CONDITIONAL: 4.88
BRANCH_DIRECT_CALL: 0.038
BRANCH_INDIRECT_CALL: 0.213
BRANCH_RETURN: 0.969

LLC TOTAL        ACCESS:      23398 HIT:      20016 MISS:       3382
LLC LOAD         ACCESS:      16012 HIT:      15878 MISS:        134
LLC RFO          ACCESS:       3146 HIT:         86 MISS:       3060
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       3411 HIT:       3411 MISS:          0
LLC TRANSLATION  ACCESS:        829 HIT:        641 MISS:        188
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 503.3 cycles
cpu0_DTLB TOTAL        ACCESS:     293282 HIT:     267539 MISS:      25743
cpu0_DTLB LOAD         ACCESS:     293282 HIT:     267539 MISS:      25743
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.032 cycles
cpu0_ITLB TOTAL        ACCESS:      21920 HIT:      21006 MISS:        914
cpu0_ITLB LOAD         ACCESS:      21920 HIT:      21006 MISS:        914
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.518 cycles
cpu0_L1D TOTAL        ACCESS:     323075 HIT:      95932 MISS:     227143
cpu0_L1D LOAD         ACCESS:     262838 HIT:      52118 MISS:     210720
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      58288 HIT:      43563 MISS:      14725
cpu0_L1D TRANSLATION  ACCESS:       1949 HIT:        251 MISS:       1698
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.9 cycles
cpu0_L1I TOTAL        ACCESS:      24049 HIT:      23125 MISS:        924
cpu0_L1I LOAD         ACCESS:      24049 HIT:      23125 MISS:        924
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.735 cycles
cpu0_L2C TOTAL        ACCESS:      63585 HIT:      43598 MISS:      19987
cpu0_L2C LOAD         ACCESS:      53714 HIT:      37702 MISS:      16012
cpu0_L2C RFO          ACCESS:       3675 HIT:        529 MISS:       3146
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       4506 HIT:       4506 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1690 HIT:        861 MISS:        829
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 105.4 cycles
cpu0_STLB TOTAL        ACCESS:      13851 HIT:      12616 MISS:       1235
cpu0_STLB LOAD         ACCESS:      13851 HIT:      12616 MISS:       1235
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 107.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2737
  ROW_BUFFER_MISS:        645
 AVG DBUS CONGESTED CYCLE: 3.994
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
