[2025-09-17 07:50:51] START suite=qualcomm_srv trace=srv700_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv700_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2784775 heartbeat IPC: 3.591 cumulative IPC: 3.591 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5348248 heartbeat IPC: 3.901 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5348248 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5348248 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14876950 heartbeat IPC: 1.049 cumulative IPC: 1.049 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 24485742 heartbeat IPC: 1.041 cumulative IPC: 1.045 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33926834 heartbeat IPC: 1.059 cumulative IPC: 1.05 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 43340204 heartbeat IPC: 1.062 cumulative IPC: 1.053 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 52780861 heartbeat IPC: 1.059 cumulative IPC: 1.054 (Simulation time: 00 hr 07 min 30 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 62335010 heartbeat IPC: 1.047 cumulative IPC: 1.053 (Simulation time: 00 hr 08 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv700_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 71659458 heartbeat IPC: 1.072 cumulative IPC: 1.056 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 80883881 heartbeat IPC: 1.084 cumulative IPC: 1.059 (Simulation time: 00 hr 11 min 03 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 90218809 heartbeat IPC: 1.071 cumulative IPC: 1.06 (Simulation time: 00 hr 12 min 17 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 94120671 cumulative IPC: 1.062 (Simulation time: 00 hr 13 min 22 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 94120671 cumulative IPC: 1.062 (Simulation time: 00 hr 13 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv700_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.062 instructions: 100000001 cycles: 94120671
CPU 0 Branch Prediction Accuracy: 92.34% MPKI: 13.77 Average ROB Occupancy at Mispredict: 29.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07141
BRANCH_INDIRECT: 0.3378
BRANCH_CONDITIONAL: 12.09
BRANCH_DIRECT_CALL: 0.407
BRANCH_INDIRECT_CALL: 0.4799
BRANCH_RETURN: 0.38


====Backend Stall Breakdown====
ROB_STALL: 212563
LQ_STALL: 0
SQ_STALL: 909705


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.3446
REPLAY_LOAD: 60.73368
NON_REPLAY_LOAD: 18.231274

== Total ==
ADDR_TRANS: 36214
REPLAY_LOAD: 23261
NON_REPLAY_LOAD: 153088

== Counts ==
ADDR_TRANS: 296
REPLAY_LOAD: 383
NON_REPLAY_LOAD: 8397

cpu0->cpu0_STLB TOTAL        ACCESS:    2085282 HIT:    2058748 MISS:      26534 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2085282 HIT:    2058748 MISS:      26534 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9431328 HIT:    8165113 MISS:    1266215 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7633843 HIT:    6532683 MISS:    1101160 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600798 HIT:     501567 MISS:      99231 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1135463 HIT:    1117840 MISS:      17623 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      61224 HIT:      13023 MISS:      48201 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15070455 HIT:    7631487 MISS:    7438968 MSHR_MERGE:    1788301
cpu0->cpu0_L1I LOAD         ACCESS:   15070455 HIT:    7631487 MISS:    7438968 MSHR_MERGE:    1788301
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29899575 HIT:   25571957 MISS:    4327618 MSHR_MERGE:    1682414
cpu0->cpu0_L1D LOAD         ACCESS:   16597185 HIT:   14111591 MISS:    2485594 MSHR_MERGE:     502419
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13236653 HIT:   11455994 MISS:    1780659 MSHR_MERGE:    1179854
cpu0->cpu0_L1D TRANSLATION  ACCESS:      65737 HIT:       4372 MISS:      61365 MSHR_MERGE:        141
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12398755 HIT:   10318920 MISS:    2079835 MSHR_MERGE:    1043312
cpu0->cpu0_ITLB LOAD         ACCESS:   12398755 HIT:   10318920 MISS:    2079835 MSHR_MERGE:    1043312
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.323 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28415328 HIT:   26993582 MISS:    1421746 MSHR_MERGE:     372987
cpu0->cpu0_DTLB LOAD         ACCESS:   28415328 HIT:   26993582 MISS:    1421746 MSHR_MERGE:     372987
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.847 cycles
cpu0->LLC TOTAL        ACCESS:    1432073 HIT:    1340201 MISS:      91872 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1101160 HIT:    1039531 MISS:      61629 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      99231 HIT:      86896 MISS:      12335 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     183481 HIT:     182915 MISS:        566 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48201 HIT:      30859 MISS:      17342 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3288
  ROW_BUFFER_MISS:      88018
  AVG DBUS CONGESTED CYCLE: 4.548
Channel 0 WQ ROW_BUFFER_HIT:       1381
  ROW_BUFFER_MISS:       9749
  FULL:          0
Channel 0 REFRESHES ISSUED:       7844

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       512937       552773        93019         9543
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1666         2985         1795
  STLB miss resolved @ L2C                0          468         3740         6489         4607
  STLB miss resolved @ LLC                0          116         5903        15349        11339
  STLB miss resolved @ MEM                0            0         2464         9170        13347

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196127        48298      1338087       193574          627
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          627          628           74
  STLB miss resolved @ L2C                1          193         2114         1267           29
  STLB miss resolved @ LLC                1           44         2866         2579          111
  STLB miss resolved @ MEM                0            0          495          604          270
[2025-09-17 08:04:14] END   suite=qualcomm_srv trace=srv700_ap (rc=0)
