<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ParaNut SystemC Model: memu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ParaNut SystemC Model
   </div>
   <div id="projectbrief">A SystemC Model of the ParaNut architecture</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">memu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="memu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">  This file is part of the ParaNut project.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">  Copyright (C) 2010-2020 Alexander Bahle &lt;alexander.bahle@hs-augsburg.de&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">                          Gundolf Kiefer &lt;gundolf.kiefer@hs-augsburg.de&gt;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">      Hochschule Augsburg, University of Applied Sciences</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">  Description:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    This is the memory unit (MEMU) of the ParaNut.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    The MEMU interfaces with the main memory bus over a wishbone interface</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    and with the ParaNut CPUs over an arbitrary number of read and write</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    ports. The MEMU contains the (shared) cache and is optimize to handle</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    parallel memory accesses from different ports efficiently.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">    Also, the support for synchronization primitives is due to the MEMU.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">    The MEMU (class &#39;MMemu&#39;) contains the following sub-modules:</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">    - 1 tag RAM (&#39;MTagRAM) for storing and supplying cache tag information</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">    - CFG_MEMU_CACHE_BANKS cache memory banks (&#39;MBankRam&#39;) for storing cached data</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">    - 1 bus interface (&#39;MBusIF&#39;) for the Wishbone interconnection</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">    - RPORTS read ports (&#39;MReadPort&#39;)</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">    - WPORTS write ports (&#39;MWritePort&#39;)</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">    - 1 arbiter (&#39;MArbiter&#39;) for controlling the access to the caches&#39; tag</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">      and bank data</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">  1. Redistributions of source code must retain the above copyright notice, this </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">     list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">     this list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">     other materials provided with the distribution.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND </span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE </span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; </span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON </span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *************************************************************************/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifndef _MEMU_</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define _MEMU_</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_8h.html">base.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="paranut-config_8h.html">paranut-config.h</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;systemc.h&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">   To-Do (TBD)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">   -----</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">   - (EXAMINE: priority: RD/RI/WD per core, not global?  -&gt; starvation may occur if global)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">   - (optimize BusIf: reset &#39;busy&#39; before WB write-back -&gt; does not really help)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// MArbiter Selector input/output type...</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> DWIDTH = 1, <span class="keywordtype">int</span> <span class="keywordtype">SEL</span>_MAX = 1&gt;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_s_selector_i_o.html">   69</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_s_selector_i_o.html">SSelectorIO</a> {</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_s_selector_i_o.html#a2bfbefa04ce946b394e04049e6e71125">   70</a></span>&#160;    sc_uint&lt;DWIDTH&gt; <a class="code" href="struct_s_selector_i_o.html#a2bfbefa04ce946b394e04049e6e71125">dat</a>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">   71</a></span>&#160;    sc_uint&lt;NUM_BITS(SEL_MAX)&gt; <a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">   72</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">sel_valid</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_s_selector_i_o.html#a3bf471be7f078be25dd08fd3e43d7f37">   74</a></span>&#160;    <a class="code" href="struct_s_selector_i_o.html#a3bf471be7f078be25dd08fd3e43d7f37">SSelectorIO</a>( sc_uint&lt;DWIDTH&gt; _dat = 0,  sc_uint&lt;<a class="code" href="group__helpers.html#gab615523fb2eae270a3646dd18102c937">NUM_BITS</a>(SEL_MAX)&gt; _sel = 0, <span class="keywordtype">bool</span> _sel_valid = 0): dat(_dat), sel(_sel), sel_valid(_sel_valid) { }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// Necessary operators for using this structure as signals...</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// Compare (necessary for signal updates)...</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_s_selector_i_o.html#a3628dd6f04c4c0bacf7a99651f24f08e">   78</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_s_selector_i_o.html#a3628dd6f04c4c0bacf7a99651f24f08e">operator == </a>(<span class="keyword">const</span> <a class="code" href="struct_s_selector_i_o.html">SSelectorIO</a> &amp;t) {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;       <span class="keywordflow">return</span> (dat == t.<a class="code" href="struct_s_selector_i_o.html#a2bfbefa04ce946b394e04049e6e71125">dat</a>) &amp;&amp; (sel == t.<a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a>) &amp;&amp; (sel_valid == t.<a class="code" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">sel_valid</a>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    }</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// Display...</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_s_selector_i_o.html#a08fe4214315ae831260f332e05555c61">   82</a></span>&#160;    <span class="keyword">friend</span> ostream&amp; <a class="code" href="struct_s_selector_i_o.html#a08fe4214315ae831260f332e05555c61">operator&lt;&lt; </a>(ostream &amp;o, <span class="keyword">const</span> <a class="code" href="struct_s_selector_i_o.html">SSelectorIO</a> &amp;t ) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;       o &lt;&lt; <span class="stringliteral">&quot;{&quot;</span> &lt;&lt; t.<a class="code" href="struct_s_selector_i_o.html#a2bfbefa04ce946b394e04049e6e71125">dat</a> &lt;&lt; <span class="stringliteral">&quot;,&quot;</span> &lt;&lt; t.<a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a> &lt;&lt; <span class="stringliteral">&quot;,&quot;</span> &lt;&lt; t.<a class="code" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">sel_valid</a> &lt;&lt; <span class="stringliteral">&quot;}&quot;</span> ;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;       <span class="keywordflow">return</span> o;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">// Tracing...</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_s_selector_i_o.html#aa8f07bfc2c9b4ca10b8b8b5917f6c342">   87</a></span>&#160;    <span class="keyword">friend</span> <span class="keywordtype">void</span> <a class="code" href="struct_s_selector_i_o.html#aa8f07bfc2c9b4ca10b8b8b5917f6c342">sc_trace</a>( sc_trace_file *tf, <span class="keyword">const</span> <a class="code" href="struct_s_selector_i_o.html">SSelectorIO</a> &amp;t, <span class="keyword">const</span> std::string &amp;name ) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="group__helpers.html#gaa9f669f5ecc49f60be10fc85fdd2e3e9">PN_TRACE_R</a> (tf, t, dat, name);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="group__helpers.html#gaa9f669f5ecc49f60be10fc85fdd2e3e9">PN_TRACE_R</a> (tf, t, sel, name);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="group__helpers.html#gaa9f669f5ecc49f60be10fc85fdd2e3e9">PN_TRACE_R</a> (tf, t, sel_valid, name);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; };</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> DWIDTH = 1, <span class="keywordtype">int</span> <span class="keywordtype">SEL</span>_MAX = 1&gt;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_m_selector_pass.html">   95</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_m_selector_pass.html">MSelectorPass</a>: sc_module {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_m_selector_pass.html#a9e58682bbc92c3f195a51bd5fdb4cbde">   98</a></span>&#160;    sc_in&lt;SSelectorIO&lt;DWIDTH, SEL_MAX&gt; &gt; <a class="code" href="struct_m_selector_pass.html#a9e58682bbc92c3f195a51bd5fdb4cbde">f_in</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_m_selector_pass.html#a767592b9cdf7c552f297b226c8aa409d">   99</a></span>&#160;    sc_out&lt;SSelectorIO&lt;DWIDTH, SEL_MAX&gt; &gt; <a class="code" href="struct_m_selector_pass.html#a767592b9cdf7c552f297b226c8aa409d">out</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_m_selector_pass.html#aa9a9a2abd8a4f42b2dcf3c5d80454646">  101</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="struct_m_selector_pass.html#aa9a9a2abd8a4f42b2dcf3c5d80454646">CombMethod</a>() {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        out = f_in.read ();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    SC_HAS_PROCESS(<a class="code" href="struct_m_selector_pass.html">MSelectorPass</a>); <span class="comment">// Necessary when not using SC_MODULE macro</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_m_selector_pass.html#ab677901563c629bcebb04f66e4991a7c">  106</a></span>&#160;    <a class="code" href="struct_m_selector_pass.html#ab677901563c629bcebb04f66e4991a7c">MSelectorPass</a> (<span class="keyword">const</span> sc_module_name &amp;name) : sc_module (name),</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;          f_in (<span class="stringliteral">&quot;f_in&quot;</span>), out (<span class="stringliteral">&quot;out&quot;</span>)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        SC_METHOD(CombMethod);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            sensitive &lt;&lt; f_in ;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_m_selector_pass.html#a5b3795297094cd3e8b57fe62b0f97a3e">  114</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="struct_m_selector_pass.html#a5b3795297094cd3e8b57fe62b0f97a3e">Trace</a> (sc_trace_file *tf, <span class="keywordtype">int</span> level) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, f_in);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, out);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;};</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> DWIDTH = 1, <span class="keywordtype">int</span> <span class="keywordtype">SEL</span>_MAX = 1&gt;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_m_selector.html">  121</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_m_selector.html">MSelector</a>: sc_module {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct_m_selector.html#a2a14d6e37050e98f781d782c57814385">  124</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="dm__tb_8cpp.html#adc1cbe6ca43916783e17d5b0afaab3e9">clk</a>, <a class="code" href="struct_m_selector.html#a2a14d6e37050e98f781d782c57814385">reset</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_m_selector.html#ab87dadf860b83ed6d166204262420456">  125</a></span>&#160;    sc_in&lt;SSelectorIO&lt;DWIDTH, SEL_MAX&gt; &gt; f_in, <a class="code" href="struct_m_selector.html#ab87dadf860b83ed6d166204262420456">s_in</a>;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct_m_selector.html#a3e7266a8fc7ad4981b38148a7c406c48">  126</a></span>&#160;    sc_out&lt;SSelectorIO&lt;DWIDTH, SEL_MAX&gt; &gt; <a class="code" href="struct_m_selector.html#a3e7266a8fc7ad4981b38148a7c406c48">out</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct_m_selector.html#a161e19d2eb056003bd3fa41ba8a0d90a">  127</a></span>&#160;    sc_in&lt;sc_uint&lt;MAX(1, CFG_NUT_CPU_CORES_LD)&gt; &gt; <a class="code" href="struct_m_selector.html#a161e19d2eb056003bd3fa41ba8a0d90a">prio</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_m_selector.html#ac06ec93f0744da3703ac4a53b6400e45">  129</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="struct_m_selector.html#ac06ec93f0744da3703ac4a53b6400e45">TransitionMethod</a>() {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">if</span> (reset == 1) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;            <a class="code" href="struct_s_selector_i_o.html">SSelectorIO&lt;DWIDTH, SEL_MAX&gt;</a> reg; <span class="comment">// Default constructor is (0, 0, 0)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            s_in_reg = reg;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            s_in_reg = next_s_in_reg.read ();</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_m_selector.html#af77d60b18717ad5ab0457dd000c54f66">  137</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="struct_m_selector.html#af77d60b18717ad5ab0457dd000c54f66">CombMethod</a>() {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <a class="code" href="struct_s_selector_i_o.html">SSelectorIO&lt;DWIDTH, SEL_MAX&gt;</a> reg, f_in_var, s_in_var, out_var;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordtype">bool</span> slow_sel_valid;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="comment">// Read inputs...</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        f_in_var = f_in.read ();</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        s_in_var = s_in.read ();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="comment">// Set defaults...</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        reg = s_in_reg.read ();</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        slow_sel_valid = (reg.<a class="code" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">sel_valid</a> &amp; s_in_var.<a class="code" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">sel_valid</a>) &amp;&amp; (reg.<a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a> == s_in_var.<a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordflow">if</span> (prio.read () &lt;= FAST_INDEX)</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            <span class="comment">// Fast input has priority...</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <span class="keywordflow">if</span> (f_in_var.<a class="code" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">sel_valid</a>)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                out_var = f_in_var;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                out_var = reg;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <span class="comment">// Slow input has priority...</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            <span class="keywordflow">if</span> (slow_sel_valid)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                out_var = reg;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                out_var = f_in_var;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="comment">// Set output valid...</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        out_var.<a class="code" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">sel_valid</a> = f_in_var.<a class="code" href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">sel_valid</a> | slow_sel_valid;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="comment">// Write results...</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        next_s_in_reg = s_in_var;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        out = out_var;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    SC_HAS_PROCESS(<a class="code" href="struct_m_selector.html">MSelector</a>); <span class="comment">// Necessary when not using SC_MODULE macro</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="struct_m_selector.html#a6b82e713324b13b9db72fec16e8e2936">  171</a></span>&#160;    <a class="code" href="struct_m_selector.html#a6b82e713324b13b9db72fec16e8e2936">MSelector</a> (<span class="keyword">const</span> sc_module_name &amp;name, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> FAST_INDEX = 0) : sc_module(name),</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;           clk (<span class="stringliteral">&quot;clk&quot;</span>), reset (<span class="stringliteral">&quot;reset&quot;</span>), f_in (<span class="stringliteral">&quot;f_in&quot;</span>), s_in (<span class="stringliteral">&quot;s_in&quot;</span>), out (<span class="stringliteral">&quot;out&quot;</span>), prio (<span class="stringliteral">&quot;prio&quot;</span>),</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;           FAST_INDEX(FAST_INDEX)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        SC_METHOD(TransitionMethod);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            sensitive &lt;&lt; clk.pos();</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        SC_METHOD(CombMethod);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            sensitive &lt;&lt; f_in &lt;&lt; s_in &lt;&lt; s_in_reg &lt;&lt; prio;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="struct_m_selector.html#a4e12d5763a569d37872f99c1ce7c7c77">  182</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="struct_m_selector.html#a4e12d5763a569d37872f99c1ce7c7c77">Trace</a> (sc_trace_file *tf, <span class="keywordtype">int</span> level) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, clk);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, reset);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, f_in);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, s_in);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, out);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, prio);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <a class="code" href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a> (tf, s_in_reg);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; <span class="keyword">private</span>:</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> FAST_INDEX;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">// Registers...</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    sc_signal&lt;SSelectorIO&lt;DWIDTH, SEL_MAX&gt; &gt; s_in_reg;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">// Signals...</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    sc_signal&lt;SSelectorIO&lt;DWIDTH, SEL_MAX&gt; &gt; next_s_in_reg;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;};</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_s_cache_tag.html">  203</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_s_cache_tag.html">SCacheTag</a> {</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_s_cache_tag.html#a95bf7e0a6362a1e996ff480a6308ee73">  204</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_s_cache_tag.html#a95bf7e0a6362a1e996ff480a6308ee73">valid</a>, <a class="code" href="exu__csr_8h.html#ab94875ed1bd90c36e6327ef71fef0277a91a39aad2fb85d08f1d8ebd7afff53d2">dirty</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">// bool ac_r, ac_w, ac_x;   // access control (for later extension)</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_s_cache_tag.html#a4436e71d7051fc98fd80124d7d6117fa">  206</a></span>&#160;    <a class="code" href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a> <a class="code" href="struct_s_cache_tag.html#a4436e71d7051fc98fd80124d7d6117fa">tadr</a>; <span class="comment">// requires 32 - CFG_MEMU_CACHE_SETS_LD - CFG_MEMU_CACHE_BANKS_LD - 2 bits</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_s_cache_tag.html#ab3e2cee73bb65a903d5ccccbd2ef274b">  207</a></span>&#160;    <a class="code" href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a> <a class="code" href="struct_s_cache_tag.html#ab3e2cee73bb65a903d5ccccbd2ef274b">way</a>; <span class="comment">// requires CFG_MEMU_CACHE_WAYS_LD bits</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">// Necessary operators for using this structure as signals...</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">// Compare (necessary for signal updates)...</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_s_selector_i_o.html#a3628dd6f04c4c0bacf7a99651f24f08e">operator== </a>(<span class="keyword">const</span> <a class="code" href="struct_s_cache_tag.html">SCacheTag</a> &amp;t) <span class="keyword">const</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// Display...</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keyword">friend</span> ostream &amp;<a class="code" href="struct_s_selector_i_o.html#a08fe4214315ae831260f332e05555c61">operator&lt;&lt; </a>(ostream &amp;os, <span class="keyword">const</span> <a class="code" href="struct_s_cache_tag.html">SCacheTag</a> &amp;t);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">// Tracing...</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keyword">friend</span> <span class="keywordtype">void</span> <a class="code" href="struct_s_selector_i_o.html#aa8f07bfc2c9b4ca10b8b8b5917f6c342">sc_trace</a> (sc_trace_file *tf, <span class="keyword">const</span> <a class="code" href="struct_s_cache_tag.html">SCacheTag</a> &amp;t, <span class="keyword">const</span> std::string &amp;name);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;};</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// Examples:</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// a) 4 banks/16 bytes per line, 512 lines</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//    -&gt; size = 16 * 512 = 8 KB</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//    -&gt; 32-9-2-2 = 19 adress bits / 21 tag bits -&gt; tag memory must be 32 bits wide</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// b) 8 banks/32 bytes per line, 8192 lines</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//    -&gt; size = 32 * 8192 = 256 KB</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//    -&gt; 32-13-3-2 = 14 adress bits / 16 tag bits -&gt; tag memory may be 16 bits wide</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// **************** MTagRam ******************</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">  231</a></span>&#160;<span class="preprocessor">#define TR_PORTS CFG_NUT_CPU_CORES // see comment to &#39;MArbiter&#39;</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// Tag layout in memory</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// | Valid bit | Dirty bit | Tag address |</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_s_tag.html">  235</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_s_tag.html">STag</a> {</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_s_tag.html#a4f12a01bca3844035a67fba59175b11a">  236</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_s_tag.html#a4f12a01bca3844035a67fba59175b11a">valid</a>, <a class="code" href="exu__csr_8h.html#ab94875ed1bd90c36e6327ef71fef0277a91a39aad2fb85d08f1d8ebd7afff53d2">dirty</a>;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_s_tag.html#ad60096f378577360519968ce7a790316">  237</a></span>&#160;    <a class="code" href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a> <a class="code" href="struct_s_tag.html#ad60096f378577360519968ce7a790316">tadr</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;};</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// Tag entry layout in memory</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">// | Tags (way(0)..way(n-1)) | LRU info |</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_s_tag_entry.html">  242</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_s_tag_entry.html">STagEntry</a> {</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_s_tag_entry.html#a1088a2735fe423f09801d3e7b7e82c7e">  243</a></span>&#160;    <a class="code" href="struct_s_tag.html">STag</a> tag[<a class="code" href="group__config__memu.html#ga1bce370009d45a9657eb6cbf9f231499">CFG_MEMU_CACHE_WAYS</a>];</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_s_tag_entry.html#a6cbb476b4e4f78f0260cc98fe5013c88">  244</a></span>&#160;    <a class="code" href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a> <a class="code" href="struct_s_tag_entry.html#a6cbb476b4e4f78f0260cc98fe5013c88">use</a>; <span class="comment">// only used with LRU replacement (Note: saved in its own block ram in hardware)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;};</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  // Necessary operators for using this structure as signals...</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  bool operator== (const STagEntry&amp; t) const;</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  STagEntry&amp; operator= (const STagEntry&amp; t);</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">};</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">ostream&amp; operator&lt;&lt; (ostream&amp; os, const STagEntry&amp; t);</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">void sc_trace (sc_trace_file *tf, const STagEntry&amp; t, const std::string&amp; name);</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html">  258</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_m_tag_ram.html">MTagRam</a> : ::sc_core::sc_module {</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a06acefd815c12e758780582b88df2cb5">  261</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="dm__tb_8cpp.html#adc1cbe6ca43916783e17d5b0afaab3e9">clk</a>, <a class="code" href="class_m_tag_ram.html#a06acefd815c12e758780582b88df2cb5">reset</a>;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a76fc1d8a552b7dc0e6de5b522040f77c">  262</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="class_m_tag_ram.html#a76fc1d8a552b7dc0e6de5b522040f77c">ready</a>; <span class="comment">// indicates that reset has been completed</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a27c7c80dd2574da235cdc8afa57e9027">  264</a></span>&#160;    sc_in&lt;bool&gt; rd[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>],</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                wr[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>],</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                rd_way;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a02579901b3964c528b0e3384d4551b18">  268</a></span>&#160;    sc_in&lt;TWord&gt; adr[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>]; <span class="comment">// complete adress (lower CFG_MEMU_CACHE_BANKS_LD + 2 bits can be omitted)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#aff16f38bf8c0b898b534ada13b93a877">  269</a></span>&#160;    sc_in&lt;TWord&gt; wadr[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>]; <span class="comment">// complete write adress (lower CFG_MEMU_CACHE_BANKS_LD + 2 bits can be omitted)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a28605db34d5faed427527795eaf36d58">  270</a></span>&#160;    sc_in&lt;SCacheTag&gt; tag_in[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>];</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// TBD: only the BusIf needs this port, write ports only set the dirty bit -&gt; a &#39;wr_dirty&#39; signal is sufficient</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#aec8176bae5bf422bb926b27936384006">  272</a></span>&#160;    sc_out&lt;SCacheTag&gt; tag_out[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>];</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">// Constructor...</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    SC_HAS_PROCESS (<a class="code" href="class_m_tag_ram.html">MTagRam</a>);</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#ae479a6097355c77a9b2093ae3f5e3486">  276</a></span>&#160;    <a class="code" href="class_m_tag_ram.html#ae479a6097355c77a9b2093ae3f5e3486">MTagRam</a> (sc_module_name name)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        : sc_module (name) {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        SC_THREAD (MainThread);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            sensitive &lt;&lt; clk.pos ();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            reset_signal_is (reset, <span class="keyword">true</span>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordtype">void</span> Trace (sc_trace_file * tf, <span class="keywordtype">int</span> level = 1);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">// Processes...</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordtype">void</span> MainThread ();</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a7de3cd7157f23786cb47e231caddfca2">  290</a></span>&#160;    <a class="code" href="struct_s_tag_entry.html">STagEntry</a> ram_[<a class="code" href="group__config__memu.html#gafe9dd963a5e30a6a7049ad77b711a616">CFG_MEMU_CACHE_SETS</a>];</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">// Registers...</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a0da8984b23f00211e98a293a62972cb7">  293</a></span>&#160;    sc_signal&lt;bool&gt; <a class="code" href="class_m_tag_ram.html#a0da8984b23f00211e98a293a62972cb7">write_tag</a>;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a133b0ace0484a8f7331ff22c0e45b590">  294</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_tag_ram.html#a133b0ace0484a8f7331ff22c0e45b590">wtag_way</a>;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a653c5f65831e10577ac972def300789d">  295</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_tag_ram.html#a653c5f65831e10577ac972def300789d">wtag_iadr</a>;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#ab4bfe3f5cffba9a88823ddf87fad5a57">  296</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_tag_ram.html#ab4bfe3f5cffba9a88823ddf87fad5a57">wtag_port</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">//   for LRU replacement...</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a468a27ac4979dacba8e77151da70874f">  298</a></span>&#160;    sc_signal&lt;TWord&gt; use_reg[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>+1], use_iadr_reg[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>+1]; <span class="comment">// One for each reader + one for all writer</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#ae874c8fcb0411529def9a1098776d811">  299</a></span>&#160;    sc_signal&lt;bool&gt; use_wr_reg[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>+1];                         <span class="comment">// One for each reader + one for all writer</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">//   for random replacement...</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="class_m_tag_ram.html#a829517a4f603c8212f080e7b345e9aaa">  301</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_tag_ram.html#a829517a4f603c8212f080e7b345e9aaa">counter</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;};</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// **************** MBankRam ********************</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html">  307</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_m_bank_ram.html">MBankRam</a> : ::sc_core::sc_module {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html#adcc5fa1b15580b9d8e4895ccd0933400">  310</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_bank_ram.html#adcc5fa1b15580b9d8e4895ccd0933400">clk</a>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html#ac8cb165c166e9828c94f2ccad40fa238">  312</a></span>&#160;    sc_in&lt;bool&gt; rd[<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>], wr[<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html#a0290ce09e3aaa036250dd433adde95f8">  314</a></span>&#160;    sc_in&lt;sc_uint&lt;4&gt; &gt; wen[<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>]; <span class="comment">// byte write enable bits</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html#ae256ddcd7fa5a991de212110c962fdeb">  316</a></span>&#160;    sc_in&lt;TWord&gt; wiadr[<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>]; <span class="comment">// line adress (way &amp; index bits of adress)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html#a67b94f7e3fcadc97780d99a9c4f077a5">  317</a></span>&#160;    sc_in&lt;TWord&gt; wdata[<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html#abec2eedc76d5d3df4c7824142100cb06">  318</a></span>&#160;    sc_out&lt;TWord&gt; rdata[<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">// Constructor...</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    SC_HAS_PROCESS (<a class="code" href="class_m_bank_ram.html">MBankRam</a>);</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html#aae550f611279153eaef523975e6d4b25">  322</a></span>&#160;    <a class="code" href="class_m_bank_ram.html#aae550f611279153eaef523975e6d4b25">MBankRam</a> (sc_module_name name)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        : sc_module (name) { SC_CTHREAD (MainThread, clk.pos ()); }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordtype">void</span> Trace (sc_trace_file * tf, <span class="keywordtype">int</span> level = 1);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">// Processes...</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordtype">void</span> MainThread ();</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="class_m_bank_ram.html#ae7a2039563c433a0dd0c68e036fe6648">  332</a></span>&#160;    <a class="code" href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a> ram_[<a class="code" href="group__config__memu.html#gafe9dd963a5e30a6a7049ad77b711a616">CFG_MEMU_CACHE_SETS</a> * <a class="code" href="group__config__memu.html#ga1bce370009d45a9657eb6cbf9f231499">CFG_MEMU_CACHE_WAYS</a>];</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;};</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// **************** MBusIf **********************</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699">  338</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a76513b1ee409e8db91c981f26bb344b9">  339</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a76513b1ee409e8db91c981f26bb344b9">BifIdle</a> = 0,</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a4821ae27c57a62bd2e14ef264313cfa5">  340</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a4821ae27c57a62bd2e14ef264313cfa5">BifDirectRead1</a>,</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a9f5e30521b7e7089a48939da738d7f7d">  341</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a9f5e30521b7e7089a48939da738d7f7d">BifDirectRead2</a>,</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a377eb3f2b564afa8a73b907804e43ac5">  342</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a377eb3f2b564afa8a73b907804e43ac5">BifDirectWrite</a>,</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a286d459d699a69f24426bc13feaf0eeb">  343</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a286d459d699a69f24426bc13feaf0eeb">BifCacheRequestLLWait</a>,</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a39eaaebfd6d98a77908ddc23dcc39015">  344</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a39eaaebfd6d98a77908ddc23dcc39015">BifCacheRequestRTWait</a>,</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a7482856145b78309de72686871dbe4a5">  345</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a7482856145b78309de72686871dbe4a5">BifCacheReadTag</a>,</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ac1ee8f32ba4e50e6d3f3e1329b5286b3">  346</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ac1ee8f32ba4e50e6d3f3e1329b5286b3">BifCacheReplaceReadIdata</a>,</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699aab78450dc38b39c2c99ff87661b546a9">  347</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699aab78450dc38b39c2c99ff87661b546a9">BifCacheReadDirtyBanks</a>,</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699abe82d6fa23df06f783a3ee31f85ab30b">  348</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699abe82d6fa23df06f783a3ee31f85ab30b">BifCacheReplaceInvalidateTag</a>,</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ac22105ff608ee69c7df8b6e247acccb7">  349</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ac22105ff608ee69c7df8b6e247acccb7">BifCacheReplaceWriteBanks</a>,</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ad3c71f3bea7819d18fb50100206b5aa4">  350</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ad3c71f3bea7819d18fb50100206b5aa4">BifCacheWriteTag</a>,</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a947bc12f148efba3947ff0c65ddcbbd6">  351</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a947bc12f148efba3947ff0c65ddcbbd6">BifCacheWriteBackVictim</a>,</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ace7a3777fc736ae1b3be9a1f72ba316d">  352</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ace7a3777fc736ae1b3be9a1f72ba316d">BifCacheAck</a>,</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a2c7cd25a45ecf74856122469ea9fcecf">  353</a></span>&#160;    <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a2c7cd25a45ecf74856122469ea9fcecf">BifCacheAll</a>,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;} <a class="code" href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699">EBusIfState</a>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">typedef enum {</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  bioNothing = 0,     // nothing</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  bioReplace = 7,     // replace cache line;</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  bioWriteback = 1,   // write cache line back</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  bioFlush = 3,       // write back and invalidate afterwards</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  bioInvalidate = 2,  // just invalidate, do not write back</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  bioDirectRead = 5,  // direct (uncached) read operation</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  bioDirectWrite = 6  // direct (uncached) write operation</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">} EBusIfOperation;</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="memu_8h.html#a7dc61658955499f44e7862f81479f6a0">  368</a></span>&#160;<span class="keyword">typedef</span> sc_uint&lt;4&gt; <a class="code" href="memu_8h.html#a7dc61658955499f44e7862f81479f6a0">EBusIfOperation</a>;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="memu_8h.html#a97ca32cde36940ae930e85f011d29a68">  369</a></span>&#160;<span class="preprocessor">#define bioNothing 0 // nothing</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="memu_8h.html#a4233ddd7330f777f77f6b486eab63e0a">  370</a></span>&#160;<span class="preprocessor">#define bioWriteback 1 // write back cache line to main memory</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="memu_8h.html#a8225bdd0c8e35e565122baf9016992e5">  371</a></span>&#160;<span class="preprocessor">#define bioInvalidate 2 // just invalidate, do not write back</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="memu_8h.html#a9fcb359ee208d82b13a9b87ff309f39c">  372</a></span>&#160;<span class="preprocessor">#define bioFlush 3 // write back and invalidate afterwards</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// 4 undefined so we can use bit 2 to determine if its a cache all operation</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="memu_8h.html#a05478a74f3d5a974898639f8e8e20923">  374</a></span>&#160;<span class="preprocessor">#define bioWritebackAll 5 // write back whole cache</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="memu_8h.html#aed413d3ee3b095713d2649581240170d">  375</a></span>&#160;<span class="preprocessor">#define bioInvalidateAll 6 // invalidate whole cache</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="memu_8h.html#a40df23abce02654274af3b993f014e44">  376</a></span>&#160;<span class="preprocessor">#define bioFlushAll 7 // write back and invalidate whole cache</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="memu_8h.html#a136fb602ca454e899dff1e999bbd9d4f">  377</a></span>&#160;<span class="preprocessor">#define bioDirectRead 8 // direct (uncached) read operation</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="memu_8h.html#afe8e929d58c133e7f527249cb91cb2cd">  378</a></span>&#160;<span class="preprocessor">#define bioDirectWrite 9 // direct (uncached) write operation</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="memu_8h.html#a7272d245b3d0752832b7be49687d5783">  379</a></span>&#160;<span class="preprocessor">#define bioReplace 10 // replace cache line</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="memu_8h.html#a952098c9f44767be21d151240760aeee">  381</a></span>&#160;<span class="preprocessor">#define BUSIF_DATA_REG_NUM (CFG_MEMU_CACHE_BANKS/(CFG_MEMU_BUSIF_WIDTH/32))</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="memu_8h.html#a694557c408e12b6788325ddad6302be4">  382</a></span>&#160;<span class="preprocessor">#define BUSIF_DATA_REG_NUM_LD (CFG_MEMU_CACHE_BANKS_LD-(CFG_MEMU_BUSIF_WIDTH/64))</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html">  384</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_s_bus_if_regs.html">SBusIfRegs</a> {</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a1eb1b74ed9472bc0504ad1029bbf3133">  385</a></span>&#160;    EBusIfState                         <a class="code" href="struct_s_bus_if_regs.html#a1eb1b74ed9472bc0504ad1029bbf3133">state</a>;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a7cbadce0736cd98031e73365cae95061">  386</a></span>&#160;    EBusIfOperation                     <a class="code" href="struct_s_bus_if_regs.html#a7cbadce0736cd98031e73365cae95061">op</a>;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a7f1d80aa7bf8506df25ca8a68f0e280e">  387</a></span>&#160;    <span class="keywordtype">bool</span>                                <a class="code" href="struct_s_bus_if_regs.html#a7f1d80aa7bf8506df25ca8a68f0e280e">linelock</a>;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#ad21a7d186166a6df3fa52ed004017dd4">  388</a></span>&#160;    sc_uint&lt;4&gt;                          <a class="code" href="struct_s_bus_if_regs.html#ad21a7d186166a6df3fa52ed004017dd4">bsel</a>;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#af9339d3c33d3001e603957066cf12e88">  389</a></span>&#160;    sc_uint&lt;32&gt;                         <a class="code" href="struct_s_bus_if_regs.html#af9339d3c33d3001e603957066cf12e88">adr</a>;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a4248af1924bdc52d5b96651662491141">  390</a></span>&#160;    sc_uint&lt;CFG_MEMU_CACHE_BANKS_LD&gt;    <a class="code" href="struct_s_bus_if_regs.html#a4248af1924bdc52d5b96651662491141">adr_ofs</a>;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#aa59dfa86bcc40c344f40bdf66c071d38">  391</a></span>&#160;    <span class="keywordtype">bool</span>                                idata_valid [<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a255d05e643351ebf084d003992206fee">  392</a></span>&#160;    sc_uint&lt;CFG_MEMU_BUSIF_WIDTH&gt;       idata [<a class="code" href="memu_8h.html#a952098c9f44767be21d151240760aeee">BUSIF_DATA_REG_NUM</a>];</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a4cb9a43da384a0b46d7a2f6e90ea87b5">  393</a></span>&#160;    sc_uint&lt;32&gt;                         odata [<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>]; <span class="comment">// TBD: rename to &quot;rdata...&quot;, &quot;wdata...&quot;</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a8808606320406466ca269bc7913e50ad">  394</a></span>&#160;    sc_uint&lt;BUSIF_DATA_REG_NUM_LD&gt;      <a class="code" href="struct_s_bus_if_regs.html#a8808606320406466ca269bc7913e50ad">cnt</a>;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a5246f27a5c02ef485bbb86b6ce56218a">  395</a></span>&#160;    sc_uint&lt;CFG_MEMU_CACHE_BANKS&gt;       banks_left,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                                        <a class="code" href="struct_s_bus_if_regs.html#a5246f27a5c02ef485bbb86b6ce56218a">last_banks_left</a>;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_s_bus_if_regs.html#a04bd70746721f0cbde25e163ff2a2c85">  397</a></span>&#160;    <a class="code" href="struct_s_cache_tag.html">SCacheTag</a>                           <a class="code" href="struct_s_bus_if_regs.html#a04bd70746721f0cbde25e163ff2a2c85">tag</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">// Necessary operators for using this structure as signals...</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="comment">// Compare (necessary for signal updates)...</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_s_selector_i_o.html#a3628dd6f04c4c0bacf7a99651f24f08e">operator == </a>(<span class="keyword">const</span> <a class="code" href="struct_s_bus_if_regs.html">SBusIfRegs</a> &amp;t);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">// Display...</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keyword">friend</span> ostream&amp; <a class="code" href="struct_s_selector_i_o.html#a08fe4214315ae831260f332e05555c61">operator &lt;&lt; </a>( ostream&amp; o, <span class="keyword">const</span> <a class="code" href="struct_s_bus_if_regs.html">SBusIfRegs</a> &amp;t );</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="comment">// Tracing...</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keyword">friend</span> <span class="keywordtype">void</span> <a class="code" href="struct_s_selector_i_o.html#aa8f07bfc2c9b4ca10b8b8b5917f6c342">sc_trace</a>(sc_trace_file *tf, <span class="keyword">const</span> <a class="code" href="struct_s_bus_if_regs.html">SBusIfRegs</a> &amp;t, <span class="keyword">const</span> std::string &amp;name);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; };</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="class_m_bus_if.html">  410</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_m_bus_if.html">MBusIf</a> : ::sc_core::sc_module {</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#ad4642ae66fb7233b324d128cb463fe15">  413</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="dm__tb_8cpp.html#adc1cbe6ca43916783e17d5b0afaab3e9">clk</a>, <a class="code" href="class_m_bus_if.html#ad4642ae66fb7233b324d128cb463fe15">reset</a>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="comment">//   Bus interface (Wishbone)...</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a267cd83ddc022ec976ad05c408f857cf">  416</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_bus_if.html#a267cd83ddc022ec976ad05c408f857cf">wb_cyc_o</a>;                       <span class="comment">// cycle valid output</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a6a249075aa229645538debc6b95949e1">  417</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_bus_if.html#a6a249075aa229645538debc6b95949e1">wb_stb_o</a>;                       <span class="comment">// strobe output</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a421d4a6d9f2d0ef9be47fd11d55e4763">  418</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_bus_if.html#a421d4a6d9f2d0ef9be47fd11d55e4763">wb_we_o</a>;                        <span class="comment">// indicates write transfer</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#abfad12027af5bf741c6eab1b7613c252">  419</a></span>&#160;    sc_out&lt;sc_uint&lt;3&gt; &gt; <a class="code" href="class_m_bus_if.html#abfad12027af5bf741c6eab1b7613c252">wb_cti_o</a>;                       <span class="comment">// cycle type identifier</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a3d7c7522d6563266ff7dc8953e68eb17">  420</a></span>&#160;    sc_out&lt;sc_uint&lt;2&gt; &gt; <a class="code" href="class_m_bus_if.html#a3d7c7522d6563266ff7dc8953e68eb17">wb_bte_o</a>;                       <span class="comment">// burst type extension</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a604608f24b6f4cba630c3a0eff976fbe">  421</a></span>&#160;    sc_out&lt;sc_uint&lt;<a class="code" href="group__config__memu.html#ga843cb1e0d9543382030cd6d7f9817884">CFG_MEMU_BUSIF_WIDTH</a>/8&gt; &gt; <a class="code" href="class_m_bus_if.html#a604608f24b6f4cba630c3a0eff976fbe">wb_sel_o</a>;  <span class="comment">// byte select outputs</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a7d309ff1205731fff40bb59c1c8dc87b">  422</a></span>&#160;    sc_out&lt;sc_uint&lt;32&gt; &gt; <a class="code" href="class_m_bus_if.html#a7d309ff1205731fff40bb59c1c8dc87b">wb_adr_o</a>;                      <span class="comment">// address bus outputs</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#ae39b68a2061cd178c44201b9fd49b9fc">  423</a></span>&#160;    sc_out&lt;sc_uint&lt;CFG_MEMU_BUSIF_WIDTH&gt; &gt; <a class="code" href="class_m_bus_if.html#ae39b68a2061cd178c44201b9fd49b9fc">wb_dat_o</a>;    <span class="comment">// output data bus</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a0d74481e372ad5ed22974aa43377ee3d">  425</a></span>&#160;    sc_in&lt;bool&gt;         <a class="code" href="class_m_bus_if.html#a0d74481e372ad5ed22974aa43377ee3d">wb_ack_i</a>;                       <span class="comment">// normal termination</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="comment">// sc_in&lt;bool&gt;          wb_err_i;                   // termination w/ error</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">// sc_in&lt;bool&gt;          wb_rty_i;                   // termination w/ retry</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#af649aadf1080fa2d8f5fad5b5775450b">  428</a></span>&#160;    sc_in&lt;sc_uint&lt;CFG_MEMU_BUSIF_WIDTH&gt; &gt; <a class="code" href="class_m_bus_if.html#af649aadf1080fa2d8f5fad5b5775450b">wb_dat_i</a>;     <span class="comment">// input data bus</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="comment">//   Control inputs/outputs...</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a88ef09069fa228fec6a3ee2d1036ce50">  431</a></span>&#160;    sc_in&lt;EBusIfOperation&gt; <a class="code" href="class_m_bus_if.html#a88ef09069fa228fec6a3ee2d1036ce50">busif_op</a>;    <span class="comment">// all operations are atomic &amp; by default acquire a line lock as needed</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#aaeba66c8743b8241ee4ec5facce415a1">  432</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_bus_if.html#aaeba66c8743b8241ee4ec5facce415a1">busif_nolinelock</a>;       <span class="comment">// if set, no line lock is acquired (for write misses: lock is already held by write port)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a0aac1be933fa99ee45c890af4e0d8e92">  433</a></span>&#160;    sc_in&lt;sc_uint&lt;4&gt; &gt; <a class="code" href="class_m_bus_if.html#a0aac1be933fa99ee45c890af4e0d8e92">busif_bsel</a>;      <span class="comment">// byte select (only for uncached read &amp; write access)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a5e6a07ecf64d4136bb51bae84735bbc2">  434</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="class_m_bus_if.html#a5e6a07ecf64d4136bb51bae84735bbc2">busif_busy</a>;            <span class="comment">// if 0, the BusIF is ready for a new operation</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                        <span class="comment">// if 0, data writes to the cache (tag &amp; bank) are guaranteed to be completed</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">//   Control lines to Tag &amp; Cache banks...</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a54567da3894602df0df00f9d6ac6a6b0">  438</a></span>&#160;    sc_out&lt;bool&gt; tag_rd, tag_rd_way, <a class="code" href="class_m_bus_if.html#a54567da3894602df0df00f9d6ac6a6b0">tag_wr</a>, bank_rd[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], bank_wr[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="comment">//   Adress &amp; data busses...</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a34b42f1ebda04ed97759794d99d1d90f">  441</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_bus_if.html#a34b42f1ebda04ed97759794d99d1d90f">adr_in</a>;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a9a0cb42c35b0292dab4e708189ab0d27">  442</a></span>&#160;    sc_out&lt;TWord&gt; <a class="code" href="class_m_bus_if.html#a9a0cb42c35b0292dab4e708189ab0d27">adr_out</a>; <span class="comment">// to cache banks, tag bank, and r/w ports to determine BUSIF hits</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                           <span class="comment">// Note: If data width is set to 64Bit bit the 3rd bit of adr_out will be</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                           <span class="comment">// fixed to 0, to ensure correct hit detection in RPs</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a918ee813809a7f3900578f5404324a39">  445</a></span>&#160;    sc_in&lt;TWord&gt; data_in[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];     <span class="comment">// data from cache banks (bank_rd[n] = 1) or write ports (else)...</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a6b130cd557226972731078a249254302">  446</a></span>&#160;    sc_out&lt;TWord&gt; data_out[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];   <span class="comment">// data read from bus</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#ac0a771f56a0739df4a5fa4fef6a4104e">  447</a></span>&#160;    sc_out&lt;bool&gt; data_out_valid[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#ad378978015dd8e058476eda6a06f7adb">  448</a></span>&#160;    sc_in&lt;SCacheTag&gt; <a class="code" href="class_m_bus_if.html#ad378978015dd8e058476eda6a06f7adb">tag_in</a>;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a707a1b00c50617ed4172bbadc1fc24de">  449</a></span>&#160;    sc_out&lt;SCacheTag&gt; <a class="code" href="class_m_bus_if.html#a707a1b00c50617ed4172bbadc1fc24de">tag_out</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="comment">//   Request &amp; grant lines...</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a23146666933edc60ae99b8e157f2d579">  452</a></span>&#160;    sc_out&lt;bool&gt; req_linelock, <a class="code" href="class_m_bus_if.html#a23146666933edc60ae99b8e157f2d579">req_tagw</a>, req_tagr, req_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a1c70797ef8eee3e0134bcfa70e629dee">  453</a></span>&#160;    sc_in&lt;bool&gt; gnt_linelock, <a class="code" href="class_m_bus_if.html#a1c70797ef8eee3e0134bcfa70e629dee">gnt_tagw</a>, gnt_tagr, gnt_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">// Constructor...</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    SC_HAS_PROCESS (<a class="code" href="class_m_bus_if.html">MBusIf</a>);</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#aded54f05787b96d7d4c806944eaee017">  457</a></span>&#160;    <a class="code" href="class_m_bus_if.html#aded54f05787b96d7d4c806944eaee017">MBusIf</a> (sc_module_name name)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        : sc_module (name) {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        SC_METHOD (MainMethod);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;            sensitive &lt;&lt; clk.pos();</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        SC_METHOD (TransitionMethod);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;            sensitive &lt;&lt; regs;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;            sensitive &lt;&lt; busif_op &lt;&lt; busif_nolinelock &lt;&lt; busif_bsel &lt;&lt; adr_in &lt;&lt; tag_in;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            sensitive &lt;&lt; gnt_linelock &lt;&lt; gnt_tagw &lt;&lt; gnt_tagr;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;            sensitive &lt;&lt; wb_ack_i &lt;&lt; wb_dat_i;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> n = 0; n &lt; <a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>; n++)</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                sensitive &lt;&lt; data_in[n] &lt;&lt; gnt_bank[n];</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    }</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordtype">void</span> Trace (sc_trace_file * tf, <span class="keywordtype">int</span> level = 1);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="comment">// Processes...</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordtype">void</span> OutputMethod ();</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordtype">void</span> MainThread ();</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordtype">void</span> MainMethod ();</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordtype">void</span> TransitionMethod ();</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// Helpers...</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordtype">void</span> AcceptNewOp ();</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">// Registers...</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#ac66c2ba838048790711e6b3308c26114">  484</a></span>&#160;    sc_signal&lt;SBusIfRegs&gt; <a class="code" href="class_m_bus_if.html#ac66c2ba838048790711e6b3308c26114">regs</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">// Internal Signals...</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a7f5a41b0dc6ad5a44b64931a08ab35d4">  487</a></span>&#160;    sc_signal&lt;SBusIfRegs&gt; <a class="code" href="class_m_bus_if.html#a7f5a41b0dc6ad5a44b64931a08ab35d4">next_regs</a>;</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="class_m_bus_if.html#a0505414c813b0eb1674212a8d0cbc3df">  488</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_bus_if.html#a0505414c813b0eb1674212a8d0cbc3df">state_trace</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;};</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// **************** MReadPort *******************</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375f">  496</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa475ca38ec1ea9ceeecb978324cd93466">  497</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa475ca38ec1ea9ceeecb978324cd93466">s_rp_init</a> = 0,</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fab583ac1486b9a301e8b5d6b530c2ef08">  498</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fab583ac1486b9a301e8b5d6b530c2ef08">s_rp_direct_wait_busif</a> = 1,</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa100369dd2b810523db982e1cccc7e617">  499</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa100369dd2b810523db982e1cccc7e617">s_rp_request_tag_only</a> = 2,</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa1654cec1141afdc65563018270ba9295">  500</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa1654cec1141afdc65563018270ba9295">s_rp_read_tag</a> = 3,</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fad0c5da07d40109f9d7579f9e95614f56">  501</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fad0c5da07d40109f9d7579f9e95614f56">s_rp_read_bank</a> = 4,</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa4f9bd4c4d20f78dd9d9bce10a4af1a10">  502</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa4f9bd4c4d20f78dd9d9bce10a4af1a10">s_rp_miss_wait_busif</a> = 5,</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375faf40fafb04d86070c006f07e98a95eddf">  503</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375faf40fafb04d86070c006f07e98a95eddf">s_rp_miss_request_tag</a> = 6,</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fab2a19462a412c92778b45a7eea551f7f">  504</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fab2a19462a412c92778b45a7eea551f7f">s_rp_miss_read_tag</a> = 7,</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa8658849d207ed484853004b8eb0748c1">  505</a></span>&#160;    <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa8658849d207ed484853004b8eb0748c1">s_rp_miss_replace</a> = 8</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;} <a class="code" href="memu_8h.html#a506365981cd5bd9b64f17621534b375f">EReadportState</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="class_m_read_port.html">  509</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_m_read_port.html">MReadPort</a> : ::sc_core::sc_module {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="class_m_read_port.html#acdd9d289de3adccae537dc004275743a">  512</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="dm__tb_8cpp.html#adc1cbe6ca43916783e17d5b0afaab3e9">clk</a>, <a class="code" href="class_m_read_port.html#acdd9d289de3adccae537dc004275743a">reset</a>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="comment">//   With (CPU) port...</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">//   - All input ports must be held until &#39;port_ack&#39; is asserted, at least for one cycle.</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">//   - &#39;port_ack&#39; is issued for exactly one cycle (no full handshake).</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">//   - &#39;port_ack&#39; is issued one cycle before the data is valid (pipelining).</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="comment">//   - The next request may be issued at earliest one cycle after &#39;port_ack&#39; was asserted (which is the same cycle the data is delivered).</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="comment">//   - (&#39;port_ack&#39; may be asserted already in the same cycle as the request was issued.) -&gt; minimum latency on cache hit is presently 2 clocks</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">//   - If &#39;port_direct&#39; is set, nothing happens with the cache (i.e. no invalidation).</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="comment">//     Hence, &#39;port_direct&#39; = 0/1 should not be mixed for one adress.</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="class_m_read_port.html#afb3b66154f3bf33b5780f8b85a5cb4a3">  522</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_read_port.html#afb3b66154f3bf33b5780f8b85a5cb4a3">port_rd</a>, port_direct;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="class_m_read_port.html#af7922769b1936e8300f0859099210663">  523</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="class_m_read_port.html#af7922769b1936e8300f0859099210663">port_ack</a>;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a2f5c2dee82eb646a151860449bf97df7">  524</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_read_port.html#a2f5c2dee82eb646a151860449bf97df7">port_adr</a>;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a9f5e65e7de8bb732ebba8625e45013e7">  525</a></span>&#160;    sc_out&lt;TWord&gt; <a class="code" href="class_m_read_port.html#a9f5e65e7de8bb732ebba8625e45013e7">port_data</a>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a3d4257485cf084088989379401f97534">  527</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_read_port.html#a3d4257485cf084088989379401f97534">port_lres_scond</a>;    <span class="comment">// for LR/SC: reserve current adress</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="class_m_read_port.html#ae982f609f90c11cbf2007ea2e56ce256">  528</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="class_m_read_port.html#ae982f609f90c11cbf2007ea2e56ce256">port_scond_ok</a>;     <span class="comment">// for LR/SC: set, if store-conditional would be sucessful</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="comment">//   With BUSIF...</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="class_m_read_port.html#af33fe213e076baae91ab2a19bc7c44fa">  531</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_read_port.html#af33fe213e076baae91ab2a19bc7c44fa">busif_adr</a>;     <span class="comment">// adress BUSIF is currently working on (to check for BUSIF hits)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a7e7f0284fc102f4f5d9fd3304498e27f">  532</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_read_port.html#a7e7f0284fc102f4f5d9fd3304498e27f">busif_data</a>;    <span class="comment">// must be routed here from &#39;busif.data_out[]&#39; according to &#39;port_adr&#39;</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="class_m_read_port.html#adf6ae3ea57d1b351a56c8e12afcbaffd">  533</a></span>&#160;    sc_in&lt;bool&gt; busif_data_valid[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a103d72d6230edbd3381167844b37af9e">  534</a></span>&#160;    sc_out&lt;EBusIfOperation&gt; <a class="code" href="class_m_read_port.html#a103d72d6230edbd3381167844b37af9e">busif_op</a>; <span class="comment">// This can be replaced by one bit (only &#39;bioReplace&#39; is invoked)</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="class_m_read_port.html#af3806368735fd324fcdcc468bba678c6">  535</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_read_port.html#af3806368735fd324fcdcc468bba678c6">busif_busy</a>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="comment">//   With cache...</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="comment">//   - Adress information for tag is routed around this module from &#39;port_adr&#39;, for bank from &#39;port_adr&#39; AND &#39;way_out&#39;.</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a090ae19c5a51786d9b8b3b3a395e54e6">  539</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="class_m_read_port.html#a090ae19c5a51786d9b8b3b3a395e54e6">tag_rd</a>, bank_rd;   <span class="comment">// &#39;bank_rd&#39; and &#39;cache_data&#39; must be routed according to &#39;port_adr&#39;</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a9d058ee16904f3237ba9a44357ead527">  540</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_read_port.html#a9d058ee16904f3237ba9a44357ead527">bank_data_in</a>;      <span class="comment">// must be routed according to &#39;bank_sel&#39;</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="class_m_read_port.html#ad9054b4dfcd8fb89f12bc5cf9b61d700">  541</a></span>&#160;    sc_out&lt;TWord&gt; <a class="code" href="class_m_read_port.html#ad9054b4dfcd8fb89f12bc5cf9b61d700">bank_sel</a>;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="class_m_read_port.html#ae29b9ef93d913920db38730060807ba3">  542</a></span>&#160;    sc_in&lt;SCacheTag&gt; <a class="code" href="class_m_read_port.html#ae29b9ef93d913920db38730060807ba3">tag_in</a>;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="class_m_read_port.html#ae6f190d24082328f1589c3a84fb1182e">  543</a></span>&#160;    sc_out&lt;TWord&gt; <a class="code" href="class_m_read_port.html#ae6f190d24082328f1589c3a84fb1182e">way_out</a>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">//   Request &amp; grant lines...</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a734b7f19df957b5ddf773ee7798389eb">  546</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="class_m_read_port.html#a734b7f19df957b5ddf773ee7798389eb">req_tagr</a>, req_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], req_busif;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a467ffe9715bf8fbd32b65edd04d5d0ed">  547</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_read_port.html#a467ffe9715bf8fbd32b65edd04d5d0ed">gnt_tagr</a>, gnt_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], gnt_busif;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">//   With snoop unit (arbiter)...</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a2bcf10efd530a4ca6fb7fff263aedb6d">  550</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_read_port.html#a2bcf10efd530a4ca6fb7fff263aedb6d">snoop_adr</a>;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a76fa2a8e52ade6d7ebabdb9aa587cd8d">  551</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_read_port.html#a76fa2a8e52ade6d7ebabdb9aa587cd8d">snoop_stb</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">// Constructor...</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    SC_HAS_PROCESS (<a class="code" href="class_m_read_port.html">MReadPort</a>);</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="class_m_read_port.html#aebd919007907ff765ddc261c1dbaeeb8">  555</a></span>&#160;    <a class="code" href="class_m_read_port.html#aebd919007907ff765ddc261c1dbaeeb8">MReadPort</a> (sc_module_name name)</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        : sc_module (name) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        SC_METHOD (HitMethod);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;            sensitive &lt;&lt; port_adr &lt;&lt; busif_adr;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> b = 0; b &lt; <a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>; b++)</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                sensitive &lt;&lt; busif_data_valid[b];</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        SC_METHOD (TransitionMethod);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;            sensitive &lt;&lt; clk.pos ();</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        SC_METHOD (MainMethod);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;            sensitive &lt;&lt; reset &lt;&lt; state_reg &lt;&lt; bank_sel_reg &lt;&lt; busif_hit;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;            sensitive &lt;&lt; port_rd &lt;&lt; port_direct &lt;&lt; port_adr &lt;&lt; port_lres_scond;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;            sensitive &lt;&lt; busif_data &lt;&lt; busif_busy;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;            sensitive &lt;&lt; bank_data_in &lt;&lt; tag_in;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;            sensitive &lt;&lt; gnt_tagr &lt;&lt; gnt_busif;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;            sensitive &lt;&lt; snoop_adr &lt;&lt; snoop_stb;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;            sensitive &lt;&lt; link_valid_reg &lt;&lt; link_adr_reg;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> b = 0; b &lt; <a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>; b++)</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                sensitive &lt;&lt; gnt_bank[b];</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    }</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordtype">void</span> Trace (sc_trace_file * tf, <span class="keywordtype">int</span> level = 1);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="comment">// Processes...</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordtype">void</span> HitMethod ();</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordtype">void</span> TransitionMethod ();</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordtype">void</span> MainMethod ();</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="comment">// Registers...</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a15b67c14c04bdaeac748670c3914a4b0">  585</a></span>&#160;    sc_signal&lt;EReadportState&gt; <a class="code" href="class_m_read_port.html#a15b67c14c04bdaeac748670c3914a4b0">state_reg</a>;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="class_m_read_port.html#af090fdba0c01e710e264854f009c4eec">  586</a></span>&#160;    sc_signal&lt;int&gt; <a class="code" href="class_m_read_port.html#af090fdba0c01e710e264854f009c4eec">state_trace</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a65089754626b47f0fbcde26ba4162a7e">  588</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_read_port.html#a65089754626b47f0fbcde26ba4162a7e">bank_sel_reg</a>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="class_m_read_port.html#acb991de05acf5b34cb955b18545dd128">  590</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_read_port.html#acb991de05acf5b34cb955b18545dd128">link_adr_reg</a>;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a8eeabc66d90c193698ed9b1d0a1e4949">  591</a></span>&#160;    sc_signal&lt;bool&gt; <a class="code" href="class_m_read_port.html#a8eeabc66d90c193698ed9b1d0a1e4949">link_valid_reg</a>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="comment">// Internal signals...</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a90c93ea6cac0fcf9a6e1c9244e1b43d8">  594</a></span>&#160;    sc_signal&lt;bool&gt; <a class="code" href="class_m_read_port.html#a90c93ea6cac0fcf9a6e1c9244e1b43d8">busif_hit</a>;</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a69cac0f9352b7ee89bb2c9b238b5f50a">  595</a></span>&#160;    sc_signal&lt;EReadportState&gt; <a class="code" href="class_m_read_port.html#a69cac0f9352b7ee89bb2c9b238b5f50a">next_state</a>;</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a12550a67a685a46ce7de866448e2134e">  596</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_read_port.html#a12550a67a685a46ce7de866448e2134e">next_bank_sel</a>;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="class_m_read_port.html#a93bab7b99fe6e99be566873af237b3f3">  597</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_read_port.html#a93bab7b99fe6e99be566873af237b3f3">next_link_adr_reg</a>;</div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="class_m_read_port.html#ac60bef41b6d958d7d538a6ada8751e51">  598</a></span>&#160;    sc_signal&lt;bool&gt; <a class="code" href="class_m_read_port.html#ac60bef41b6d958d7d538a6ada8751e51">next_link_valid_reg</a>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;};</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// **************** MWritePort *******************</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6">  604</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6af740108cb702100c91b001b8f695f5c7">  605</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6af740108cb702100c91b001b8f695f5c7">s_wp_init</a> = 0,</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6ac4b56918a0ba2e2551be50bd444238b3">  606</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6ac4b56918a0ba2e2551be50bd444238b3">s_wp_direct</a>,</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a432b420929a57015f8946ace3bde572d">  607</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a432b420929a57015f8946ace3bde572d">s_wp_request_linelock_only</a>,</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6aa2a31a014bec6a03b8705c926a434d53">  608</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6aa2a31a014bec6a03b8705c926a434d53">s_wp_read_tag</a>,</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6ab688f40d6452c593de71f50b77236b82">  609</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6ab688f40d6452c593de71f50b77236b82">s_wp_write_tag1_and_bank</a>,</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a902548b9b1d9371452da804f86e084c0">  610</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a902548b9b1d9371452da804f86e084c0">s_wp_write_tag1</a>,</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a1a954f4948ab577a2b00925daa556548">  611</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a1a954f4948ab577a2b00925daa556548">s_wp_write_bank</a>,</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a686267e2579feeeb0be44ac3745ad8b1">  612</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a686267e2579feeeb0be44ac3745ad8b1">s_wp_miss</a>,</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6aaa817651e47ecb4bf9a8e190f53904e5">  613</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6aaa817651e47ecb4bf9a8e190f53904e5">s_wp_request_busif_only</a>,</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a0276e9c0cf91f332fca89a22765e71d1">  614</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a0276e9c0cf91f332fca89a22765e71d1">s_wp_recheck</a>,</div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a135e4afd0347c64784a2b8d55307534b">  615</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a135e4afd0347c64784a2b8d55307534b">s_wp_recheck_read_tag</a>,</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6acf82e2dbb951f404aae82ce968b3fb65">  616</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6acf82e2dbb951f404aae82ce968b3fb65">s_wp_replace</a>,</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a05f2d12972d644f216377b5c678e7187">  617</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a05f2d12972d644f216377b5c678e7187">s_wp_replace_wait_busif</a>,</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a119d37f086f9d8a3c30785433dd4c05d">  618</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a119d37f086f9d8a3c30785433dd4c05d">s_wp_special_request_busif_only</a>,</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a6ff7ef503f5a420a975eee3ef0206c6b">  619</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a6ff7ef503f5a420a975eee3ef0206c6b">s_wp_special</a>,</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6af5297a0314414de74f343656f4ac7345">  620</a></span>&#160;    <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6af5297a0314414de74f343656f4ac7345">s_wp_special_wait_complete</a></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;} <a class="code" href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6">EWritePortState</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="class_m_write_port.html">  624</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_m_write_port.html">MWritePort</a> : ::sc_core::sc_module {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a32e469b2b567e92d3e7877c0dd9006e2">  627</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="dm__tb_8cpp.html#adc1cbe6ca43916783e17d5b0afaab3e9">clk</a>, <a class="code" href="class_m_write_port.html#a32e469b2b567e92d3e7877c0dd9006e2">reset</a>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="comment">//   With (CPU) port...</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="comment">//   - All input ports must be held until &#39;port_ack&#39; is asserted, at least one cycle.</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="comment">//   - &#39;port_ack&#39; is issued for exactly one cycle (no full handshake).</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="comment">//   - &#39;port_ack&#39; may be asserted already in the same cycle as the request was issued.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="comment">//   - The next request may be issued at earliest one cycle after &#39;port_ack&#39; was asserted. (TBD: allow in the ACK cycle?)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="comment">//   - If &#39;port_direct&#39; is set, nothing happens with the cache (i.e. no invalidation).</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="comment">//     Hence, &#39;port_direct&#39; = 0/1 should not be mixed for one adress.</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a24dd7c06193a5f7f62db12e4be7778c4">  636</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_write_port.html#a24dd7c06193a5f7f62db12e4be7778c4">port_wr</a>, port_direct;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="class_m_write_port.html#aaee779cbc99e4b2f67304b65526cf688">  637</a></span>&#160;    sc_in&lt;sc_uint&lt;4&gt; &gt; <a class="code" href="class_m_write_port.html#aaee779cbc99e4b2f67304b65526cf688">port_bsel</a>;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="class_m_write_port.html#adcc213d6ab77d177ed88e11f76925df8">  638</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="class_m_write_port.html#adcc213d6ab77d177ed88e11f76925df8">port_ack</a>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a8826896cf3c433c916a28a9d143f3fd8">  640</a></span>&#160;    sc_in&lt;sc_uint&lt;3&gt; &gt; <a class="code" href="class_m_write_port.html#a8826896cf3c433c916a28a9d143f3fd8">port_cache_op</a>;            <span class="comment">// Cache control; | all | writeback | invalidate |</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    </div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="class_m_write_port.html#afdad0393fc9b953f463e997d3efbd850">  642</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_write_port.html#afdad0393fc9b953f463e997d3efbd850">port_adr</a>;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="class_m_write_port.html#ac3fa6b32e0c7ee34c0e6fe93a2ea2557">  643</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_write_port.html#ac3fa6b32e0c7ee34c0e6fe93a2ea2557">port_data</a>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a6c9d86b67935b10223874e45d26e3c72">  645</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_write_port.html#a6c9d86b67935b10223874e45d26e3c72">port_lres_scond</a>;    <span class="comment">// for LR/SC: store only if lres_valid</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a20c64813d446974a5c3cc5f95870528c">  646</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_write_port.html#a20c64813d446974a5c3cc5f95870528c">port_scond_ok</a>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="comment">//   With BUSIF...</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="comment">//   - There is no direct transfer except for uncached memory access.</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a59d6820d1b21d6e6636573c0922551d5">  650</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_write_port.html#a59d6820d1b21d6e6636573c0922551d5">busif_adr</a>; <span class="comment">// adress BUSIF is currently working on (to check for BUSIF hits)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="class_m_write_port.html#aca76a4fe7817a84a1b2e533123c3317b">  651</a></span>&#160;    sc_out&lt;EBusIfOperation&gt; <a class="code" href="class_m_write_port.html#aca76a4fe7817a84a1b2e533123c3317b">busif_op</a>;</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a0a524279537530aad32a028a93aa5850">  652</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="class_m_write_port.html#a0a524279537530aad32a028a93aa5850">busif_nolinelock</a>; <span class="comment">// if set, no line lock is acquired (for write misses: lock is already held by write port) (TBD: eliminate this signal)</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="class_m_write_port.html#ac0a6c18698248551167531373a5f3012">  653</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_write_port.html#ac0a6c18698248551167531373a5f3012">busif_busy</a>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">//   With cache...</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="comment">//   - Adress information for tag must be routed from &#39;port_adr&#39;, for the banks from &#39;port_adr&#39; and &#39;tag_out.way&#39;.</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a212575eb02e6eac8bae78ef362ca9273">  657</a></span>&#160;    sc_out&lt;bool&gt; tag_rd, <a class="code" href="class_m_write_port.html#a212575eb02e6eac8bae78ef362ca9273">tag_wr</a>, bank_rd, bank_wr;  <span class="comment">// &#39;bank_rd&#39;, &#39;bank_wr&#39; must be routed according to &#39;port_adr&#39;</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="class_m_write_port.html#ad88c7d62e756cfa34ec566b7cd3929e4">  658</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="class_m_write_port.html#ad88c7d62e756cfa34ec566b7cd3929e4">bank_data_in</a>;                      <span class="comment">// must be routed according to &#39;port_adr&#39;</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="class_m_write_port.html#ab4ca1f7e8ce79d6a66c4ccd35b648546">  659</a></span>&#160;    sc_out&lt;TWord&gt; <a class="code" href="class_m_write_port.html#ab4ca1f7e8ce79d6a66c4ccd35b648546">bank_data_out</a>;                    <span class="comment">// must be routed according to &#39;port_adr&#39;</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="class_m_write_port.html#ad6c9308b9db2c45f4b4b832aa43443cb">  660</a></span>&#160;    sc_out&lt;sc_uint&lt;4&gt; &gt; <a class="code" href="class_m_write_port.html#ad6c9308b9db2c45f4b4b832aa43443cb">bank_bsel</a>;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="class_m_write_port.html#ad2058c729696deeacc432bd9996d29f2">  661</a></span>&#160;    sc_in&lt;SCacheTag&gt; <a class="code" href="class_m_write_port.html#ad2058c729696deeacc432bd9996d29f2">tag_in</a>;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a991afbf52a3f9a81f04e7ec6dd250dd7">  662</a></span>&#160;    sc_out&lt;SCacheTag&gt; <a class="code" href="class_m_write_port.html#a991afbf52a3f9a81f04e7ec6dd250dd7">tag_out</a>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="comment">//   Request &amp; grant lines...</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="class_m_write_port.html#abc83e36fdf0be3a774c1c4b86a9d1b90">  665</a></span>&#160;    sc_out&lt;bool&gt; req_linelock, req_tagr, <a class="code" href="class_m_write_port.html#abc83e36fdf0be3a774c1c4b86a9d1b90">req_tagw</a>, req_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], req_busif;</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="class_m_write_port.html#aceecaf878fc8b03261cca01235c99849">  666</a></span>&#160;    sc_in&lt;bool&gt; gnt_linelock, gnt_tagr, <a class="code" href="class_m_write_port.html#aceecaf878fc8b03261cca01235c99849">gnt_tagw</a>, gnt_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], gnt_busif;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="comment">// Constructor...</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    SC_HAS_PROCESS (<a class="code" href="class_m_write_port.html">MWritePort</a>);</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="class_m_write_port.html#afe6629079e1f385f441aaa0ce600e347">  670</a></span>&#160;    <a class="code" href="class_m_write_port.html#afe6629079e1f385f441aaa0ce600e347">MWritePort</a> (sc_module_name name)</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        : sc_module (name) {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        SC_METHOD (TransitionMethod);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;            sensitive &lt;&lt; clk.pos ();</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        SC_METHOD (MainMethod);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;            sensitive &lt;&lt; reset &lt;&lt; state_reg;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;            sensitive &lt;&lt; port_wr &lt;&lt; port_direct &lt;&lt; port_bsel &lt;&lt; port_lres_scond &lt;&lt; port_cache_op</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                      &lt;&lt; port_adr &lt;&lt; port_data &lt;&lt; port_lres_scond &lt;&lt; port_scond_ok;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;            sensitive &lt;&lt; busif_adr &lt;&lt; busif_busy &lt;&lt; bank_data_in &lt;&lt; tag_in;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;            sensitive &lt;&lt; gnt_linelock &lt;&lt; gnt_tagr &lt;&lt; gnt_tagw &lt;&lt; gnt_busif;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;            sensitive &lt;&lt; tag_reg &lt;&lt; data_reg;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> b = 0; b &lt; <a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>; b++)</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                sensitive &lt;&lt; gnt_bank[b];</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordtype">void</span> Trace (sc_trace_file * tf, <span class="keywordtype">int</span> level = 1);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="comment">// Processes...</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordtype">void</span> TransitionMethod ();</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordtype">void</span> MainMethod ();</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="comment">// Registers...</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a867fda9561d3c007afb25f1b1cd28489">  694</a></span>&#160;    sc_signal&lt;EWritePortState&gt; <a class="code" href="class_m_write_port.html#a867fda9561d3c007afb25f1b1cd28489">state_reg</a>;</div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="class_m_write_port.html#ad5f62e35601223e6638497486af2e531">  695</a></span>&#160;    sc_signal&lt;int&gt; <a class="code" href="class_m_write_port.html#ad5f62e35601223e6638497486af2e531">state_trace</a>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="class_m_write_port.html#ad3b54d3b6b7dda08272b4cd5460c77b5">  697</a></span>&#160;    sc_signal&lt;SCacheTag&gt; <a class="code" href="class_m_write_port.html#ad3b54d3b6b7dda08272b4cd5460c77b5">tag_reg</a>;</div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a7365242c6f9ac51f1be698d8e8d36948">  698</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_write_port.html#a7365242c6f9ac51f1be698d8e8d36948">data_reg</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">// Internal signals..</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a2c350494366aa40bd623bd61eb2d34bd">  701</a></span>&#160;    sc_signal&lt;EWritePortState&gt; <a class="code" href="class_m_write_port.html#a2c350494366aa40bd623bd61eb2d34bd">next_state</a>;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="class_m_write_port.html#af0c6d8fa810080f575846cc946bd6b34">  702</a></span>&#160;    sc_signal&lt;SCacheTag&gt; <a class="code" href="class_m_write_port.html#af0c6d8fa810080f575846cc946bd6b34">next_tag_reg</a>;</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="class_m_write_port.html#a9c8284cd38122fa64df90709ff604af7">  703</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_write_port.html#a9c8284cd38122fa64df90709ff604af7">next_data_reg</a>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;};</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">// **************** MArbiter ********************</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="class_m_arbiter.html">  710</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_m_arbiter.html">MArbiter</a> : ::sc_core::sc_module {</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a2c5854b5734c7fc805c3199e79fff6c4">  713</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="dm__tb_8cpp.html#adc1cbe6ca43916783e17d5b0afaab3e9">clk</a>, <a class="code" href="class_m_arbiter.html#a2c5854b5734c7fc805c3199e79fff6c4">reset</a>;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a876a3b4c6ef9502099626a90eba5f5a9">  715</a></span>&#160;    sc_in&lt;TWord&gt; wiadr_busif, wiadr_rp[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>], adr_wp[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>],</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        way_wp[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>]; <span class="comment">// (way+index) adresses from various ports;</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                        <span class="comment">// must be kept constant as long as &#39;req_*&#39; lines are held</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a282094dc071317073891fd5a9992731f">  718</a></span>&#160;    sc_out&lt;TWord&gt; wiadr_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>]; <span class="comment">// adress lines to the banks</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="comment">//   Write snooping...</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a156c15bc16e68381d4fb5bb60a272a93">  721</a></span>&#160;    sc_out&lt;TWord&gt; <a class="code" href="class_m_arbiter.html#a156c15bc16e68381d4fb5bb60a272a93">snoop_adr</a>;</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a50c093096812bf6d2aa04505094be490">  722</a></span>&#160;    sc_out&lt;bool&gt; snoop_stb[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="comment">//   Line lock...</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="comment">//   - Implements mutex for a single cache line (tag + all data banks).</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">//   - Writers are supposed to acquire a line lock.</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="comment">//   - Reader do not acquire anything =&gt; Writers must perform their actions in a safe order.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="comment">//   - if a line lock request is held, the associated address must not change</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">//   - A line lock may be released during the clock cycle that the last bank/tag access is made,</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="comment">//     given that the bank/tag lock is still held. This allows faster write cycles without write</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="comment">//     port monopolizing a line lock (keeping it permanently up).</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a1b039ad789cec35ffcc4983e84a08b5d">  732</a></span>&#160;    sc_in&lt;bool&gt; req_busif_linelock, req_wp_linelock[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a7a568dd17b4519856171131dca1e76b5">  733</a></span>&#160;    sc_out&lt;bool&gt; gnt_busif_linelock, gnt_wp_linelock[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="comment">//   Tag RAM...</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="comment">//   - Tag RAM must have CFG_NUT_CPU_CORES ports.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="comment">//   - Each port is reserved for one CPU (three ports: RP #n, RP #CFG_NUT_CPU_CORES+n, WP #n).</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">//   - BUSIF uses port #CFG_NUT_CPU_CORES-1.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="comment">//   - Arbiter provides:</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="comment">//     a) Write-/Read-Lock (a write-lock excludes all readers)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="comment">//     b) Port arbitration: Multiple readers are allowed, but only one per port (see above)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="comment">//     c) Priority selection amoung a port: 0. BUSIF (if applicable), 1. Data read, 2. Insn Read, 3. Data Write</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="comment">//     EXAMINE: Would two ports/CPU bring speed improvement? Would a seperate port for BUSIF bring speed improvement?</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="comment">//   - The tag RAM arbitration is also used to prevent writers from replacing/changing a cache line</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="comment">//     while it is read during a cache read hit. Hence, a reader must keep its &#39;tagr&#39; lock until its bank access</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">//     is completed, too. This is not necessary, if a line lock is held (i.e. for cache line reading during a write miss).</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#aae0e7a996eef4515640f9a172786fb10">  747</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="class_m_arbiter.html#aae0e7a996eef4515640f9a172786fb10">tagram_ready</a>;</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a866bc4be82461c0ad2ef61a0708f4f33">  748</a></span>&#160;    sc_in&lt;bool&gt; req_busif_tagw, req_wp_tagw[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], req_busif_tagr, req_wp_tagr[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], req_rp_tagr[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#ab9e2803720efb74001e4563f757c3c1e">  749</a></span>&#160;    sc_out&lt;bool&gt; gnt_busif_tagw, gnt_wp_tagw[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], gnt_busif_tagr, gnt_wp_tagr[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], gnt_rp_tagr[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a94135807ab7da1d7241d77acf06e96ff">  750</a></span>&#160;    sc_out&lt;bool&gt; gnt_busif_tagw_r, gnt_wp_tagw_r[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], gnt_busif_tagr_r, gnt_wp_tagr_r[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], gnt_rp_tagr_r[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">//   Bank RAMs...</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="comment">//   - All ports of CPU n must be linked to port n % CFG_MEMU_BANK_RAM_PORTS of each bank RAM.</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="comment">//   - The BUSIF is linked to port #(CFG_MEMU_BANK_RAM_PORTS-1).</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="comment">//   - Multiple usually conflicting grant signals may be set, if the adresses match.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="comment">//   - As long as a request signal is set, the adress must not change!</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="comment">//   - Amoung write ports and the BUSIF, only one grant will be given to avoid writing conflicts.</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#ab1587aecb881a5731861b1792fd34149">  758</a></span>&#160;    sc_in&lt;bool&gt; req_busif_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], req_wp_bank[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>][<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>],</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        req_rp_bank[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>][<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#af89a781ec59cc294180b90daaa0baec9">  760</a></span>&#160;    sc_out&lt;bool&gt; gnt_busif_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], gnt_wp_bank[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>][<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>],</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        gnt_rp_bank[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>][<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="comment">//   BUSIF...</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a05caaf75b1510eba65c837dc52b20cfb">  764</a></span>&#160;    sc_in&lt;bool&gt; req_rp_busif[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>], req_wp_busif[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a08872e2a6427cc94cc1ee98384ef2c73">  765</a></span>&#160;    sc_out&lt;bool&gt; gnt_rp_busif[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>], gnt_wp_busif[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="comment">// select/routing information can be derived from grant lines (only one is set at a time)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="comment">// Note on deadlock prevention:</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="comment">// 1. Requests/grants must always in the following order (-&gt; break cyclic wait condition):</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="comment">//      busif &lt; linelock &lt; tagr/tagw &lt; bank</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="comment">// 2. (corollary to 1.) R/W ports must not request anything when waiting for BusIF (i.e. &#39;busif_busy&#39;)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="comment">// 3. tag/bank access may never be requested in a hold-and-wait manner: Either request simultaneously or use &amp; complete serially.</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="comment">// Constructor...</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    SC_HAS_PROCESS (<a class="code" href="class_m_arbiter.html">MArbiter</a>);</div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a623cc6326efb286a1bfbe593744dbd4c">  776</a></span>&#160;    <a class="code" href="class_m_arbiter.html#a623cc6326efb286a1bfbe593744dbd4c">MArbiter</a> (sc_module_name name)</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        : sc_module (name) {</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        <span class="keywordtype">int</span> n, b;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        SC_METHOD (LineLockMethod);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;            sensitive &lt;&lt; req_busif_linelock &lt;&lt; wiadr_busif;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;            sensitive &lt;&lt; linelock_sel_out;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;            <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>; n++)</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                sensitive &lt;&lt; req_wp_linelock[n] &lt;&lt; adr_wp[n];</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        SC_METHOD (TagMethod);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;            sensitive &lt;&lt; tagram_ready &lt;&lt; req_busif_tagr &lt;&lt; req_busif_tagw;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;            sensitive &lt;&lt; tagr_reg &lt;&lt; tagw_reg &lt;&lt; req_tagw_reg;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;            <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>; n++)</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                sensitive &lt;&lt; req_rp_tagr[n];</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;            <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>; n++)</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                sensitive &lt;&lt; req_wp_tagr[n] &lt;&lt; req_wp_tagw[n];</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        SC_METHOD (BankMethod);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;            sensitive &lt;&lt; wiadr_busif;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;            <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>; n++)</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                sensitive &lt;&lt; wiadr_rp[n];</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;            <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>; n++)</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                sensitive &lt;&lt; adr_wp[n] &lt;&lt; way_wp[n];</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;            <span class="keywordflow">for</span> (b = 0; b &lt; <a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>; b++) {</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                sensitive &lt;&lt; req_busif_bank[b];</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>; n++)</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                    sensitive &lt;&lt; bank_sel_out[b][n];</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>; n++)</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                    sensitive &lt;&lt; req_rp_bank[n][b];</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>; n++)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                    sensitive &lt;&lt; req_wp_bank[n][b];</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;            }</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        SC_METHOD (BusIfMethod);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;            sensitive &lt;&lt; busif_reg;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;            <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>; n++)</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                sensitive &lt;&lt; req_rp_busif[n];</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;            <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>; n++)</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                sensitive &lt;&lt; req_wp_busif[n];</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;            sensitive &lt;&lt; busif_sel_out;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        SC_METHOD (SnoopMethod);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;            sensitive &lt;&lt; next_linelock_reg;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;            <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>; n++)</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                sensitive &lt;&lt; adr_wp[n];</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        SC_METHOD (PrioCPUMethod);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;            sensitive &lt;&lt; counter_reg;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        SC_CTHREAD (TransitionThread, clk.pos ());</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;            reset_signal_is (reset, <span class="keyword">true</span>);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> b = 0; b &lt; <a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>; b++) {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;            <span class="comment">// Generate the Selector or Passthrough for the Bank BusIf Arbitration...</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="group__config__general.html#ga64430e90b1dd4a294570f747162ff2a2">CFG_NUT_CPU_CORES</a> &gt;= 2 || <a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a> == 1) {</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                <span class="comment">// The BankBusIf step has the BusIF and all other CPUs as input</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                <a class="code" href="struct_m_selector.html">BankSelector_t</a> *sel = <span class="keyword">new</span> <a class="code" href="struct_m_selector.html">BankSelector_t</a>(std::string(<span class="stringliteral">&quot;BankBusIfSel&quot;</span> + std::to_string (b)).c_str());</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                sel-&gt;<a class="code" href="struct_m_selector.html#a3f576175f8836b980452f3f427d49447">clk</a> (clk);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                sel-&gt;<a class="code" href="struct_m_selector.html#a2a14d6e37050e98f781d782c57814385">reset</a> (reset);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                sel-&gt;<a class="code" href="struct_m_selector.html#a51c399f414d566c9d1fefc1b57244221">f_in</a> (bank_sel_in[b][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>-1][0]); <span class="comment">// BusIf</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                sel-&gt;<a class="code" href="struct_m_selector.html#ab87dadf860b83ed6d166204262420456">s_in</a> (bank_sel_in[b][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>-1][1]);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                sel-&gt;<a class="code" href="struct_m_selector.html#a3e7266a8fc7ad4981b38148a7c406c48">out</a> (bank_sel_out[b][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>-1]);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                sel-&gt;<a class="code" href="struct_m_selector.html#a161e19d2eb056003bd3fa41ba8a0d90a">prio</a> (cpu_prio);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                bank_sel[b][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>-1] = <a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;            } <span class="keywordflow">else</span> <span class="comment">/*if (CFG_NUT_CPU_CORES &lt; 2)*/</span> {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                <a class="code" href="struct_m_selector_pass.html">BankSelectorPass_t</a> *pass = <span class="keyword">new</span> <a class="code" href="struct_m_selector_pass.html">BankSelectorPass_t</a>(std::string(<span class="stringliteral">&quot;BankBusIfSel&quot;</span> + std::to_string (b)).c_str());</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                pass-&gt;<a class="code" href="struct_m_selector_pass.html#a9e58682bbc92c3f195a51bd5fdb4cbde">f_in</a> (bank_sel_in[b][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>-1][0]); <span class="comment">// BusIf</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                pass-&gt;<a class="code" href="struct_m_selector_pass.html#a767592b9cdf7c552f297b226c8aa409d">out</a> (bank_sel_out[b][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>-1]);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                bank_sel[b][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>-1] = pass;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;            }</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;            <span class="comment">// Generate the Selector or Passthrough for the Bank CPU Arbitration for 2 BRAM ports ...</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a> &gt; 1) {</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="group__config__general.html#ga64430e90b1dd4a294570f747162ff2a2">CFG_NUT_CPU_CORES</a> &gt;= 4) {</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                    <span class="comment">// The Bank step has the BusIF and all other CPUs as input</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                    <a class="code" href="struct_m_selector.html">BankSelector_t</a> *sel = <span class="keyword">new</span> <a class="code" href="struct_m_selector.html">BankSelector_t</a>(std::string(<span class="stringliteral">&quot;BankSel&quot;</span> + std::to_string (b)).c_str());</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                    sel-&gt;<a class="code" href="struct_m_selector.html#a3f576175f8836b980452f3f427d49447">clk</a> (clk);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                    sel-&gt;<a class="code" href="struct_m_selector.html#a2a14d6e37050e98f781d782c57814385">reset</a> (reset);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                    sel-&gt;<a class="code" href="struct_m_selector.html#a51c399f414d566c9d1fefc1b57244221">f_in</a> (bank_sel_in[b][0][0]); <span class="comment">// CePU</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                    sel-&gt;<a class="code" href="struct_m_selector.html#ab87dadf860b83ed6d166204262420456">s_in</a> (bank_sel_in[b][0][1]);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                    sel-&gt;<a class="code" href="struct_m_selector.html#a3e7266a8fc7ad4981b38148a7c406c48">out</a> (bank_sel_out[b][0]);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                    sel-&gt;<a class="code" href="struct_m_selector.html#a161e19d2eb056003bd3fa41ba8a0d90a">prio</a> (cpu_prio);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                    bank_sel[b][0] = <a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                } <span class="keywordflow">else</span> <span class="comment">/*if (CFG_NUT_CPU_CORES &lt; 4)*/</span> {</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                    <a class="code" href="struct_m_selector_pass.html">BankSelectorPass_t</a> *pass = <span class="keyword">new</span> <a class="code" href="struct_m_selector_pass.html">BankSelectorPass_t</a>(std::string(<span class="stringliteral">&quot;BankSel&quot;</span> + std::to_string (b)).c_str());</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                    pass-&gt;<a class="code" href="struct_m_selector_pass.html#a9e58682bbc92c3f195a51bd5fdb4cbde">f_in</a> (bank_sel_in[b][0][0]); <span class="comment">// CePU</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                    pass-&gt;<a class="code" href="struct_m_selector_pass.html#a767592b9cdf7c552f297b226c8aa409d">out</a> (bank_sel_out[b][0]);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                    bank_sel[b][0] = pass;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                }</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;            }</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        }</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        <span class="comment">// Generate the Selector or Passthrough for the BusIf Arbitration...</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group__config__general.html#ga64430e90b1dd4a294570f747162ff2a2">CFG_NUT_CPU_CORES</a> &gt;= 2) {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;            <span class="comment">// The step has the CePU and all other CoPUs as input</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;            <a class="code" href="struct_m_selector.html">BusifSelector_t</a> *sel = <span class="keyword">new</span> <a class="code" href="struct_m_selector.html">BusifSelector_t</a>(<span class="stringliteral">&quot;BusIfSel&quot;</span>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a3f576175f8836b980452f3f427d49447">clk</a> (clk);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a2a14d6e37050e98f781d782c57814385">reset</a> (reset);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a51c399f414d566c9d1fefc1b57244221">f_in</a> (busif_sel_in[0]); <span class="comment">//CePU</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#ab87dadf860b83ed6d166204262420456">s_in</a> (busif_sel_in[1]);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a3e7266a8fc7ad4981b38148a7c406c48">out</a> (busif_sel_out);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a161e19d2eb056003bd3fa41ba8a0d90a">prio</a> (cpu_prio);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;            busif_sel = <a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a>;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        }</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group__config__general.html#ga64430e90b1dd4a294570f747162ff2a2">CFG_NUT_CPU_CORES</a> &lt; 2) {</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;            <a class="code" href="struct_m_selector_pass.html">BusIfSelectorPass_t</a> *pass = <span class="keyword">new</span> <a class="code" href="struct_m_selector_pass.html">BusIfSelectorPass_t</a>(<span class="stringliteral">&quot;BusIfSel&quot;</span>);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;            pass-&gt;<a class="code" href="struct_m_selector_pass.html#a9e58682bbc92c3f195a51bd5fdb4cbde">f_in</a> (busif_sel_in[0]); <span class="comment">//CePU</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;            pass-&gt;<a class="code" href="struct_m_selector_pass.html#a767592b9cdf7c552f297b226c8aa409d">out</a> (busif_sel_out);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;            busif_sel = pass;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        }</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;       <span class="comment">// Generate the Selector or Passthrough for the LineLock Arbitration...</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group__config__general.html#ga64430e90b1dd4a294570f747162ff2a2">CFG_NUT_CPU_CORES</a> &gt;= 2) {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;            <span class="comment">// The step has the CePU WPORT and all other CoPUs WPORTs as input</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;            <a class="code" href="struct_m_selector.html">LineLockSelector_t</a> *sel = <span class="keyword">new</span> <a class="code" href="struct_m_selector.html">LineLockSelector_t</a>(<span class="stringliteral">&quot;LineLockSel&quot;</span>);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a3f576175f8836b980452f3f427d49447">clk</a> (clk);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a2a14d6e37050e98f781d782c57814385">reset</a> (reset);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a51c399f414d566c9d1fefc1b57244221">f_in</a> (linelock_sel_in[0]); <span class="comment">//CePU</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#ab87dadf860b83ed6d166204262420456">s_in</a> (linelock_sel_in[1]);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a3e7266a8fc7ad4981b38148a7c406c48">out</a> (linelock_sel_out);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;            sel-&gt;<a class="code" href="struct_m_selector.html#a161e19d2eb056003bd3fa41ba8a0d90a">prio</a> (cpu_prio);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;            linelock_sel = <a class="code" href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">sel</a>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        }</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group__config__general.html#ga64430e90b1dd4a294570f747162ff2a2">CFG_NUT_CPU_CORES</a> &lt; 2) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;            <a class="code" href="struct_m_selector_pass.html">LineLockSelectorPass_t</a> *pass = <span class="keyword">new</span> <a class="code" href="struct_m_selector_pass.html">LineLockSelectorPass_t</a>(<span class="stringliteral">&quot;LineLockSel&quot;</span>);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;            pass-&gt;<a class="code" href="struct_m_selector_pass.html#a9e58682bbc92c3f195a51bd5fdb4cbde">f_in</a> (linelock_sel_in[0]); <span class="comment">//CePU</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;            pass-&gt;<a class="code" href="struct_m_selector_pass.html#a767592b9cdf7c552f297b226c8aa409d">out</a> (linelock_sel_out);</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;            linelock_sel = pass;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        }</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    }</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    ~<a class="code" href="class_m_arbiter.html">MArbiter</a> ();</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="keywordtype">void</span> Trace (sc_trace_file * tf, <span class="keywordtype">int</span> level = 1);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="comment">// Processes...</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="keywordtype">void</span> LineLockMethod ();</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordtype">void</span> TagMethod ();</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordtype">void</span> BankMethod ();</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="keywordtype">void</span> BusIfMethod ();</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordtype">void</span> SnoopMethod ();</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordtype">void</span> PrioCPUMethod ();</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordtype">void</span> TransitionThread ();</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="comment">// Helpers...</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keywordtype">int</span> GetPrioCpu ();</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="comment">// Registers...</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a0d593cc589bf313e91245e78264150f0">  927</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_arbiter.html#a0d593cc589bf313e91245e78264150f0">counter_reg</a>;</div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a968b75b56cd0cce62756fd32609b2d37">  928</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_WPORTS + 1&gt; &gt; <a class="code" href="class_m_arbiter.html#a968b75b56cd0cce62756fd32609b2d37">linelock_reg</a>;</div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a929f5f4571d7164890503364c4de6c30">  929</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_RPORTS + CFG_MEMU_WPORTS + 1&gt; &gt; <a class="code" href="class_m_arbiter.html#a929f5f4571d7164890503364c4de6c30">tagr_reg</a>;</div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a448ae836800ad0841b1bd1e87159f702">  930</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_WPORTS + 1&gt; &gt; <a class="code" href="class_m_arbiter.html#a448ae836800ad0841b1bd1e87159f702">req_tagw_reg</a>;</div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a7c3beaf9670a984442fd71849d19d9e5">  931</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_WPORTS + 1&gt; &gt; <a class="code" href="class_m_arbiter.html#a7c3beaf9670a984442fd71849d19d9e5">tagw_reg</a>;</div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#ac0779cffa78b94296116a54a1ec3c1e9">  932</a></span>&#160;    sc_signal&lt;sc_uint&lt;((<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a> + <a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>+(<a class="code" href="group__config__general.html#gadbe19df8760d2562b2cc219bdcab4dbd">CFG_NUT_CPU_CORES_LD</a>==0)) / <a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>) + 1&gt; &gt; bank_reg[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a6caa3407ff7c926fad091391c4d79f9e">  933</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_RPORTS + CFG_MEMU_WPORTS&gt; &gt; <a class="code" href="class_m_arbiter.html#a6caa3407ff7c926fad091391c4d79f9e">busif_reg</a>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="comment">// Signals...</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a9b3db5ce8d699082266f21ca6a1cf855">  936</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_WPORTS + 1&gt; &gt; <a class="code" href="class_m_arbiter.html#a9b3db5ce8d699082266f21ca6a1cf855">next_linelock_reg</a>;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a0572286975ef940f998d26e583949850">  937</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_RPORTS + CFG_MEMU_WPORTS + 1&gt; &gt; <a class="code" href="class_m_arbiter.html#a0572286975ef940f998d26e583949850">next_tagr_reg</a>;</div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a841628510adf571dd8209d3057cd9210">  938</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_WPORTS + 1&gt; &gt; <a class="code" href="class_m_arbiter.html#a841628510adf571dd8209d3057cd9210">next_req_tagw_reg</a>;</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#ae8e2208726275720be7ab3da55435340">  939</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_WPORTS + 1&gt; &gt; <a class="code" href="class_m_arbiter.html#ae8e2208726275720be7ab3da55435340">next_tagw_reg</a>;</div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#ad316f6b4fba88514995d3253026a0805">  940</a></span>&#160;    sc_signal&lt;sc_uint&lt;((<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a> + <a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>+(<a class="code" href="group__config__general.html#gadbe19df8760d2562b2cc219bdcab4dbd">CFG_NUT_CPU_CORES_LD</a>==0)) / <a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>) + 1&gt; &gt; next_bank_reg[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a72bf68a743d2fb076e7171cc0d926c65">  941</a></span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_RPORTS + CFG_MEMU_WPORTS&gt; &gt; <a class="code" href="class_m_arbiter.html#a72bf68a743d2fb076e7171cc0d926c65">next_busif_reg</a>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#add0c17bc1fc585cbd5c0465c327e77b5">  943</a></span>&#160;    sc_signal&lt;sc_uint&lt;MAX(1, CFG_NUT_CPU_CORES_LD)&gt; &gt; <a class="code" href="class_m_arbiter.html#add0c17bc1fc585cbd5c0465c327e77b5">cpu_prio</a>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="comment">//  BusIf Arbitration Signals...</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#ab9a81b9ce5a88cbd983699be2ee15cf5">  946</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="struct_m_selector_pass.html">MSelectorPass&lt;1, (CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1)&gt;</a> <a class="code" href="class_m_arbiter.html#ab9a81b9ce5a88cbd983699be2ee15cf5">BusIfSelectorPass_t</a>;</div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a73c61ddaae7311ffcf66deefb26aad97">  947</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="struct_m_selector.html">MSelector&lt;1, (CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1)&gt;</a> <a class="code" href="class_m_arbiter.html#a73c61ddaae7311ffcf66deefb26aad97">BusifSelector_t</a>;</div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a7c348e33a5fb8def5c2d89dbeff25e5d">  948</a></span>&#160;    sc_module* <a class="code" href="class_m_arbiter.html#a7c348e33a5fb8def5c2d89dbeff25e5d">busif_sel</a>;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a360bea6da6c0e0eeb3b8b3e37314d45c">  950</a></span>&#160;    sc_signal&lt;SSelectorIO&lt;1, (CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1)&gt; &gt; <a class="code" href="class_m_arbiter.html#a360bea6da6c0e0eeb3b8b3e37314d45c">busif_sel_out</a>;</div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a1937f8d4f3451dabeb3e36a01754ba1b">  951</a></span>&#160;    sc_signal&lt;SSelectorIO&lt;1, (CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1)&gt; &gt; busif_sel_in [2];</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="comment">//  LineLock Arbitration Signals...</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a77a5ef0fb89959ca83dc34562c1f3b3d">  954</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="struct_m_selector_pass.html">MSelectorPass&lt;1, CFG_MEMU_WPORTS&gt;</a> <a class="code" href="class_m_arbiter.html#a77a5ef0fb89959ca83dc34562c1f3b3d">LineLockSelectorPass_t</a>;</div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a6aed620602be6be2985b0a98acb95e59">  955</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="struct_m_selector.html">MSelector&lt;1, CFG_MEMU_WPORTS&gt;</a> <a class="code" href="class_m_arbiter.html#a6aed620602be6be2985b0a98acb95e59">LineLockSelector_t</a>;</div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a1559df88b59b98c52817d537dbd08ab5">  956</a></span>&#160;    sc_module* <a class="code" href="class_m_arbiter.html#a1559df88b59b98c52817d537dbd08ab5">linelock_sel</a>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a88f3d81d6d5523d6aa152638bab0379b">  958</a></span>&#160;    sc_signal&lt;SSelectorIO&lt;1, CFG_MEMU_WPORTS&gt; &gt; <a class="code" href="class_m_arbiter.html#a88f3d81d6d5523d6aa152638bab0379b">linelock_sel_out</a>;</div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a63b5fd05f4515f67598556936dd9f5d2">  959</a></span>&#160;    sc_signal&lt;SSelectorIO&lt;1, CFG_MEMU_WPORTS&gt; &gt; linelock_sel_in [2];</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="comment">//  Bank Arbitration Signals...</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a350f1b0c2aca0f406f05a3549ceeafb6">  962</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="memu_8cpp.html#af3958781a9e476897cc9d79febb1691f">SINGLE_CPU</a> = <a class="code" href="group__config__general.html#ga64430e90b1dd4a294570f747162ff2a2">CFG_NUT_CPU_CORES</a> == 1;</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a2226eb43a0321b9481988ae206a903ee">  963</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="struct_m_selector_pass.html">MSelectorPass</a>&lt;<a class="code" href="group__config__memu.html#ga4fca95cdc574059284d1c073ee4702d5">CFG_MEMU_CACHE_WAYS_LD</a>+<a class="code" href="group__config__memu.html#gadc0649ba696887eebd1323f9e62937c0">CFG_MEMU_CACHE_SETS_LD</a>, (<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>+<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>+<a class="code" href="memu_8cpp.html#af3958781a9e476897cc9d79febb1691f">SINGLE_CPU</a>)/<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>&gt; <a class="code" href="struct_m_selector_pass.html">BankSelectorPass_t</a>;</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#aaf91e999260e736dded8ab908ac2eced">  964</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="struct_m_selector.html">MSelector</a>&lt;<a class="code" href="group__config__memu.html#ga4fca95cdc574059284d1c073ee4702d5">CFG_MEMU_CACHE_WAYS_LD</a>+<a class="code" href="group__config__memu.html#gadc0649ba696887eebd1323f9e62937c0">CFG_MEMU_CACHE_SETS_LD</a>, (<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>+<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>+<a class="code" href="memu_8cpp.html#af3958781a9e476897cc9d79febb1691f">SINGLE_CPU</a>)/<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>&gt; <a class="code" href="struct_m_selector.html">BankSelector_t</a>;</div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a2e99aaea9ba42415ea0ec9229144b9be">  965</a></span>&#160;    sc_module* bank_sel[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a0667c5fa57e7190c00610408d8965979">  967</a></span>&#160;    sc_signal&lt;<a class="code" href="struct_s_selector_i_o.html">SSelectorIO</a>&lt;<a class="code" href="group__config__memu.html#ga4fca95cdc574059284d1c073ee4702d5">CFG_MEMU_CACHE_WAYS_LD</a>+<a class="code" href="group__config__memu.html#gadc0649ba696887eebd1323f9e62937c0">CFG_MEMU_CACHE_SETS_LD</a>, (<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>+<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>+<a class="code" href="memu_8cpp.html#af3958781a9e476897cc9d79febb1691f">SINGLE_CPU</a>)/<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>&gt; &gt; bank_sel_out[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="class_m_arbiter.html#a8a1211e66cb020108e1777f7c0c9ed81">  968</a></span>&#160;    sc_signal&lt;<a class="code" href="struct_s_selector_i_o.html">SSelectorIO</a>&lt;<a class="code" href="group__config__memu.html#ga4fca95cdc574059284d1c073ee4702d5">CFG_MEMU_CACHE_WAYS_LD</a>+<a class="code" href="group__config__memu.html#gadc0649ba696887eebd1323f9e62937c0">CFG_MEMU_CACHE_SETS_LD</a>, (<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>+<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>+<a class="code" href="memu_8cpp.html#af3958781a9e476897cc9d79febb1691f">SINGLE_CPU</a>)/<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>&gt; &gt; bank_sel_in[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>][2];</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;};</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">// **************** MMemu ***********************</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="class_m_memu.html">  975</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_m_memu.html">MMemu</a> : ::sc_core::sc_module {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="comment">// Ports ...</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="class_m_memu.html#a4566974be284f2787278240defac105d">  978</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="dm__tb_8cpp.html#adc1cbe6ca43916783e17d5b0afaab3e9">clk</a>, <a class="code" href="class_m_memu.html#a4566974be284f2787278240defac105d">reset</a>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="comment">//   Bus interface (Wishbone)...</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="class_m_memu.html#ab0fb063528d6a02e0a77c2e7b0dd42bf">  981</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_memu.html#ab0fb063528d6a02e0a77c2e7b0dd42bf">wb_cyc_o</a>;                       <span class="comment">// cycle valid output</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="class_m_memu.html#a8a05cba446972631b09470e61121eb1d">  982</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_memu.html#a8a05cba446972631b09470e61121eb1d">wb_stb_o</a>;                       <span class="comment">// strobe output</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="class_m_memu.html#ad002292991a3cc493e1716c1755ebecd">  983</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_memu.html#ad002292991a3cc493e1716c1755ebecd">wb_we_o</a>;                        <span class="comment">// indicates write transfer</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="class_m_memu.html#aab7f04fe23af7c2ade694f14c5d18905">  984</a></span>&#160;    sc_out&lt;sc_uint&lt;3&gt; &gt; <a class="code" href="class_m_memu.html#aab7f04fe23af7c2ade694f14c5d18905">wb_cti_o</a>;                       <span class="comment">// cycle type identifier</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="class_m_memu.html#a335ffc7ed455d7cdc0f132ce27f5435e">  985</a></span>&#160;    sc_out&lt;sc_uint&lt;2&gt; &gt; <a class="code" href="class_m_memu.html#a335ffc7ed455d7cdc0f132ce27f5435e">wb_bte_o</a>;                       <span class="comment">// burst type extension</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="class_m_memu.html#a48f8f39e066cc244f6a3bed54866ae5c">  986</a></span>&#160;    sc_out&lt;sc_uint&lt;<a class="code" href="group__config__memu.html#ga843cb1e0d9543382030cd6d7f9817884">CFG_MEMU_BUSIF_WIDTH</a>/8&gt; &gt; <a class="code" href="class_m_memu.html#a48f8f39e066cc244f6a3bed54866ae5c">wb_sel_o</a>;  <span class="comment">// byte select outputs</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="class_m_memu.html#a2ec2a38e7dac549ea5ce556c9691ab2c">  987</a></span>&#160;    sc_out&lt;sc_uint&lt;32&gt; &gt; <a class="code" href="class_m_memu.html#a2ec2a38e7dac549ea5ce556c9691ab2c">wb_adr_o</a>;                      <span class="comment">// address bus outputs</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="class_m_memu.html#a81c2ca0ab9b08a47f707d96dad6dbd56">  988</a></span>&#160;    sc_out&lt;sc_uint&lt;CFG_MEMU_BUSIF_WIDTH&gt; &gt; <a class="code" href="class_m_memu.html#a81c2ca0ab9b08a47f707d96dad6dbd56">wb_dat_o</a>;    <span class="comment">// output data bus</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="class_m_memu.html#a06f13c491822e1458f303597f2e0bb49">  990</a></span>&#160;    sc_in&lt;bool&gt;         <a class="code" href="class_m_memu.html#a06f13c491822e1458f303597f2e0bb49">wb_ack_i</a>;                       <span class="comment">// normal termination</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="comment">// sc_in&lt;bool&gt;          wb_err_i;                   // termination w/ error</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="comment">// sc_in&lt;bool&gt;          wb_rty_i;                   // termination w/ retry</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="class_m_memu.html#a3ccd074c62fdf0d81db6c2dd18d897b6">  993</a></span>&#160;    sc_in&lt;sc_uint&lt;CFG_MEMU_BUSIF_WIDTH&gt; &gt; <a class="code" href="class_m_memu.html#a3ccd074c62fdf0d81db6c2dd18d897b6">wb_dat_i</a>;     <span class="comment">// input data bus</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="comment">//   Read ports...</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <span class="comment">//     ports 0 .. WPORT-1 are considerd to be data ports, the others to be instruction ports (with lower priority)</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="class_m_memu.html#af6940f19226e1c9d047af8abd8c09ffc">  997</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="memu__tb_8cpp.html#a0682867c9da83b715d6705996551b75a">rp_rd</a>[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>], <a class="code" href="memu__tb_8cpp.html#a7a2e7cb89b5e607826abebc0163dc209">rp_direct</a>[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="class_m_memu.html#a23e552a6471c178827aef681d8105528">  998</a></span>&#160;    sc_in&lt;sc_uint&lt;4&gt; &gt; <a class="code" href="memu__tb_8cpp.html#a40a8a106eda652dc8378727a16f5c193">rp_bsel</a>[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="class_m_memu.html#a0df29659cf57e25e3db5b2f9a51c3faf">  999</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="memu__tb_8cpp.html#a03b819b31d815bfe73010ae52ade450c">rp_ack</a>[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="class_m_memu.html#ad53dfd781caa0a87a0b9490826eaa675"> 1000</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="memu__tb_8cpp.html#a2de04272e1f1f2aa4ca9c0e00849c927">rp_adr</a>[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="class_m_memu.html#a2d712ba45e55e3a2fb7caf575170431b"> 1001</a></span>&#160;    sc_out&lt;TWord&gt; <a class="code" href="memu__tb_8cpp.html#afe21413307be9db7c535d76ff6ce2ec1">rp_data</a>[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="comment">//   Write ports...</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="class_m_memu.html#a58e439de96c2d4bd9cbff9000ff4c77a"> 1004</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="memu__tb_8cpp.html#ae08320556e97eb8f179beee172997868">wp_wr</a>[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], <a class="code" href="memu__tb_8cpp.html#a9778aa4c61e09fa95fb264781079f1a4">wp_direct</a>[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="class_m_memu.html#ac3d3cb8fdf71b22e98801f0bb1c9ea93"> 1005</a></span>&#160;    sc_in&lt;sc_uint&lt;4&gt; &gt; <a class="code" href="memu__tb_8cpp.html#a6758593225e64e32c77387fa631395f7">wp_bsel</a>[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="class_m_memu.html#a1fd49950da26105b8064f6b0c4bb2506"> 1006</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="memu__tb_8cpp.html#a0c625360f6285620734ab0150036f5e9">wp_ack</a>[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="class_m_memu.html#ac8bd617dc7caa72996de76d7f1f3165a"> 1007</a></span>&#160;    sc_in&lt;bool&gt; <a class="code" href="memu__tb_8cpp.html#a68d53772d3c06fca098f3879f065fdb3">wp_lres_scond</a>[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="class_m_memu.html#ace9782e99ef77f25d5b444c09a451407"> 1008</a></span>&#160;    sc_out&lt;bool&gt; <a class="code" href="memu__tb_8cpp.html#a7acfd58a89c8158f892e0def8f5620aa">wp_scond_ok</a>[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="class_m_memu.html#a774bdd9d7d0c08ba0928c9341aa51ae1"> 1009</a></span>&#160;    sc_in&lt;sc_uint&lt;3&gt; &gt; wp_cache_op[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="class_m_memu.html#afdae0f885da9a71d36a51d8a298e1ebe"> 1010</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="memu__tb_8cpp.html#aa4525f6ec073780781203c3cba6fbdc5">wp_adr</a>[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="class_m_memu.html#af62aba8d40b308f8b8941298065bad04"> 1011</a></span>&#160;    sc_in&lt;TWord&gt; <a class="code" href="memu__tb_8cpp.html#a4fe0b3a928a2bd08d8d0c656d7c09418">wp_data</a>[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="comment">// Constructor/Destructor...</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    SC_HAS_PROCESS (<a class="code" href="class_m_memu.html">MMemu</a>);</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="class_m_memu.html#a6b2baa330ccb9004c4fffda41e7283a4"> 1015</a></span>&#160;    <a class="code" href="class_m_memu.html#a6b2baa330ccb9004c4fffda41e7283a4">MMemu</a> (sc_module_name name)</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;        : sc_module (name) {</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;        InitSubmodules ();</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        SC_METHOD (TransitionMethod);</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;            sensitive &lt;&lt; clk.pos ();</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;        InitInterconnectMethod ();</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    }</div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="class_m_memu.html#aacc99024aa343d0334dcb9665d6137c9"> 1022</a></span>&#160;    <a class="code" href="class_m_memu.html#aacc99024aa343d0334dcb9665d6137c9">~MMemu</a> () { FreeSubmodules (); }</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordtype">void</span> Trace (sc_trace_file * tf, <span class="keywordtype">int</span> levels = 1);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="comment">// Processes...</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordtype">void</span> TransitionMethod ();</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="keywordtype">void</span> InterconnectMethod ();</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">// Submodules...</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="class_m_memu.html#ae3396fd8382b7cd36f43205ba09437e6"> 1032</a></span>&#160;    <a class="code" href="class_m_tag_ram.html">MTagRam</a> *<a class="code" href="class_m_memu.html#ae3396fd8382b7cd36f43205ba09437e6">tagRam</a>;</div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="class_m_memu.html#ac80c9c6f725ef569ded4e5bf8979fb93"> 1033</a></span>&#160;    <a class="code" href="class_m_bank_ram.html">MBankRam</a> *bankRam[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="class_m_memu.html#ac1b1b658d3e5c84dd4ec218b57d8539c"> 1034</a></span>&#160;    <a class="code" href="class_m_bus_if.html">MBusIf</a> *<a class="code" href="class_m_memu.html#ac1b1b658d3e5c84dd4ec218b57d8539c">busIf</a>;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="class_m_memu.html#a0b4114f064caa8e179cbdbfdf07a5c69"> 1035</a></span>&#160;    <a class="code" href="class_m_arbiter.html">MArbiter</a> *<a class="code" href="class_m_memu.html#a0b4114f064caa8e179cbdbfdf07a5c69">arbiter</a>;</div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="class_m_memu.html#aca444f6003801bb3c48a4b4ee35ebdc6"> 1036</a></span>&#160;    <a class="code" href="class_m_read_port.html">MReadPort</a> *readPorts[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="class_m_memu.html#addd537884d72fa3a27899cded476190c"> 1037</a></span>&#160;    <a class="code" href="class_m_write_port.html">MWritePort</a> *writePorts[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="comment">// Tag RAM...</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="class_m_memu.html#a0a8a75468389e8598d9fdbf38431b168"> 1041</a></span>&#160;    sc_signal&lt;bool&gt; tagram_ready, tagram_rd[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>], tagram_wr[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>];</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="class_m_memu.html#a37daae87c9109bb239c77878cd4b55c6"> 1042</a></span>&#160;    sc_signal&lt;TWord&gt; tagram_adr[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>];</div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="class_m_memu.html#a3554ec708375451aa531b7584b1643ec"> 1043</a></span>&#160;    sc_signal&lt;TWord&gt; tagram_wadr[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>];</div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="class_m_memu.html#a18e4ce01fbccf68c4d26b04a663cd1eb"> 1044</a></span>&#160;    sc_signal&lt;SCacheTag&gt; tagram_tag_in[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>], tagram_tag_out[<a class="code" href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a>];</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <span class="comment">// Bank RAM...</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="class_m_memu.html#a354b4da28bf3b63edec6938a5c27b7d5"> 1047</a></span>&#160;    sc_signal&lt;bool&gt; bankram_rd[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>], bankram_wr[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="class_m_memu.html#abba6839252d7d03fdb45c10c587661e1"> 1048</a></span>&#160;    sc_signal&lt;sc_uint&lt;4&gt; &gt; bankram_wen[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="class_m_memu.html#a32b613287998df0b88b6d1e6632f407a"> 1049</a></span>&#160;    sc_signal&lt;TWord&gt; bankram_wiadr[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="class_m_memu.html#a327f19a67ad355ba5ab52d812272f45f"> 1050</a></span>&#160;    sc_signal&lt;TWord&gt; bankram_wdata[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="class_m_memu.html#af7a3dc37a80978ea43fa88bcdf27059c"> 1051</a></span>&#160;    sc_signal&lt;TWord&gt; bankram_rdata[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>][<a class="code" href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a>];</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="comment">// BUSIF...</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="class_m_memu.html#a762fbd63f2dc2052012e1d75aa7e382a"> 1054</a></span>&#160;    sc_signal&lt;EBusIfOperation&gt; <a class="code" href="class_m_memu.html#a762fbd63f2dc2052012e1d75aa7e382a">busif_op</a>;</div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="class_m_memu.html#afc3c84dedbebb79e27746b761e035699"> 1055</a></span>&#160;    sc_signal&lt;bool&gt; <a class="code" href="class_m_memu.html#afc3c84dedbebb79e27746b761e035699">busif_nolinelock</a>, busif_busy;</div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="class_m_memu.html#a8b8d6c4843b900b9f2530300692c8d73"> 1056</a></span>&#160;    sc_signal&lt;bool&gt; busif_tag_rd, busif_tag_rd_way, <a class="code" href="class_m_memu.html#a8b8d6c4843b900b9f2530300692c8d73">busif_tag_wr</a>, busif_bank_rd[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>],</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    busif_bank_wr[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="class_m_memu.html#a0088fc47f61a3d79c1b5fb9dec77de37"> 1058</a></span>&#160;    sc_signal&lt;TWord&gt; busif_adr_in, busif_adr_out, busif_data_in[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>],</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    busif_data_out[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="class_m_memu.html#a227120766c03a6fcaa5ed4f83eccd224"> 1060</a></span>&#160;    sc_signal&lt;bool&gt; busif_data_out_valid[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="class_m_memu.html#a44d26b2487150a3706bdd0a6662c3160"> 1061</a></span>&#160;    sc_signal&lt;SCacheTag&gt; busif_tag_in, <a class="code" href="class_m_memu.html#a44d26b2487150a3706bdd0a6662c3160">busif_tag_out</a>;</div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="class_m_memu.html#a424f5c7a1022ec0c7a7ee413525677d4"> 1062</a></span>&#160;    sc_signal&lt;sc_uint&lt;4&gt; &gt; <a class="code" href="class_m_memu.html#a424f5c7a1022ec0c7a7ee413525677d4">busif_bsel</a>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="comment">// Read ports...</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="class_m_memu.html#ad46a905700155db7bce3a86ad10fcbdc"> 1065</a></span>&#160;    sc_signal&lt;TWord&gt; rp_busif_data_reg[<a class="code" href="group__config__memu.html#ga843cb1e0d9543382030cd6d7f9817884">CFG_MEMU_BUSIF_WIDTH</a>/32]; <span class="comment">// register to delay BusIF data for one clock cycle in accordance with the protocol</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="class_m_memu.html#a9abf0f8dff46d0dc69d0bcff8c2512e9"> 1066</a></span>&#160;    sc_signal&lt;TWord&gt; rp_busif_data[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="class_m_memu.html#a7547e9e60a47865fb9419ea330e839f2"> 1067</a></span>&#160;    sc_signal&lt;EBusIfOperation&gt; rp_busif_op[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="class_m_memu.html#a0809434651a154e3ff9e344236fae14e"> 1068</a></span>&#160;    sc_signal&lt;bool&gt; rp_tag_rd[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>], rp_bank_rd[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="class_m_memu.html#a26cb9357cb60502e9ee0939f73445d01"> 1069</a></span>&#160;    sc_signal&lt;SCacheTag&gt; rp_tag_in[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="class_m_memu.html#a6967eeab6e34658a394278cc7d3a746d"> 1070</a></span>&#160;    sc_signal&lt;TWord&gt; rp_way_out[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="class_m_memu.html#aead3a8279626bdb446bec4497eb7fc2b"> 1071</a></span>&#160;    sc_signal&lt;TWord&gt; rp_bank_data_in[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="class_m_memu.html#af0fa089988728ea68e583c0a5a4ea893"> 1072</a></span>&#160;    sc_signal&lt;TWord&gt; rp_bank_sel[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="comment">// Write ports...</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="class_m_memu.html#aede0eed0f108a0e80463ceb3ec84ffff"> 1075</a></span>&#160;    sc_signal&lt;EBusIfOperation&gt; wp_busif_op[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="class_m_memu.html#a761b4b58516a66fe2f95ac49fcee8045"> 1076</a></span>&#160;    sc_signal&lt;bool&gt; wp_busif_nolinelock[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="class_m_memu.html#a971a9d7e853d52d49149075e1efb7519"> 1077</a></span>&#160;    sc_signal&lt;bool&gt; wp_tag_rd[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], wp_tag_wr[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], wp_bank_rd[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], wp_bank_wr[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="class_m_memu.html#a20f36ecd8825e3b616e291ef1eb0854f"> 1078</a></span>&#160;    sc_signal&lt;SCacheTag&gt; wp_tag_in[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], wp_tag_out[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="class_m_memu.html#a01c214bd421b69b04676e212e6f6b464"> 1079</a></span>&#160;    sc_signal&lt;TWord&gt; wp_bank_data_in[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], wp_bank_data_out[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="class_m_memu.html#adb7046dec21a57a048a589cd07f9dcb3"> 1080</a></span>&#160;    sc_signal&lt;sc_uint&lt;4&gt; &gt; wp_bank_bsel[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="comment">// Arbiter: request/grant signals (find comments in &#39;MArbiter&#39;)...</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="class_m_memu.html#aa0d27ac967b8fc3a0a1571c5947cac78"> 1083</a></span>&#160;    sc_signal&lt;bool&gt; req_busif_linelock, req_wp_linelock[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="class_m_memu.html#a5cf7b293ca7d7d27804295ca2efdc925"> 1084</a></span>&#160;    sc_signal&lt;bool&gt; gnt_busif_linelock, gnt_wp_linelock[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="class_m_memu.html#a67cc8c32acb6d120c9c7452f281dcc09"> 1086</a></span>&#160;    sc_signal&lt;bool&gt; req_busif_tagw, req_wp_tagw[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], req_busif_tagr, req_wp_tagr[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>],</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        req_rp_tagr[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="class_m_memu.html#af5aab94c713e62108b43dedd7465f5ab"> 1088</a></span>&#160;    sc_signal&lt;bool&gt; gnt_busif_tagw, gnt_wp_tagw[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], gnt_busif_tagr, gnt_wp_tagr[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>],</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        gnt_rp_tagr[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="class_m_memu.html#a7492ad915505f50ef4e4ccd2529cdb96"> 1090</a></span>&#160;    sc_signal&lt;bool&gt; gnt_busif_tagw_r, gnt_wp_tagw_r[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], gnt_busif_tagr_r, gnt_wp_tagr_r[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>],</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        gnt_rp_tagr_r[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="class_m_memu.html#a3376e626e59758ad22deacac9cee16b1"> 1093</a></span>&#160;    sc_signal&lt;bool&gt; req_busif_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], req_wp_bank[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>][<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>],</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    req_rp_bank[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>][<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="class_m_memu.html#a049802f169df2d9c385f85336faa1363"> 1095</a></span>&#160;    sc_signal&lt;bool&gt; gnt_busif_bank[<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>], gnt_wp_bank[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>][<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>],</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;        gnt_rp_bank[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>][<a class="code" href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a>];</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="class_m_memu.html#a27fe058cd63fb856c11248f26a9f9cc0"> 1098</a></span>&#160;    sc_signal&lt;bool&gt; req_rp_busif[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>], gnt_rp_busif[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>];</div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="class_m_memu.html#a48e8619a40cb9899eb9adbafe639ba9b"> 1099</a></span>&#160;    sc_signal&lt;bool&gt; req_wp_busif[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], gnt_wp_busif[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="comment">// Arbiter: other signals ...</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="class_m_memu.html#a5d41ebb803415e426e80f05a2f9fa117"> 1102</a></span>&#160;    sc_signal&lt;TWord&gt; wiadr_busif, wiadr_rp[<a class="code" href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a>], adr_wp[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>], way_wp[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="class_m_memu.html#a736b9fa35a40723d9d350e1df50d0694"> 1103</a></span>&#160;    sc_signal&lt;TWord&gt; <a class="code" href="class_m_memu.html#a736b9fa35a40723d9d350e1df50d0694">snoop_adr</a>;</div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="class_m_memu.html#ae61709e27b8af42edbdbee4c9b26a307"> 1104</a></span>&#160;    sc_signal&lt;bool&gt; snoop_stb[<a class="code" href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a>];</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="comment">// Methods...</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordtype">void</span> InitSubmodules ();</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordtype">void</span> FreeSubmodules ();</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordtype">void</span> InitInterconnectMethod ();</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;};</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group__config__memu_html_ga1bce370009d45a9657eb6cbf9f231499"><div class="ttname"><a href="group__config__memu.html#ga1bce370009d45a9657eb6cbf9f231499">CFG_MEMU_CACHE_WAYS</a></div><div class="ttdeci">#define CFG_MEMU_CACHE_WAYS</div><div class="ttdoc">Number of cache ways (derived). </div><div class="ttdef"><b>Definition:</b> paranut-config.h:189</div></div>
<div class="ttc" id="class_m_read_port_html_a090ae19c5a51786d9b8b3b3a395e54e6"><div class="ttname"><a href="class_m_read_port.html#a090ae19c5a51786d9b8b3b3a395e54e6">MReadPort::tag_rd</a></div><div class="ttdeci">sc_out&lt; bool &gt; tag_rd</div><div class="ttdef"><b>Definition:</b> memu.h:539</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a6758593225e64e32c77387fa631395f7"><div class="ttname"><a href="memu__tb_8cpp.html#a6758593225e64e32c77387fa631395f7">wp_bsel</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; 4 &gt; &gt; wp_bsel[CFG_MEMU_WPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:80</div></div>
<div class="ttc" id="group__config__memu_html_gadc0649ba696887eebd1323f9e62937c0"><div class="ttname"><a href="group__config__memu.html#gadc0649ba696887eebd1323f9e62937c0">CFG_MEMU_CACHE_SETS_LD</a></div><div class="ttdeci">#define CFG_MEMU_CACHE_SETS_LD</div><div class="ttdoc">Number of cache sets as log2. </div><div class="ttdef"><b>Definition:</b> paranut-config.h:177</div></div>
<div class="ttc" id="class_m_arbiter_html_a448ae836800ad0841b1bd1e87159f702"><div class="ttname"><a href="class_m_arbiter.html#a448ae836800ad0841b1bd1e87159f702">MArbiter::req_tagw_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_WPORTS+1 &gt; &gt; req_tagw_reg</div><div class="ttdef"><b>Definition:</b> memu.h:930</div></div>
<div class="ttc" id="class_m_write_port_html_a212575eb02e6eac8bae78ef362ca9273"><div class="ttname"><a href="class_m_write_port.html#a212575eb02e6eac8bae78ef362ca9273">MWritePort::tag_wr</a></div><div class="ttdeci">sc_out&lt; bool &gt; tag_wr</div><div class="ttdef"><b>Definition:</b> memu.h:657</div></div>
<div class="ttc" id="group__helpers_html_gab615523fb2eae270a3646dd18102c937"><div class="ttname"><a href="group__helpers.html#gab615523fb2eae270a3646dd18102c937">NUM_BITS</a></div><div class="ttdeci">#define NUM_BITS(A)</div><div class="ttdoc">Number of bits necessary to encode A. </div><div class="ttdef"><b>Definition:</b> base.h:154</div></div>
<div class="ttc" id="class_m_read_port_html_ac60bef41b6d958d7d538a6ada8751e51"><div class="ttname"><a href="class_m_read_port.html#ac60bef41b6d958d7d538a6ada8751e51">MReadPort::next_link_valid_reg</a></div><div class="ttdeci">sc_signal&lt; bool &gt; next_link_valid_reg</div><div class="ttdef"><b>Definition:</b> memu.h:598</div></div>
<div class="ttc" id="class_m_write_port_html_ad5f62e35601223e6638497486af2e531"><div class="ttname"><a href="class_m_write_port.html#ad5f62e35601223e6638497486af2e531">MWritePort::state_trace</a></div><div class="ttdeci">sc_signal&lt; int &gt; state_trace</div><div class="ttdef"><b>Definition:</b> memu.h:695</div></div>
<div class="ttc" id="class_m_tag_ram_html_a0da8984b23f00211e98a293a62972cb7"><div class="ttname"><a href="class_m_tag_ram.html#a0da8984b23f00211e98a293a62972cb7">MTagRam::write_tag</a></div><div class="ttdeci">sc_signal&lt; bool &gt; write_tag</div><div class="ttdef"><b>Definition:</b> memu.h:293</div></div>
<div class="ttc" id="struct_s_cache_tag_html_a4436e71d7051fc98fd80124d7d6117fa"><div class="ttname"><a href="struct_s_cache_tag.html#a4436e71d7051fc98fd80124d7d6117fa">SCacheTag::tadr</a></div><div class="ttdeci">TWord tadr</div><div class="ttdef"><b>Definition:</b> memu.h:206</div></div>
<div class="ttc" id="class_m_read_port_html_afb3b66154f3bf33b5780f8b85a5cb4a3"><div class="ttname"><a href="class_m_read_port.html#afb3b66154f3bf33b5780f8b85a5cb4a3">MReadPort::port_rd</a></div><div class="ttdeci">sc_in&lt; bool &gt; port_rd</div><div class="ttdef"><b>Definition:</b> memu.h:522</div></div>
<div class="ttc" id="group__helpers_html_gaa9f669f5ecc49f60be10fc85fdd2e3e9"><div class="ttname"><a href="group__helpers.html#gaa9f669f5ecc49f60be10fc85fdd2e3e9">PN_TRACE_R</a></div><div class="ttdeci">#define PN_TRACE_R(TF, OBJ, MEMBER, STR)</div><div class="ttdoc">Helper macro for recursively calling sc_trace in own types/structs. </div><div class="ttdef"><b>Definition:</b> base.h:248</div></div>
<div class="ttc" id="group__config__memu_html_ga0569e7ef255f3ecefbd7b7e1c83be6a8"><div class="ttname"><a href="group__config__memu.html#ga0569e7ef255f3ecefbd7b7e1c83be6a8">CFG_MEMU_RPORTS</a></div><div class="ttdeci">#define CFG_MEMU_RPORTS</div><div class="ttdoc">Number of read ports (RPORTS) in the MemU (derived). </div><div class="ttdef"><b>Definition:</b> paranut-config.h:222</div></div>
<div class="ttc" id="group__helpers_html_ga7d1a41081385f188b1cf8a78a28cdd4d"><div class="ttname"><a href="group__helpers.html#ga7d1a41081385f188b1cf8a78a28cdd4d">PN_TRACE</a></div><div class="ttdeci">#define PN_TRACE(TF, OBJ)</div><div class="ttdoc">Add sc_object OBJ to the trace file TF. </div><div class="ttdef"><b>Definition:</b> base.h:200</div></div>
<div class="ttc" id="class_m_memu_html_a81c2ca0ab9b08a47f707d96dad6dbd56"><div class="ttname"><a href="class_m_memu.html#a81c2ca0ab9b08a47f707d96dad6dbd56">MMemu::wb_dat_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH &gt; &gt; wb_dat_o</div><div class="ttdef"><b>Definition:</b> memu.h:988</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375fab2a19462a412c92778b45a7eea551f7f"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375fab2a19462a412c92778b45a7eea551f7f">s_rp_miss_read_tag</a></div><div class="ttdef"><b>Definition:</b> memu.h:504</div></div>
<div class="ttc" id="class_m_bus_if_html_a6a249075aa229645538debc6b95949e1"><div class="ttname"><a href="class_m_bus_if.html#a6a249075aa229645538debc6b95949e1">MBusIf::wb_stb_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; wb_stb_o</div><div class="ttdef"><b>Definition:</b> memu.h:417</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_a04bd70746721f0cbde25e163ff2a2c85"><div class="ttname"><a href="struct_s_bus_if_regs.html#a04bd70746721f0cbde25e163ff2a2c85">SBusIfRegs::tag</a></div><div class="ttdeci">SCacheTag tag</div><div class="ttdef"><b>Definition:</b> memu.h:397</div></div>
<div class="ttc" id="memu_8cpp_html_af3958781a9e476897cc9d79febb1691f"><div class="ttname"><a href="memu_8cpp.html#af3958781a9e476897cc9d79febb1691f">SINGLE_CPU</a></div><div class="ttdeci">#define SINGLE_CPU</div><div class="ttdef"><b>Definition:</b> memu.cpp:1800</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a7acfd58a89c8158f892e0def8f5620aa"><div class="ttname"><a href="memu__tb_8cpp.html#a7acfd58a89c8158f892e0def8f5620aa">wp_scond_ok</a></div><div class="ttdeci">sc_signal&lt; bool &gt; wp_scond_ok[CFG_MEMU_WPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:83</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375fa8658849d207ed484853004b8eb0748c1"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa8658849d207ed484853004b8eb0748c1">s_rp_miss_replace</a></div><div class="ttdef"><b>Definition:</b> memu.h:505</div></div>
<div class="ttc" id="class_m_memu_html_ac1b1b658d3e5c84dd4ec218b57d8539c"><div class="ttname"><a href="class_m_memu.html#ac1b1b658d3e5c84dd4ec218b57d8539c">MMemu::busIf</a></div><div class="ttdeci">MBusIf * busIf</div><div class="ttdef"><b>Definition:</b> memu.h:1034</div></div>
<div class="ttc" id="class_m_arbiter_html_a88f3d81d6d5523d6aa152638bab0379b"><div class="ttname"><a href="class_m_arbiter.html#a88f3d81d6d5523d6aa152638bab0379b">MArbiter::linelock_sel_out</a></div><div class="ttdeci">sc_signal&lt; SSelectorIO&lt; 1, CFG_MEMU_WPORTS &gt; &gt; linelock_sel_out</div><div class="ttdef"><b>Definition:</b> memu.h:958</div></div>
<div class="ttc" id="class_m_memu_html_afc3c84dedbebb79e27746b761e035699"><div class="ttname"><a href="class_m_memu.html#afc3c84dedbebb79e27746b761e035699">MMemu::busif_nolinelock</a></div><div class="ttdeci">sc_signal&lt; bool &gt; busif_nolinelock</div><div class="ttdef"><b>Definition:</b> memu.h:1055</div></div>
<div class="ttc" id="group__helpers_html_ga18ac138ca5036254cfd4d9eba618b9b7"><div class="ttname"><a href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a></div><div class="ttdeci">unsigned TWord</div><div class="ttdoc">Word type (32 Bit). </div><div class="ttdef"><b>Definition:</b> base.h:145</div></div>
<div class="ttc" id="group__config__general_html_gadbe19df8760d2562b2cc219bdcab4dbd"><div class="ttname"><a href="group__config__general.html#gadbe19df8760d2562b2cc219bdcab4dbd">CFG_NUT_CPU_CORES_LD</a></div><div class="ttdeci">#define CFG_NUT_CPU_CORES_LD</div><div class="ttdoc">Number of cores overall as log2. </div><div class="ttdef"><b>Definition:</b> paranut-config.h:83</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_a1eb1b74ed9472bc0504ad1029bbf3133"><div class="ttname"><a href="struct_s_bus_if_regs.html#a1eb1b74ed9472bc0504ad1029bbf3133">SBusIfRegs::state</a></div><div class="ttdeci">EBusIfState state</div><div class="ttdef"><b>Definition:</b> memu.h:385</div></div>
<div class="ttc" id="struct_s_selector_i_o_html_aa8f07bfc2c9b4ca10b8b8b5917f6c342"><div class="ttname"><a href="struct_s_selector_i_o.html#aa8f07bfc2c9b4ca10b8b8b5917f6c342">SSelectorIO::sc_trace</a></div><div class="ttdeci">friend void sc_trace(sc_trace_file *tf, const SSelectorIO &amp;t, const std::string &amp;name)</div><div class="ttdef"><b>Definition:</b> memu.h:87</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a05f2d12972d644f216377b5c678e7187"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a05f2d12972d644f216377b5c678e7187">s_wp_replace_wait_busif</a></div><div class="ttdef"><b>Definition:</b> memu.h:617</div></div>
<div class="ttc" id="class_m_write_port_html_a24dd7c06193a5f7f62db12e4be7778c4"><div class="ttname"><a href="class_m_write_port.html#a24dd7c06193a5f7f62db12e4be7778c4">MWritePort::port_wr</a></div><div class="ttdeci">sc_in&lt; bool &gt; port_wr</div><div class="ttdef"><b>Definition:</b> memu.h:636</div></div>
<div class="ttc" id="memu_8h_html_ad8a459bac1942a0e207e5a195ec668cd"><div class="ttname"><a href="memu_8h.html#ad8a459bac1942a0e207e5a195ec668cd">TR_PORTS</a></div><div class="ttdeci">#define TR_PORTS</div><div class="ttdef"><b>Definition:</b> memu.h:231</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a432b420929a57015f8946ace3bde572d"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a432b420929a57015f8946ace3bde572d">s_wp_request_linelock_only</a></div><div class="ttdef"><b>Definition:</b> memu.h:607</div></div>
<div class="ttc" id="struct_m_selector_pass_html_a767592b9cdf7c552f297b226c8aa409d"><div class="ttname"><a href="struct_m_selector_pass.html#a767592b9cdf7c552f297b226c8aa409d">MSelectorPass::out</a></div><div class="ttdeci">sc_out&lt; SSelectorIO&lt; DWIDTH, SEL_MAX &gt; &gt; out</div><div class="ttdef"><b>Definition:</b> memu.h:99</div></div>
<div class="ttc" id="struct_s_selector_i_o_html_a3628dd6f04c4c0bacf7a99651f24f08e"><div class="ttname"><a href="struct_s_selector_i_o.html#a3628dd6f04c4c0bacf7a99651f24f08e">SSelectorIO::operator==</a></div><div class="ttdeci">bool operator==(const SSelectorIO &amp;t)</div><div class="ttdef"><b>Definition:</b> memu.h:78</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a0c625360f6285620734ab0150036f5e9"><div class="ttname"><a href="memu__tb_8cpp.html#a0c625360f6285620734ab0150036f5e9">wp_ack</a></div><div class="ttdeci">sc_signal&lt; bool &gt; wp_ack[CFG_MEMU_WPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:81</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a76513b1ee409e8db91c981f26bb344b9"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a76513b1ee409e8db91c981f26bb344b9">BifIdle</a></div><div class="ttdef"><b>Definition:</b> memu.h:339</div></div>
<div class="ttc" id="class_m_read_port_html_a93bab7b99fe6e99be566873af237b3f3"><div class="ttname"><a href="class_m_read_port.html#a93bab7b99fe6e99be566873af237b3f3">MReadPort::next_link_adr_reg</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; next_link_adr_reg</div><div class="ttdef"><b>Definition:</b> memu.h:597</div></div>
<div class="ttc" id="struct_s_selector_i_o_html_a101d88b12da330ad0fbefb40a2f4668e"><div class="ttname"><a href="struct_s_selector_i_o.html#a101d88b12da330ad0fbefb40a2f4668e">SSelectorIO::sel_valid</a></div><div class="ttdeci">bool sel_valid</div><div class="ttdef"><b>Definition:</b> memu.h:72</div></div>
<div class="ttc" id="class_m_memu_html_a06f13c491822e1458f303597f2e0bb49"><div class="ttname"><a href="class_m_memu.html#a06f13c491822e1458f303597f2e0bb49">MMemu::wb_ack_i</a></div><div class="ttdeci">sc_in&lt; bool &gt; wb_ack_i</div><div class="ttdef"><b>Definition:</b> memu.h:990</div></div>
<div class="ttc" id="class_m_write_port_html_a20c64813d446974a5c3cc5f95870528c"><div class="ttname"><a href="class_m_write_port.html#a20c64813d446974a5c3cc5f95870528c">MWritePort::port_scond_ok</a></div><div class="ttdeci">sc_in&lt; bool &gt; port_scond_ok</div><div class="ttdef"><b>Definition:</b> memu.h:646</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699abe82d6fa23df06f783a3ee31f85ab30b"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699abe82d6fa23df06f783a3ee31f85ab30b">BifCacheReplaceInvalidateTag</a></div><div class="ttdef"><b>Definition:</b> memu.h:348</div></div>
<div class="ttc" id="class_m_write_port_html_ad3b54d3b6b7dda08272b4cd5460c77b5"><div class="ttname"><a href="class_m_write_port.html#ad3b54d3b6b7dda08272b4cd5460c77b5">MWritePort::tag_reg</a></div><div class="ttdeci">sc_signal&lt; SCacheTag &gt; tag_reg</div><div class="ttdef"><b>Definition:</b> memu.h:697</div></div>
<div class="ttc" id="class_m_bus_if_html_a1c70797ef8eee3e0134bcfa70e629dee"><div class="ttname"><a href="class_m_bus_if.html#a1c70797ef8eee3e0134bcfa70e629dee">MBusIf::gnt_tagw</a></div><div class="ttdeci">sc_in&lt; bool &gt; gnt_tagw</div><div class="ttdef"><b>Definition:</b> memu.h:453</div></div>
<div class="ttc" id="memu_8h_html_a952098c9f44767be21d151240760aeee"><div class="ttname"><a href="memu_8h.html#a952098c9f44767be21d151240760aeee">BUSIF_DATA_REG_NUM</a></div><div class="ttdeci">#define BUSIF_DATA_REG_NUM</div><div class="ttdef"><b>Definition:</b> memu.h:381</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a1a954f4948ab577a2b00925daa556548"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a1a954f4948ab577a2b00925daa556548">s_wp_write_bank</a></div><div class="ttdef"><b>Definition:</b> memu.h:611</div></div>
<div class="ttc" id="struct_s_cache_tag_html_a95bf7e0a6362a1e996ff480a6308ee73"><div class="ttname"><a href="struct_s_cache_tag.html#a95bf7e0a6362a1e996ff480a6308ee73">SCacheTag::valid</a></div><div class="ttdeci">bool valid</div><div class="ttdef"><b>Definition:</b> memu.h:204</div></div>
<div class="ttc" id="class_m_bus_if_html_af649aadf1080fa2d8f5fad5b5775450b"><div class="ttname"><a href="class_m_bus_if.html#af649aadf1080fa2d8f5fad5b5775450b">MBusIf::wb_dat_i</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH &gt; &gt; wb_dat_i</div><div class="ttdef"><b>Definition:</b> memu.h:428</div></div>
<div class="ttc" id="struct_m_selector_html_a2a14d6e37050e98f781d782c57814385"><div class="ttname"><a href="struct_m_selector.html#a2a14d6e37050e98f781d782c57814385">MSelector::reset</a></div><div class="ttdeci">sc_in&lt; bool &gt; reset</div><div class="ttdef"><b>Definition:</b> memu.h:124</div></div>
<div class="ttc" id="class_m_read_port_html_a15b67c14c04bdaeac748670c3914a4b0"><div class="ttname"><a href="class_m_read_port.html#a15b67c14c04bdaeac748670c3914a4b0">MReadPort::state_reg</a></div><div class="ttdeci">sc_signal&lt; EReadportState &gt; state_reg</div><div class="ttdef"><b>Definition:</b> memu.h:585</div></div>
<div class="ttc" id="class_m_write_port_html_afe6629079e1f385f441aaa0ce600e347"><div class="ttname"><a href="class_m_write_port.html#afe6629079e1f385f441aaa0ce600e347">MWritePort::MWritePort</a></div><div class="ttdeci">MWritePort(sc_module_name name)</div><div class="ttdef"><b>Definition:</b> memu.h:670</div></div>
<div class="ttc" id="class_m_tag_ram_html_a653c5f65831e10577ac972def300789d"><div class="ttname"><a href="class_m_tag_ram.html#a653c5f65831e10577ac972def300789d">MTagRam::wtag_iadr</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; wtag_iadr</div><div class="ttdef"><b>Definition:</b> memu.h:295</div></div>
<div class="ttc" id="class_m_bus_if_html_a23146666933edc60ae99b8e157f2d579"><div class="ttname"><a href="class_m_bus_if.html#a23146666933edc60ae99b8e157f2d579">MBusIf::req_tagw</a></div><div class="ttdeci">sc_out&lt; bool &gt; req_tagw</div><div class="ttdef"><b>Definition:</b> memu.h:452</div></div>
<div class="ttc" id="class_m_tag_ram_html_a133b0ace0484a8f7331ff22c0e45b590"><div class="ttname"><a href="class_m_tag_ram.html#a133b0ace0484a8f7331ff22c0e45b590">MTagRam::wtag_way</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; wtag_way</div><div class="ttdef"><b>Definition:</b> memu.h:294</div></div>
<div class="ttc" id="class_m_bus_if_html_a267cd83ddc022ec976ad05c408f857cf"><div class="ttname"><a href="class_m_bus_if.html#a267cd83ddc022ec976ad05c408f857cf">MBusIf::wb_cyc_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; wb_cyc_o</div><div class="ttdef"><b>Definition:</b> memu.h:416</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6aaa817651e47ecb4bf9a8e190f53904e5"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6aaa817651e47ecb4bf9a8e190f53904e5">s_wp_request_busif_only</a></div><div class="ttdef"><b>Definition:</b> memu.h:613</div></div>
<div class="ttc" id="struct_m_selector_html_af77d60b18717ad5ab0457dd000c54f66"><div class="ttname"><a href="struct_m_selector.html#af77d60b18717ad5ab0457dd000c54f66">MSelector::CombMethod</a></div><div class="ttdeci">void CombMethod()</div><div class="ttdef"><b>Definition:</b> memu.h:137</div></div>
<div class="ttc" id="class_m_arbiter_html_a9b3db5ce8d699082266f21ca6a1cf855"><div class="ttname"><a href="class_m_arbiter.html#a9b3db5ce8d699082266f21ca6a1cf855">MArbiter::next_linelock_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_WPORTS+1 &gt; &gt; next_linelock_reg</div><div class="ttdef"><b>Definition:</b> memu.h:936</div></div>
<div class="ttc" id="class_m_bus_if_html_abfad12027af5bf741c6eab1b7613c252"><div class="ttname"><a href="class_m_bus_if.html#abfad12027af5bf741c6eab1b7613c252">MBusIf::wb_cti_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 3 &gt; &gt; wb_cti_o</div><div class="ttdef"><b>Definition:</b> memu.h:419</div></div>
<div class="ttc" id="class_m_bus_if_html_a707a1b00c50617ed4172bbadc1fc24de"><div class="ttname"><a href="class_m_bus_if.html#a707a1b00c50617ed4172bbadc1fc24de">MBusIf::tag_out</a></div><div class="ttdeci">sc_out&lt; SCacheTag &gt; tag_out</div><div class="ttdef"><b>Definition:</b> memu.h:449</div></div>
<div class="ttc" id="memu_8h_html_a7dc61658955499f44e7862f81479f6a0"><div class="ttname"><a href="memu_8h.html#a7dc61658955499f44e7862f81479f6a0">EBusIfOperation</a></div><div class="ttdeci">sc_uint&lt; 4 &gt; EBusIfOperation</div><div class="ttdef"><b>Definition:</b> memu.h:368</div></div>
<div class="ttc" id="group__config__memu_html_ga655df60aa552e4586309c3276fc55109"><div class="ttname"><a href="group__config__memu.html#ga655df60aa552e4586309c3276fc55109">CFG_MEMU_CACHE_BANKS</a></div><div class="ttdeci">#define CFG_MEMU_CACHE_BANKS</div><div class="ttdoc">Number of cache banks (derived). </div><div class="ttdef"><b>Definition:</b> paranut-config.h:172</div></div>
<div class="ttc" id="class_m_memu_html_a0b4114f064caa8e179cbdbfdf07a5c69"><div class="ttname"><a href="class_m_memu.html#a0b4114f064caa8e179cbdbfdf07a5c69">MMemu::arbiter</a></div><div class="ttdeci">MArbiter * arbiter</div><div class="ttdef"><b>Definition:</b> memu.h:1035</div></div>
<div class="ttc" id="class_m_arbiter_html_add0c17bc1fc585cbd5c0465c327e77b5"><div class="ttname"><a href="class_m_arbiter.html#add0c17bc1fc585cbd5c0465c327e77b5">MArbiter::cpu_prio</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; MAX(1, CFG_NUT_CPU_CORES_LD)&gt; &gt; cpu_prio</div><div class="ttdef"><b>Definition:</b> memu.h:943</div></div>
<div class="ttc" id="class_m_bus_if_html_a0aac1be933fa99ee45c890af4e0d8e92"><div class="ttname"><a href="class_m_bus_if.html#a0aac1be933fa99ee45c890af4e0d8e92">MBusIf::busif_bsel</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; 4 &gt; &gt; busif_bsel</div><div class="ttdef"><b>Definition:</b> memu.h:433</div></div>
<div class="ttc" id="class_m_memu_html_a736b9fa35a40723d9d350e1df50d0694"><div class="ttname"><a href="class_m_memu.html#a736b9fa35a40723d9d350e1df50d0694">MMemu::snoop_adr</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; snoop_adr</div><div class="ttdef"><b>Definition:</b> memu.h:1103</div></div>
<div class="ttc" id="class_m_memu_html_a48f8f39e066cc244f6a3bed54866ae5c"><div class="ttname"><a href="class_m_memu.html#a48f8f39e066cc244f6a3bed54866ae5c">MMemu::wb_sel_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH/8 &gt; &gt; wb_sel_o</div><div class="ttdef"><b>Definition:</b> memu.h:986</div></div>
<div class="ttc" id="class_m_write_port_html_a6c9d86b67935b10223874e45d26e3c72"><div class="ttname"><a href="class_m_write_port.html#a6c9d86b67935b10223874e45d26e3c72">MWritePort::port_lres_scond</a></div><div class="ttdeci">sc_in&lt; bool &gt; port_lres_scond</div><div class="ttdef"><b>Definition:</b> memu.h:645</div></div>
<div class="ttc" id="class_m_memu_html_a424f5c7a1022ec0c7a7ee413525677d4"><div class="ttname"><a href="class_m_memu.html#a424f5c7a1022ec0c7a7ee413525677d4">MMemu::busif_bsel</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; 4 &gt; &gt; busif_bsel</div><div class="ttdef"><b>Definition:</b> memu.h:1062</div></div>
<div class="ttc" id="class_m_arbiter_html_a6aed620602be6be2985b0a98acb95e59"><div class="ttname"><a href="class_m_arbiter.html#a6aed620602be6be2985b0a98acb95e59">MArbiter::LineLockSelector_t</a></div><div class="ttdeci">MSelector&lt; 1, CFG_MEMU_WPORTS &gt; LineLockSelector_t</div><div class="ttdef"><b>Definition:</b> memu.h:955</div></div>
<div class="ttc" id="class_m_memu_html_ad002292991a3cc493e1716c1755ebecd"><div class="ttname"><a href="class_m_memu.html#ad002292991a3cc493e1716c1755ebecd">MMemu::wb_we_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; wb_we_o</div><div class="ttdef"><b>Definition:</b> memu.h:983</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6ac4b56918a0ba2e2551be50bd444238b3"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6ac4b56918a0ba2e2551be50bd444238b3">s_wp_direct</a></div><div class="ttdef"><b>Definition:</b> memu.h:606</div></div>
<div class="ttc" id="class_m_arbiter_html_a7c3beaf9670a984442fd71849d19d9e5"><div class="ttname"><a href="class_m_arbiter.html#a7c3beaf9670a984442fd71849d19d9e5">MArbiter::tagw_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_WPORTS+1 &gt; &gt; tagw_reg</div><div class="ttdef"><b>Definition:</b> memu.h:931</div></div>
<div class="ttc" id="class_m_bus_if_html_a0505414c813b0eb1674212a8d0cbc3df"><div class="ttname"><a href="class_m_bus_if.html#a0505414c813b0eb1674212a8d0cbc3df">MBusIf::state_trace</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; state_trace</div><div class="ttdef"><b>Definition:</b> memu.h:488</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a39eaaebfd6d98a77908ddc23dcc39015"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a39eaaebfd6d98a77908ddc23dcc39015">BifCacheRequestRTWait</a></div><div class="ttdef"><b>Definition:</b> memu.h:344</div></div>
<div class="ttc" id="struct_s_tag_entry_html"><div class="ttname"><a href="struct_s_tag_entry.html">STagEntry</a></div><div class="ttdef"><b>Definition:</b> memu.h:242</div></div>
<div class="ttc" id="struct_m_selector_html_a161e19d2eb056003bd3fa41ba8a0d90a"><div class="ttname"><a href="struct_m_selector.html#a161e19d2eb056003bd3fa41ba8a0d90a">MSelector::prio</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; MAX(1, CFG_NUT_CPU_CORES_LD)&gt; &gt; prio</div><div class="ttdef"><b>Definition:</b> memu.h:127</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a902548b9b1d9371452da804f86e084c0"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a902548b9b1d9371452da804f86e084c0">s_wp_write_tag1</a></div><div class="ttdef"><b>Definition:</b> memu.h:610</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6af740108cb702100c91b001b8f695f5c7"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6af740108cb702100c91b001b8f695f5c7">s_wp_init</a></div><div class="ttdef"><b>Definition:</b> memu.h:605</div></div>
<div class="ttc" id="class_m_write_port_html_a2c350494366aa40bd623bd61eb2d34bd"><div class="ttname"><a href="class_m_write_port.html#a2c350494366aa40bd623bd61eb2d34bd">MWritePort::next_state</a></div><div class="ttdeci">sc_signal&lt; EWritePortState &gt; next_state</div><div class="ttdef"><b>Definition:</b> memu.h:701</div></div>
<div class="ttc" id="class_m_arbiter_html_aae0e7a996eef4515640f9a172786fb10"><div class="ttname"><a href="class_m_arbiter.html#aae0e7a996eef4515640f9a172786fb10">MArbiter::tagram_ready</a></div><div class="ttdeci">sc_in&lt; bool &gt; tagram_ready</div><div class="ttdef"><b>Definition:</b> memu.h:747</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699ac1ee8f32ba4e50e6d3f3e1329b5286b3"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ac1ee8f32ba4e50e6d3f3e1329b5286b3">BifCacheReplaceReadIdata</a></div><div class="ttdef"><b>Definition:</b> memu.h:346</div></div>
<div class="ttc" id="class_m_read_port_html_a76fa2a8e52ade6d7ebabdb9aa587cd8d"><div class="ttname"><a href="class_m_read_port.html#a76fa2a8e52ade6d7ebabdb9aa587cd8d">MReadPort::snoop_stb</a></div><div class="ttdeci">sc_in&lt; bool &gt; snoop_stb</div><div class="ttdef"><b>Definition:</b> memu.h:551</div></div>
<div class="ttc" id="struct_s_selector_i_o_html"><div class="ttname"><a href="struct_s_selector_i_o.html">SSelectorIO</a></div><div class="ttdef"><b>Definition:</b> memu.h:69</div></div>
<div class="ttc" id="class_m_write_port_html_adcc213d6ab77d177ed88e11f76925df8"><div class="ttname"><a href="class_m_write_port.html#adcc213d6ab77d177ed88e11f76925df8">MWritePort::port_ack</a></div><div class="ttdeci">sc_out&lt; bool &gt; port_ack</div><div class="ttdef"><b>Definition:</b> memu.h:638</div></div>
<div class="ttc" id="class_m_arbiter_html_ab9a81b9ce5a88cbd983699be2ee15cf5"><div class="ttname"><a href="class_m_arbiter.html#ab9a81b9ce5a88cbd983699be2ee15cf5">MArbiter::BusIfSelectorPass_t</a></div><div class="ttdeci">MSelectorPass&lt; 1,(CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1)&gt; BusIfSelectorPass_t</div><div class="ttdef"><b>Definition:</b> memu.h:946</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a377eb3f2b564afa8a73b907804e43ac5"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a377eb3f2b564afa8a73b907804e43ac5">BifDirectWrite</a></div><div class="ttdef"><b>Definition:</b> memu.h:342</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699ace7a3777fc736ae1b3be9a1f72ba316d"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ace7a3777fc736ae1b3be9a1f72ba316d">BifCacheAck</a></div><div class="ttdef"><b>Definition:</b> memu.h:352</div></div>
<div class="ttc" id="class_m_bus_if_html_a5e6a07ecf64d4136bb51bae84735bbc2"><div class="ttname"><a href="class_m_bus_if.html#a5e6a07ecf64d4136bb51bae84735bbc2">MBusIf::busif_busy</a></div><div class="ttdeci">sc_out&lt; bool &gt; busif_busy</div><div class="ttdef"><b>Definition:</b> memu.h:434</div></div>
<div class="ttc" id="class_m_tag_ram_html_ae479a6097355c77a9b2093ae3f5e3486"><div class="ttname"><a href="class_m_tag_ram.html#ae479a6097355c77a9b2093ae3f5e3486">MTagRam::MTagRam</a></div><div class="ttdeci">MTagRam(sc_module_name name)</div><div class="ttdef"><b>Definition:</b> memu.h:276</div></div>
<div class="ttc" id="class_m_bus_if_html_ad4642ae66fb7233b324d128cb463fe15"><div class="ttname"><a href="class_m_bus_if.html#ad4642ae66fb7233b324d128cb463fe15">MBusIf::reset</a></div><div class="ttdeci">sc_in&lt; bool &gt; reset</div><div class="ttdef"><b>Definition:</b> memu.h:413</div></div>
<div class="ttc" id="class_m_tag_ram_html"><div class="ttname"><a href="class_m_tag_ram.html">MTagRam</a></div><div class="ttdef"><b>Definition:</b> memu.h:258</div></div>
<div class="ttc" id="class_m_write_port_html_a8826896cf3c433c916a28a9d143f3fd8"><div class="ttname"><a href="class_m_write_port.html#a8826896cf3c433c916a28a9d143f3fd8">MWritePort::port_cache_op</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; 3 &gt; &gt; port_cache_op</div><div class="ttdef"><b>Definition:</b> memu.h:640</div></div>
<div class="ttc" id="class_m_write_port_html_aaee779cbc99e4b2f67304b65526cf688"><div class="ttname"><a href="class_m_write_port.html#aaee779cbc99e4b2f67304b65526cf688">MWritePort::port_bsel</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; 4 &gt; &gt; port_bsel</div><div class="ttdef"><b>Definition:</b> memu.h:637</div></div>
<div class="ttc" id="class_m_read_port_html_acdd9d289de3adccae537dc004275743a"><div class="ttname"><a href="class_m_read_port.html#acdd9d289de3adccae537dc004275743a">MReadPort::reset</a></div><div class="ttdeci">sc_in&lt; bool &gt; reset</div><div class="ttdef"><b>Definition:</b> memu.h:512</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6af5297a0314414de74f343656f4ac7345"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6af5297a0314414de74f343656f4ac7345">s_wp_special_wait_complete</a></div><div class="ttdef"><b>Definition:</b> memu.h:620</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375fa4f9bd4c4d20f78dd9d9bce10a4af1a10"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa4f9bd4c4d20f78dd9d9bce10a4af1a10">s_rp_miss_wait_busif</a></div><div class="ttdef"><b>Definition:</b> memu.h:502</div></div>
<div class="ttc" id="class_m_read_port_html_a2bcf10efd530a4ca6fb7fff263aedb6d"><div class="ttname"><a href="class_m_read_port.html#a2bcf10efd530a4ca6fb7fff263aedb6d">MReadPort::snoop_adr</a></div><div class="ttdeci">sc_in&lt; TWord &gt; snoop_adr</div><div class="ttdef"><b>Definition:</b> memu.h:550</div></div>
<div class="ttc" id="group__config__general_html_ga64430e90b1dd4a294570f747162ff2a2"><div class="ttname"><a href="group__config__general.html#ga64430e90b1dd4a294570f747162ff2a2">CFG_NUT_CPU_CORES</a></div><div class="ttdeci">#define CFG_NUT_CPU_CORES</div><div class="ttdoc">Number of cores overall (derived). </div><div class="ttdef"><b>Definition:</b> paranut-config.h:85</div></div>
<div class="ttc" id="struct_s_selector_i_o_html_afe7d6aeab58cb7dd9dd819790d8997b4"><div class="ttname"><a href="struct_s_selector_i_o.html#afe7d6aeab58cb7dd9dd819790d8997b4">SSelectorIO::sel</a></div><div class="ttdeci">sc_uint&lt; NUM_BITS(SEL_MAX)&gt; sel</div><div class="ttdef"><b>Definition:</b> memu.h:71</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a119d37f086f9d8a3c30785433dd4c05d"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a119d37f086f9d8a3c30785433dd4c05d">s_wp_special_request_busif_only</a></div><div class="ttdef"><b>Definition:</b> memu.h:618</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a686267e2579feeeb0be44ac3745ad8b1"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a686267e2579feeeb0be44ac3745ad8b1">s_wp_miss</a></div><div class="ttdef"><b>Definition:</b> memu.h:612</div></div>
<div class="ttc" id="class_m_read_port_html_aebd919007907ff765ddc261c1dbaeeb8"><div class="ttname"><a href="class_m_read_port.html#aebd919007907ff765ddc261c1dbaeeb8">MReadPort::MReadPort</a></div><div class="ttdeci">MReadPort(sc_module_name name)</div><div class="ttdef"><b>Definition:</b> memu.h:555</div></div>
<div class="ttc" id="class_m_arbiter_html_a360bea6da6c0e0eeb3b8b3e37314d45c"><div class="ttname"><a href="class_m_arbiter.html#a360bea6da6c0e0eeb3b8b3e37314d45c">MArbiter::busif_sel_out</a></div><div class="ttdeci">sc_signal&lt; SSelectorIO&lt; 1,(CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1)&gt; &gt; busif_sel_out</div><div class="ttdef"><b>Definition:</b> memu.h:950</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_a8808606320406466ca269bc7913e50ad"><div class="ttname"><a href="struct_s_bus_if_regs.html#a8808606320406466ca269bc7913e50ad">SBusIfRegs::cnt</a></div><div class="ttdeci">sc_uint&lt; BUSIF_DATA_REG_NUM_LD &gt; cnt</div><div class="ttdef"><b>Definition:</b> memu.h:394</div></div>
<div class="ttc" id="struct_m_selector_pass_html_aa9a9a2abd8a4f42b2dcf3c5d80454646"><div class="ttname"><a href="struct_m_selector_pass.html#aa9a9a2abd8a4f42b2dcf3c5d80454646">MSelectorPass::CombMethod</a></div><div class="ttdeci">void CombMethod()</div><div class="ttdef"><b>Definition:</b> memu.h:101</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6aa2a31a014bec6a03b8705c926a434d53"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6aa2a31a014bec6a03b8705c926a434d53">s_wp_read_tag</a></div><div class="ttdef"><b>Definition:</b> memu.h:608</div></div>
<div class="ttc" id="class_m_read_port_html_af7922769b1936e8300f0859099210663"><div class="ttname"><a href="class_m_read_port.html#af7922769b1936e8300f0859099210663">MReadPort::port_ack</a></div><div class="ttdeci">sc_out&lt; bool &gt; port_ack</div><div class="ttdef"><b>Definition:</b> memu.h:523</div></div>
<div class="ttc" id="struct_m_selector_pass_html_a9e58682bbc92c3f195a51bd5fdb4cbde"><div class="ttname"><a href="struct_m_selector_pass.html#a9e58682bbc92c3f195a51bd5fdb4cbde">MSelectorPass::f_in</a></div><div class="ttdeci">sc_in&lt; SSelectorIO&lt; DWIDTH, SEL_MAX &gt; &gt; f_in</div><div class="ttdef"><b>Definition:</b> memu.h:98</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a6ff7ef503f5a420a975eee3ef0206c6b"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a6ff7ef503f5a420a975eee3ef0206c6b">s_wp_special</a></div><div class="ttdef"><b>Definition:</b> memu.h:619</div></div>
<div class="ttc" id="class_m_read_port_html_a8eeabc66d90c193698ed9b1d0a1e4949"><div class="ttname"><a href="class_m_read_port.html#a8eeabc66d90c193698ed9b1d0a1e4949">MReadPort::link_valid_reg</a></div><div class="ttdeci">sc_signal&lt; bool &gt; link_valid_reg</div><div class="ttdef"><b>Definition:</b> memu.h:591</div></div>
<div class="ttc" id="class_m_memu_html"><div class="ttname"><a href="class_m_memu.html">MMemu</a></div><div class="ttdef"><b>Definition:</b> memu.h:975</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6acf82e2dbb951f404aae82ce968b3fb65"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6acf82e2dbb951f404aae82ce968b3fb65">s_wp_replace</a></div><div class="ttdef"><b>Definition:</b> memu.h:616</div></div>
<div class="ttc" id="memu__tb_8cpp_html_ae08320556e97eb8f179beee172997868"><div class="ttname"><a href="memu__tb_8cpp.html#ae08320556e97eb8f179beee172997868">wp_wr</a></div><div class="ttdeci">sc_signal&lt; bool &gt; wp_wr[CFG_MEMU_WPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:79</div></div>
<div class="ttc" id="class_m_bank_ram_html_aae550f611279153eaef523975e6d4b25"><div class="ttname"><a href="class_m_bank_ram.html#aae550f611279153eaef523975e6d4b25">MBankRam::MBankRam</a></div><div class="ttdeci">MBankRam(sc_module_name name)</div><div class="ttdef"><b>Definition:</b> memu.h:322</div></div>
<div class="ttc" id="class_m_read_port_html_af090fdba0c01e710e264854f009c4eec"><div class="ttname"><a href="class_m_read_port.html#af090fdba0c01e710e264854f009c4eec">MReadPort::state_trace</a></div><div class="ttdeci">sc_signal&lt; int &gt; state_trace</div><div class="ttdef"><b>Definition:</b> memu.h:586</div></div>
<div class="ttc" id="dm__tb_8cpp_html_adc1cbe6ca43916783e17d5b0afaab3e9"><div class="ttname"><a href="dm__tb_8cpp.html#adc1cbe6ca43916783e17d5b0afaab3e9">clk</a></div><div class="ttdeci">sc_signal&lt; bool &gt; clk</div><div class="ttdef"><b>Definition:</b> dm_tb.cpp:54</div></div>
<div class="ttc" id="class_m_read_port_html_a467ffe9715bf8fbd32b65edd04d5d0ed"><div class="ttname"><a href="class_m_read_port.html#a467ffe9715bf8fbd32b65edd04d5d0ed">MReadPort::gnt_tagr</a></div><div class="ttdeci">sc_in&lt; bool &gt; gnt_tagr</div><div class="ttdef"><b>Definition:</b> memu.h:547</div></div>
<div class="ttc" id="class_m_memu_html_a3ccd074c62fdf0d81db6c2dd18d897b6"><div class="ttname"><a href="class_m_memu.html#a3ccd074c62fdf0d81db6c2dd18d897b6">MMemu::wb_dat_i</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH &gt; &gt; wb_dat_i</div><div class="ttdef"><b>Definition:</b> memu.h:993</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a135e4afd0347c64784a2b8d55307534b"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a135e4afd0347c64784a2b8d55307534b">s_wp_recheck_read_tag</a></div><div class="ttdef"><b>Definition:</b> memu.h:615</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375fa1654cec1141afdc65563018270ba9295"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa1654cec1141afdc65563018270ba9295">s_rp_read_tag</a></div><div class="ttdef"><b>Definition:</b> memu.h:500</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_a4248af1924bdc52d5b96651662491141"><div class="ttname"><a href="struct_s_bus_if_regs.html#a4248af1924bdc52d5b96651662491141">SBusIfRegs::adr_ofs</a></div><div class="ttdeci">sc_uint&lt; CFG_MEMU_CACHE_BANKS_LD &gt; adr_ofs</div><div class="ttdef"><b>Definition:</b> memu.h:390</div></div>
<div class="ttc" id="class_m_read_port_html_a734b7f19df957b5ddf773ee7798389eb"><div class="ttname"><a href="class_m_read_port.html#a734b7f19df957b5ddf773ee7798389eb">MReadPort::req_tagr</a></div><div class="ttdeci">sc_out&lt; bool &gt; req_tagr</div><div class="ttdef"><b>Definition:</b> memu.h:546</div></div>
<div class="ttc" id="exu__csr_8h_html_ab94875ed1bd90c36e6327ef71fef0277a91a39aad2fb85d08f1d8ebd7afff53d2"><div class="ttname"><a href="exu__csr_8h.html#ab94875ed1bd90c36e6327ef71fef0277a91a39aad2fb85d08f1d8ebd7afff53d2">dirty</a></div><div class="ttdef"><b>Definition:</b> exu_csr.h:27</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6ab688f40d6452c593de71f50b77236b82"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6ab688f40d6452c593de71f50b77236b82">s_wp_write_tag1_and_bank</a></div><div class="ttdef"><b>Definition:</b> memu.h:609</div></div>
<div class="ttc" id="class_m_read_port_html_af3806368735fd324fcdcc468bba678c6"><div class="ttname"><a href="class_m_read_port.html#af3806368735fd324fcdcc468bba678c6">MReadPort::busif_busy</a></div><div class="ttdeci">sc_in&lt; bool &gt; busif_busy</div><div class="ttdef"><b>Definition:</b> memu.h:535</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a68d53772d3c06fca098f3879f065fdb3"><div class="ttname"><a href="memu__tb_8cpp.html#a68d53772d3c06fca098f3879f065fdb3">wp_lres_scond</a></div><div class="ttdeci">sc_signal&lt; bool &gt; wp_lres_scond[CFG_MEMU_WPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:82</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375faf40fafb04d86070c006f07e98a95eddf"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375faf40fafb04d86070c006f07e98a95eddf">s_rp_miss_request_tag</a></div><div class="ttdef"><b>Definition:</b> memu.h:503</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a03b819b31d815bfe73010ae52ade450c"><div class="ttname"><a href="memu__tb_8cpp.html#a03b819b31d815bfe73010ae52ade450c">rp_ack</a></div><div class="ttdeci">sc_signal&lt; bool &gt; rp_ack[CFG_MEMU_RPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:73</div></div>
<div class="ttc" id="class_m_read_port_html_a2f5c2dee82eb646a151860449bf97df7"><div class="ttname"><a href="class_m_read_port.html#a2f5c2dee82eb646a151860449bf97df7">MReadPort::port_adr</a></div><div class="ttdeci">sc_in&lt; TWord &gt; port_adr</div><div class="ttdef"><b>Definition:</b> memu.h:524</div></div>
<div class="ttc" id="class_m_arbiter_html_a77a5ef0fb89959ca83dc34562c1f3b3d"><div class="ttname"><a href="class_m_arbiter.html#a77a5ef0fb89959ca83dc34562c1f3b3d">MArbiter::LineLockSelectorPass_t</a></div><div class="ttdeci">MSelectorPass&lt; 1, CFG_MEMU_WPORTS &gt; LineLockSelectorPass_t</div><div class="ttdef"><b>Definition:</b> memu.h:954</div></div>
<div class="ttc" id="class_m_write_port_html_a991afbf52a3f9a81f04e7ec6dd250dd7"><div class="ttname"><a href="class_m_write_port.html#a991afbf52a3f9a81f04e7ec6dd250dd7">MWritePort::tag_out</a></div><div class="ttdeci">sc_out&lt; SCacheTag &gt; tag_out</div><div class="ttdef"><b>Definition:</b> memu.h:662</div></div>
<div class="ttc" id="struct_m_selector_html"><div class="ttname"><a href="struct_m_selector.html">MSelector</a></div><div class="ttdef"><b>Definition:</b> memu.h:121</div></div>
<div class="ttc" id="class_m_read_port_html_ae29b9ef93d913920db38730060807ba3"><div class="ttname"><a href="class_m_read_port.html#ae29b9ef93d913920db38730060807ba3">MReadPort::tag_in</a></div><div class="ttdeci">sc_in&lt; SCacheTag &gt; tag_in</div><div class="ttdef"><b>Definition:</b> memu.h:542</div></div>
<div class="ttc" id="class_m_memu_html_a8b8d6c4843b900b9f2530300692c8d73"><div class="ttname"><a href="class_m_memu.html#a8b8d6c4843b900b9f2530300692c8d73">MMemu::busif_tag_wr</a></div><div class="ttdeci">sc_signal&lt; bool &gt; busif_tag_wr</div><div class="ttdef"><b>Definition:</b> memu.h:1056</div></div>
<div class="ttc" id="class_m_write_port_html"><div class="ttname"><a href="class_m_write_port.html">MWritePort</a></div><div class="ttdef"><b>Definition:</b> memu.h:624</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a4fe0b3a928a2bd08d8d0c656d7c09418"><div class="ttname"><a href="memu__tb_8cpp.html#a4fe0b3a928a2bd08d8d0c656d7c09418">wp_data</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; wp_data[CFG_MEMU_WPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:86</div></div>
<div class="ttc" id="struct_s_cache_tag_html_ab3e2cee73bb65a903d5ccccbd2ef274b"><div class="ttname"><a href="struct_s_cache_tag.html#ab3e2cee73bb65a903d5ccccbd2ef274b">SCacheTag::way</a></div><div class="ttdeci">TWord way</div><div class="ttdef"><b>Definition:</b> memu.h:207</div></div>
<div class="ttc" id="class_m_write_port_html_a32e469b2b567e92d3e7877c0dd9006e2"><div class="ttname"><a href="class_m_write_port.html#a32e469b2b567e92d3e7877c0dd9006e2">MWritePort::reset</a></div><div class="ttdeci">sc_in&lt; bool &gt; reset</div><div class="ttdef"><b>Definition:</b> memu.h:627</div></div>
<div class="ttc" id="struct_m_selector_html_a4e12d5763a569d37872f99c1ce7c7c77"><div class="ttname"><a href="struct_m_selector.html#a4e12d5763a569d37872f99c1ce7c7c77">MSelector::Trace</a></div><div class="ttdeci">void Trace(sc_trace_file *tf, int level)</div><div class="ttdef"><b>Definition:</b> memu.h:182</div></div>
<div class="ttc" id="class_m_tag_ram_html_a76fc1d8a552b7dc0e6de5b522040f77c"><div class="ttname"><a href="class_m_tag_ram.html#a76fc1d8a552b7dc0e6de5b522040f77c">MTagRam::ready</a></div><div class="ttdeci">sc_out&lt; bool &gt; ready</div><div class="ttdef"><b>Definition:</b> memu.h:262</div></div>
<div class="ttc" id="struct_m_selector_html_ab87dadf860b83ed6d166204262420456"><div class="ttname"><a href="struct_m_selector.html#ab87dadf860b83ed6d166204262420456">MSelector::s_in</a></div><div class="ttdeci">sc_in&lt; SSelectorIO&lt; DWIDTH, SEL_MAX &gt; &gt; s_in</div><div class="ttdef"><b>Definition:</b> memu.h:125</div></div>
<div class="ttc" id="class_m_write_port_html_ab4ca1f7e8ce79d6a66c4ccd35b648546"><div class="ttname"><a href="class_m_write_port.html#ab4ca1f7e8ce79d6a66c4ccd35b648546">MWritePort::bank_data_out</a></div><div class="ttdeci">sc_out&lt; TWord &gt; bank_data_out</div><div class="ttdef"><b>Definition:</b> memu.h:659</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_ad21a7d186166a6df3fa52ed004017dd4"><div class="ttname"><a href="struct_s_bus_if_regs.html#ad21a7d186166a6df3fa52ed004017dd4">SBusIfRegs::bsel</a></div><div class="ttdeci">sc_uint&lt; 4 &gt; bsel</div><div class="ttdef"><b>Definition:</b> memu.h:388</div></div>
<div class="ttc" id="class_m_read_port_html_a69cac0f9352b7ee89bb2c9b238b5f50a"><div class="ttname"><a href="class_m_read_port.html#a69cac0f9352b7ee89bb2c9b238b5f50a">MReadPort::next_state</a></div><div class="ttdeci">sc_signal&lt; EReadportState &gt; next_state</div><div class="ttdef"><b>Definition:</b> memu.h:595</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a9778aa4c61e09fa95fb264781079f1a4"><div class="ttname"><a href="memu__tb_8cpp.html#a9778aa4c61e09fa95fb264781079f1a4">wp_direct</a></div><div class="ttdeci">sc_signal&lt; bool &gt; wp_direct[CFG_MEMU_WPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:79</div></div>
<div class="ttc" id="struct_s_selector_i_o_html_a3bf471be7f078be25dd08fd3e43d7f37"><div class="ttname"><a href="struct_s_selector_i_o.html#a3bf471be7f078be25dd08fd3e43d7f37">SSelectorIO::SSelectorIO</a></div><div class="ttdeci">SSelectorIO(sc_uint&lt; DWIDTH &gt; _dat=0, sc_uint&lt; NUM_BITS(SEL_MAX)&gt; _sel=0, bool _sel_valid=0)</div><div class="ttdef"><b>Definition:</b> memu.h:74</div></div>
<div class="ttc" id="class_m_write_port_html_ac0a6c18698248551167531373a5f3012"><div class="ttname"><a href="class_m_write_port.html#ac0a6c18698248551167531373a5f3012">MWritePort::busif_busy</a></div><div class="ttdeci">sc_in&lt; bool &gt; busif_busy</div><div class="ttdef"><b>Definition:</b> memu.h:653</div></div>
<div class="ttc" id="class_m_read_port_html_ae6f190d24082328f1589c3a84fb1182e"><div class="ttname"><a href="class_m_read_port.html#ae6f190d24082328f1589c3a84fb1182e">MReadPort::way_out</a></div><div class="ttdeci">sc_out&lt; TWord &gt; way_out</div><div class="ttdef"><b>Definition:</b> memu.h:543</div></div>
<div class="ttc" id="class_m_read_port_html_ae982f609f90c11cbf2007ea2e56ce256"><div class="ttname"><a href="class_m_read_port.html#ae982f609f90c11cbf2007ea2e56ce256">MReadPort::port_scond_ok</a></div><div class="ttdeci">sc_out&lt; bool &gt; port_scond_ok</div><div class="ttdef"><b>Definition:</b> memu.h:528</div></div>
<div class="ttc" id="struct_m_selector_html_a6b82e713324b13b9db72fec16e8e2936"><div class="ttname"><a href="struct_m_selector.html#a6b82e713324b13b9db72fec16e8e2936">MSelector::MSelector</a></div><div class="ttdeci">MSelector(const sc_module_name &amp;name, unsigned int FAST_INDEX=0)</div><div class="ttdef"><b>Definition:</b> memu.h:171</div></div>
<div class="ttc" id="class_m_write_port_html_ad6c9308b9db2c45f4b4b832aa43443cb"><div class="ttname"><a href="class_m_write_port.html#ad6c9308b9db2c45f4b4b832aa43443cb">MWritePort::bank_bsel</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 4 &gt; &gt; bank_bsel</div><div class="ttdef"><b>Definition:</b> memu.h:660</div></div>
<div class="ttc" id="class_m_write_port_html_ad2058c729696deeacc432bd9996d29f2"><div class="ttname"><a href="class_m_write_port.html#ad2058c729696deeacc432bd9996d29f2">MWritePort::tag_in</a></div><div class="ttdeci">sc_in&lt; SCacheTag &gt; tag_in</div><div class="ttdef"><b>Definition:</b> memu.h:661</div></div>
<div class="ttc" id="class_m_arbiter_html_a929f5f4571d7164890503364c4de6c30"><div class="ttname"><a href="class_m_arbiter.html#a929f5f4571d7164890503364c4de6c30">MArbiter::tagr_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1 &gt; &gt; tagr_reg</div><div class="ttdef"><b>Definition:</b> memu.h:929</div></div>
<div class="ttc" id="class_m_bus_if_html_a421d4a6d9f2d0ef9be47fd11d55e4763"><div class="ttname"><a href="class_m_bus_if.html#a421d4a6d9f2d0ef9be47fd11d55e4763">MBusIf::wb_we_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; wb_we_o</div><div class="ttdef"><b>Definition:</b> memu.h:418</div></div>
<div class="ttc" id="class_m_bus_if_html_a3d7c7522d6563266ff7dc8953e68eb17"><div class="ttname"><a href="class_m_bus_if.html#a3d7c7522d6563266ff7dc8953e68eb17">MBusIf::wb_bte_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 2 &gt; &gt; wb_bte_o</div><div class="ttdef"><b>Definition:</b> memu.h:420</div></div>
<div class="ttc" id="class_m_bus_if_html_ae39b68a2061cd178c44201b9fd49b9fc"><div class="ttname"><a href="class_m_bus_if.html#ae39b68a2061cd178c44201b9fd49b9fc">MBusIf::wb_dat_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH &gt; &gt; wb_dat_o</div><div class="ttdef"><b>Definition:</b> memu.h:423</div></div>
<div class="ttc" id="class_m_read_port_html_a90c93ea6cac0fcf9a6e1c9244e1b43d8"><div class="ttname"><a href="class_m_read_port.html#a90c93ea6cac0fcf9a6e1c9244e1b43d8">MReadPort::busif_hit</a></div><div class="ttdeci">sc_signal&lt; bool &gt; busif_hit</div><div class="ttdef"><b>Definition:</b> memu.h:594</div></div>
<div class="ttc" id="class_m_write_port_html_a9c8284cd38122fa64df90709ff604af7"><div class="ttname"><a href="class_m_write_port.html#a9c8284cd38122fa64df90709ff604af7">MWritePort::next_data_reg</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; next_data_reg</div><div class="ttdef"><b>Definition:</b> memu.h:703</div></div>
<div class="ttc" id="class_m_memu_html_a8a05cba446972631b09470e61121eb1d"><div class="ttname"><a href="class_m_memu.html#a8a05cba446972631b09470e61121eb1d">MMemu::wb_stb_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; wb_stb_o</div><div class="ttdef"><b>Definition:</b> memu.h:982</div></div>
<div class="ttc" id="class_m_memu_html_aacc99024aa343d0334dcb9665d6137c9"><div class="ttname"><a href="class_m_memu.html#aacc99024aa343d0334dcb9665d6137c9">MMemu::~MMemu</a></div><div class="ttdeci">~MMemu()</div><div class="ttdef"><b>Definition:</b> memu.h:1022</div></div>
<div class="ttc" id="struct_m_selector_html_a3f576175f8836b980452f3f427d49447"><div class="ttname"><a href="struct_m_selector.html#a3f576175f8836b980452f3f427d49447">MSelector::clk</a></div><div class="ttdeci">sc_in&lt; bool &gt; clk</div><div class="ttdef"><b>Definition:</b> memu.h:124</div></div>
<div class="ttc" id="class_m_write_port_html_a867fda9561d3c007afb25f1b1cd28489"><div class="ttname"><a href="class_m_write_port.html#a867fda9561d3c007afb25f1b1cd28489">MWritePort::state_reg</a></div><div class="ttdeci">sc_signal&lt; EWritePortState &gt; state_reg</div><div class="ttdef"><b>Definition:</b> memu.h:694</div></div>
<div class="ttc" id="class_m_arbiter_html_a156c15bc16e68381d4fb5bb60a272a93"><div class="ttname"><a href="class_m_arbiter.html#a156c15bc16e68381d4fb5bb60a272a93">MArbiter::snoop_adr</a></div><div class="ttdeci">sc_out&lt; TWord &gt; snoop_adr</div><div class="ttdef"><b>Definition:</b> memu.h:721</div></div>
<div class="ttc" id="class_m_bus_if_html_a0d74481e372ad5ed22974aa43377ee3d"><div class="ttname"><a href="class_m_bus_if.html#a0d74481e372ad5ed22974aa43377ee3d">MBusIf::wb_ack_i</a></div><div class="ttdeci">sc_in&lt; bool &gt; wb_ack_i</div><div class="ttdef"><b>Definition:</b> memu.h:425</div></div>
<div class="ttc" id="class_m_arbiter_html_a1559df88b59b98c52817d537dbd08ab5"><div class="ttname"><a href="class_m_arbiter.html#a1559df88b59b98c52817d537dbd08ab5">MArbiter::linelock_sel</a></div><div class="ttdeci">sc_module * linelock_sel</div><div class="ttdef"><b>Definition:</b> memu.h:956</div></div>
<div class="ttc" id="struct_s_selector_i_o_html_a08fe4214315ae831260f332e05555c61"><div class="ttname"><a href="struct_s_selector_i_o.html#a08fe4214315ae831260f332e05555c61">SSelectorIO::operator&lt;&lt;</a></div><div class="ttdeci">friend ostream &amp; operator&lt;&lt;(ostream &amp;o, const SSelectorIO &amp;t)</div><div class="ttdef"><b>Definition:</b> memu.h:82</div></div>
<div class="ttc" id="struct_m_selector_pass_html"><div class="ttname"><a href="struct_m_selector_pass.html">MSelectorPass</a></div><div class="ttdef"><b>Definition:</b> memu.h:95</div></div>
<div class="ttc" id="group__config__memu_html_ga843cb1e0d9543382030cd6d7f9817884"><div class="ttname"><a href="group__config__memu.html#ga843cb1e0d9543382030cd6d7f9817884">CFG_MEMU_BUSIF_WIDTH</a></div><div class="ttdeci">#define CFG_MEMU_BUSIF_WIDTH</div><div class="ttdoc">Busif Data Width. </div><div class="ttdef"><b>Definition:</b> paranut-config.h:214</div></div>
<div class="ttc" id="class_m_write_port_html_aca76a4fe7817a84a1b2e533123c3317b"><div class="ttname"><a href="class_m_write_port.html#aca76a4fe7817a84a1b2e533123c3317b">MWritePort::busif_op</a></div><div class="ttdeci">sc_out&lt; EBusIfOperation &gt; busif_op</div><div class="ttdef"><b>Definition:</b> memu.h:651</div></div>
<div class="ttc" id="class_m_bus_if_html"><div class="ttname"><a href="class_m_bus_if.html">MBusIf</a></div><div class="ttdef"><b>Definition:</b> memu.h:410</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a9f5e30521b7e7089a48939da738d7f7d"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a9f5e30521b7e7089a48939da738d7f7d">BifDirectRead2</a></div><div class="ttdef"><b>Definition:</b> memu.h:341</div></div>
<div class="ttc" id="class_m_bus_if_html_ac66c2ba838048790711e6b3308c26114"><div class="ttname"><a href="class_m_bus_if.html#ac66c2ba838048790711e6b3308c26114">MBusIf::regs</a></div><div class="ttdeci">sc_signal&lt; SBusIfRegs &gt; regs</div><div class="ttdef"><b>Definition:</b> memu.h:484</div></div>
<div class="ttc" id="class_m_memu_html_a44d26b2487150a3706bdd0a6662c3160"><div class="ttname"><a href="class_m_memu.html#a44d26b2487150a3706bdd0a6662c3160">MMemu::busif_tag_out</a></div><div class="ttdeci">sc_signal&lt; SCacheTag &gt; busif_tag_out</div><div class="ttdef"><b>Definition:</b> memu.h:1061</div></div>
<div class="ttc" id="class_m_bus_if_html_a7f5a41b0dc6ad5a44b64931a08ab35d4"><div class="ttname"><a href="class_m_bus_if.html#a7f5a41b0dc6ad5a44b64931a08ab35d4">MBusIf::next_regs</a></div><div class="ttdeci">sc_signal&lt; SBusIfRegs &gt; next_regs</div><div class="ttdef"><b>Definition:</b> memu.h:487</div></div>
<div class="ttc" id="class_m_bus_if_html_aded54f05787b96d7d4c806944eaee017"><div class="ttname"><a href="class_m_bus_if.html#aded54f05787b96d7d4c806944eaee017">MBusIf::MBusIf</a></div><div class="ttdeci">MBusIf(sc_module_name name)</div><div class="ttdef"><b>Definition:</b> memu.h:457</div></div>
<div class="ttc" id="class_m_read_port_html_a12550a67a685a46ce7de866448e2134e"><div class="ttname"><a href="class_m_read_port.html#a12550a67a685a46ce7de866448e2134e">MReadPort::next_bank_sel</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; next_bank_sel</div><div class="ttdef"><b>Definition:</b> memu.h:596</div></div>
<div class="ttc" id="class_m_arbiter_html_a2c5854b5734c7fc805c3199e79fff6c4"><div class="ttname"><a href="class_m_arbiter.html#a2c5854b5734c7fc805c3199e79fff6c4">MArbiter::reset</a></div><div class="ttdeci">sc_in&lt; bool &gt; reset</div><div class="ttdef"><b>Definition:</b> memu.h:713</div></div>
<div class="ttc" id="struct_m_selector_html_ac06ec93f0744da3703ac4a53b6400e45"><div class="ttname"><a href="struct_m_selector.html#ac06ec93f0744da3703ac4a53b6400e45">MSelector::TransitionMethod</a></div><div class="ttdeci">void TransitionMethod()</div><div class="ttdef"><b>Definition:</b> memu.h:129</div></div>
<div class="ttc" id="class_m_arbiter_html_a0d593cc589bf313e91245e78264150f0"><div class="ttname"><a href="class_m_arbiter.html#a0d593cc589bf313e91245e78264150f0">MArbiter::counter_reg</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; counter_reg</div><div class="ttdef"><b>Definition:</b> memu.h:927</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699">EBusIfState</a></div><div class="ttdeci">EBusIfState</div><div class="ttdef"><b>Definition:</b> memu.h:338</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a286d459d699a69f24426bc13feaf0eeb"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a286d459d699a69f24426bc13feaf0eeb">BifCacheRequestLLWait</a></div><div class="ttdef"><b>Definition:</b> memu.h:343</div></div>
<div class="ttc" id="class_m_read_port_html_a65089754626b47f0fbcde26ba4162a7e"><div class="ttname"><a href="class_m_read_port.html#a65089754626b47f0fbcde26ba4162a7e">MReadPort::bank_sel_reg</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; bank_sel_reg</div><div class="ttdef"><b>Definition:</b> memu.h:588</div></div>
<div class="ttc" id="class_m_read_port_html_ad9054b4dfcd8fb89f12bc5cf9b61d700"><div class="ttname"><a href="class_m_read_port.html#ad9054b4dfcd8fb89f12bc5cf9b61d700">MReadPort::bank_sel</a></div><div class="ttdeci">sc_out&lt; TWord &gt; bank_sel</div><div class="ttdef"><b>Definition:</b> memu.h:541</div></div>
<div class="ttc" id="class_m_write_port_html_a0a524279537530aad32a028a93aa5850"><div class="ttname"><a href="class_m_write_port.html#a0a524279537530aad32a028a93aa5850">MWritePort::busif_nolinelock</a></div><div class="ttdeci">sc_out&lt; bool &gt; busif_nolinelock</div><div class="ttdef"><b>Definition:</b> memu.h:652</div></div>
<div class="ttc" id="class_m_arbiter_html_a841628510adf571dd8209d3057cd9210"><div class="ttname"><a href="class_m_arbiter.html#a841628510adf571dd8209d3057cd9210">MArbiter::next_req_tagw_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_WPORTS+1 &gt; &gt; next_req_tagw_reg</div><div class="ttdef"><b>Definition:</b> memu.h:938</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a0682867c9da83b715d6705996551b75a"><div class="ttname"><a href="memu__tb_8cpp.html#a0682867c9da83b715d6705996551b75a">rp_rd</a></div><div class="ttdeci">sc_signal&lt; bool &gt; rp_rd[CFG_MEMU_RPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:72</div></div>
<div class="ttc" id="class_m_tag_ram_html_ab4bfe3f5cffba9a88823ddf87fad5a57"><div class="ttname"><a href="class_m_tag_ram.html#ab4bfe3f5cffba9a88823ddf87fad5a57">MTagRam::wtag_port</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; wtag_port</div><div class="ttdef"><b>Definition:</b> memu.h:296</div></div>
<div class="ttc" id="class_m_write_port_html_af0c6d8fa810080f575846cc946bd6b34"><div class="ttname"><a href="class_m_write_port.html#af0c6d8fa810080f575846cc946bd6b34">MWritePort::next_tag_reg</a></div><div class="ttdeci">sc_signal&lt; SCacheTag &gt; next_tag_reg</div><div class="ttdef"><b>Definition:</b> memu.h:702</div></div>
<div class="ttc" id="group__config__memu_html_ga4fca95cdc574059284d1c073ee4702d5"><div class="ttname"><a href="group__config__memu.html#ga4fca95cdc574059284d1c073ee4702d5">CFG_MEMU_CACHE_WAYS_LD</a></div><div class="ttdeci">#define CFG_MEMU_CACHE_WAYS_LD</div><div class="ttdoc">Number of cache ways as log2. </div><div class="ttdef"><b>Definition:</b> paranut-config.h:187</div></div>
<div class="ttc" id="class_m_memu_html_a335ffc7ed455d7cdc0f132ce27f5435e"><div class="ttname"><a href="class_m_memu.html#a335ffc7ed455d7cdc0f132ce27f5435e">MMemu::wb_bte_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 2 &gt; &gt; wb_bte_o</div><div class="ttdef"><b>Definition:</b> memu.h:985</div></div>
<div class="ttc" id="struct_m_selector_pass_html_ab677901563c629bcebb04f66e4991a7c"><div class="ttname"><a href="struct_m_selector_pass.html#ab677901563c629bcebb04f66e4991a7c">MSelectorPass::MSelectorPass</a></div><div class="ttdeci">MSelectorPass(const sc_module_name &amp;name)</div><div class="ttdef"><b>Definition:</b> memu.h:106</div></div>
<div class="ttc" id="struct_m_selector_html_a3e7266a8fc7ad4981b38148a7c406c48"><div class="ttname"><a href="struct_m_selector.html#a3e7266a8fc7ad4981b38148a7c406c48">MSelector::out</a></div><div class="ttdeci">sc_out&lt; SSelectorIO&lt; DWIDTH, SEL_MAX &gt; &gt; out</div><div class="ttdef"><b>Definition:</b> memu.h:126</div></div>
<div class="ttc" id="class_m_arbiter_html_a6caa3407ff7c926fad091391c4d79f9e"><div class="ttname"><a href="class_m_arbiter.html#a6caa3407ff7c926fad091391c4d79f9e">MArbiter::busif_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_RPORTS+CFG_MEMU_WPORTS &gt; &gt; busif_reg</div><div class="ttdef"><b>Definition:</b> memu.h:933</div></div>
<div class="ttc" id="memu__tb_8cpp_html_afe21413307be9db7c535d76ff6ce2ec1"><div class="ttname"><a href="memu__tb_8cpp.html#afe21413307be9db7c535d76ff6ce2ec1">rp_data</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; rp_data[CFG_MEMU_RPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:76</div></div>
<div class="ttc" id="class_m_bus_if_html_ad378978015dd8e058476eda6a06f7adb"><div class="ttname"><a href="class_m_bus_if.html#ad378978015dd8e058476eda6a06f7adb">MBusIf::tag_in</a></div><div class="ttdeci">sc_in&lt; SCacheTag &gt; tag_in</div><div class="ttdef"><b>Definition:</b> memu.h:448</div></div>
<div class="ttc" id="class_m_write_port_html_afdad0393fc9b953f463e997d3efbd850"><div class="ttname"><a href="class_m_write_port.html#afdad0393fc9b953f463e997d3efbd850">MWritePort::port_adr</a></div><div class="ttdeci">sc_in&lt; TWord &gt; port_adr</div><div class="ttdef"><b>Definition:</b> memu.h:642</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375fab583ac1486b9a301e8b5d6b530c2ef08"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375fab583ac1486b9a301e8b5d6b530c2ef08">s_rp_direct_wait_busif</a></div><div class="ttdef"><b>Definition:</b> memu.h:498</div></div>
<div class="ttc" id="group__config__memu_html_ga2ce77ad636ee31ba8e7042100b1adf29"><div class="ttname"><a href="group__config__memu.html#ga2ce77ad636ee31ba8e7042100b1adf29">CFG_MEMU_WPORTS</a></div><div class="ttdeci">#define CFG_MEMU_WPORTS</div><div class="ttdoc">Number of write ports (WPORTS) in the MemU (derived). </div><div class="ttdef"><b>Definition:</b> paranut-config.h:220</div></div>
<div class="ttc" id="base_8h_html"><div class="ttname"><a href="base_8h.html">base.h</a></div><div class="ttdoc">Helpers, Makros and performance measuring Classes used in most ParaNut files. </div></div>
<div class="ttc" id="class_m_read_port_html_a103d72d6230edbd3381167844b37af9e"><div class="ttname"><a href="class_m_read_port.html#a103d72d6230edbd3381167844b37af9e">MReadPort::busif_op</a></div><div class="ttdeci">sc_out&lt; EBusIfOperation &gt; busif_op</div><div class="ttdef"><b>Definition:</b> memu.h:534</div></div>
<div class="ttc" id="struct_m_selector_pass_html_a5b3795297094cd3e8b57fe62b0f97a3e"><div class="ttname"><a href="struct_m_selector_pass.html#a5b3795297094cd3e8b57fe62b0f97a3e">MSelectorPass::Trace</a></div><div class="ttdeci">void Trace(sc_trace_file *tf, int level)</div><div class="ttdef"><b>Definition:</b> memu.h:114</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_a7f1d80aa7bf8506df25ca8a68f0e280e"><div class="ttname"><a href="struct_s_bus_if_regs.html#a7f1d80aa7bf8506df25ca8a68f0e280e">SBusIfRegs::linelock</a></div><div class="ttdeci">bool linelock</div><div class="ttdef"><b>Definition:</b> memu.h:387</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html"><div class="ttname"><a href="struct_s_bus_if_regs.html">SBusIfRegs</a></div><div class="ttdef"><b>Definition:</b> memu.h:384</div></div>
<div class="ttc" id="class_m_arbiter_html_a72bf68a743d2fb076e7171cc0d926c65"><div class="ttname"><a href="class_m_arbiter.html#a72bf68a743d2fb076e7171cc0d926c65">MArbiter::next_busif_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_RPORTS+CFG_MEMU_WPORTS &gt; &gt; next_busif_reg</div><div class="ttdef"><b>Definition:</b> memu.h:941</div></div>
<div class="ttc" id="class_m_read_port_html_a7e7f0284fc102f4f5d9fd3304498e27f"><div class="ttname"><a href="class_m_read_port.html#a7e7f0284fc102f4f5d9fd3304498e27f">MReadPort::busif_data</a></div><div class="ttdeci">sc_in&lt; TWord &gt; busif_data</div><div class="ttdef"><b>Definition:</b> memu.h:532</div></div>
<div class="ttc" id="class_m_bus_if_html_a34b42f1ebda04ed97759794d99d1d90f"><div class="ttname"><a href="class_m_bus_if.html#a34b42f1ebda04ed97759794d99d1d90f">MBusIf::adr_in</a></div><div class="ttdeci">sc_in&lt; TWord &gt; adr_in</div><div class="ttdef"><b>Definition:</b> memu.h:441</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a2c7cd25a45ecf74856122469ea9fcecf"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a2c7cd25a45ecf74856122469ea9fcecf">BifCacheAll</a></div><div class="ttdef"><b>Definition:</b> memu.h:353</div></div>
<div class="ttc" id="class_m_write_port_html_ad88c7d62e756cfa34ec566b7cd3929e4"><div class="ttname"><a href="class_m_write_port.html#ad88c7d62e756cfa34ec566b7cd3929e4">MWritePort::bank_data_in</a></div><div class="ttdeci">sc_in&lt; TWord &gt; bank_data_in</div><div class="ttdef"><b>Definition:</b> memu.h:658</div></div>
<div class="ttc" id="class_m_read_port_html_a9d058ee16904f3237ba9a44357ead527"><div class="ttname"><a href="class_m_read_port.html#a9d058ee16904f3237ba9a44357ead527">MReadPort::bank_data_in</a></div><div class="ttdeci">sc_in&lt; TWord &gt; bank_data_in</div><div class="ttdef"><b>Definition:</b> memu.h:540</div></div>
<div class="ttc" id="class_m_memu_html_a762fbd63f2dc2052012e1d75aa7e382a"><div class="ttname"><a href="class_m_memu.html#a762fbd63f2dc2052012e1d75aa7e382a">MMemu::busif_op</a></div><div class="ttdeci">sc_signal&lt; EBusIfOperation &gt; busif_op</div><div class="ttdef"><b>Definition:</b> memu.h:1054</div></div>
<div class="ttc" id="class_m_bus_if_html_a604608f24b6f4cba630c3a0eff976fbe"><div class="ttname"><a href="class_m_bus_if.html#a604608f24b6f4cba630c3a0eff976fbe">MBusIf::wb_sel_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH/8 &gt; &gt; wb_sel_o</div><div class="ttdef"><b>Definition:</b> memu.h:421</div></div>
<div class="ttc" id="class_m_memu_html_ab0fb063528d6a02e0a77c2e7b0dd42bf"><div class="ttname"><a href="class_m_memu.html#ab0fb063528d6a02e0a77c2e7b0dd42bf">MMemu::wb_cyc_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; wb_cyc_o</div><div class="ttdef"><b>Definition:</b> memu.h:981</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_a7cbadce0736cd98031e73365cae95061"><div class="ttname"><a href="struct_s_bus_if_regs.html#a7cbadce0736cd98031e73365cae95061">SBusIfRegs::op</a></div><div class="ttdeci">EBusIfOperation op</div><div class="ttdef"><b>Definition:</b> memu.h:386</div></div>
<div class="ttc" id="class_m_write_port_html_abc83e36fdf0be3a774c1c4b86a9d1b90"><div class="ttname"><a href="class_m_write_port.html#abc83e36fdf0be3a774c1c4b86a9d1b90">MWritePort::req_tagw</a></div><div class="ttdeci">sc_out&lt; bool &gt; req_tagw</div><div class="ttdef"><b>Definition:</b> memu.h:665</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6">EWritePortState</a></div><div class="ttdeci">EWritePortState</div><div class="ttdef"><b>Definition:</b> memu.h:604</div></div>
<div class="ttc" id="struct_s_tag_html_a4f12a01bca3844035a67fba59175b11a"><div class="ttname"><a href="struct_s_tag.html#a4f12a01bca3844035a67fba59175b11a">STag::valid</a></div><div class="ttdeci">bool valid</div><div class="ttdef"><b>Definition:</b> memu.h:236</div></div>
<div class="ttc" id="class_m_read_port_html_a3d4257485cf084088989379401f97534"><div class="ttname"><a href="class_m_read_port.html#a3d4257485cf084088989379401f97534">MReadPort::port_lres_scond</a></div><div class="ttdeci">sc_in&lt; bool &gt; port_lres_scond</div><div class="ttdef"><b>Definition:</b> memu.h:527</div></div>
<div class="ttc" id="class_m_bus_if_html_a54567da3894602df0df00f9d6ac6a6b0"><div class="ttname"><a href="class_m_bus_if.html#a54567da3894602df0df00f9d6ac6a6b0">MBusIf::tag_wr</a></div><div class="ttdeci">sc_out&lt; bool &gt; tag_wr</div><div class="ttdef"><b>Definition:</b> memu.h:438</div></div>
<div class="ttc" id="paranut-config_8h_html"><div class="ttname"><a href="paranut-config_8h.html">paranut-config.h</a></div><div class="ttdoc">Configuration Makros used in most ParaNut files. </div></div>
<div class="ttc" id="class_m_read_port_html_acb991de05acf5b34cb955b18545dd128"><div class="ttname"><a href="class_m_read_port.html#acb991de05acf5b34cb955b18545dd128">MReadPort::link_adr_reg</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; link_adr_reg</div><div class="ttdef"><b>Definition:</b> memu.h:590</div></div>
<div class="ttc" id="class_m_write_port_html_a59d6820d1b21d6e6636573c0922551d5"><div class="ttname"><a href="class_m_write_port.html#a59d6820d1b21d6e6636573c0922551d5">MWritePort::busif_adr</a></div><div class="ttdeci">sc_in&lt; TWord &gt; busif_adr</div><div class="ttdef"><b>Definition:</b> memu.h:650</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699ad3c71f3bea7819d18fb50100206b5aa4"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ad3c71f3bea7819d18fb50100206b5aa4">BifCacheWriteTag</a></div><div class="ttdef"><b>Definition:</b> memu.h:350</div></div>
<div class="ttc" id="class_m_bus_if_html_aaeba66c8743b8241ee4ec5facce415a1"><div class="ttname"><a href="class_m_bus_if.html#aaeba66c8743b8241ee4ec5facce415a1">MBusIf::busif_nolinelock</a></div><div class="ttdeci">sc_in&lt; bool &gt; busif_nolinelock</div><div class="ttdef"><b>Definition:</b> memu.h:432</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375fa100369dd2b810523db982e1cccc7e617"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa100369dd2b810523db982e1cccc7e617">s_rp_request_tag_only</a></div><div class="ttdef"><b>Definition:</b> memu.h:499</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375f"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375f">EReadportState</a></div><div class="ttdeci">EReadportState</div><div class="ttdef"><b>Definition:</b> memu.h:496</div></div>
<div class="ttc" id="class_m_arbiter_html_a0572286975ef940f998d26e583949850"><div class="ttname"><a href="class_m_arbiter.html#a0572286975ef940f998d26e583949850">MArbiter::next_tagr_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1 &gt; &gt; next_tagr_reg</div><div class="ttdef"><b>Definition:</b> memu.h:937</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_a5246f27a5c02ef485bbb86b6ce56218a"><div class="ttname"><a href="struct_s_bus_if_regs.html#a5246f27a5c02ef485bbb86b6ce56218a">SBusIfRegs::last_banks_left</a></div><div class="ttdeci">sc_uint&lt; CFG_MEMU_CACHE_BANKS &gt; last_banks_left</div><div class="ttdef"><b>Definition:</b> memu.h:395</div></div>
<div class="ttc" id="class_m_memu_html_a4566974be284f2787278240defac105d"><div class="ttname"><a href="class_m_memu.html#a4566974be284f2787278240defac105d">MMemu::reset</a></div><div class="ttdeci">sc_in&lt; bool &gt; reset</div><div class="ttdef"><b>Definition:</b> memu.h:978</div></div>
<div class="ttc" id="class_m_bus_if_html_a88ef09069fa228fec6a3ee2d1036ce50"><div class="ttname"><a href="class_m_bus_if.html#a88ef09069fa228fec6a3ee2d1036ce50">MBusIf::busif_op</a></div><div class="ttdeci">sc_in&lt; EBusIfOperation &gt; busif_op</div><div class="ttdef"><b>Definition:</b> memu.h:431</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375fad0c5da07d40109f9d7579f9e95614f56"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375fad0c5da07d40109f9d7579f9e95614f56">s_rp_read_bank</a></div><div class="ttdef"><b>Definition:</b> memu.h:501</div></div>
<div class="ttc" id="group__config__memu_html_ga245f431e39c90cba0de13b159a682fd8"><div class="ttname"><a href="group__config__memu.html#ga245f431e39c90cba0de13b159a682fd8">CFG_MEMU_BANK_RAM_PORTS</a></div><div class="ttdeci">#define CFG_MEMU_BANK_RAM_PORTS</div><div class="ttdoc">Number of ports per bank. </div><div class="ttdef"><b>Definition:</b> paranut-config.h:196</div></div>
<div class="ttc" id="class_m_arbiter_html_a7c348e33a5fb8def5c2d89dbeff25e5d"><div class="ttname"><a href="class_m_arbiter.html#a7c348e33a5fb8def5c2d89dbeff25e5d">MArbiter::busif_sel</a></div><div class="ttdeci">sc_module * busif_sel</div><div class="ttdef"><b>Definition:</b> memu.h:948</div></div>
<div class="ttc" id="class_m_arbiter_html"><div class="ttname"><a href="class_m_arbiter.html">MArbiter</a></div><div class="ttdef"><b>Definition:</b> memu.h:710</div></div>
<div class="ttc" id="struct_s_bus_if_regs_html_af9339d3c33d3001e603957066cf12e88"><div class="ttname"><a href="struct_s_bus_if_regs.html#af9339d3c33d3001e603957066cf12e88">SBusIfRegs::adr</a></div><div class="ttdeci">sc_uint&lt; 32 &gt; adr</div><div class="ttdef"><b>Definition:</b> memu.h:389</div></div>
<div class="ttc" id="class_m_tag_ram_html_a06acefd815c12e758780582b88df2cb5"><div class="ttname"><a href="class_m_tag_ram.html#a06acefd815c12e758780582b88df2cb5">MTagRam::reset</a></div><div class="ttdeci">sc_in&lt; bool &gt; reset</div><div class="ttdef"><b>Definition:</b> memu.h:261</div></div>
<div class="ttc" id="class_m_write_port_html_a7365242c6f9ac51f1be698d8e8d36948"><div class="ttname"><a href="class_m_write_port.html#a7365242c6f9ac51f1be698d8e8d36948">MWritePort::data_reg</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; data_reg</div><div class="ttdef"><b>Definition:</b> memu.h:698</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a7482856145b78309de72686871dbe4a5"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a7482856145b78309de72686871dbe4a5">BifCacheReadTag</a></div><div class="ttdef"><b>Definition:</b> memu.h:345</div></div>
<div class="ttc" id="struct_s_tag_html"><div class="ttname"><a href="struct_s_tag.html">STag</a></div><div class="ttdef"><b>Definition:</b> memu.h:235</div></div>
<div class="ttc" id="class_m_bank_ram_html"><div class="ttname"><a href="class_m_bank_ram.html">MBankRam</a></div><div class="ttdef"><b>Definition:</b> memu.h:307</div></div>
<div class="ttc" id="class_m_bus_if_html_a7d309ff1205731fff40bb59c1c8dc87b"><div class="ttname"><a href="class_m_bus_if.html#a7d309ff1205731fff40bb59c1c8dc87b">MBusIf::wb_adr_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 32 &gt; &gt; wb_adr_o</div><div class="ttdef"><b>Definition:</b> memu.h:422</div></div>
<div class="ttc" id="class_m_read_port_html_af33fe213e076baae91ab2a19bc7c44fa"><div class="ttname"><a href="class_m_read_port.html#af33fe213e076baae91ab2a19bc7c44fa">MReadPort::busif_adr</a></div><div class="ttdeci">sc_in&lt; TWord &gt; busif_adr</div><div class="ttdef"><b>Definition:</b> memu.h:531</div></div>
<div class="ttc" id="class_m_bus_if_html_a9a0cb42c35b0292dab4e708189ab0d27"><div class="ttname"><a href="class_m_bus_if.html#a9a0cb42c35b0292dab4e708189ab0d27">MBusIf::adr_out</a></div><div class="ttdeci">sc_out&lt; TWord &gt; adr_out</div><div class="ttdef"><b>Definition:</b> memu.h:442</div></div>
<div class="ttc" id="memu_8h_html_a1755fa04a4335c2b5dfe5ccc9807f3d6a0276e9c0cf91f332fca89a22765e71d1"><div class="ttname"><a href="memu_8h.html#a1755fa04a4335c2b5dfe5ccc9807f3d6a0276e9c0cf91f332fca89a22765e71d1">s_wp_recheck</a></div><div class="ttdef"><b>Definition:</b> memu.h:614</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a2de04272e1f1f2aa4ca9c0e00849c927"><div class="ttname"><a href="memu__tb_8cpp.html#a2de04272e1f1f2aa4ca9c0e00849c927">rp_adr</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; rp_adr[CFG_MEMU_RPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:75</div></div>
<div class="ttc" id="class_m_memu_html_a2ec2a38e7dac549ea5ce556c9691ab2c"><div class="ttname"><a href="class_m_memu.html#a2ec2a38e7dac549ea5ce556c9691ab2c">MMemu::wb_adr_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 32 &gt; &gt; wb_adr_o</div><div class="ttdef"><b>Definition:</b> memu.h:987</div></div>
<div class="ttc" id="memu_8h_html_a506365981cd5bd9b64f17621534b375fa475ca38ec1ea9ceeecb978324cd93466"><div class="ttname"><a href="memu_8h.html#a506365981cd5bd9b64f17621534b375fa475ca38ec1ea9ceeecb978324cd93466">s_rp_init</a></div><div class="ttdef"><b>Definition:</b> memu.h:497</div></div>
<div class="ttc" id="class_m_arbiter_html_a623cc6326efb286a1bfbe593744dbd4c"><div class="ttname"><a href="class_m_arbiter.html#a623cc6326efb286a1bfbe593744dbd4c">MArbiter::MArbiter</a></div><div class="ttdeci">MArbiter(sc_module_name name)</div><div class="ttdef"><b>Definition:</b> memu.h:776</div></div>
<div class="ttc" id="class_m_arbiter_html_a968b75b56cd0cce62756fd32609b2d37"><div class="ttname"><a href="class_m_arbiter.html#a968b75b56cd0cce62756fd32609b2d37">MArbiter::linelock_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_WPORTS+1 &gt; &gt; linelock_reg</div><div class="ttdef"><b>Definition:</b> memu.h:928</div></div>
<div class="ttc" id="class_m_write_port_html_ac3fa6b32e0c7ee34c0e6fe93a2ea2557"><div class="ttname"><a href="class_m_write_port.html#ac3fa6b32e0c7ee34c0e6fe93a2ea2557">MWritePort::port_data</a></div><div class="ttdeci">sc_in&lt; TWord &gt; port_data</div><div class="ttdef"><b>Definition:</b> memu.h:643</div></div>
<div class="ttc" id="struct_s_tag_entry_html_a6cbb476b4e4f78f0260cc98fe5013c88"><div class="ttname"><a href="struct_s_tag_entry.html#a6cbb476b4e4f78f0260cc98fe5013c88">STagEntry::use</a></div><div class="ttdeci">TWord use</div><div class="ttdef"><b>Definition:</b> memu.h:244</div></div>
<div class="ttc" id="class_m_arbiter_html_ae8e2208726275720be7ab3da55435340"><div class="ttname"><a href="class_m_arbiter.html#ae8e2208726275720be7ab3da55435340">MArbiter::next_tagw_reg</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; CFG_MEMU_WPORTS+1 &gt; &gt; next_tagw_reg</div><div class="ttdef"><b>Definition:</b> memu.h:939</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699aab78450dc38b39c2c99ff87661b546a9"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699aab78450dc38b39c2c99ff87661b546a9">BifCacheReadDirtyBanks</a></div><div class="ttdef"><b>Definition:</b> memu.h:347</div></div>
<div class="ttc" id="class_m_bank_ram_html_adcc5fa1b15580b9d8e4895ccd0933400"><div class="ttname"><a href="class_m_bank_ram.html#adcc5fa1b15580b9d8e4895ccd0933400">MBankRam::clk</a></div><div class="ttdeci">sc_in&lt; bool &gt; clk</div><div class="ttdef"><b>Definition:</b> memu.h:310</div></div>
<div class="ttc" id="class_m_tag_ram_html_a829517a4f603c8212f080e7b345e9aaa"><div class="ttname"><a href="class_m_tag_ram.html#a829517a4f603c8212f080e7b345e9aaa">MTagRam::counter</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; counter</div><div class="ttdef"><b>Definition:</b> memu.h:301</div></div>
<div class="ttc" id="struct_m_selector_html_a51c399f414d566c9d1fefc1b57244221"><div class="ttname"><a href="struct_m_selector.html#a51c399f414d566c9d1fefc1b57244221">MSelector::f_in</a></div><div class="ttdeci">sc_in&lt; SSelectorIO&lt; DWIDTH, SEL_MAX &gt; &gt; f_in</div><div class="ttdef"><b>Definition:</b> memu.h:125</div></div>
<div class="ttc" id="struct_s_selector_i_o_html_a2bfbefa04ce946b394e04049e6e71125"><div class="ttname"><a href="struct_s_selector_i_o.html#a2bfbefa04ce946b394e04049e6e71125">SSelectorIO::dat</a></div><div class="ttdeci">sc_uint&lt; DWIDTH &gt; dat</div><div class="ttdef"><b>Definition:</b> memu.h:70</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a947bc12f148efba3947ff0c65ddcbbd6"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a947bc12f148efba3947ff0c65ddcbbd6">BifCacheWriteBackVictim</a></div><div class="ttdef"><b>Definition:</b> memu.h:351</div></div>
<div class="ttc" id="class_m_arbiter_html_a73c61ddaae7311ffcf66deefb26aad97"><div class="ttname"><a href="class_m_arbiter.html#a73c61ddaae7311ffcf66deefb26aad97">MArbiter::BusifSelector_t</a></div><div class="ttdeci">MSelector&lt; 1,(CFG_MEMU_RPORTS+CFG_MEMU_WPORTS+1)&gt; BusifSelector_t</div><div class="ttdef"><b>Definition:</b> memu.h:947</div></div>
<div class="ttc" id="class_m_write_port_html_aceecaf878fc8b03261cca01235c99849"><div class="ttname"><a href="class_m_write_port.html#aceecaf878fc8b03261cca01235c99849">MWritePort::gnt_tagw</a></div><div class="ttdeci">sc_in&lt; bool &gt; gnt_tagw</div><div class="ttdef"><b>Definition:</b> memu.h:666</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699ac22105ff608ee69c7df8b6e247acccb7"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699ac22105ff608ee69c7df8b6e247acccb7">BifCacheReplaceWriteBanks</a></div><div class="ttdef"><b>Definition:</b> memu.h:349</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a7a2e7cb89b5e607826abebc0163dc209"><div class="ttname"><a href="memu__tb_8cpp.html#a7a2e7cb89b5e607826abebc0163dc209">rp_direct</a></div><div class="ttdeci">sc_signal&lt; bool &gt; rp_direct[CFG_MEMU_RPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:72</div></div>
<div class="ttc" id="class_m_memu_html_aab7f04fe23af7c2ade694f14c5d18905"><div class="ttname"><a href="class_m_memu.html#aab7f04fe23af7c2ade694f14c5d18905">MMemu::wb_cti_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 3 &gt; &gt; wb_cti_o</div><div class="ttdef"><b>Definition:</b> memu.h:984</div></div>
<div class="ttc" id="group__config__memu_html_gafe9dd963a5e30a6a7049ad77b711a616"><div class="ttname"><a href="group__config__memu.html#gafe9dd963a5e30a6a7049ad77b711a616">CFG_MEMU_CACHE_SETS</a></div><div class="ttdeci">#define CFG_MEMU_CACHE_SETS</div><div class="ttdoc">Number of cache sets (derived). </div><div class="ttdef"><b>Definition:</b> paranut-config.h:179</div></div>
<div class="ttc" id="class_m_read_port_html"><div class="ttname"><a href="class_m_read_port.html">MReadPort</a></div><div class="ttdef"><b>Definition:</b> memu.h:509</div></div>
<div class="ttc" id="class_m_memu_html_a6b2baa330ccb9004c4fffda41e7283a4"><div class="ttname"><a href="class_m_memu.html#a6b2baa330ccb9004c4fffda41e7283a4">MMemu::MMemu</a></div><div class="ttdeci">MMemu(sc_module_name name)</div><div class="ttdef"><b>Definition:</b> memu.h:1015</div></div>
<div class="ttc" id="struct_s_tag_html_ad60096f378577360519968ce7a790316"><div class="ttname"><a href="struct_s_tag.html#ad60096f378577360519968ce7a790316">STag::tadr</a></div><div class="ttdeci">TWord tadr</div><div class="ttdef"><b>Definition:</b> memu.h:237</div></div>
<div class="ttc" id="class_m_read_port_html_a9f5e65e7de8bb732ebba8625e45013e7"><div class="ttname"><a href="class_m_read_port.html#a9f5e65e7de8bb732ebba8625e45013e7">MReadPort::port_data</a></div><div class="ttdeci">sc_out&lt; TWord &gt; port_data</div><div class="ttdef"><b>Definition:</b> memu.h:525</div></div>
<div class="ttc" id="class_m_memu_html_ae3396fd8382b7cd36f43205ba09437e6"><div class="ttname"><a href="class_m_memu.html#ae3396fd8382b7cd36f43205ba09437e6">MMemu::tagRam</a></div><div class="ttdeci">MTagRam * tagRam</div><div class="ttdef"><b>Definition:</b> memu.h:1032</div></div>
<div class="ttc" id="memu_8h_html_aba3528e9a45df22ae7c552652b4da699a4821ae27c57a62bd2e14ef264313cfa5"><div class="ttname"><a href="memu_8h.html#aba3528e9a45df22ae7c552652b4da699a4821ae27c57a62bd2e14ef264313cfa5">BifDirectRead1</a></div><div class="ttdef"><b>Definition:</b> memu.h:340</div></div>
<div class="ttc" id="memu__tb_8cpp_html_aa4525f6ec073780781203c3cba6fbdc5"><div class="ttname"><a href="memu__tb_8cpp.html#aa4525f6ec073780781203c3cba6fbdc5">wp_adr</a></div><div class="ttdeci">sc_signal&lt; TWord &gt; wp_adr[CFG_MEMU_WPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:85</div></div>
<div class="ttc" id="struct_s_cache_tag_html"><div class="ttname"><a href="struct_s_cache_tag.html">SCacheTag</a></div><div class="ttdef"><b>Definition:</b> memu.h:203</div></div>
<div class="ttc" id="memu__tb_8cpp_html_a40a8a106eda652dc8378727a16f5c193"><div class="ttname"><a href="memu__tb_8cpp.html#a40a8a106eda652dc8378727a16f5c193">rp_bsel</a></div><div class="ttdeci">sc_signal&lt; sc_uint&lt; 4 &gt; &gt; rp_bsel[CFG_MEMU_RPORTS]</div><div class="ttdef"><b>Definition:</b> memu_tb.cpp:74</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
