<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Register Primitives</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part27.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part29.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark29">&zwnj;</a>Register Primitives<a name="bookmark104">&zwnj;</a></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part29.htm">ACX_DFF (Positive Clock Edge D-Type Register)</a><a class="toc1" href="part30.htm">Instantiation Templates</a><a class="toc2" href="part31.htm">Verilog</a><a class="toc2" href="part32.htm">VHDL</a><a class="toc0" href="part33.htm">ACX_DFFE (Positive Clock Edge D-Type Register with Clock Enable)</a><a class="toc1" href="part34.htm">Instantiation Templates</a><a class="toc2" href="part35.htm">Verilog</a><a class="toc2" href="part36.htm">VHDL</a><a class="toc0" href="part37.htm">ACX_DFFER (Positive Clock Edge D-Type Register with Clock Enable and Asynchronous/Synchronous Reset)</a><a class="toc1" href="part38.htm">Instantiation Templates</a><a class="toc2" href="part39.htm">Verilog</a><a class="toc2" href="part40.htm">VHDL</a><a class="toc0" href="part41.htm">ACX_DFFES (Positive Clock Edge D-Type Register with Clock Enable and Asynchronous/Synchronous Set)</a><a class="toc1" href="part42.htm">Instantiation Templates</a><a class="toc2" href="part43.htm">Verilog</a><a class="toc2" href="part44.htm">VHDL</a><a class="toc0" href="part45.htm">ACX_DFFN (Negative Clock Edge D-Type Register)</a><a class="toc1" href="part46.htm">Instantiation Templates</a><a class="toc2" href="part47.htm">Verilog</a><a class="toc2" href="part48.htm">VHDL</a><a class="toc0" href="part49.htm">ACX_DFFNER (Negative Clock Edge D-Type Register with Clock Enable and Asynchronous/Synchronous Reset)</a><a class="toc1" href="part50.htm">Instantiation Templates</a><a class="toc2" href="part51.htm">Verilog</a><a class="toc2" href="part52.htm">VHDL</a><a class="toc0" href="part53.htm">ACX_DFFNES (Negative Clock Edge D-Type Register with Clock Enable and Asynchronous/Synchronous Set)</a><a class="toc1" href="part54.htm">Instantiation Templates</a><a class="toc2" href="part55.htm">Verilog</a><a class="toc2" href="part56.htm">VHDL</a><a class="toc0" href="part57.htm">ACX_DFFNR (Negative Clock Edge D-Type Register with Asynchronous Reset)</a><a class="toc1" href="part58.htm">Instantiation Templates</a><a class="toc2" href="part59.htm">Verilog</a><a class="toc2" href="part60.htm">VHDL</a><a class="toc0" href="part61.htm">ACX_DFFNS (Negative Clock Edge D-Type Register with Asynchronous Set)</a><a class="toc1" href="part62.htm">Instantiation Templates</a><a class="toc2" href="part63.htm">Verilog</a><a class="toc2" href="part64.htm">VHDL</a><a class="toc0" href="part65.htm">ACX_DFFR (Positive Clock Edge D-Type Register with Asynchronous Reset)</a><a class="toc1" href="part66.htm">Instantiation Templates</a><a class="toc2" href="part67.htm">Verilog</a><a class="toc2" href="part68.htm">VHDL</a><a class="toc0" href="part69.htm">ACX_DFFS (Positive Clock Edge D-Type Register with Asynchronous Set)</a><a class="toc1" href="part70.htm">Instantiation Template</a><a class="toc2" href="part71.htm">Verilog</a><a class="toc2" href="part72.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part27.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part29.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
