[13:22:38.377] <TB2>     INFO: *** Welcome to pxar ***
[13:22:38.377] <TB2>     INFO: *** Today: 2016/08/03
[13:22:38.384] <TB2>     INFO: *** Version: b2a7-dirty
[13:22:38.384] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C15.dat
[13:22:38.385] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:22:38.385] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//defaultMaskFile.dat
[13:22:38.385] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters_C15.dat
[13:22:38.459] <TB2>     INFO:         clk: 4
[13:22:38.460] <TB2>     INFO:         ctr: 4
[13:22:38.460] <TB2>     INFO:         sda: 19
[13:22:38.460] <TB2>     INFO:         tin: 9
[13:22:38.460] <TB2>     INFO:         level: 15
[13:22:38.460] <TB2>     INFO:         triggerdelay: 0
[13:22:38.460] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:22:38.460] <TB2>     INFO: Log level: DEBUG
[13:22:38.466] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:22:38.473] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:22:38.477] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:22:38.479] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:22:40.032] <TB2>     INFO: DUT info: 
[13:22:40.032] <TB2>     INFO: The DUT currently contains the following objects:
[13:22:40.032] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:22:40.032] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:22:40.032] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:22:40.032] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:22:40.032] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:22:40.032] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:22:40.033] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:22:40.034] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:22:40.037] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32174080
[13:22:40.037] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1b2c8d0
[13:22:40.037] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1901770
[13:22:40.037] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fe5a5d94010
[13:22:40.037] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fe5abfff510
[13:22:40.037] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32239616 fPxarMemory = 0x7fe5a5d94010
[13:22:40.039] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[13:22:40.041] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[13:22:40.041] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[13:22:40.041] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:22:40.442] <TB2>     INFO: enter 'restricted' command line mode
[13:22:40.442] <TB2>     INFO: enter test to run
[13:22:40.442] <TB2>     INFO:   test: FPIXTest no parameter change
[13:22:40.442] <TB2>     INFO:   running: fpixtest
[13:22:40.442] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:22:40.445] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:22:40.445] <TB2>     INFO: ######################################################################
[13:22:40.445] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:22:40.445] <TB2>     INFO: ######################################################################
[13:22:40.448] <TB2>     INFO: ######################################################################
[13:22:40.448] <TB2>     INFO: PixTestPretest::doTest()
[13:22:40.448] <TB2>     INFO: ######################################################################
[13:22:40.451] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:40.451] <TB2>     INFO:    PixTestPretest::programROC() 
[13:22:40.451] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:58.469] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:22:58.469] <TB2>     INFO: IA differences per ROC:  18.5 18.5 19.3 18.5 19.3 18.5 20.1 19.3 19.3 18.5 21.7 20.9 19.3 19.3 19.3 18.5
[13:22:58.539] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:58.539] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:22:58.539] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:59.792] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:23:00.293] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:23:00.795] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:23:01.297] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:23:01.799] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:23:02.300] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:23:02.802] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:23:03.304] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:23:03.805] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:23:04.307] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:23:04.809] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:23:05.311] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:23:05.812] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:23:06.314] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:23:06.816] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:23:07.318] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:23:07.571] <TB2>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 2.4 2.4 1.6 2.4 2.4 
[13:23:07.571] <TB2>     INFO: Test took 9035 ms.
[13:23:07.571] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:23:07.601] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:07.601] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:23:07.601] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:07.703] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:23:07.805] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[13:23:07.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[13:23:08.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[13:23:08.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[13:23:08.209] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[13:23:08.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[13:23:08.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[13:23:08.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[13:23:08.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[13:23:08.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[13:23:08.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 25.4688 mA
[13:23:08.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 23.0687 mA
[13:23:09.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  82 Ia 24.6688 mA
[13:23:09.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  79 Ia 23.8687 mA
[13:23:09.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[13:23:09.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  75 Ia 23.8687 mA
[13:23:09.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[13:23:09.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.6688 mA
[13:23:09.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 23.0687 mA
[13:23:09.725] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 25.4688 mA
[13:23:09.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  73 Ia 23.0687 mA
[13:23:09.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 24.6688 mA
[13:23:10.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  76 Ia 23.8687 mA
[13:23:10.129] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[13:23:10.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 25.4688 mA
[13:23:10.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  70 Ia 23.8687 mA
[13:23:10.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.4688 mA
[13:23:10.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  70 Ia 23.8687 mA
[13:23:10.635] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[13:23:10.736] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[13:23:10.838] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[13:23:10.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:23:11.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 23.8687 mA
[13:23:11.067] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[13:23:11.067] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  75
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  76
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  70
[13:23:11.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  70
[13:23:11.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[13:23:11.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:23:11.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[13:23:11.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  84
[13:23:12.897] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 377 mA = 23.5625 mA/ROC
[13:23:12.898] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[13:23:12.932] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:12.932] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:23:12.932] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:13.070] <TB2>     INFO: Expecting 231680 events.
[13:23:21.166] <TB2>     INFO: 231680 events read in total (7379ms).
[13:23:21.321] <TB2>     INFO: Test took 8386ms.
[13:23:21.521] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 84 and Delta(CalDel) = 59
[13:23:21.526] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 88 and Delta(CalDel) = 58
[13:23:21.530] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 66 and Delta(CalDel) = 62
[13:23:21.533] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:23:21.537] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:23:21.545] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:23:21.549] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:23:21.553] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 85 and Delta(CalDel) = 59
[13:23:21.557] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 70 and Delta(CalDel) = 58
[13:23:21.561] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 63
[13:23:21.564] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 109 and Delta(CalDel) = 59
[13:23:21.568] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 83 and Delta(CalDel) = 64
[13:23:21.572] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 80 and Delta(CalDel) = 61
[13:23:21.576] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 75 and Delta(CalDel) = 58
[13:23:21.579] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:23:21.583] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 81 and Delta(CalDel) = 64
[13:23:21.629] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:23:21.661] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:21.661] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:23:21.661] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:21.799] <TB2>     INFO: Expecting 231680 events.
[13:23:29.891] <TB2>     INFO: 231680 events read in total (7377ms).
[13:23:29.895] <TB2>     INFO: Test took 8228ms.
[13:23:29.918] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[13:23:30.238] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29
[13:23:30.242] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:23:30.245] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 30.5
[13:23:30.248] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[13:23:30.252] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:23:30.256] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:23:30.259] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[13:23:30.262] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[13:23:30.266] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:23:30.269] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:23:30.272] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[13:23:30.276] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:23:30.280] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[13:23:30.283] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:23:30.287] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32
[13:23:30.324] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:23:30.324] <TB2>     INFO: CalDel:      128   130   142   152   148   135   143   130   132   144   127   156   135   128   114   147
[13:23:30.324] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    52    51    51    51    52    51    51    51    51    51
[13:23:30.328] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C0.dat
[13:23:30.328] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C1.dat
[13:23:30.329] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C2.dat
[13:23:30.329] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C3.dat
[13:23:30.329] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C4.dat
[13:23:30.329] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C5.dat
[13:23:30.329] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C6.dat
[13:23:30.329] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C7.dat
[13:23:30.329] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C8.dat
[13:23:30.329] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C9.dat
[13:23:30.330] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C10.dat
[13:23:30.330] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C11.dat
[13:23:30.330] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C12.dat
[13:23:30.330] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C13.dat
[13:23:30.330] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C14.dat
[13:23:30.330] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C15.dat
[13:23:30.330] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:23:30.330] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:23:30.330] <TB2>     INFO: PixTestPretest::doTest() done, duration: 49 seconds
[13:23:30.330] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:23:30.414] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:23:30.414] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:23:30.415] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:23:30.415] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:23:30.417] <TB2>     INFO: ######################################################################
[13:23:30.417] <TB2>     INFO: PixTestTiming::doTest()
[13:23:30.417] <TB2>     INFO: ######################################################################
[13:23:30.417] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:30.417] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:23:30.417] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:30.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:23:32.316] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:23:34.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:23:47.689] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:23:49.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:23:52.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:23:54.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:23:56.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:23:59.053] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:24:01.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:24:03.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:24:05.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:24:08.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:24:10.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:24:12.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:24:14.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:24:17.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:24:18.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:24:20.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:24:21.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:24:23.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:24:24.836] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:24:26.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:24:27.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:24:29.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:24:30.916] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:24:32.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:24:33.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:24:35.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:24:36.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:24:38.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:24:40.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:24:41.559] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:24:43.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:24:44.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:24:46.118] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:24:47.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:24:49.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:24:50.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:24:52.201] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:24:53.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:24:55.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:24:58.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:25:00.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:25:02.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:25:05.088] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:25:07.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:25:09.635] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:25:11.907] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:25:14.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:25:16.454] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:25:18.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:25:20.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:25:23.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:25:25.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:25:27.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:25:30.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:25:32.367] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:25:34.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:25:36.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:25:39.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:25:41.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:25:43.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:25:46.008] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:25:48.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:25:50.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:25:52.826] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:25:55.099] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:25:57.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:25:59.645] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:26:01.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:26:03.646] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:26:05.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:26:08.191] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:26:10.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:26:12.741] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:26:15.013] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:26:17.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:26:19.561] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:26:21.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:26:24.106] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:26:28.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:26:29.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:26:31.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:26:32.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:26:34.336] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:26:35.855] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:26:37.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:26:38.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:26:40.413] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:26:41.932] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:26:43.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:26:44.975] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:26:46.494] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:26:48.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:26:49.534] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:26:51.053] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:26:52.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:26:54.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:26:55.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:26:57.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:26:58.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:27:00.173] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:27:01.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:27:03.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:27:05.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:27:07.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:27:10.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:27:12.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:27:14.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:27:16.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:27:19.130] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:27:21.403] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:27:23.676] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:27:25.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:27:28.222] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:27:30.495] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:27:32.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:27:35.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:27:37.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:27:39.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:27:41.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:27:44.135] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:27:46.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:27:48.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:27:50.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:27:53.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:27:55.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:27:58.159] <TB2>     INFO: TBM Phase Settings: 204
[13:27:58.159] <TB2>     INFO: 400MHz Phase: 3
[13:27:58.159] <TB2>     INFO: 160MHz Phase: 6
[13:27:58.159] <TB2>     INFO: Functional Phase Area: 3
[13:27:58.162] <TB2>     INFO: Test took 267745 ms.
[13:27:58.162] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:27:58.162] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:58.162] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:27:58.162] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:58.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:27:59.304] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:28:00.824] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:28:02.344] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:28:03.863] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:28:05.383] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:28:06.903] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:28:08.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:28:09.943] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:28:11.463] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:28:13.736] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:28:16.011] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:28:18.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:28:20.559] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:28:22.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:28:24.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:28:25.875] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:28:27.395] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:28:29.669] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:28:31.942] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:28:34.214] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:28:36.487] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:28:38.761] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:28:40.281] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:28:41.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:28:43.321] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:28:45.594] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:28:47.867] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:28:50.141] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:28:52.414] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:28:54.687] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:28:56.206] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:28:57.725] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:28:59.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:29:01.518] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:29:03.792] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:29:06.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:29:08.339] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:29:10.613] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:29:12.132] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:29:13.652] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:29:15.172] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:29:17.446] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:29:19.720] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:29:21.993] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:29:24.267] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:29:26.543] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:29:28.062] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:29:29.582] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:29:31.102] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:29:33.376] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:29:35.649] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:29:37.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:29:40.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:29:42.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:29:43.989] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:29:45.510] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:29:47.029] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:29:48.549] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:29:50.068] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:29:51.588] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:29:53.108] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:29:54.627] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:29:56.148] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:29:58.050] <TB2>     INFO: ROC Delay Settings: 219
[13:29:58.050] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:29:58.050] <TB2>     INFO: ROC Port 0 Delay: 3
[13:29:58.050] <TB2>     INFO: ROC Port 1 Delay: 3
[13:29:58.050] <TB2>     INFO: Functional ROC Area: 5
[13:29:58.053] <TB2>     INFO: Test took 119891 ms.
[13:29:58.053] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:29:58.053] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:58.053] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:29:58.053] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:59.192] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 480b 480b 480b 480b 480b 480b 480a 480b e062 c000 a101 8000 4808 4808 4809 4809 4808 4808 4809 4808 e062 c000 
[13:29:59.192] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4808 4808 4808 4808 4808 4808 4808 4808 e022 c000 a102 8040 4808 4809 4808 4808 4808 4809 4808 4808 e022 c000 
[13:29:59.192] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4808 4808 4808 4808 4809 4809 4809 4809 e022 c000 a103 80b1 4808 4808 4808 4808 4808 4808 4808 4808 e022 c000 
[13:29:59.192] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:30:13.460] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:13.461] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:30:27.702] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:27.702] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:30:41.960] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:41.960] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:30:56.184] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:56.184] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:31:10.487] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:10.487] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:31:24.695] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:24.695] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:31:38.875] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:38.875] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:31:53.071] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:53.071] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:32:07.222] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:07.222] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:32:21.376] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:21.758] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:21.772] <TB2>     INFO: Decoding statistics:
[13:32:21.772] <TB2>     INFO:   General information:
[13:32:21.772] <TB2>     INFO: 	 16bit words read:         240000000
[13:32:21.772] <TB2>     INFO: 	 valid events total:       20000000
[13:32:21.772] <TB2>     INFO: 	 empty events:             20000000
[13:32:21.772] <TB2>     INFO: 	 valid events with pixels: 0
[13:32:21.772] <TB2>     INFO: 	 valid pixel hits:         0
[13:32:21.772] <TB2>     INFO:   Event errors: 	           0
[13:32:21.772] <TB2>     INFO: 	 start marker:             0
[13:32:21.772] <TB2>     INFO: 	 stop marker:              0
[13:32:21.772] <TB2>     INFO: 	 overflow:                 0
[13:32:21.772] <TB2>     INFO: 	 invalid 5bit words:       0
[13:32:21.772] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:32:21.772] <TB2>     INFO:   TBM errors: 		           0
[13:32:21.773] <TB2>     INFO: 	 flawed TBM headers:       0
[13:32:21.773] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:32:21.773] <TB2>     INFO: 	 event ID mismatches:      0
[13:32:21.773] <TB2>     INFO:   ROC errors: 		           0
[13:32:21.773] <TB2>     INFO: 	 missing ROC header(s):    0
[13:32:21.773] <TB2>     INFO: 	 misplaced readback start: 0
[13:32:21.773] <TB2>     INFO:   Pixel decoding errors:	   0
[13:32:21.773] <TB2>     INFO: 	 pixel data incomplete:    0
[13:32:21.773] <TB2>     INFO: 	 pixel address:            0
[13:32:21.773] <TB2>     INFO: 	 pulse height fill bit:    0
[13:32:21.773] <TB2>     INFO: 	 buffer corruption:        0
[13:32:21.773] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:21.773] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:32:21.773] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:21.773] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:21.773] <TB2>     INFO:    Read back bit status: 1
[13:32:21.773] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:21.773] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:21.773] <TB2>     INFO:    Timings are good!
[13:32:21.773] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:21.773] <TB2>     INFO: Test took 143720 ms.
[13:32:21.773] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:32:21.773] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:32:21.773] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:32:21.773] <TB2>     INFO: PixTestTiming::doTest took 531358 ms.
[13:32:21.773] <TB2>     INFO: PixTestTiming::doTest() done
[13:32:21.773] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:32:21.773] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:32:21.774] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:32:21.774] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:32:21.774] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:32:21.785] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:32:21.785] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:32:22.126] <TB2>     INFO: ######################################################################
[13:32:22.126] <TB2>     INFO: PixTestAlive::doTest()
[13:32:22.126] <TB2>     INFO: ######################################################################
[13:32:22.129] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:22.129] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:32:22.129] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:22.130] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:32:22.474] <TB2>     INFO: Expecting 41600 events.
[13:32:26.552] <TB2>     INFO: 41600 events read in total (3363ms).
[13:32:26.553] <TB2>     INFO: Test took 4423ms.
[13:32:26.561] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:26.561] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:32:26.561] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:32:26.937] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:32:26.937] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    3    1    0    0    0    0    0    0
[13:32:26.937] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    3    1    0    0    0    0    0    0
[13:32:26.942] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:26.942] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:32:26.942] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:26.943] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:32:27.289] <TB2>     INFO: Expecting 41600 events.
[13:32:30.257] <TB2>     INFO: 41600 events read in total (2253ms).
[13:32:30.257] <TB2>     INFO: Test took 3314ms.
[13:32:30.257] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:30.257] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:32:30.257] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:32:30.258] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:32:30.665] <TB2>     INFO: PixTestAlive::maskTest() done
[13:32:30.665] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:32:30.668] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:30.668] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:32:30.668] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:30.669] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:32:31.016] <TB2>     INFO: Expecting 41600 events.
[13:32:35.118] <TB2>     INFO: 41600 events read in total (3388ms).
[13:32:35.119] <TB2>     INFO: Test took 4450ms.
[13:32:35.127] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:35.127] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:32:35.127] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:32:35.505] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:32:35.505] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:32:35.505] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:32:35.505] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:32:35.513] <TB2>     INFO: ######################################################################
[13:32:35.513] <TB2>     INFO: PixTestTrim::doTest()
[13:32:35.513] <TB2>     INFO: ######################################################################
[13:32:35.516] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:35.516] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:32:35.516] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:35.593] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:32:35.593] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:32:35.606] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:35.606] <TB2>     INFO:     run 1 of 1
[13:32:35.606] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:35.950] <TB2>     INFO: Expecting 5025280 events.
[13:33:21.489] <TB2>     INFO: 1421352 events read in total (44824ms).
[13:34:06.089] <TB2>     INFO: 2826576 events read in total (89424ms).
[13:34:50.741] <TB2>     INFO: 4243200 events read in total (134076ms).
[13:35:15.408] <TB2>     INFO: 5025280 events read in total (158743ms).
[13:35:15.449] <TB2>     INFO: Test took 159843ms.
[13:35:15.505] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:15.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:16.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:18.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:19.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:20.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:22.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:23.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:24.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:25.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:27.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:28.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:29.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:31.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:32.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:33.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:35.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:36.456] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230187008
[13:35:36.459] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2209 minThrLimit = 82.1763 minThrNLimit = 103.682 -> result = 82.2209 -> 82
[13:35:36.460] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1634 minThrLimit = 89.0274 minThrNLimit = 108.144 -> result = 89.1634 -> 89
[13:35:36.460] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6194 minThrLimit = 83.5898 minThrNLimit = 102.128 -> result = 83.6194 -> 83
[13:35:36.460] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.0905 minThrLimit = 75.9773 minThrNLimit = 97.4145 -> result = 76.0905 -> 76
[13:35:36.461] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0014 minThrLimit = 92.9977 minThrNLimit = 111.372 -> result = 93.0014 -> 93
[13:35:36.461] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3644 minThrLimit = 90.363 minThrNLimit = 108.04 -> result = 90.3644 -> 90
[13:35:36.462] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8596 minThrLimit = 98.8551 minThrNLimit = 118.839 -> result = 98.8596 -> 98
[13:35:36.462] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8373 minThrLimit = 95.834 minThrNLimit = 116.189 -> result = 95.8373 -> 95
[13:35:36.462] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.3026 minThrLimit = 84.2539 minThrNLimit = 106.846 -> result = 84.3026 -> 84
[13:35:36.463] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.435 minThrLimit = 88.3695 minThrNLimit = 105.422 -> result = 88.435 -> 88
[13:35:36.463] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.672 minThrLimit = 103.605 minThrNLimit = 127.228 -> result = 103.672 -> 103
[13:35:36.464] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3533 minThrLimit = 90.3491 minThrNLimit = 110.429 -> result = 90.3533 -> 90
[13:35:36.464] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4533 minThrLimit = 87.4101 minThrNLimit = 110.09 -> result = 87.4533 -> 87
[13:35:36.464] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.6757 minThrLimit = 76.6101 minThrNLimit = 104.652 -> result = 76.6757 -> 76
[13:35:36.465] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8587 minThrLimit = 97.8533 minThrNLimit = 123.826 -> result = 97.8587 -> 97
[13:35:36.465] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.57 minThrLimit = 90.5554 minThrNLimit = 108.91 -> result = 90.57 -> 90
[13:35:36.465] <TB2>     INFO: ROC 0 VthrComp = 82
[13:35:36.465] <TB2>     INFO: ROC 1 VthrComp = 89
[13:35:36.466] <TB2>     INFO: ROC 2 VthrComp = 83
[13:35:36.466] <TB2>     INFO: ROC 3 VthrComp = 76
[13:35:36.466] <TB2>     INFO: ROC 4 VthrComp = 93
[13:35:36.466] <TB2>     INFO: ROC 5 VthrComp = 90
[13:35:36.466] <TB2>     INFO: ROC 6 VthrComp = 98
[13:35:36.466] <TB2>     INFO: ROC 7 VthrComp = 95
[13:35:36.466] <TB2>     INFO: ROC 8 VthrComp = 84
[13:35:36.466] <TB2>     INFO: ROC 9 VthrComp = 88
[13:35:36.466] <TB2>     INFO: ROC 10 VthrComp = 103
[13:35:36.466] <TB2>     INFO: ROC 11 VthrComp = 90
[13:35:36.467] <TB2>     INFO: ROC 12 VthrComp = 87
[13:35:36.467] <TB2>     INFO: ROC 13 VthrComp = 76
[13:35:36.467] <TB2>     INFO: ROC 14 VthrComp = 97
[13:35:36.467] <TB2>     INFO: ROC 15 VthrComp = 90
[13:35:36.468] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:35:36.468] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:35:36.480] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:36.480] <TB2>     INFO:     run 1 of 1
[13:35:36.480] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:36.823] <TB2>     INFO: Expecting 5025280 events.
[13:36:12.809] <TB2>     INFO: 887296 events read in total (35271ms).
[13:36:47.178] <TB2>     INFO: 1772760 events read in total (69640ms).
[13:37:22.762] <TB2>     INFO: 2658504 events read in total (105225ms).
[13:37:58.135] <TB2>     INFO: 3535312 events read in total (140597ms).
[13:38:33.594] <TB2>     INFO: 4408520 events read in total (176056ms).
[13:38:58.754] <TB2>     INFO: 5025280 events read in total (201216ms).
[13:38:58.822] <TB2>     INFO: Test took 202341ms.
[13:38:58.986] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:59.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:00.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:02.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:04.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:05.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:07.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:08.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:10.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:11.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:13.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:15.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:16.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:18.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:19.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:21.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:23.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:24.668] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429060096
[13:39:24.671] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.7183 for pixel 30/27 mean/min/max = 44.7921/31.855/57.7292
[13:39:24.671] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.2448 for pixel 14/3 mean/min/max = 46.8079/33.3169/60.2989
[13:39:24.671] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.5111 for pixel 21/79 mean/min/max = 44.7738/32.8767/56.6709
[13:39:24.672] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.5623 for pixel 8/11 mean/min/max = 45.9986/35.3955/56.6017
[13:39:24.672] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 63.7528 for pixel 0/5 mean/min/max = 47.689/31.6085/63.7695
[13:39:24.672] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.389 for pixel 25/2 mean/min/max = 46.9159/33.2819/60.55
[13:39:24.673] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 65.783 for pixel 0/12 mean/min/max = 48.9686/32.0293/65.9079
[13:39:24.673] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.5378 for pixel 22/23 mean/min/max = 45.2744/32.9505/57.5983
[13:39:24.673] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4673 for pixel 20/12 mean/min/max = 44.5053/31.3088/57.7018
[13:39:24.674] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.7864 for pixel 11/2 mean/min/max = 48.231/33.6307/62.8314
[13:39:24.674] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.7135 for pixel 51/6 mean/min/max = 45.9381/33.014/58.8622
[13:39:24.674] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.0658 for pixel 1/5 mean/min/max = 46.6054/33.1373/60.0735
[13:39:24.675] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.1013 for pixel 51/5 mean/min/max = 44.1268/32.1032/56.1505
[13:39:24.675] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.8505 for pixel 10/0 mean/min/max = 45.449/35.9936/54.9044
[13:39:24.675] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3618 for pixel 0/27 mean/min/max = 44.0294/32.4572/55.6015
[13:39:24.676] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.4167 for pixel 22/71 mean/min/max = 45.4573/34.3655/56.549
[13:39:24.676] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:39:24.808] <TB2>     INFO: Expecting 411648 events.
[13:39:32.556] <TB2>     INFO: 411648 events read in total (7033ms).
[13:39:32.562] <TB2>     INFO: Expecting 411648 events.
[13:39:40.204] <TB2>     INFO: 411648 events read in total (6977ms).
[13:39:40.212] <TB2>     INFO: Expecting 411648 events.
[13:39:47.791] <TB2>     INFO: 411648 events read in total (6916ms).
[13:39:47.802] <TB2>     INFO: Expecting 411648 events.
[13:39:55.387] <TB2>     INFO: 411648 events read in total (6924ms).
[13:39:55.399] <TB2>     INFO: Expecting 411648 events.
[13:40:03.038] <TB2>     INFO: 411648 events read in total (6976ms).
[13:40:03.053] <TB2>     INFO: Expecting 411648 events.
[13:40:10.649] <TB2>     INFO: 411648 events read in total (6936ms).
[13:40:10.666] <TB2>     INFO: Expecting 411648 events.
[13:40:18.289] <TB2>     INFO: 411648 events read in total (6966ms).
[13:40:18.308] <TB2>     INFO: Expecting 411648 events.
[13:40:25.768] <TB2>     INFO: 411648 events read in total (6805ms).
[13:40:25.790] <TB2>     INFO: Expecting 411648 events.
[13:40:33.276] <TB2>     INFO: 411648 events read in total (6837ms).
[13:40:33.302] <TB2>     INFO: Expecting 411648 events.
[13:40:40.724] <TB2>     INFO: 411648 events read in total (6776ms).
[13:40:40.750] <TB2>     INFO: Expecting 411648 events.
[13:40:48.282] <TB2>     INFO: 411648 events read in total (6878ms).
[13:40:48.310] <TB2>     INFO: Expecting 411648 events.
[13:40:55.931] <TB2>     INFO: 411648 events read in total (6977ms).
[13:40:55.962] <TB2>     INFO: Expecting 411648 events.
[13:41:03.572] <TB2>     INFO: 411648 events read in total (6968ms).
[13:41:03.605] <TB2>     INFO: Expecting 411648 events.
[13:41:11.285] <TB2>     INFO: 411648 events read in total (7040ms).
[13:41:11.322] <TB2>     INFO: Expecting 411648 events.
[13:41:18.906] <TB2>     INFO: 411648 events read in total (6954ms).
[13:41:18.946] <TB2>     INFO: Expecting 411648 events.
[13:41:26.535] <TB2>     INFO: 411648 events read in total (6956ms).
[13:41:26.576] <TB2>     INFO: Test took 121900ms.
[13:41:27.067] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.521 < 35 for itrim+1 = 98; old thr = 34.8169 ... break
[13:41:27.096] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0727 < 35 for itrim = 104; old thr = 34.1122 ... break
[13:41:27.126] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1192 < 35 for itrim = 103; old thr = 34.4457 ... break
[13:41:27.156] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1604 < 35 for itrim = 89; old thr = 34.1544 ... break
[13:41:27.177] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1887 < 35 for itrim = 108; old thr = 34.2681 ... break
[13:41:27.203] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0023 < 35 for itrim = 101; old thr = 33.9568 ... break
[13:41:27.226] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9844 < 35 for itrim = 121; old thr = 33.6737 ... break
[13:41:27.261] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1507 < 35 for itrim = 106; old thr = 34.1492 ... break
[13:41:27.301] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4685 < 35 for itrim = 102; old thr = 34.22 ... break
[13:41:27.321] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3243 < 35 for itrim = 101; old thr = 34.3336 ... break
[13:41:27.349] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1774 < 35 for itrim = 98; old thr = 34.3381 ... break
[13:41:27.377] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0404 < 35 for itrim = 105; old thr = 34.5514 ... break
[13:41:27.411] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4223 < 35 for itrim = 88; old thr = 34.4039 ... break
[13:41:27.457] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1608 < 35 for itrim+1 = 97; old thr = 34.9164 ... break
[13:41:27.488] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1715 < 35 for itrim = 94; old thr = 34.6683 ... break
[13:41:27.515] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3128 < 35 for itrim = 92; old thr = 34.2166 ... break
[13:41:27.591] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:41:27.602] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:27.602] <TB2>     INFO:     run 1 of 1
[13:41:27.602] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:27.946] <TB2>     INFO: Expecting 5025280 events.
[13:42:03.842] <TB2>     INFO: 871728 events read in total (35182ms).
[13:42:39.195] <TB2>     INFO: 1741744 events read in total (70535ms).
[13:43:14.505] <TB2>     INFO: 2612824 events read in total (105845ms).
[13:43:49.717] <TB2>     INFO: 3472992 events read in total (141057ms).
[13:44:24.891] <TB2>     INFO: 4329304 events read in total (176231ms).
[13:44:53.625] <TB2>     INFO: 5025280 events read in total (204965ms).
[13:44:53.700] <TB2>     INFO: Test took 206098ms.
[13:44:53.874] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:54.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:55.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:57.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:58.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:00.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:01.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:03.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:05.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:06.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:08.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:09.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:11.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:13.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:14.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:16.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:17.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:19.184] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 413966336
[13:45:19.185] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.709398 .. 104.970452
[13:45:19.261] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 114 (-1/-1) hits flags = 528 (plus default)
[13:45:19.271] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:19.271] <TB2>     INFO:     run 1 of 1
[13:45:19.271] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:19.615] <TB2>     INFO: Expecting 3594240 events.
[13:45:56.224] <TB2>     INFO: 901824 events read in total (35894ms).
[13:46:30.575] <TB2>     INFO: 1805168 events read in total (70245ms).
[13:47:06.690] <TB2>     INFO: 2704856 events read in total (106360ms).
[13:47:42.400] <TB2>     INFO: 3594240 events read in total (142070ms).
[13:47:42.459] <TB2>     INFO: Test took 143188ms.
[13:47:42.577] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:42.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:44.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:45.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:47.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:48.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:49.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:51.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:52.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:54.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:55.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:56.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:58.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:59.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:01.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:02.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:03.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:05.341] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389279744
[13:48:05.422] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.405596 .. 88.077252
[13:48:05.496] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 98 (-1/-1) hits flags = 528 (plus default)
[13:48:05.506] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:05.506] <TB2>     INFO:     run 1 of 1
[13:48:05.506] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:05.849] <TB2>     INFO: Expecting 3061760 events.
[13:48:42.965] <TB2>     INFO: 926992 events read in total (36402ms).
[13:49:17.221] <TB2>     INFO: 1853752 events read in total (70657ms).
[13:49:53.558] <TB2>     INFO: 2779792 events read in total (106994ms).
[13:50:05.013] <TB2>     INFO: 3061760 events read in total (118449ms).
[13:50:05.054] <TB2>     INFO: Test took 119548ms.
[13:50:05.150] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:05.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:06.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:07.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:09.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:10.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:11.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:13.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:14.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:15.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:17.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:18.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:19.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:21.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:22.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:23.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:25.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:26.323] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374898688
[13:50:26.404] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.128471 .. 79.205147
[13:50:26.480] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 89 (-1/-1) hits flags = 528 (plus default)
[13:50:26.491] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:26.491] <TB2>     INFO:     run 1 of 1
[13:50:26.491] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:26.838] <TB2>     INFO: Expecting 2562560 events.
[13:51:03.642] <TB2>     INFO: 916624 events read in total (36090ms).
[13:51:39.648] <TB2>     INFO: 1832432 events read in total (72096ms).
[13:52:08.580] <TB2>     INFO: 2562560 events read in total (101029ms).
[13:52:08.621] <TB2>     INFO: Test took 102131ms.
[13:52:08.704] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:08.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:10.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:11.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:12.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:13.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:15.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:16.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:17.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:18.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:20.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:21.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:22.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:23.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:25.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:26.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:27.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:28.915] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430583808
[13:52:28.999] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.687931 .. 79.205147
[13:52:29.074] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 89 (-1/-1) hits flags = 528 (plus default)
[13:52:29.083] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:29.083] <TB2>     INFO:     run 1 of 1
[13:52:29.084] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:29.426] <TB2>     INFO: Expecting 2496000 events.
[13:53:04.515] <TB2>     INFO: 905608 events read in total (34374ms).
[13:53:40.486] <TB2>     INFO: 1811200 events read in total (70345ms).
[13:54:07.982] <TB2>     INFO: 2496000 events read in total (97841ms).
[13:54:08.024] <TB2>     INFO: Test took 98940ms.
[13:54:08.109] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:08.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:09.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:10.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:12.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:13.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:14.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:15.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:17.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:18.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:19.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:20.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:22.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:23.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:24.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:25.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:27.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:28.326] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435630080
[13:54:28.408] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:54:28.408] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:54:28.420] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:28.420] <TB2>     INFO:     run 1 of 1
[13:54:28.420] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:28.763] <TB2>     INFO: Expecting 1364480 events.
[13:55:08.491] <TB2>     INFO: 1075712 events read in total (39013ms).
[13:55:19.357] <TB2>     INFO: 1364480 events read in total (49879ms).
[13:55:19.369] <TB2>     INFO: Test took 50949ms.
[13:55:19.402] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:19.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:20.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:21.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:22.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:23.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:24.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:25.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:26.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:27.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:28.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:29.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:30.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:30.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:31.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:32.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:33.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:34.860] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435658752
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C0.dat
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C1.dat
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C2.dat
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C3.dat
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C4.dat
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C5.dat
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C6.dat
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C7.dat
[13:55:34.895] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C8.dat
[13:55:34.896] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C9.dat
[13:55:34.896] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C10.dat
[13:55:34.896] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C11.dat
[13:55:34.896] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C12.dat
[13:55:34.896] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C13.dat
[13:55:34.896] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C14.dat
[13:55:34.896] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C15.dat
[13:55:34.896] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C0.dat
[13:55:34.904] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C1.dat
[13:55:34.911] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C2.dat
[13:55:34.918] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C3.dat
[13:55:34.925] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C4.dat
[13:55:34.932] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C5.dat
[13:55:34.939] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C6.dat
[13:55:34.945] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C7.dat
[13:55:34.952] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C8.dat
[13:55:34.959] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C9.dat
[13:55:34.966] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C10.dat
[13:55:34.973] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C11.dat
[13:55:34.979] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C12.dat
[13:55:34.986] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C13.dat
[13:55:34.993] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C14.dat
[13:55:34.000] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C15.dat
[13:55:35.007] <TB2>     INFO: PixTestTrim::trimTest() done
[13:55:35.007] <TB2>     INFO: vtrim:      98 104 103  89 108 101 121 106 102 101  98 105  88  97  94  92 
[13:55:35.007] <TB2>     INFO: vthrcomp:   82  89  83  76  93  90  98  95  84  88 103  90  87  76  97  90 
[13:55:35.007] <TB2>     INFO: vcal mean:  35.04  35.05  34.96  35.05  34.98  35.01  35.03  35.09  34.98  34.98  34.90  35.02  34.99  35.08  34.99  35.03 
[13:55:35.007] <TB2>     INFO: vcal RMS:    0.84   0.85   0.85   0.81   0.91   0.89   1.08   0.87   1.25   0.92   0.80   0.83   0.81   0.71   0.78   0.82 
[13:55:35.007] <TB2>     INFO: bits mean:   9.83   9.04   9.90   9.02   8.65   8.99   8.75   9.53   9.81   8.93   8.50   9.00   9.67   8.90   9.91   9.35 
[13:55:35.007] <TB2>     INFO: bits RMS:    2.63   2.61   2.50   2.44   2.94   2.66   2.69   2.56   2.58   2.55   2.98   2.64   2.75   2.36   2.57   2.46 
[13:55:35.017] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:35.017] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:55:35.017] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:35.019] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:55:35.019] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:55:35.031] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:35.031] <TB2>     INFO:     run 1 of 1
[13:55:35.031] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:35.374] <TB2>     INFO: Expecting 4160000 events.
[13:56:22.304] <TB2>     INFO: 1132475 events read in total (46216ms).
[13:57:08.272] <TB2>     INFO: 2255805 events read in total (92183ms).
[13:57:54.207] <TB2>     INFO: 3368635 events read in total (138118ms).
[13:58:26.701] <TB2>     INFO: 4160000 events read in total (170612ms).
[13:58:26.757] <TB2>     INFO: Test took 171726ms.
[13:58:26.883] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:27.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:29.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:30.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:32.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:34.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:36.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:38.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:40.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:42.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:44.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:45.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:47.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:49.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:51.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:53.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:55.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:57.201] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437174272
[13:58:57.202] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:58:57.275] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:58:57.275] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[13:58:57.286] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:57.286] <TB2>     INFO:     run 1 of 1
[13:58:57.286] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:57.630] <TB2>     INFO: Expecting 3619200 events.
[13:59:45.529] <TB2>     INFO: 1164835 events read in total (47184ms).
[14:00:32.375] <TB2>     INFO: 2316590 events read in total (94030ms).
[14:01:19.147] <TB2>     INFO: 3458030 events read in total (140802ms).
[14:01:25.941] <TB2>     INFO: 3619200 events read in total (147596ms).
[14:01:25.989] <TB2>     INFO: Test took 148703ms.
[14:01:26.091] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:26.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:28.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:29.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:31.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:33.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:35.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:37.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:38.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:40.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:42.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:43.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:45.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:47.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:49.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:50.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:52.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:54.280] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437174272
[14:01:54.281] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:01:54.355] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:01:54.355] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:01:54.366] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:54.366] <TB2>     INFO:     run 1 of 1
[14:01:54.366] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:54.713] <TB2>     INFO: Expecting 3348800 events.
[14:02:42.871] <TB2>     INFO: 1217150 events read in total (47442ms).
[14:03:30.678] <TB2>     INFO: 2414365 events read in total (95249ms).
[14:04:07.922] <TB2>     INFO: 3348800 events read in total (132493ms).
[14:04:07.963] <TB2>     INFO: Test took 133597ms.
[14:04:08.049] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:08.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:09.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:11.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:13.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:14.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:16.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:18.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:19.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:21.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:23.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:24.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:26.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:27.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:29.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:31.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:32.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:34.630] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437174272
[14:04:34.631] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:04:34.706] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:04:34.706] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:34.717] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:34.717] <TB2>     INFO:     run 1 of 1
[14:04:34.717] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:35.061] <TB2>     INFO: Expecting 3348800 events.
[14:05:21.638] <TB2>     INFO: 1216105 events read in total (45862ms).
[14:06:09.355] <TB2>     INFO: 2412715 events read in total (93579ms).
[14:06:46.917] <TB2>     INFO: 3348800 events read in total (131141ms).
[14:06:46.960] <TB2>     INFO: Test took 132243ms.
[14:06:47.046] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:47.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:48.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:50.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:52.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:53.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:55.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:57.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:58.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:00.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:02.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:03.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:05.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:06.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:08.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:10.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:11.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:13.594] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437174272
[14:07:13.595] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:07:13.669] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:07:13.669] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:13.680] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:13.680] <TB2>     INFO:     run 1 of 1
[14:07:13.680] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:14.023] <TB2>     INFO: Expecting 3348800 events.
[14:08:02.199] <TB2>     INFO: 1215050 events read in total (47461ms).
[14:08:50.210] <TB2>     INFO: 2411655 events read in total (95472ms).
[14:09:27.726] <TB2>     INFO: 3348800 events read in total (132988ms).
[14:09:27.766] <TB2>     INFO: Test took 134086ms.
[14:09:27.852] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:28.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:29.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:31.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:33.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:34.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:36.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:38.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:39.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:41.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:43.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:44.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:46.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:48.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:49.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:51.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:53.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:54.743] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437174272
[14:09:54.744] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.39319, thr difference RMS: 1.25179
[14:09:54.745] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.03359, thr difference RMS: 1.62756
[14:09:54.745] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.97798, thr difference RMS: 1.39733
[14:09:54.745] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.89188, thr difference RMS: 1.27159
[14:09:54.746] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.59869, thr difference RMS: 1.69948
[14:09:54.746] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.93278, thr difference RMS: 1.72694
[14:09:54.746] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.7209, thr difference RMS: 1.31044
[14:09:54.746] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.97421, thr difference RMS: 1.64446
[14:09:54.746] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.82894, thr difference RMS: 1.28994
[14:09:54.747] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.74598, thr difference RMS: 1.626
[14:09:54.747] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.5044, thr difference RMS: 1.2022
[14:09:54.747] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.61709, thr difference RMS: 1.49999
[14:09:54.747] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.57109, thr difference RMS: 1.38343
[14:09:54.747] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.96511, thr difference RMS: 1.35366
[14:09:54.748] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.66445, thr difference RMS: 1.59061
[14:09:54.748] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.86725, thr difference RMS: 1.60412
[14:09:54.748] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.35814, thr difference RMS: 1.26368
[14:09:54.748] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.98641, thr difference RMS: 1.64075
[14:09:54.749] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.8703, thr difference RMS: 1.40056
[14:09:54.749] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.95459, thr difference RMS: 1.26773
[14:09:54.749] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.52433, thr difference RMS: 1.69576
[14:09:54.749] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.85964, thr difference RMS: 1.75749
[14:09:54.749] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.5553, thr difference RMS: 1.32722
[14:09:54.750] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.08384, thr difference RMS: 1.6549
[14:09:54.750] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.72353, thr difference RMS: 1.29139
[14:09:54.750] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.67775, thr difference RMS: 1.59872
[14:09:54.750] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.4548, thr difference RMS: 1.23227
[14:09:54.751] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.63564, thr difference RMS: 1.48983
[14:09:54.751] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.64294, thr difference RMS: 1.3967
[14:09:54.751] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.97342, thr difference RMS: 1.35359
[14:09:54.751] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.70283, thr difference RMS: 1.58121
[14:09:54.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.89447, thr difference RMS: 1.57497
[14:09:54.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.37867, thr difference RMS: 1.22237
[14:09:54.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.11039, thr difference RMS: 1.64022
[14:09:54.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.75522, thr difference RMS: 1.40033
[14:09:54.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.11159, thr difference RMS: 1.23489
[14:09:54.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.54057, thr difference RMS: 1.71808
[14:09:54.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.92616, thr difference RMS: 1.75497
[14:09:54.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.4821, thr difference RMS: 1.32762
[14:09:54.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.17635, thr difference RMS: 1.64964
[14:09:54.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.71447, thr difference RMS: 1.2931
[14:09:54.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.80162, thr difference RMS: 1.61427
[14:09:54.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.4633, thr difference RMS: 1.23528
[14:09:54.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.75413, thr difference RMS: 1.47752
[14:09:54.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.8426, thr difference RMS: 1.36206
[14:09:54.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.06696, thr difference RMS: 1.32953
[14:09:54.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.85683, thr difference RMS: 1.56587
[14:09:54.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.03144, thr difference RMS: 1.57709
[14:09:54.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.37128, thr difference RMS: 1.2549
[14:09:54.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.15375, thr difference RMS: 1.62172
[14:09:54.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.78272, thr difference RMS: 1.3387
[14:09:54.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.25229, thr difference RMS: 1.23258
[14:09:54.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.53642, thr difference RMS: 1.74741
[14:09:54.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.99558, thr difference RMS: 1.76531
[14:09:54.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.4068, thr difference RMS: 1.33511
[14:09:54.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.20503, thr difference RMS: 1.65468
[14:09:54.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.8007, thr difference RMS: 1.32349
[14:09:54.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.79984, thr difference RMS: 1.62077
[14:09:54.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.5098, thr difference RMS: 1.23302
[14:09:54.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.82129, thr difference RMS: 1.4612
[14:09:54.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.0533, thr difference RMS: 1.33809
[14:09:54.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.1579, thr difference RMS: 1.35688
[14:09:54.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.89938, thr difference RMS: 1.55895
[14:09:54.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.0806, thr difference RMS: 1.57135
[14:09:54.863] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:09:54.867] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2239 seconds
[14:09:54.867] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:09:55.582] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:09:55.583] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:09:55.585] <TB2>     INFO: ######################################################################
[14:09:55.585] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:09:55.585] <TB2>     INFO: ######################################################################
[14:09:55.586] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:55.586] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:09:55.586] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:55.586] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:09:55.597] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:09:55.597] <TB2>     INFO:     run 1 of 1
[14:09:55.597] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:55.941] <TB2>     INFO: Expecting 59072000 events.
[14:10:25.597] <TB2>     INFO: 1071600 events read in total (28941ms).
[14:10:54.042] <TB2>     INFO: 2140000 events read in total (57386ms).
[14:11:20.542] <TB2>     INFO: 3208200 events read in total (83886ms).
[14:11:49.076] <TB2>     INFO: 4280600 events read in total (112420ms).
[14:12:17.557] <TB2>     INFO: 5349000 events read in total (140901ms).
[14:12:46.026] <TB2>     INFO: 6416800 events read in total (169370ms).
[14:13:14.465] <TB2>     INFO: 7486800 events read in total (197809ms).
[14:13:42.956] <TB2>     INFO: 8557600 events read in total (226300ms).
[14:14:11.448] <TB2>     INFO: 9626000 events read in total (254792ms).
[14:14:39.907] <TB2>     INFO: 10696400 events read in total (283251ms).
[14:15:08.378] <TB2>     INFO: 11765600 events read in total (311722ms).
[14:15:36.904] <TB2>     INFO: 12834200 events read in total (340248ms).
[14:16:05.420] <TB2>     INFO: 13903600 events read in total (368764ms).
[14:16:33.967] <TB2>     INFO: 14975200 events read in total (397311ms).
[14:17:02.454] <TB2>     INFO: 16043000 events read in total (425798ms).
[14:17:30.970] <TB2>     INFO: 17111000 events read in total (454314ms).
[14:17:59.541] <TB2>     INFO: 18183400 events read in total (482885ms).
[14:18:28.063] <TB2>     INFO: 19252200 events read in total (511407ms).
[14:18:56.525] <TB2>     INFO: 20320400 events read in total (539869ms).
[14:19:25.092] <TB2>     INFO: 21392600 events read in total (568436ms).
[14:19:53.661] <TB2>     INFO: 22461400 events read in total (597005ms).
[14:20:22.153] <TB2>     INFO: 23530800 events read in total (625497ms).
[14:20:50.675] <TB2>     INFO: 24602400 events read in total (654019ms).
[14:21:19.090] <TB2>     INFO: 25670400 events read in total (682434ms).
[14:21:47.535] <TB2>     INFO: 26738000 events read in total (710879ms).
[14:22:15.999] <TB2>     INFO: 27810200 events read in total (739343ms).
[14:22:44.353] <TB2>     INFO: 28879800 events read in total (767697ms).
[14:23:12.853] <TB2>     INFO: 29949600 events read in total (796197ms).
[14:23:41.365] <TB2>     INFO: 31021000 events read in total (824709ms).
[14:24:09.804] <TB2>     INFO: 32089200 events read in total (853148ms).
[14:24:38.196] <TB2>     INFO: 33158400 events read in total (881540ms).
[14:25:06.683] <TB2>     INFO: 34230600 events read in total (910027ms).
[14:25:35.150] <TB2>     INFO: 35298800 events read in total (938494ms).
[14:26:03.604] <TB2>     INFO: 36366600 events read in total (966948ms).
[14:26:32.193] <TB2>     INFO: 37438600 events read in total (995537ms).
[14:27:00.757] <TB2>     INFO: 38507400 events read in total (1024101ms).
[14:27:29.249] <TB2>     INFO: 39577200 events read in total (1052593ms).
[14:27:57.748] <TB2>     INFO: 40648400 events read in total (1081092ms).
[14:28:26.196] <TB2>     INFO: 41716400 events read in total (1109540ms).
[14:28:54.679] <TB2>     INFO: 42785400 events read in total (1138023ms).
[14:29:23.221] <TB2>     INFO: 43857800 events read in total (1166565ms).
[14:29:51.661] <TB2>     INFO: 44926600 events read in total (1195005ms).
[14:30:20.239] <TB2>     INFO: 45996200 events read in total (1223583ms).
[14:30:48.718] <TB2>     INFO: 47067000 events read in total (1252062ms).
[14:31:17.143] <TB2>     INFO: 48135400 events read in total (1280487ms).
[14:31:45.596] <TB2>     INFO: 49204200 events read in total (1308940ms).
[14:32:13.985] <TB2>     INFO: 50275400 events read in total (1337329ms).
[14:32:42.386] <TB2>     INFO: 51343200 events read in total (1365730ms).
[14:33:10.810] <TB2>     INFO: 52411600 events read in total (1394154ms).
[14:33:39.213] <TB2>     INFO: 53483600 events read in total (1422557ms).
[14:34:07.594] <TB2>     INFO: 54552800 events read in total (1450938ms).
[14:34:35.002] <TB2>     INFO: 55621000 events read in total (1479346ms).
[14:35:04.417] <TB2>     INFO: 56691600 events read in total (1507761ms).
[14:35:32.856] <TB2>     INFO: 57760200 events read in total (1536200ms).
[14:36:01.300] <TB2>     INFO: 58829400 events read in total (1564644ms).
[14:36:08.119] <TB2>     INFO: 59072000 events read in total (1571463ms).
[14:36:08.140] <TB2>     INFO: Test took 1572543ms.
[14:36:08.197] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:08.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:08.326] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:09.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:09.493] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:10.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:10.649] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:11.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:11.814] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:12.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:12.942] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:14.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:14.101] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:15.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:15.263] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:16.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:16.424] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:17.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:17.603] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:18.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:18.757] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:19.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:19.932] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:21.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:21.135] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:22.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:22.343] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:23.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:23.551] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:24.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:24.716] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:25.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:25.904] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:27.113] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502263808
[14:36:27.145] <TB2>     INFO: PixTestScurves::scurves() done 
[14:36:27.145] <TB2>     INFO: Vcal mean:  35.13  35.16  34.98  35.12  35.13  35.14  35.07  35.14  35.05  35.10  35.11  35.07  35.07  35.09  35.02  35.04 
[14:36:27.145] <TB2>     INFO: Vcal RMS:    0.73   0.72   0.72   0.66   0.77   0.76   0.98   0.76   1.03   0.80   0.67   0.70   0.68   0.58   0.65   0.67 
[14:36:27.145] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:36:27.222] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:36:27.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:36:27.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:36:27.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:36:27.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:36:27.222] <TB2>     INFO: ######################################################################
[14:36:27.222] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:36:27.222] <TB2>     INFO: ######################################################################
[14:36:27.227] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:36:27.570] <TB2>     INFO: Expecting 41600 events.
[14:36:31.677] <TB2>     INFO: 41600 events read in total (3385ms).
[14:36:31.678] <TB2>     INFO: Test took 4451ms.
[14:36:31.686] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:31.686] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:36:31.686] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:36:31.690] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 46, 74] has eff 0/10
[14:36:31.690] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 46, 74]
[14:36:31.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 9, 18] has eff 0/10
[14:36:31.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 9, 18]
[14:36:31.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 20, 14] has eff 0/10
[14:36:31.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 20, 14]
[14:36:31.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 19, 16] has eff 0/10
[14:36:31.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 19, 16]
[14:36:31.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 13, 12] has eff 4/10
[14:36:31.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 13, 12]
[14:36:31.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[14:36:31.696] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:36:31.696] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:36:31.696] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:36:32.034] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:36:32.380] <TB2>     INFO: Expecting 41600 events.
[14:36:36.533] <TB2>     INFO: 41600 events read in total (3438ms).
[14:36:36.534] <TB2>     INFO: Test took 4500ms.
[14:36:36.541] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:36.541] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:36:36.541] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:36:36.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.277
[14:36:36.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 178
[14:36:36.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.312
[14:36:36.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:36:36.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.345
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.077
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.386
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 156
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.106
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.594
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.779
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:36:36.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.767
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.283
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.041
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [22 ,7] phvalue 172
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.31
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.171
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.488
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.974
[14:36:36.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 174
[14:36:36.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.53
[14:36:36.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 167
[14:36:36.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:36:36.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:36:36.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:36:36.631] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:36:36.974] <TB2>     INFO: Expecting 41600 events.
[14:36:41.132] <TB2>     INFO: 41600 events read in total (3444ms).
[14:36:41.132] <TB2>     INFO: Test took 4501ms.
[14:36:41.140] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:41.140] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:36:41.140] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:36:41.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:36:41.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 10
[14:36:41.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0816
[14:36:41.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 72
[14:36:41.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4162
[14:36:41.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 66
[14:36:41.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3778
[14:36:41.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 82
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0474
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 72
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.0166
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 50
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8678
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 72
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0608
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4654
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 69
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5629
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,67] phvalue 74
[14:36:41.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7864
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 67
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.5475
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 58
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4999
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,12] phvalue 77
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0003
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 80
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0693
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 73
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6834
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 80
[14:36:41.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0319
[14:36:41.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 73
[14:36:41.149] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 0 0
[14:36:41.551] <TB2>     INFO: Expecting 2560 events.
[14:36:42.510] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:42.510] <TB2>     INFO: Test took 1361ms.
[14:36:42.510] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:42.510] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 1 1
[14:36:43.017] <TB2>     INFO: Expecting 2560 events.
[14:36:43.977] <TB2>     INFO: 2560 events read in total (245ms).
[14:36:43.977] <TB2>     INFO: Test took 1467ms.
[14:36:43.977] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:43.977] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 2 2
[14:36:44.485] <TB2>     INFO: Expecting 2560 events.
[14:36:45.443] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:45.443] <TB2>     INFO: Test took 1466ms.
[14:36:45.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:45.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 3 3
[14:36:45.951] <TB2>     INFO: Expecting 2560 events.
[14:36:46.909] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:46.910] <TB2>     INFO: Test took 1467ms.
[14:36:46.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:46.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 4 4
[14:36:47.417] <TB2>     INFO: Expecting 2560 events.
[14:36:48.376] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:48.376] <TB2>     INFO: Test took 1466ms.
[14:36:48.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:48.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 5 5
[14:36:48.884] <TB2>     INFO: Expecting 2560 events.
[14:36:49.841] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:49.841] <TB2>     INFO: Test took 1465ms.
[14:36:49.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:49.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:36:50.350] <TB2>     INFO: Expecting 2560 events.
[14:36:51.307] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:51.308] <TB2>     INFO: Test took 1465ms.
[14:36:51.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:51.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 7 7
[14:36:51.815] <TB2>     INFO: Expecting 2560 events.
[14:36:52.774] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:52.774] <TB2>     INFO: Test took 1466ms.
[14:36:52.774] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:52.774] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 67, 8 8
[14:36:53.281] <TB2>     INFO: Expecting 2560 events.
[14:36:54.240] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:54.240] <TB2>     INFO: Test took 1466ms.
[14:36:54.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:54.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 9 9
[14:36:54.747] <TB2>     INFO: Expecting 2560 events.
[14:36:55.706] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:55.706] <TB2>     INFO: Test took 1466ms.
[14:36:55.706] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:55.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 10 10
[14:36:56.214] <TB2>     INFO: Expecting 2560 events.
[14:36:57.173] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:57.173] <TB2>     INFO: Test took 1466ms.
[14:36:57.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:57.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 12, 11 11
[14:36:57.680] <TB2>     INFO: Expecting 2560 events.
[14:36:58.638] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:58.638] <TB2>     INFO: Test took 1464ms.
[14:36:58.638] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:58.638] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[14:36:59.146] <TB2>     INFO: Expecting 2560 events.
[14:37:00.105] <TB2>     INFO: 2560 events read in total (244ms).
[14:37:00.105] <TB2>     INFO: Test took 1467ms.
[14:37:00.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:00.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[14:37:00.613] <TB2>     INFO: Expecting 2560 events.
[14:37:01.571] <TB2>     INFO: 2560 events read in total (244ms).
[14:37:01.571] <TB2>     INFO: Test took 1465ms.
[14:37:01.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:01.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 14 14
[14:37:02.079] <TB2>     INFO: Expecting 2560 events.
[14:37:03.037] <TB2>     INFO: 2560 events read in total (243ms).
[14:37:03.037] <TB2>     INFO: Test took 1465ms.
[14:37:03.037] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:03.037] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[14:37:03.544] <TB2>     INFO: Expecting 2560 events.
[14:37:04.503] <TB2>     INFO: 2560 events read in total (244ms).
[14:37:04.503] <TB2>     INFO: Test took 1465ms.
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:37:04.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:37:04.510] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:05.012] <TB2>     INFO: Expecting 655360 events.
[14:37:16.887] <TB2>     INFO: 655360 events read in total (11157ms).
[14:37:16.898] <TB2>     INFO: Expecting 655360 events.
[14:37:28.580] <TB2>     INFO: 655360 events read in total (11119ms).
[14:37:28.598] <TB2>     INFO: Expecting 655360 events.
[14:37:39.940] <TB2>     INFO: 655360 events read in total (10784ms).
[14:37:39.959] <TB2>     INFO: Expecting 655360 events.
[14:37:51.349] <TB2>     INFO: 655360 events read in total (10835ms).
[14:37:51.375] <TB2>     INFO: Expecting 655360 events.
[14:38:03.130] <TB2>     INFO: 655360 events read in total (11207ms).
[14:38:03.158] <TB2>     INFO: Expecting 655360 events.
[14:38:14.880] <TB2>     INFO: 655360 events read in total (11177ms).
[14:38:14.912] <TB2>     INFO: Expecting 655360 events.
[14:38:26.623] <TB2>     INFO: 655360 events read in total (11171ms).
[14:38:26.659] <TB2>     INFO: Expecting 655360 events.
[14:38:38.282] <TB2>     INFO: 655360 events read in total (11084ms).
[14:38:38.323] <TB2>     INFO: Expecting 655360 events.
[14:38:50.045] <TB2>     INFO: 655360 events read in total (11189ms).
[14:38:50.097] <TB2>     INFO: Expecting 655360 events.
[14:39:01.773] <TB2>     INFO: 655360 events read in total (11149ms).
[14:39:01.826] <TB2>     INFO: Expecting 655360 events.
[14:39:13.535] <TB2>     INFO: 655360 events read in total (11183ms).
[14:39:13.589] <TB2>     INFO: Expecting 655360 events.
[14:39:25.283] <TB2>     INFO: 655360 events read in total (11167ms).
[14:39:25.339] <TB2>     INFO: Expecting 655360 events.
[14:39:37.012] <TB2>     INFO: 655360 events read in total (11146ms).
[14:39:37.073] <TB2>     INFO: Expecting 655360 events.
[14:39:48.790] <TB2>     INFO: 655360 events read in total (11191ms).
[14:39:48.854] <TB2>     INFO: Expecting 655360 events.
[14:40:00.540] <TB2>     INFO: 655360 events read in total (11159ms).
[14:40:00.611] <TB2>     INFO: Expecting 655360 events.
[14:40:12.279] <TB2>     INFO: 655360 events read in total (11142ms).
[14:40:12.364] <TB2>     INFO: Test took 187854ms.
[14:40:12.459] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:12.764] <TB2>     INFO: Expecting 655360 events.
[14:40:24.564] <TB2>     INFO: 655360 events read in total (11085ms).
[14:40:24.574] <TB2>     INFO: Expecting 655360 events.
[14:40:36.223] <TB2>     INFO: 655360 events read in total (11086ms).
[14:40:36.238] <TB2>     INFO: Expecting 655360 events.
[14:40:47.870] <TB2>     INFO: 655360 events read in total (11075ms).
[14:40:47.889] <TB2>     INFO: Expecting 655360 events.
[14:40:59.488] <TB2>     INFO: 655360 events read in total (11049ms).
[14:40:59.513] <TB2>     INFO: Expecting 655360 events.
[14:41:11.129] <TB2>     INFO: 655360 events read in total (11068ms).
[14:41:11.156] <TB2>     INFO: Expecting 655360 events.
[14:41:22.763] <TB2>     INFO: 655360 events read in total (11059ms).
[14:41:22.794] <TB2>     INFO: Expecting 655360 events.
[14:41:34.465] <TB2>     INFO: 655360 events read in total (11126ms).
[14:41:34.501] <TB2>     INFO: Expecting 655360 events.
[14:41:46.072] <TB2>     INFO: 655360 events read in total (11035ms).
[14:41:46.113] <TB2>     INFO: Expecting 655360 events.
[14:41:57.784] <TB2>     INFO: 655360 events read in total (11135ms).
[14:41:57.828] <TB2>     INFO: Expecting 655360 events.
[14:42:09.515] <TB2>     INFO: 655360 events read in total (11158ms).
[14:42:09.563] <TB2>     INFO: Expecting 655360 events.
[14:42:21.195] <TB2>     INFO: 655360 events read in total (11105ms).
[14:42:21.249] <TB2>     INFO: Expecting 655360 events.
[14:42:32.910] <TB2>     INFO: 655360 events read in total (11135ms).
[14:42:32.967] <TB2>     INFO: Expecting 655360 events.
[14:42:44.628] <TB2>     INFO: 655360 events read in total (11134ms).
[14:42:44.689] <TB2>     INFO: Expecting 655360 events.
[14:42:56.386] <TB2>     INFO: 655360 events read in total (11171ms).
[14:42:56.451] <TB2>     INFO: Expecting 655360 events.
[14:43:08.144] <TB2>     INFO: 655360 events read in total (11166ms).
[14:43:08.213] <TB2>     INFO: Expecting 655360 events.
[14:43:19.902] <TB2>     INFO: 655360 events read in total (11162ms).
[14:43:19.976] <TB2>     INFO: Test took 187517ms.
[14:43:20.149] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.149] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:43:20.149] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.150] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:43:20.150] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.150] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:43:20.150] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.150] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:43:20.150] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:43:20.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:43:20.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:43:20.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:43:20.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:43:20.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:43:20.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:43:20.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:43:20.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:43:20.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:43:20.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:43:20.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:20.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:43:20.155] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.163] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.170] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.177] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.184] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:43:20.191] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:43:20.198] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:43:20.205] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:43:20.213] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:43:20.220] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:43:20.227] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:43:20.234] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.241] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.248] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.262] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.269] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.277] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:43:20.284] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.292] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.299] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.307] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.313] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.321] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:20.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:43:20.358] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C0.dat
[14:43:20.358] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C1.dat
[14:43:20.358] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C2.dat
[14:43:20.359] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C3.dat
[14:43:20.359] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C4.dat
[14:43:20.359] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C5.dat
[14:43:20.359] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C6.dat
[14:43:20.359] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C7.dat
[14:43:20.359] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C8.dat
[14:43:20.359] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C9.dat
[14:43:20.360] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C10.dat
[14:43:20.360] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C11.dat
[14:43:20.360] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C12.dat
[14:43:20.360] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C13.dat
[14:43:20.360] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C14.dat
[14:43:20.360] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C15.dat
[14:43:20.705] <TB2>     INFO: Expecting 41600 events.
[14:43:24.550] <TB2>     INFO: 41600 events read in total (3130ms).
[14:43:24.551] <TB2>     INFO: Test took 4188ms.
[14:43:25.200] <TB2>     INFO: Expecting 41600 events.
[14:43:29.036] <TB2>     INFO: 41600 events read in total (3121ms).
[14:43:29.037] <TB2>     INFO: Test took 4184ms.
[14:43:29.683] <TB2>     INFO: Expecting 41600 events.
[14:43:33.536] <TB2>     INFO: 41600 events read in total (3138ms).
[14:43:33.537] <TB2>     INFO: Test took 4199ms.
[14:43:33.839] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:33.971] <TB2>     INFO: Expecting 2560 events.
[14:43:34.931] <TB2>     INFO: 2560 events read in total (245ms).
[14:43:34.931] <TB2>     INFO: Test took 1092ms.
[14:43:34.933] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:35.439] <TB2>     INFO: Expecting 2560 events.
[14:43:36.397] <TB2>     INFO: 2560 events read in total (243ms).
[14:43:36.397] <TB2>     INFO: Test took 1464ms.
[14:43:36.399] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:36.906] <TB2>     INFO: Expecting 2560 events.
[14:43:37.862] <TB2>     INFO: 2560 events read in total (241ms).
[14:43:37.862] <TB2>     INFO: Test took 1463ms.
[14:43:37.864] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:38.371] <TB2>     INFO: Expecting 2560 events.
[14:43:39.328] <TB2>     INFO: 2560 events read in total (243ms).
[14:43:39.328] <TB2>     INFO: Test took 1464ms.
[14:43:39.330] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:39.837] <TB2>     INFO: Expecting 2560 events.
[14:43:40.795] <TB2>     INFO: 2560 events read in total (243ms).
[14:43:40.796] <TB2>     INFO: Test took 1466ms.
[14:43:40.798] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:41.303] <TB2>     INFO: Expecting 2560 events.
[14:43:42.263] <TB2>     INFO: 2560 events read in total (245ms).
[14:43:42.264] <TB2>     INFO: Test took 1466ms.
[14:43:42.266] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:42.771] <TB2>     INFO: Expecting 2560 events.
[14:43:43.730] <TB2>     INFO: 2560 events read in total (244ms).
[14:43:43.730] <TB2>     INFO: Test took 1464ms.
[14:43:43.733] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:44.239] <TB2>     INFO: Expecting 2560 events.
[14:43:45.197] <TB2>     INFO: 2560 events read in total (243ms).
[14:43:45.198] <TB2>     INFO: Test took 1465ms.
[14:43:45.200] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:45.706] <TB2>     INFO: Expecting 2560 events.
[14:43:46.666] <TB2>     INFO: 2560 events read in total (245ms).
[14:43:46.666] <TB2>     INFO: Test took 1466ms.
[14:43:46.668] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:47.174] <TB2>     INFO: Expecting 2560 events.
[14:43:48.133] <TB2>     INFO: 2560 events read in total (244ms).
[14:43:48.134] <TB2>     INFO: Test took 1466ms.
[14:43:48.136] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:48.642] <TB2>     INFO: Expecting 2560 events.
[14:43:49.601] <TB2>     INFO: 2560 events read in total (244ms).
[14:43:49.602] <TB2>     INFO: Test took 1466ms.
[14:43:49.604] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:50.109] <TB2>     INFO: Expecting 2560 events.
[14:43:51.069] <TB2>     INFO: 2560 events read in total (245ms).
[14:43:51.069] <TB2>     INFO: Test took 1465ms.
[14:43:51.072] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:51.579] <TB2>     INFO: Expecting 2560 events.
[14:43:52.539] <TB2>     INFO: 2560 events read in total (245ms).
[14:43:52.539] <TB2>     INFO: Test took 1468ms.
[14:43:52.542] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:53.049] <TB2>     INFO: Expecting 2560 events.
[14:43:54.007] <TB2>     INFO: 2560 events read in total (243ms).
[14:43:54.008] <TB2>     INFO: Test took 1466ms.
[14:43:54.010] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:54.517] <TB2>     INFO: Expecting 2560 events.
[14:43:55.477] <TB2>     INFO: 2560 events read in total (245ms).
[14:43:55.477] <TB2>     INFO: Test took 1468ms.
[14:43:55.482] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:55.986] <TB2>     INFO: Expecting 2560 events.
[14:43:56.944] <TB2>     INFO: 2560 events read in total (244ms).
[14:43:56.945] <TB2>     INFO: Test took 1464ms.
[14:43:56.946] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:57.453] <TB2>     INFO: Expecting 2560 events.
[14:43:58.412] <TB2>     INFO: 2560 events read in total (244ms).
[14:43:58.412] <TB2>     INFO: Test took 1466ms.
[14:43:58.414] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:58.921] <TB2>     INFO: Expecting 2560 events.
[14:43:59.880] <TB2>     INFO: 2560 events read in total (244ms).
[14:43:59.880] <TB2>     INFO: Test took 1466ms.
[14:43:59.882] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:00.388] <TB2>     INFO: Expecting 2560 events.
[14:44:01.345] <TB2>     INFO: 2560 events read in total (242ms).
[14:44:01.346] <TB2>     INFO: Test took 1464ms.
[14:44:01.348] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:01.854] <TB2>     INFO: Expecting 2560 events.
[14:44:02.813] <TB2>     INFO: 2560 events read in total (245ms).
[14:44:02.814] <TB2>     INFO: Test took 1466ms.
[14:44:02.816] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:03.322] <TB2>     INFO: Expecting 2560 events.
[14:44:04.280] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:04.281] <TB2>     INFO: Test took 1465ms.
[14:44:04.285] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:04.789] <TB2>     INFO: Expecting 2560 events.
[14:44:05.749] <TB2>     INFO: 2560 events read in total (245ms).
[14:44:05.750] <TB2>     INFO: Test took 1466ms.
[14:44:05.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:06.259] <TB2>     INFO: Expecting 2560 events.
[14:44:07.217] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:07.217] <TB2>     INFO: Test took 1465ms.
[14:44:07.220] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:07.726] <TB2>     INFO: Expecting 2560 events.
[14:44:08.684] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:08.684] <TB2>     INFO: Test took 1464ms.
[14:44:08.686] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:09.193] <TB2>     INFO: Expecting 2560 events.
[14:44:10.153] <TB2>     INFO: 2560 events read in total (245ms).
[14:44:10.153] <TB2>     INFO: Test took 1467ms.
[14:44:10.155] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:10.662] <TB2>     INFO: Expecting 2560 events.
[14:44:11.621] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:11.621] <TB2>     INFO: Test took 1466ms.
[14:44:11.623] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:12.130] <TB2>     INFO: Expecting 2560 events.
[14:44:13.088] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:13.088] <TB2>     INFO: Test took 1465ms.
[14:44:13.091] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:13.597] <TB2>     INFO: Expecting 2560 events.
[14:44:14.555] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:14.556] <TB2>     INFO: Test took 1466ms.
[14:44:14.560] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:15.065] <TB2>     INFO: Expecting 2560 events.
[14:44:16.022] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:16.022] <TB2>     INFO: Test took 1463ms.
[14:44:16.024] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:16.532] <TB2>     INFO: Expecting 2560 events.
[14:44:17.491] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:17.492] <TB2>     INFO: Test took 1468ms.
[14:44:17.493] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:17.000] <TB2>     INFO: Expecting 2560 events.
[14:44:18.957] <TB2>     INFO: 2560 events read in total (242ms).
[14:44:18.958] <TB2>     INFO: Test took 1465ms.
[14:44:18.960] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:19.466] <TB2>     INFO: Expecting 2560 events.
[14:44:20.427] <TB2>     INFO: 2560 events read in total (246ms).
[14:44:20.427] <TB2>     INFO: Test took 1467ms.
[14:44:21.452] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:44:21.452] <TB2>     INFO: PH scale (per ROC):    80  78  74  80  65  69  62  77  79  65  80  66  69  86  76  66
[14:44:21.452] <TB2>     INFO: PH offset (per ROC):  175 180 171 176 205 180 185 178 175 189 186 176 175 170 173 181
[14:44:21.623] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:44:21.627] <TB2>     INFO: ######################################################################
[14:44:21.627] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:44:21.627] <TB2>     INFO: ######################################################################
[14:44:21.627] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:44:21.638] <TB2>     INFO: scanning low vcal = 10
[14:44:21.982] <TB2>     INFO: Expecting 41600 events.
[14:44:25.698] <TB2>     INFO: 41600 events read in total (3001ms).
[14:44:25.699] <TB2>     INFO: Test took 4061ms.
[14:44:25.700] <TB2>     INFO: scanning low vcal = 20
[14:44:26.207] <TB2>     INFO: Expecting 41600 events.
[14:44:29.927] <TB2>     INFO: 41600 events read in total (3005ms).
[14:44:29.928] <TB2>     INFO: Test took 4228ms.
[14:44:29.930] <TB2>     INFO: scanning low vcal = 30
[14:44:30.437] <TB2>     INFO: Expecting 41600 events.
[14:44:34.176] <TB2>     INFO: 41600 events read in total (3025ms).
[14:44:34.177] <TB2>     INFO: Test took 4247ms.
[14:44:34.179] <TB2>     INFO: scanning low vcal = 40
[14:44:34.681] <TB2>     INFO: Expecting 41600 events.
[14:44:38.931] <TB2>     INFO: 41600 events read in total (3535ms).
[14:44:38.932] <TB2>     INFO: Test took 4752ms.
[14:44:38.936] <TB2>     INFO: scanning low vcal = 50
[14:44:39.351] <TB2>     INFO: Expecting 41600 events.
[14:44:43.620] <TB2>     INFO: 41600 events read in total (3554ms).
[14:44:43.621] <TB2>     INFO: Test took 4685ms.
[14:44:43.624] <TB2>     INFO: scanning low vcal = 60
[14:44:44.042] <TB2>     INFO: Expecting 41600 events.
[14:44:48.316] <TB2>     INFO: 41600 events read in total (3559ms).
[14:44:48.317] <TB2>     INFO: Test took 4693ms.
[14:44:48.321] <TB2>     INFO: scanning low vcal = 70
[14:44:48.735] <TB2>     INFO: Expecting 41600 events.
[14:44:53.004] <TB2>     INFO: 41600 events read in total (3554ms).
[14:44:53.005] <TB2>     INFO: Test took 4684ms.
[14:44:53.009] <TB2>     INFO: scanning low vcal = 80
[14:44:53.428] <TB2>     INFO: Expecting 41600 events.
[14:44:57.707] <TB2>     INFO: 41600 events read in total (3564ms).
[14:44:57.708] <TB2>     INFO: Test took 4699ms.
[14:44:57.711] <TB2>     INFO: scanning low vcal = 90
[14:44:58.128] <TB2>     INFO: Expecting 41600 events.
[14:45:02.418] <TB2>     INFO: 41600 events read in total (3574ms).
[14:45:02.419] <TB2>     INFO: Test took 4708ms.
[14:45:02.423] <TB2>     INFO: scanning low vcal = 100
[14:45:02.839] <TB2>     INFO: Expecting 41600 events.
[14:45:07.247] <TB2>     INFO: 41600 events read in total (3693ms).
[14:45:07.248] <TB2>     INFO: Test took 4825ms.
[14:45:07.250] <TB2>     INFO: scanning low vcal = 110
[14:45:07.668] <TB2>     INFO: Expecting 41600 events.
[14:45:11.947] <TB2>     INFO: 41600 events read in total (3564ms).
[14:45:11.947] <TB2>     INFO: Test took 4696ms.
[14:45:11.952] <TB2>     INFO: scanning low vcal = 120
[14:45:12.367] <TB2>     INFO: Expecting 41600 events.
[14:45:16.651] <TB2>     INFO: 41600 events read in total (3569ms).
[14:45:16.651] <TB2>     INFO: Test took 4699ms.
[14:45:16.655] <TB2>     INFO: scanning low vcal = 130
[14:45:17.074] <TB2>     INFO: Expecting 41600 events.
[14:45:21.339] <TB2>     INFO: 41600 events read in total (3550ms).
[14:45:21.340] <TB2>     INFO: Test took 4685ms.
[14:45:21.344] <TB2>     INFO: scanning low vcal = 140
[14:45:21.764] <TB2>     INFO: Expecting 41600 events.
[14:45:26.036] <TB2>     INFO: 41600 events read in total (3557ms).
[14:45:26.037] <TB2>     INFO: Test took 4693ms.
[14:45:26.041] <TB2>     INFO: scanning low vcal = 150
[14:45:26.456] <TB2>     INFO: Expecting 41600 events.
[14:45:30.732] <TB2>     INFO: 41600 events read in total (3561ms).
[14:45:30.732] <TB2>     INFO: Test took 4691ms.
[14:45:30.736] <TB2>     INFO: scanning low vcal = 160
[14:45:31.154] <TB2>     INFO: Expecting 41600 events.
[14:45:35.426] <TB2>     INFO: 41600 events read in total (3557ms).
[14:45:35.426] <TB2>     INFO: Test took 4690ms.
[14:45:35.430] <TB2>     INFO: scanning low vcal = 170
[14:45:35.849] <TB2>     INFO: Expecting 41600 events.
[14:45:40.128] <TB2>     INFO: 41600 events read in total (3564ms).
[14:45:40.129] <TB2>     INFO: Test took 4699ms.
[14:45:40.133] <TB2>     INFO: scanning low vcal = 180
[14:45:40.550] <TB2>     INFO: Expecting 41600 events.
[14:45:44.842] <TB2>     INFO: 41600 events read in total (3577ms).
[14:45:44.843] <TB2>     INFO: Test took 4710ms.
[14:45:44.845] <TB2>     INFO: scanning low vcal = 190
[14:45:45.265] <TB2>     INFO: Expecting 41600 events.
[14:45:49.544] <TB2>     INFO: 41600 events read in total (3564ms).
[14:45:49.545] <TB2>     INFO: Test took 4699ms.
[14:45:49.548] <TB2>     INFO: scanning low vcal = 200
[14:45:49.967] <TB2>     INFO: Expecting 41600 events.
[14:45:54.238] <TB2>     INFO: 41600 events read in total (3557ms).
[14:45:54.239] <TB2>     INFO: Test took 4691ms.
[14:45:54.242] <TB2>     INFO: scanning low vcal = 210
[14:45:54.661] <TB2>     INFO: Expecting 41600 events.
[14:45:58.931] <TB2>     INFO: 41600 events read in total (3555ms).
[14:45:58.931] <TB2>     INFO: Test took 4689ms.
[14:45:58.934] <TB2>     INFO: scanning low vcal = 220
[14:45:59.352] <TB2>     INFO: Expecting 41600 events.
[14:46:03.618] <TB2>     INFO: 41600 events read in total (3552ms).
[14:46:03.619] <TB2>     INFO: Test took 4685ms.
[14:46:03.622] <TB2>     INFO: scanning low vcal = 230
[14:46:04.037] <TB2>     INFO: Expecting 41600 events.
[14:46:08.304] <TB2>     INFO: 41600 events read in total (3552ms).
[14:46:08.304] <TB2>     INFO: Test took 4682ms.
[14:46:08.307] <TB2>     INFO: scanning low vcal = 240
[14:46:08.724] <TB2>     INFO: Expecting 41600 events.
[14:46:12.974] <TB2>     INFO: 41600 events read in total (3535ms).
[14:46:12.975] <TB2>     INFO: Test took 4667ms.
[14:46:12.978] <TB2>     INFO: scanning low vcal = 250
[14:46:13.394] <TB2>     INFO: Expecting 41600 events.
[14:46:17.656] <TB2>     INFO: 41600 events read in total (3547ms).
[14:46:17.657] <TB2>     INFO: Test took 4679ms.
[14:46:17.661] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:46:18.078] <TB2>     INFO: Expecting 41600 events.
[14:46:22.347] <TB2>     INFO: 41600 events read in total (3554ms).
[14:46:22.348] <TB2>     INFO: Test took 4687ms.
[14:46:22.351] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:46:22.767] <TB2>     INFO: Expecting 41600 events.
[14:46:27.037] <TB2>     INFO: 41600 events read in total (3555ms).
[14:46:27.038] <TB2>     INFO: Test took 4687ms.
[14:46:27.041] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:46:27.459] <TB2>     INFO: Expecting 41600 events.
[14:46:31.720] <TB2>     INFO: 41600 events read in total (3546ms).
[14:46:31.721] <TB2>     INFO: Test took 4680ms.
[14:46:31.724] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:46:32.142] <TB2>     INFO: Expecting 41600 events.
[14:46:36.403] <TB2>     INFO: 41600 events read in total (3546ms).
[14:46:36.404] <TB2>     INFO: Test took 4680ms.
[14:46:36.407] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:46:36.823] <TB2>     INFO: Expecting 41600 events.
[14:46:41.096] <TB2>     INFO: 41600 events read in total (3558ms).
[14:46:41.097] <TB2>     INFO: Test took 4690ms.
[14:46:41.644] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:46:41.647] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:46:41.648] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:46:41.648] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:46:41.648] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:46:41.648] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:46:41.649] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:46:41.649] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:46:41.649] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:46:41.649] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:46:41.650] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:46:41.650] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:46:41.650] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:46:41.650] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:46:41.650] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:46:41.651] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:46:41.651] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:47:19.786] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:47:19.786] <TB2>     INFO: non-linearity mean:  0.952 0.959 0.954 0.965 0.952 0.959 0.947 0.958 0.958 0.958 0.965 0.956 0.951 0.954 0.957 0.955
[14:47:19.786] <TB2>     INFO: non-linearity RMS:   0.007 0.008 0.007 0.005 0.010 0.007 0.009 0.007 0.006 0.006 0.007 0.007 0.007 0.008 0.006 0.007
[14:47:19.786] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:47:19.808] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:47:19.830] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:47:19.852] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:47:19.874] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:47:19.896] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:47:19.918] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:47:19.940] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:47:19.962] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:47:19.984] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:47:20.006] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:47:20.028] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:47:20.050] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:47:20.072] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:47:20.094] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:47:20.116] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:47:20.137] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:47:20.138] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:47:20.145] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:47:20.145] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:47:20.148] <TB2>     INFO: ######################################################################
[14:47:20.148] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:47:20.148] <TB2>     INFO: ######################################################################
[14:47:20.150] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:47:20.160] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:20.160] <TB2>     INFO:     run 1 of 1
[14:47:20.160] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:20.502] <TB2>     INFO: Expecting 3120000 events.
[14:48:11.647] <TB2>     INFO: 1325140 events read in total (50430ms).
[14:49:02.736] <TB2>     INFO: 2647330 events read in total (101519ms).
[14:49:21.120] <TB2>     INFO: 3120000 events read in total (119903ms).
[14:49:21.159] <TB2>     INFO: Test took 121000ms.
[14:49:21.231] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:21.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:22.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:24.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:25.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:26.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:28.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:29.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:30.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:32.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:33.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:35.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:36.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:37.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:39.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:40.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:42.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:43.458] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 432205824
[14:49:43.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:49:43.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7737, RMS = 1.54183
[14:49:43.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:49:43.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:49:43.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8717, RMS = 1.93255
[14:49:43.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:49:43.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:49:43.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8281, RMS = 1.6314
[14:49:43.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:49:43.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:49:43.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4575, RMS = 1.9468
[14:49:43.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:49:43.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:49:43.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.4148, RMS = 1.78198
[14:49:43.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:49:43.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:49:43.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.4539, RMS = 1.7268
[14:49:43.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:49:43.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:49:43.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.876, RMS = 1.49243
[14:49:43.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 72
[14:49:43.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:49:43.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.8379, RMS = 1.44397
[14:49:43.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[14:49:43.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:49:43.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2662, RMS = 2.1558
[14:49:43.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:49:43.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:49:43.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9771, RMS = 2.56889
[14:49:43.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:49:43.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:49:43.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8165, RMS = 3.30336
[14:49:43.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:49:43.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:49:43.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1141, RMS = 3.41411
[14:49:43.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:49:43.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:49:43.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.985, RMS = 2.06884
[14:49:43.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:49:43.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:49:43.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9699, RMS = 1.70832
[14:49:43.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:49:43.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:49:43.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6149, RMS = 1.56974
[14:49:43.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:49:43.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:49:43.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3549, RMS = 1.27927
[14:49:43.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:49:43.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:49:43.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5204, RMS = 1.41951
[14:49:43.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:49:43.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:49:43.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.407, RMS = 1.44137
[14:49:43.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:49:43.499] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:49:43.499] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.5929, RMS = 3.26133
[14:49:43.499] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:49:43.499] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:49:43.499] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3948, RMS = 3.37022
[14:49:43.499] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:49:43.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:49:43.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.1505, RMS = 1.75251
[14:49:43.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:49:43.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:49:43.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.1537, RMS = 1.95996
[14:49:43.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:49:43.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:49:43.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.884, RMS = 1.35145
[14:49:43.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:49:43.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:49:43.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6222, RMS = 1.61878
[14:49:43.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:49:43.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:49:43.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.0456, RMS = 0.422745
[14:49:43.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:49:43.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:49:43.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7236, RMS = 1.16102
[14:49:43.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:49:43.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:49:43.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.0544, RMS = 1.79953
[14:49:43.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:49:43.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:49:43.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6697, RMS = 1.87298
[14:49:43.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:49:43.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:49:43.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0505, RMS = 1.58418
[14:49:43.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:49:43.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:49:43.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.2501, RMS = 1.64725
[14:49:43.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:49:43.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:49:43.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3396, RMS = 1.26107
[14:49:43.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:49:43.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:49:43.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3556, RMS = 1.37332
[14:49:43.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:49:43.509] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[14:49:43.509] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    6    2    5    0    0    0    0    0    0    2
[14:49:43.509] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:49:43.604] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:49:43.605] <TB2>     INFO: enter test to run
[14:49:43.605] <TB2>     INFO:   test:  no parameter change
[14:49:43.605] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 379.4mA
[14:49:43.606] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[14:49:43.606] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[14:49:43.606] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:49:44.076] <TB2>    QUIET: Connection to board 141 closed.
[14:49:44.078] <TB2>     INFO: pXar: this is the end, my friend
[14:49:44.078] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
