{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530147258868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530147258875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 02:54:18 2018 " "Processing started: Thu Jun 28 02:54:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530147258875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147258875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main1 -c main1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off main1 -c main1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147258875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530147260031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530147260031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachacc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cachacc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cacheAcc_Avg-cacheAcc_Avg_arch " "Found design unit 1: cacheAcc_Avg-cacheAcc_Avg_arch" {  } { { "cachAcc.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276575 ""} { "Info" "ISGN_ENTITY_NAME" "1 cacheAcc_Avg " "Found entity 1: cacheAcc_Avg" {  } { { "cachAcc.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caches-archcaches " "Found design unit 1: caches-archcaches" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276579 ""} { "Info" "ISGN_ENTITY_NAME" "1 caches " "Found entity 1: caches" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_seq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_seq-controlUnit_arch " "Found design unit 1: ControlUnit_seq-controlUnit_arch" {  } { { "ControlUnit_seq.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276584 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_seq " "Found entity 1: ControlUnit_seq" {  } { { "ControlUnit_seq.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integration_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integration_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integration_final-Arch_main1 " "Found design unit 1: integration_final-Arch_main1" {  } { { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276589 ""} { "Info" "ISGN_ENTITY_NAME" "1 integration_final " "Found entity 1: integration_final" {  } { { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276589 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit sqrt.v(17) " "Verilog HDL Declaration warning at sqrt.v(17): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../hamada/sqrt.v" "" { Text "E:/quartus/projects/hamada/sqrt.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1530147276592 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ivl_synthesis_on ../hamada/sqrt.v(37) " "Unrecognized synthesis attribute \"ivl_synthesis_on\" at ../hamada/sqrt.v(37)" {  } { { "../hamada/sqrt.v" "" { Text "E:/quartus/projects/hamada/sqrt.v" 37 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276593 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sqrt.v(38) " "Verilog HDL information at sqrt.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "../hamada/sqrt.v" "" { Text "E:/quartus/projects/hamada/sqrt.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1530147276593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projects/hamada/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/projects/hamada/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt32 " "Found entity 1: sqrt32" {  } { { "../hamada/sqrt.v" "" { Text "E:/quartus/projects/hamada/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projects/hamada/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/projects/hamada/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projects/hamada/boothtop.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/projects/hamada/boothtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothTop " "Found entity 1: BoothTop" {  } { { "../hamada/BoothTop.v" "" { Text "E:/quartus/projects/hamada/BoothTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projects/hamada/booth.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/projects/hamada/booth.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth " "Found entity 1: Booth" {  } { { "../hamada/booth.v" "" { Text "E:/quartus/projects/hamada/booth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wk_calculate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wk_calculate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wk_calculate-Wk_calculate_arch " "Found design unit 1: Wk_calculate-Wk_calculate_arch" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wk_calculate " "Found entity 1: Wk_calculate" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-archreg " "Found design unit 1: reg-archreg" {  } { { "reg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276616 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normcalculate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normcalculate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NormCalculate-Arch_NormCalculate " "Found design unit 1: NormCalculate-Arch_NormCalculate" {  } { { "NormCalculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276619 ""} { "Info" "ISGN_ENTITY_NAME" "1 NormCalculate " "Found entity 1: NormCalculate" {  } { { "NormCalculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm_avg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file norm_avg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Norm_avg-Norm_avg_arch " "Found design unit 1: Norm_avg-Norm_avg_arch" {  } { { "Norm_Avg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Norm_avg " "Found entity 1: Norm_avg" {  } { { "Norm_Avg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_bitfulladder-N_bitfulladder_arch " "Found design unit 1: N_bitfulladder-N_bitfulladder_arch" {  } { { "nbit_adder.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276626 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_bitfulladder " "Found entity 1: N_bitfulladder" {  } { { "nbit_adder.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-archmux4x1 " "Found design unit 1: mux4x1-archmux4x1" {  } { { "mux4x1.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/mux4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276628 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-archmux2x1 " "Found design unit 1: mux2x1-archmux2x1" {  } { { "mux2x1.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276631 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minimreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MinimReg-archreg " "Found design unit 1: MinimReg-archreg" {  } { { "MinimReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276634 ""} { "Info" "ISGN_ENTITY_NAME" "1 MinimReg " "Found entity 1: MinimReg" {  } { { "MinimReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maximreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maximreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaximReg-MaximReg_arch " "Found design unit 1: MaximReg-MaximReg_arch" {  } { { "MaximReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276637 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaximReg " "Found entity 1: MaximReg" {  } { { "MaximReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernal_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kernal_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kernel_block-Arch_Kernel_block " "Found design unit 1: Kernel_block-Arch_Kernel_block" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kernel_block " "Found entity 1: Kernel_block" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gilbert_svm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gilbert_svm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Classes-Classes_arch " "Found design unit 1: Classes-Classes_arch" {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Classes " "Found entity 1: Classes" {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getmin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file getmin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GetMin-archgetmin " "Found design unit 1: GetMin-archgetmin" {  } { { "GetMin.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/GetMin.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276647 ""} { "Info" "ISGN_ENTITY_NAME" "1 GetMin " "Found entity 1: GetMin" {  } { { "GetMin.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/GetMin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getmax.vhd 2 1 " "Found 2 design units, including 1 entities, in source file getmax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GetMax-archgetmax " "Found design unit 1: GetMax-archgetmax" {  } { { "GetMax.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/GetMax.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276650 ""} { "Info" "ISGN_ENTITY_NAME" "1 GetMax " "Found entity 1: GetMax" {  } { { "GetMax.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/GetMax.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_new_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_new_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo2-A_fifo " "Found design unit 1: fifo2-A_fifo" {  } { { "fifo_new_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276654 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo_new_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_lut-rtl " "Found design unit 1: exp_lut-rtl" {  } { { "exp_lut.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/exp_lut.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276665 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp_lut " "Found entity 1: exp_lut" {  } { { "exp_lut.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/exp_lut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dotproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DotProduct-Arch_DotProduct " "Found design unit 1: DotProduct-Arch_DotProduct" {  } { { "DotProduct.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/DotProduct.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276668 ""} { "Info" "ISGN_ENTITY_NAME" "1 DotProduct " "Found entity 1: DotProduct" {  } { { "DotProduct.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/DotProduct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_fifo_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem_fifo_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_Memory_fifo2-archdata_Memory " "Found design unit 1: data_Memory_fifo2-archdata_Memory" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276671 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_Memory_fifo2 " "Found entity 1: data_Memory_fifo2" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_Memory-archdata_Memory " "Found design unit 1: data_Memory-archdata_Memory" {  } { { "data_memo.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/data_memo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276674 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_Memory " "Found entity 1: data_Memory" {  } { { "data_memo.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/data_memo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvmonitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cvmonitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CVmonitor-arch_CVmonitor " "Found design unit 1: CVmonitor-arch_CVmonitor" {  } { { "CVmonitor.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CVmonitor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276678 ""} { "Info" "ISGN_ENTITY_NAME" "1 CVmonitor " "Found entity 1: CVmonitor" {  } { { "CVmonitor.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CVmonitor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV-arch_CV " "Found design unit 1: CV-arch_CV" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276681 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV " "Found entity 1: CV" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctildeupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctildeupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtildeUpdate-Arch_CtildeUpdate " "Found design unit 1: CtildeUpdate-Arch_CtildeUpdate" {  } { { "CtildeUpdate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CtildeUpdate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276684 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtildeUpdate " "Found entity 1: CtildeUpdate" {  } { { "CtildeUpdate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CtildeUpdate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_caches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_caches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator_Caches-Comparator_Caches_arch " "Found design unit 1: Comparator_Caches-Comparator_Caches_arch" {  } { { "comparator_Caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator_Caches " "Found entity 1: Comparator_Caches" {  } { { "comparator_Caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arch " "Found design unit 1: comparator-comparator_arch" {  } { { "comparator.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276690 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bithalfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bithalfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bithalfadder-archbithalfadder " "Found design unit 1: bithalfadder-archbithalfadder" {  } { { "bithalfadder.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/bithalfadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276693 ""} { "Info" "ISGN_ENTITY_NAME" "1 bithalfadder " "Found entity 1: bithalfadder" {  } { { "bithalfadder.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/bithalfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitfulladder-archbitfulladder " "Found design unit 1: bitfulladder-archbitfulladder" {  } { { "bitfulladder.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/bitfulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276696 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitfulladder " "Found entity 1: bitfulladder" {  } { { "bitfulladder.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/bitfulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b4kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file b4kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B4_Kernel-B4_Kernel_arch " "Found design unit 1: B4_Kernel-B4_Kernel_arch" {  } { { "B4Kernel.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276699 ""} { "Info" "ISGN_ENTITY_NAME" "1 B4_Kernel " "Found entity 1: B4_Kernel" {  } { { "B4Kernel.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabetamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alphabetamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alphabetaMem-arch_alphabeta_Mem " "Found design unit 1: alphabetaMem-arch_alphabeta_Mem" {  } { { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276703 ""} { "Info" "ISGN_ENTITY_NAME" "1 alphabetaMem " "Found entity 1: alphabetaMem" {  } { { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_23x900.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_23x900.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_23x900-SYN " "Found design unit 1: mem_23x900-SYN" {  } { { "Mem_23x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_23x900 " "Found entity 1: Mem_23x900" {  } { { "Mem_23x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_25x900.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_25x900.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_25x900-SYN " "Found design unit 1: mem_25x900-SYN" {  } { { "Mem_25x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276709 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_25x900 " "Found entity 1: Mem_25x900" {  } { { "Mem_25x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_10x900.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_10x900.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_10x900-SYN " "Found design unit 1: mem_10x900-SYN" {  } { { "Mem_10x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_10x900 " "Found entity 1: Mem_10x900" {  } { { "Mem_10x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_16x900.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_16x900.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_16x900-SYN " "Found design unit 1: mem_16x900-SYN" {  } { { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276716 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_16x900 " "Found entity 1: Mem_16x900" {  } { { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c1x1_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c1x1_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1x1_mem-SYN " "Found design unit 1: c1x1_mem-SYN" {  } { { "C1X1_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276719 ""} { "Info" "ISGN_ENTITY_NAME" "1 C1X1_Mem " "Found entity 1: C1X1_Mem" {  } { { "C1X1_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c1x2_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c1x2_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1x2_mem-SYN " "Found design unit 1: c1x2_mem-SYN" {  } { { "C1X2_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276724 ""} { "Info" "ISGN_ENTITY_NAME" "1 C1X2_Mem " "Found entity 1: C1X2_Mem" {  } { { "C1X2_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c1x3_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c1x3_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1x3_mem-SYN " "Found design unit 1: c1x3_mem-SYN" {  } { { "C1X3_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276728 ""} { "Info" "ISGN_ENTITY_NAME" "1 C1X3_Mem " "Found entity 1: C1X3_Mem" {  } { { "C1X3_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2x2_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c2x2_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c2x2_mem-SYN " "Found design unit 1: c2x2_mem-SYN" {  } { { "C2X2_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276731 ""} { "Info" "ISGN_ENTITY_NAME" "1 C2X2_Mem " "Found entity 1: C2X2_Mem" {  } { { "C2X2_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2x3_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c2x3_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c2x3_mem-SYN " "Found design unit 1: c2x3_mem-SYN" {  } { { "C2X3_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276734 ""} { "Info" "ISGN_ENTITY_NAME" "1 C2X3_Mem " "Found entity 1: C2X3_Mem" {  } { { "C2X3_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2x1_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c2x1_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c2x1_mem-SYN " "Found design unit 1: c2x1_mem-SYN" {  } { { "C2X1_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276737 ""} { "Info" "ISGN_ENTITY_NAME" "1 C2X1_Mem " "Found entity 1: C2X1_Mem" {  } { { "C2X1_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147276737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147276737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integration_final " "Elaborating entity \"integration_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530147279205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ctilde integration_final.vhd(420) " "VHDL Signal Declaration warning at integration_final.vhd(420): used implicit default value for signal \"Ctilde\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 420 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530147279208 "|integration_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Count_1024 integration_final.vhd(432) " "Verilog HDL or VHDL warning at integration_final.vhd(432): object \"Count_1024\" assigned a value but never read" {  } { { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147279208 "|integration_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_seq ControlUnit_seq:Controlunit_seq_int " "Elaborating entity \"ControlUnit_seq\" for hierarchy \"ControlUnit_seq:Controlunit_seq_int\"" {  } { { "integration_final.vhd" "Controlunit_seq_int" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sigrepeat_alphabeta ControlUnit_seq.vhd(171) " "Verilog HDL or VHDL warning at ControlUnit_seq.vhd(171): object \"Sigrepeat_alphabeta\" assigned a value but never read" {  } { { "ControlUnit_seq.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147279220 "|integration_final|ControlUnit_seq:Controlunit_seq_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CV_counter_CU ControlUnit_seq.vhd(177) " "Verilog HDL or VHDL warning at ControlUnit_seq.vhd(177): object \"CV_counter_CU\" assigned a value but never read" {  } { { "ControlUnit_seq.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147279220 "|integration_final|ControlUnit_seq:Controlunit_seq_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_internal ControlUnit_seq.vhd(186) " "Verilog HDL or VHDL warning at ControlUnit_seq.vhd(186): object \"reset_internal\" assigned a value but never read" {  } { { "ControlUnit_seq.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/ControlUnit_seq.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147279220 "|integration_final|ControlUnit_seq:Controlunit_seq_int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Classes Classes:classes_int " "Elaborating entity \"Classes\" for hierarchy \"Classes:classes_int\"" {  } { { "integration_final.vhd" "classes_int" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279223 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "X1 Gilbert_SVM.vhd(242) " "VHDL Signal Declaration warning at Gilbert_SVM.vhd(242): used implicit default value for signal \"X1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 242 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "X2 Gilbert_SVM.vhd(243) " "VHDL Signal Declaration warning at Gilbert_SVM.vhd(243): used implicit default value for signal \"X2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 243 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "X3 Gilbert_SVM.vhd(244) " "VHDL Signal Declaration warning at Gilbert_SVM.vhd(244): used implicit default value for signal \"X3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 244 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Y Gilbert_SVM.vhd(245) " "VHDL Signal Declaration warning at Gilbert_SVM.vhd(245): used implicit default value for signal \"Y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 245 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C1addr Gilbert_SVM.vhd(247) " "Verilog HDL or VHDL warning at Gilbert_SVM.vhd(247): object \"C1addr\" assigned a value but never read" {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C2addr Gilbert_SVM.vhd(248) " "Verilog HDL or VHDL warning at Gilbert_SVM.vhd(248): object \"C2addr\" assigned a value but never read" {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRst Gilbert_SVM.vhd(249) " "VHDL Signal Declaration warning at Gilbert_SVM.vhd(249): used implicit default value for signal \"CRst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 249 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C1addr_s Gilbert_SVM.vhd(250) " "VHDL Signal Declaration warning at Gilbert_SVM.vhd(250): used explicit default value for signal \"C1addr_s\" because signal was never assigned a value" {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 250 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C2addr_s Gilbert_SVM.vhd(251) " "VHDL Signal Declaration warning at Gilbert_SVM.vhd(251): used explicit default value for signal \"C2addr_s\" because signal was never assigned a value" {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 251 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout1 Gilbert_SVM.vhd(264) " "Verilog HDL or VHDL warning at Gilbert_SVM.vhd(264): object \"cout1\" assigned a value but never read" {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout2 Gilbert_SVM.vhd(265) " "Verilog HDL or VHDL warning at Gilbert_SVM.vhd(265): object \"cout2\" assigned a value but never read" {  } { { "Gilbert_SVM.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147279227 "|integration_final|Classes:classes_int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C1X1_Mem Classes:classes_int\|C1X1_Mem:C1X1 " "Elaborating entity \"C1X1_Mem\" for hierarchy \"Classes:classes_int\|C1X1_Mem:C1X1\"" {  } { { "Gilbert_SVM.vhd" "C1X1" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Classes:classes_int\|C1X1_Mem:C1X1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Classes:classes_int\|C1X1_Mem:C1X1\|altsyncram:altsyncram_component\"" {  } { { "C1X1_Mem.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Classes:classes_int\|C1X1_Mem:C1X1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Classes:classes_int\|C1X1_Mem:C1X1\|altsyncram:altsyncram_component\"" {  } { { "C1X1_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Classes:classes_int\|C1X1_Mem:C1X1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Classes:classes_int\|C1X1_Mem:C1X1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file c1x1_memo.mif " "Parameter \"init_file\" = \"c1x1_memo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279351 ""}  } { { "C1X1_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X1_Mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147279351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e24 " "Found entity 1: altsyncram_6e24" {  } { { "db/altsyncram_6e24.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_6e24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147279424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147279424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6e24 Classes:classes_int\|C1X1_Mem:C1X1\|altsyncram:altsyncram_component\|altsyncram_6e24:auto_generated " "Elaborating entity \"altsyncram_6e24\" for hierarchy \"Classes:classes_int\|C1X1_Mem:C1X1\|altsyncram:altsyncram_component\|altsyncram_6e24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C1X2_Mem Classes:classes_int\|C1X2_Mem:C1X2 " "Elaborating entity \"C1X2_Mem\" for hierarchy \"Classes:classes_int\|C1X2_Mem:C1X2\"" {  } { { "Gilbert_SVM.vhd" "C1X2" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Classes:classes_int\|C1X2_Mem:C1X2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Classes:classes_int\|C1X2_Mem:C1X2\|altsyncram:altsyncram_component\"" {  } { { "C1X2_Mem.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Classes:classes_int\|C1X2_Mem:C1X2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Classes:classes_int\|C1X2_Mem:C1X2\|altsyncram:altsyncram_component\"" {  } { { "C1X2_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Classes:classes_int\|C1X2_Mem:C1X2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Classes:classes_int\|C1X2_Mem:C1X2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file c1x2_memo.mif " "Parameter \"init_file\" = \"c1x2_memo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279500 ""}  } { { "C1X2_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X2_Mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147279500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7e24 " "Found entity 1: altsyncram_7e24" {  } { { "db/altsyncram_7e24.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_7e24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147279573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147279573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7e24 Classes:classes_int\|C1X2_Mem:C1X2\|altsyncram:altsyncram_component\|altsyncram_7e24:auto_generated " "Elaborating entity \"altsyncram_7e24\" for hierarchy \"Classes:classes_int\|C1X2_Mem:C1X2\|altsyncram:altsyncram_component\|altsyncram_7e24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C1X3_Mem Classes:classes_int\|C1X3_Mem:C1X3 " "Elaborating entity \"C1X3_Mem\" for hierarchy \"Classes:classes_int\|C1X3_Mem:C1X3\"" {  } { { "Gilbert_SVM.vhd" "C1X3" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Classes:classes_int\|C1X3_Mem:C1X3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Classes:classes_int\|C1X3_Mem:C1X3\|altsyncram:altsyncram_component\"" {  } { { "C1X3_Mem.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Classes:classes_int\|C1X3_Mem:C1X3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Classes:classes_int\|C1X3_Mem:C1X3\|altsyncram:altsyncram_component\"" {  } { { "C1X3_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Classes:classes_int\|C1X3_Mem:C1X3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Classes:classes_int\|C1X3_Mem:C1X3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file c1x3_memo.mif " "Parameter \"init_file\" = \"c1x3_memo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279644 ""}  } { { "C1X3_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C1X3_Mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147279644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e24 " "Found entity 1: altsyncram_8e24" {  } { { "db/altsyncram_8e24.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_8e24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147279717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147279717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8e24 Classes:classes_int\|C1X3_Mem:C1X3\|altsyncram:altsyncram_component\|altsyncram_8e24:auto_generated " "Elaborating entity \"altsyncram_8e24\" for hierarchy \"Classes:classes_int\|C1X3_Mem:C1X3\|altsyncram:altsyncram_component\|altsyncram_8e24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C2X1_Mem Classes:classes_int\|C2X1_Mem:C2X1 " "Elaborating entity \"C2X1_Mem\" for hierarchy \"Classes:classes_int\|C2X1_Mem:C2X1\"" {  } { { "Gilbert_SVM.vhd" "C2X1" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Classes:classes_int\|C2X1_Mem:C2X1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Classes:classes_int\|C2X1_Mem:C2X1\|altsyncram:altsyncram_component\"" {  } { { "C2X1_Mem.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Classes:classes_int\|C2X1_Mem:C2X1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Classes:classes_int\|C2X1_Mem:C2X1\|altsyncram:altsyncram_component\"" {  } { { "C2X1_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Classes:classes_int\|C2X1_Mem:C2X1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Classes:classes_int\|C2X1_Mem:C2X1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file c2x1_memo.mif " "Parameter \"init_file\" = \"c2x1_memo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279788 ""}  } { { "C2X1_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X1_Mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147279788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_be24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_be24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_be24 " "Found entity 1: altsyncram_be24" {  } { { "db/altsyncram_be24.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_be24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147279861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147279861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_be24 Classes:classes_int\|C2X1_Mem:C2X1\|altsyncram:altsyncram_component\|altsyncram_be24:auto_generated " "Elaborating entity \"altsyncram_be24\" for hierarchy \"Classes:classes_int\|C2X1_Mem:C2X1\|altsyncram:altsyncram_component\|altsyncram_be24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C2X2_Mem Classes:classes_int\|C2X2_Mem:C2X2 " "Elaborating entity \"C2X2_Mem\" for hierarchy \"Classes:classes_int\|C2X2_Mem:C2X2\"" {  } { { "Gilbert_SVM.vhd" "C2X2" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Classes:classes_int\|C2X2_Mem:C2X2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Classes:classes_int\|C2X2_Mem:C2X2\|altsyncram:altsyncram_component\"" {  } { { "C2X2_Mem.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Classes:classes_int\|C2X2_Mem:C2X2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Classes:classes_int\|C2X2_Mem:C2X2\|altsyncram:altsyncram_component\"" {  } { { "C2X2_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147279935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Classes:classes_int\|C2X2_Mem:C2X2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Classes:classes_int\|C2X2_Mem:C2X2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file c2x2_memo.mif " "Parameter \"init_file\" = \"c2x2_memo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147279935 ""}  } { { "C2X2_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X2_Mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147279935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9e24 " "Found entity 1: altsyncram_9e24" {  } { { "db/altsyncram_9e24.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_9e24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147280012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9e24 Classes:classes_int\|C2X2_Mem:C2X2\|altsyncram:altsyncram_component\|altsyncram_9e24:auto_generated " "Elaborating entity \"altsyncram_9e24\" for hierarchy \"Classes:classes_int\|C2X2_Mem:C2X2\|altsyncram:altsyncram_component\|altsyncram_9e24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C2X3_Mem Classes:classes_int\|C2X3_Mem:C2X3 " "Elaborating entity \"C2X3_Mem\" for hierarchy \"Classes:classes_int\|C2X3_Mem:C2X3\"" {  } { { "Gilbert_SVM.vhd" "C2X3" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Classes:classes_int\|C2X3_Mem:C2X3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Classes:classes_int\|C2X3_Mem:C2X3\|altsyncram:altsyncram_component\"" {  } { { "C2X3_Mem.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Classes:classes_int\|C2X3_Mem:C2X3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Classes:classes_int\|C2X3_Mem:C2X3\|altsyncram:altsyncram_component\"" {  } { { "C2X3_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Classes:classes_int\|C2X3_Mem:C2X3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Classes:classes_int\|C2X3_Mem:C2X3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file c2x3_memo.mif " "Parameter \"init_file\" = \"c2x3_memo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280088 ""}  } { { "C2X3_Mem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/C2X3_Mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147280088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae24 " "Found entity 1: altsyncram_ae24" {  } { { "db/altsyncram_ae24.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_ae24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147280172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae24 Classes:classes_int\|C2X3_Mem:C2X3\|altsyncram:altsyncram_component\|altsyncram_ae24:auto_generated " "Elaborating entity \"altsyncram_ae24\" for hierarchy \"Classes:classes_int\|C2X3_Mem:C2X3\|altsyncram:altsyncram_component\|altsyncram_ae24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg Classes:classes_int\|reg:C1reg " "Elaborating entity \"reg\" for hierarchy \"Classes:classes_int\|reg:C1reg\"" {  } { { "Gilbert_SVM.vhd" "C1reg" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NormCalculate Classes:classes_int\|NormCalculate:Norm_Wkblock " "Elaborating entity \"NormCalculate\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\"" {  } { { "Gilbert_SVM.vhd" "Norm_Wkblock" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotProduct Classes:classes_int\|NormCalculate:Norm_Wkblock\|DotProduct:LABEL1 " "Elaborating entity \"DotProduct\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|DotProduct:LABEL1\"" {  } { { "NormCalculate.vhd" "LABEL1" { Text "E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Classes:classes_int\|NormCalculate:Norm_Wkblock\|mux2x1:LABEL4 " "Elaborating entity \"mux2x1\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|mux2x1:LABEL4\"" {  } { { "NormCalculate.vhd" "LABEL4" { Text "E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5 " "Elaborating entity \"fifo2\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\"" {  } { { "NormCalculate.vhd" "LABEL5" { Text "E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280213 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_s\[0\] fifo_new_2.vhd(101) " "Inferred latch for \"Addr_s\[0\]\" at fifo_new_2.vhd(101)" {  } { { "fifo_new_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280216 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_s\[1\] fifo_new_2.vhd(101) " "Inferred latch for \"Addr_s\[1\]\" at fifo_new_2.vhd(101)" {  } { { "fifo_new_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280216 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_Memory_fifo2 Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|data_Memory_fifo2:FifoRam " "Elaborating entity \"data_Memory_fifo2\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|data_Memory_fifo2:FifoRam\"" {  } { { "fifo_new_2.vhd" "FifoRam" { Text "E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram datamem_fifo_2.vhd(29) " "VHDL Process Statement warning at datamem_fifo_2.vhd(29): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address datamem_fifo_2.vhd(29) " "VHDL Process Statement warning at datamem_fifo_2.vhd(29): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataout datamem_fifo_2.vhd(20) " "VHDL Process Statement warning at datamem_fifo_2.vhd(20): inferring latch(es) for signal or variable \"dataout\", which holds its previous value in one or more paths through the process" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[0\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[1\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[2\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[3\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[4\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[5\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[6\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280220 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[7\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[8\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[8\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[9\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[9\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[10\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[10\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[11\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[11\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[12\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[12\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[13\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[13\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[14\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[14\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[15\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[15\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[16\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[16\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[17\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[17\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[18\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[18\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[19\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[19\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[20\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[20\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[21\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[21\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[22\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[22\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280221 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|data_Memory_fifo2:FifoRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wk_calculate Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6 " "Elaborating entity \"Wk_calculate\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\"" {  } { { "NormCalculate.vhd" "LABEL6" { Text "E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder Wk_Calculate.vhd(66) " "Verilog HDL or VHDL warning at Wk_Calculate.vhd(66): object \"remainder\" assigned a value but never read" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reminder_squareTop Wk_Calculate.vhd(81) " "Verilog HDL or VHDL warning at Wk_Calculate.vhd(81): object \"Reminder_squareTop\" assigned a value but never read" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[0\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[0\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[1\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[1\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[2\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[2\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[3\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[3\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[4\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[4\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[5\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[5\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[6\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[6\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[7\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[7\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[8\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[8\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[9\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[9\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[10\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[10\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280227 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[11\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[11\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[12\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[12\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[13\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[13\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[14\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[14\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[15\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[15\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[16\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[16\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[17\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[17\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[18\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[18\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[19\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[19\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[20\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[20\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[21\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[21\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_j\[22\] Wk_Calculate.vhd(88) " "Inferred latch for \"Cache_j\[22\]\" at Wk_Calculate.vhd(88)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[0\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[0\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[1\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[1\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[2\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[2\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[3\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[3\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[4\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[4\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[5\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[5\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280228 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[6\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[6\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[7\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[7\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[8\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[8\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[9\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[9\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[10\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[10\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[11\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[11\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[12\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[12\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[13\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[13\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[14\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[14\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[15\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[15\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[16\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[16\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[17\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[17\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[18\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[18\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[19\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[19\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[20\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[20\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[21\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[21\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cache_i\[22\] Wk_Calculate.vhd(87) " "Inferred latch for \"Cache_i\[22\]\" at Wk_Calculate.vhd(87)" {  } { { "Wk_Calculate.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280229 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\|comparator:CompTopBot " "Elaborating entity \"comparator\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\|comparator:CompTopBot\"" {  } { { "Wk_Calculate.vhd" "CompTopBot" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\|divider:siglamdaport " "Elaborating entity \"divider\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\|divider:siglamdaport\"" {  } { { "Wk_Calculate.vhd" "siglamdaport" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280234 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Remi divider.v(15) " "Verilog HDL Always Construct warning at divider.v(15): inferring latch(es) for variable \"Remi\", which holds its previous value in one or more paths through the always construct" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[0\] divider.v(68) " "Inferred latch for \"Remi\[0\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[1\] divider.v(68) " "Inferred latch for \"Remi\[1\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[2\] divider.v(68) " "Inferred latch for \"Remi\[2\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[3\] divider.v(68) " "Inferred latch for \"Remi\[3\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[4\] divider.v(68) " "Inferred latch for \"Remi\[4\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[5\] divider.v(68) " "Inferred latch for \"Remi\[5\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[6\] divider.v(68) " "Inferred latch for \"Remi\[6\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[7\] divider.v(68) " "Inferred latch for \"Remi\[7\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[8\] divider.v(68) " "Inferred latch for \"Remi\[8\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[9\] divider.v(68) " "Inferred latch for \"Remi\[9\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280242 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[10\] divider.v(68) " "Inferred latch for \"Remi\[10\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[11\] divider.v(68) " "Inferred latch for \"Remi\[11\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[12\] divider.v(68) " "Inferred latch for \"Remi\[12\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[13\] divider.v(68) " "Inferred latch for \"Remi\[13\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[14\] divider.v(68) " "Inferred latch for \"Remi\[14\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[15\] divider.v(68) " "Inferred latch for \"Remi\[15\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[16\] divider.v(68) " "Inferred latch for \"Remi\[16\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[17\] divider.v(68) " "Inferred latch for \"Remi\[17\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[18\] divider.v(68) " "Inferred latch for \"Remi\[18\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[19\] divider.v(68) " "Inferred latch for \"Remi\[19\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[20\] divider.v(68) " "Inferred latch for \"Remi\[20\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[21\] divider.v(68) " "Inferred latch for \"Remi\[21\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[22\] divider.v(68) " "Inferred latch for \"Remi\[22\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[23\] divider.v(68) " "Inferred latch for \"Remi\[23\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[24\] divider.v(68) " "Inferred latch for \"Remi\[24\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[25\] divider.v(68) " "Inferred latch for \"Remi\[25\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[26\] divider.v(68) " "Inferred latch for \"Remi\[26\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[27\] divider.v(68) " "Inferred latch for \"Remi\[27\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[28\] divider.v(68) " "Inferred latch for \"Remi\[28\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280243 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[29\] divider.v(68) " "Inferred latch for \"Remi\[29\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280244 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[30\] divider.v(68) " "Inferred latch for \"Remi\[30\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280244 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[31\] divider.v(68) " "Inferred latch for \"Remi\[31\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280244 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[32\] divider.v(68) " "Inferred latch for \"Remi\[32\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280244 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[33\] divider.v(68) " "Inferred latch for \"Remi\[33\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280244 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[34\] divider.v(68) " "Inferred latch for \"Remi\[34\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280244 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:siglamdaport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\|divider:sigSquare " "Elaborating entity \"divider\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\|divider:sigSquare\"" {  } { { "Wk_Calculate.vhd" "sigSquare" { Text "E:/quartus/projects/GP_INTEGRATED/Wk_Calculate.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280246 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Remi divider.v(15) " "Verilog HDL Always Construct warning at divider.v(15): inferring latch(es) for variable \"Remi\", which holds its previous value in one or more paths through the always construct" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[0\] divider.v(68) " "Inferred latch for \"Remi\[0\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[1\] divider.v(68) " "Inferred latch for \"Remi\[1\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[2\] divider.v(68) " "Inferred latch for \"Remi\[2\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[3\] divider.v(68) " "Inferred latch for \"Remi\[3\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[4\] divider.v(68) " "Inferred latch for \"Remi\[4\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[5\] divider.v(68) " "Inferred latch for \"Remi\[5\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[6\] divider.v(68) " "Inferred latch for \"Remi\[6\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[7\] divider.v(68) " "Inferred latch for \"Remi\[7\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[8\] divider.v(68) " "Inferred latch for \"Remi\[8\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[9\] divider.v(68) " "Inferred latch for \"Remi\[9\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[10\] divider.v(68) " "Inferred latch for \"Remi\[10\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[11\] divider.v(68) " "Inferred latch for \"Remi\[11\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[12\] divider.v(68) " "Inferred latch for \"Remi\[12\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[13\] divider.v(68) " "Inferred latch for \"Remi\[13\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280262 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[14\] divider.v(68) " "Inferred latch for \"Remi\[14\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[15\] divider.v(68) " "Inferred latch for \"Remi\[15\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[16\] divider.v(68) " "Inferred latch for \"Remi\[16\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[17\] divider.v(68) " "Inferred latch for \"Remi\[17\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[18\] divider.v(68) " "Inferred latch for \"Remi\[18\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[19\] divider.v(68) " "Inferred latch for \"Remi\[19\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[20\] divider.v(68) " "Inferred latch for \"Remi\[20\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[21\] divider.v(68) " "Inferred latch for \"Remi\[21\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[22\] divider.v(68) " "Inferred latch for \"Remi\[22\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[23\] divider.v(68) " "Inferred latch for \"Remi\[23\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[24\] divider.v(68) " "Inferred latch for \"Remi\[24\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[25\] divider.v(68) " "Inferred latch for \"Remi\[25\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[26\] divider.v(68) " "Inferred latch for \"Remi\[26\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[27\] divider.v(68) " "Inferred latch for \"Remi\[27\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[28\] divider.v(68) " "Inferred latch for \"Remi\[28\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[29\] divider.v(68) " "Inferred latch for \"Remi\[29\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[30\] divider.v(68) " "Inferred latch for \"Remi\[30\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[31\] divider.v(68) " "Inferred latch for \"Remi\[31\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280263 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[32\] divider.v(68) " "Inferred latch for \"Remi\[32\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[33\] divider.v(68) " "Inferred latch for \"Remi\[33\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[34\] divider.v(68) " "Inferred latch for \"Remi\[34\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[35\] divider.v(68) " "Inferred latch for \"Remi\[35\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[36\] divider.v(68) " "Inferred latch for \"Remi\[36\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[37\] divider.v(68) " "Inferred latch for \"Remi\[37\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[38\] divider.v(68) " "Inferred latch for \"Remi\[38\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[39\] divider.v(68) " "Inferred latch for \"Remi\[39\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[40\] divider.v(68) " "Inferred latch for \"Remi\[40\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[41\] divider.v(68) " "Inferred latch for \"Remi\[41\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[42\] divider.v(68) " "Inferred latch for \"Remi\[42\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[43\] divider.v(68) " "Inferred latch for \"Remi\[43\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[44\] divider.v(68) " "Inferred latch for \"Remi\[44\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[45\] divider.v(68) " "Inferred latch for \"Remi\[45\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[46\] divider.v(68) " "Inferred latch for \"Remi\[46\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[47\] divider.v(68) " "Inferred latch for \"Remi\[47\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[48\] divider.v(68) " "Inferred latch for \"Remi\[48\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[49\] divider.v(68) " "Inferred latch for \"Remi\[49\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[50\] divider.v(68) " "Inferred latch for \"Remi\[50\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280264 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[51\] divider.v(68) " "Inferred latch for \"Remi\[51\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280265 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[52\] divider.v(68) " "Inferred latch for \"Remi\[52\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280265 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[53\] divider.v(68) " "Inferred latch for \"Remi\[53\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280265 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|Wk_calculate:LABEL6|divider:sigSquare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg Classes:classes_int\|NormCalculate:Norm_Wkblock\|reg:LABEL7 " "Elaborating entity \"reg\" for hierarchy \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|reg:LABEL7\"" {  } { { "NormCalculate.vhd" "LABEL7" { Text "E:/quartus/projects/GP_INTEGRATED/NormCalculate.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bitfulladder Classes:classes_int\|N_bitfulladder:LABLE_AddreInc " "Elaborating entity \"N_bitfulladder\" for hierarchy \"Classes:classes_int\|N_bitfulladder:LABLE_AddreInc\"" {  } { { "Gilbert_SVM.vhd" "LABLE_AddreInc" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bithalfadder Classes:classes_int\|N_bitfulladder:LABLE_AddreInc\|bithalfadder:f0 " "Elaborating entity \"bithalfadder\" for hierarchy \"Classes:classes_int\|N_bitfulladder:LABLE_AddreInc\|bithalfadder:f0\"" {  } { { "nbit_adder.vhd" "f0" { Text "E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitfulladder Classes:classes_int\|N_bitfulladder:LABLE_AddreInc\|bitfulladder:\\loop1:1:fx " "Elaborating entity \"bitfulladder\" for hierarchy \"Classes:classes_int\|N_bitfulladder:LABLE_AddreInc\|bitfulladder:\\loop1:1:fx\"" {  } { { "nbit_adder.vhd" "\\loop1:1:fx" { Text "E:/quartus/projects/GP_INTEGRATED/nbit_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Classes:classes_int\|mux2x1:LABLE_addressSel " "Elaborating entity \"mux2x1\" for hierarchy \"Classes:classes_int\|mux2x1:LABLE_addressSel\"" {  } { { "Gilbert_SVM.vhd" "LABLE_addressSel" { Text "E:/quartus/projects/GP_INTEGRATED/Gilbert_SVM.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kernel_block Kernel_block:kernel_int " "Elaborating entity \"Kernel_block\" for hierarchy \"Kernel_block:kernel_int\"" {  } { { "integration_final.vhd" "kernel_int" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280305 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[0\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[0\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280308 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[1\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[1\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280308 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[2\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[2\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[3\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[3\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[4\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[4\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[5\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[5\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[6\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[6\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[7\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[7\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[8\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[8\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[9\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[9\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[10\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[10\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[11\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[11\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[12\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[12\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[13\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[13\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[14\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[14\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_final\[15\] Kernal_block.vhd(144) " "Inferred latch for \"Output_final\[15\]\" at Kernal_block.vhd(144)" {  } { { "Kernal_block.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280309 "|integration_final|Kernel_block:kernel_int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B4_Kernel Kernel_block:kernel_int\|B4_Kernel:input " "Elaborating entity \"B4_Kernel\" for hierarchy \"Kernel_block:kernel_int\|B4_Kernel:input\"" {  } { { "Kernal_block.vhd" "input" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg Kernel_block:kernel_int\|B4_Kernel:input\|reg:LABLE_ker_RelativePoimt_REG_F1 " "Elaborating entity \"reg\" for hierarchy \"Kernel_block:kernel_int\|B4_Kernel:input\|reg:LABLE_ker_RelativePoimt_REG_F1\"" {  } { { "B4Kernel.vhd" "LABLE_ker_RelativePoimt_REG_F1" { Text "E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 Kernel_block:kernel_int\|B4_Kernel:input\|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux " "Elaborating entity \"mux4x1\" for hierarchy \"Kernel_block:kernel_int\|B4_Kernel:input\|mux4x1:LABLE_Kenel_RelativePoint_FeatureMux\"" {  } { { "B4Kernel.vhd" "LABLE_Kenel_RelativePoint_FeatureMux" { Text "E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Kernel_block:kernel_int\|B4_Kernel:input\|mux2x1:LABLE_Kenel_classF1_Mux " "Elaborating entity \"mux2x1\" for hierarchy \"Kernel_block:kernel_int\|B4_Kernel:input\|mux2x1:LABLE_Kenel_classF1_Mux\"" {  } { { "B4Kernel.vhd" "LABLE_Kenel_classF1_Mux" { Text "E:/quartus/projects/GP_INTEGRATED/B4Kernel.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_lut Kernel_block:kernel_int\|exp_lut:Exp " "Elaborating entity \"exp_lut\" for hierarchy \"Kernel_block:kernel_int\|exp_lut:Exp\"" {  } { { "Kernal_block.vhd" "Exp" { Text "E:/quartus/projects/GP_INTEGRATED/Kernal_block.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caches caches:caches_int " "Elaborating entity \"caches\" for hierarchy \"caches:caches_int\"" {  } { { "integration_final.vhd" "caches_int" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout caches.vhd(328) " "Verilog HDL or VHDL warning at caches.vhd(328): object \"cout\" assigned a value but never read" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280437 "|integration_final|caches:caches_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_Min_b caches.vhd(361) " "Verilog HDL or VHDL warning at caches.vhd(361): object \"address_Min_b\" assigned a value but never read" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_Max_b caches.vhd(362) " "Verilog HDL or VHDL warning at caches.vhd(362): object \"address_Max_b\" assigned a value but never read" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negativ_diffe_Max_Min caches.vhd(368) " "Verilog HDL or VHDL warning at caches.vhd(368): object \"negativ_diffe_Max_Min\" assigned a value but never read" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 368 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] caches.vhd(436) " "Inferred latch for \"b\[0\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] caches.vhd(436) " "Inferred latch for \"b\[1\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] caches.vhd(436) " "Inferred latch for \"b\[2\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] caches.vhd(436) " "Inferred latch for \"b\[3\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] caches.vhd(436) " "Inferred latch for \"b\[4\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] caches.vhd(436) " "Inferred latch for \"b\[5\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] caches.vhd(436) " "Inferred latch for \"b\[6\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] caches.vhd(436) " "Inferred latch for \"b\[7\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] caches.vhd(436) " "Inferred latch for \"b\[8\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] caches.vhd(436) " "Inferred latch for \"b\[9\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] caches.vhd(436) " "Inferred latch for \"b\[10\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] caches.vhd(436) " "Inferred latch for \"b\[11\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] caches.vhd(436) " "Inferred latch for \"b\[12\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280438 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] caches.vhd(436) " "Inferred latch for \"b\[13\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280439 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] caches.vhd(436) " "Inferred latch for \"b\[14\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280439 "|integration_final|caches:caches_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] caches.vhd(436) " "Inferred latch for \"b\[15\]\" at caches.vhd(436)" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280439 "|integration_final|caches:caches_int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 caches:caches_int\|mux4x1:muxCache1 " "Elaborating entity \"mux4x1\" for hierarchy \"caches:caches_int\|mux4x1:muxCache1\"" {  } { { "caches.vhd" "muxCache1" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_23x900 caches:caches_int\|Mem_23x900:cache1 " "Elaborating entity \"Mem_23x900\" for hierarchy \"caches:caches_int\|Mem_23x900:cache1\"" {  } { { "caches.vhd" "cache1" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram caches:caches_int\|Mem_23x900:cache1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"caches:caches_int\|Mem_23x900:cache1\|altsyncram:altsyncram_component\"" {  } { { "Mem_23x900.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "caches:caches_int\|Mem_23x900:cache1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"caches:caches_int\|Mem_23x900:cache1\|altsyncram:altsyncram_component\"" {  } { { "Mem_23x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "caches:caches_int\|Mem_23x900:cache1\|altsyncram:altsyncram_component " "Instantiated megafunction \"caches:caches_int\|Mem_23x900:cache1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280514 ""}  } { { "Mem_23x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_23x900.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147280514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m504 " "Found entity 1: altsyncram_m504" {  } { { "db/altsyncram_m504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_m504.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147280599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m504 caches:caches_int\|Mem_23x900:cache1\|altsyncram:altsyncram_component\|altsyncram_m504:auto_generated " "Elaborating entity \"altsyncram_m504\" for hierarchy \"caches:caches_int\|Mem_23x900:cache1\|altsyncram:altsyncram_component\|altsyncram_m504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtildeUpdate caches:caches_int\|CtildeUpdate:Ctildpart " "Elaborating entity \"CtildeUpdate\" for hierarchy \"caches:caches_int\|CtildeUpdate:Ctildpart\"" {  } { { "caches.vhd" "Ctildpart" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetMax caches:caches_int\|GetMax:MaxValue " "Elaborating entity \"GetMax\" for hierarchy \"caches:caches_int\|GetMax:MaxValue\"" {  } { { "caches.vhd" "MaxValue" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_Caches caches:caches_int\|GetMax:MaxValue\|Comparator_Caches:SelectMax " "Elaborating entity \"Comparator_Caches\" for hierarchy \"caches:caches_int\|GetMax:MaxValue\|Comparator_Caches:SelectMax\"" {  } { { "GetMax.vhd" "SelectMax" { Text "E:/quartus/projects/GP_INTEGRATED/GetMax.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280664 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator_Caches.vhd(24) " "VHDL warning at comparator_Caches.vhd(24): comparison between unequal length operands always returns FALSE" {  } { { "comparator_Caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd" 24 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280665 "|integration_final|caches:caches_int|GetMax:MaxValue|Comparator_Caches:SelectMax"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaximReg caches:caches_int\|GetMax:MaxValue\|MaximReg:RegIn1new " "Elaborating entity \"MaximReg\" for hierarchy \"caches:caches_int\|GetMax:MaxValue\|MaximReg:RegIn1new\"" {  } { { "GetMax.vhd" "RegIn1new" { Text "E:/quartus/projects/GP_INTEGRATED/GetMax.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280668 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test MaximReg.vhd(22) " "VHDL Process Statement warning at MaximReg.vhd(22): signal \"test\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaximReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280670 "|integration_final|caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wenable MaximReg.vhd(24) " "VHDL Process Statement warning at MaximReg.vhd(24): signal \"wenable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaximReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280670 "|integration_final|caches:caches_int|GetMax:MaxValue|MaximReg:RegIn1new"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetMin caches:caches_int\|GetMin:MinValue " "Elaborating entity \"GetMin\" for hierarchy \"caches:caches_int\|GetMin:MinValue\"" {  } { { "caches.vhd" "MinValue" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinimReg caches:caches_int\|GetMin:MinValue\|MinimReg:RegIn1new " "Elaborating entity \"MinimReg\" for hierarchy \"caches:caches_int\|GetMin:MinValue\|MinimReg:RegIn1new\"" {  } { { "GetMin.vhd" "RegIn1new" { Text "E:/quartus/projects/GP_INTEGRATED/GetMin.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280678 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test MinimReg.vhd(22) " "VHDL Process Statement warning at MinimReg.vhd(22): signal \"test\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MinimReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280679 "|integration_final|caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wenable MinimReg.vhd(24) " "VHDL Process Statement warning at MinimReg.vhd(24): signal \"wenable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MinimReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280679 "|integration_final|caches:caches_int|GetMin:MinValue|MinimReg:RegIn1new"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cacheAcc_Avg caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1 " "Elaborating entity \"cacheAcc_Avg\" for hierarchy \"caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\"" {  } { { "caches.vhd" "cacheAcc_Avg1" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_10 cachAcc.vhd(107) " "Verilog HDL or VHDL warning at cachAcc.vhd(107): object \"cout_10\" assigned a value but never read" {  } { { "cachAcc.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280683 "|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Remn cachAcc.vhd(111) " "Verilog HDL or VHDL warning at cachAcc.vhd(111): object \"Remn\" assigned a value but never read" {  } { { "cachAcc.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280683 "|integration_final|caches:caches_int|cacheAcc_Avg:cacheAcc_Avg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_25x900 caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo " "Elaborating entity \"Mem_25x900\" for hierarchy \"caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\"" {  } { { "cachAcc.vhd" "cacheAcc_MeMo" { Text "E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\|altsyncram:altsyncram_component\"" {  } { { "Mem_25x900.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\|altsyncram:altsyncram_component\"" {  } { { "Mem_25x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\|altsyncram:altsyncram_component " "Instantiated megafunction \"caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 27 " "Parameter \"width_a\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147280750 ""}  } { { "Mem_25x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_25x900.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147280750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f304.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f304.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f304 " "Found entity 1: altsyncram_f304" {  } { { "db/altsyncram_f304.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_f304.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147280829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f304 caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\|altsyncram:altsyncram_component\|altsyncram_f304:auto_generated " "Elaborating entity \"altsyncram_f304\" for hierarchy \"caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|Mem_25x900:cacheAcc_MeMo\|altsyncram:altsyncram_component\|altsyncram_f304:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|mux4x1:MuxDataIn " "Elaborating entity \"mux4x1\" for hierarchy \"caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|mux4x1:MuxDataIn\"" {  } { { "cachAcc.vhd" "MuxDataIn" { Text "E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|divider:LABLE_Division " "Elaborating entity \"divider\" for hierarchy \"caches:caches_int\|cacheAcc_Avg:cacheAcc_Avg1\|divider:LABLE_Division\"" {  } { { "cachAcc.vhd" "LABLE_Division" { Text "E:/quartus/projects/GP_INTEGRATED/cachAcc.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(24) " "Verilog HDL assignment warning at divider.v(24): truncated value with size 32 to match size of target (27)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280852 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(26) " "Verilog HDL assignment warning at divider.v(26): truncated value with size 32 to match size of target (27)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280852 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(30) " "Verilog HDL assignment warning at divider.v(30): truncated value with size 32 to match size of target (27)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280852 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(31) " "Verilog HDL assignment warning at divider.v(31): truncated value with size 32 to match size of target (27)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280852 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(49) " "Verilog HDL assignment warning at divider.v(49): truncated value with size 32 to match size of target (27)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(50) " "Verilog HDL assignment warning at divider.v(50): truncated value with size 32 to match size of target (27)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(56) " "Verilog HDL assignment warning at divider.v(56): truncated value with size 32 to match size of target (27)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(64) " "Verilog HDL assignment warning at divider.v(64): truncated value with size 32 to match size of target (27)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Remi divider.v(15) " "Verilog HDL Always Construct warning at divider.v(15): inferring latch(es) for variable \"Remi\", which holds its previous value in one or more paths through the always construct" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[0\] divider.v(68) " "Inferred latch for \"Remi\[0\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[1\] divider.v(68) " "Inferred latch for \"Remi\[1\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[2\] divider.v(68) " "Inferred latch for \"Remi\[2\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[3\] divider.v(68) " "Inferred latch for \"Remi\[3\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[4\] divider.v(68) " "Inferred latch for \"Remi\[4\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[5\] divider.v(68) " "Inferred latch for \"Remi\[5\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[6\] divider.v(68) " "Inferred latch for \"Remi\[6\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[7\] divider.v(68) " "Inferred latch for \"Remi\[7\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[8\] divider.v(68) " "Inferred latch for \"Remi\[8\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[9\] divider.v(68) " "Inferred latch for \"Remi\[9\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[10\] divider.v(68) " "Inferred latch for \"Remi\[10\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[11\] divider.v(68) " "Inferred latch for \"Remi\[11\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[12\] divider.v(68) " "Inferred latch for \"Remi\[12\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[13\] divider.v(68) " "Inferred latch for \"Remi\[13\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280853 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[14\] divider.v(68) " "Inferred latch for \"Remi\[14\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[15\] divider.v(68) " "Inferred latch for \"Remi\[15\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[16\] divider.v(68) " "Inferred latch for \"Remi\[16\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[17\] divider.v(68) " "Inferred latch for \"Remi\[17\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[18\] divider.v(68) " "Inferred latch for \"Remi\[18\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[19\] divider.v(68) " "Inferred latch for \"Remi\[19\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[20\] divider.v(68) " "Inferred latch for \"Remi\[20\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[21\] divider.v(68) " "Inferred latch for \"Remi\[21\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[22\] divider.v(68) " "Inferred latch for \"Remi\[22\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[23\] divider.v(68) " "Inferred latch for \"Remi\[23\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[24\] divider.v(68) " "Inferred latch for \"Remi\[24\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[25\] divider.v(68) " "Inferred latch for \"Remi\[25\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[26\] divider.v(68) " "Inferred latch for \"Remi\[26\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280854 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|cacheAvg_1:LABLE_cachAvg_1|divider:LABLE_Division"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetMin caches:caches_int\|GetMin:Min_b " "Elaborating entity \"GetMin\" for hierarchy \"caches:caches_int\|GetMin:Min_b\"" {  } { { "caches.vhd" "Min_b" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_Caches caches:caches_int\|GetMin:Min_b\|Comparator_Caches:SelectMin " "Elaborating entity \"Comparator_Caches\" for hierarchy \"caches:caches_int\|GetMin:Min_b\|Comparator_Caches:SelectMin\"" {  } { { "GetMin.vhd" "SelectMin" { Text "E:/quartus/projects/GP_INTEGRATED/GetMin.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280917 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator_Caches.vhd(24) " "VHDL warning at comparator_Caches.vhd(24): comparison between unequal length operands always returns FALSE" {  } { { "comparator_Caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/comparator_Caches.vhd" 24 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280918 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|GetMin:Min_b|Comparator_Caches:SelectMin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 caches:caches_int\|GetMin:Min_b\|mux2x1:MinValue " "Elaborating entity \"mux2x1\" for hierarchy \"caches:caches_int\|GetMin:Min_b\|mux2x1:MinValue\"" {  } { { "GetMin.vhd" "MinValue" { Text "E:/quartus/projects/GP_INTEGRATED/GetMin.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinimReg caches:caches_int\|GetMin:Min_b\|MinimReg:RegIn1new " "Elaborating entity \"MinimReg\" for hierarchy \"caches:caches_int\|GetMin:Min_b\|MinimReg:RegIn1new\"" {  } { { "GetMin.vhd" "RegIn1new" { Text "E:/quartus/projects/GP_INTEGRATED/GetMin.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280922 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test MinimReg.vhd(22) " "VHDL Process Statement warning at MinimReg.vhd(22): signal \"test\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MinimReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280924 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|GetMin:Min_b|MinimReg:RegIn1new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wenable MinimReg.vhd(24) " "VHDL Process Statement warning at MinimReg.vhd(24): signal \"wenable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MinimReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280924 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|GetMin:Min_b|MinimReg:RegIn1new"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetMax caches:caches_int\|GetMax:Max_B " "Elaborating entity \"GetMax\" for hierarchy \"caches:caches_int\|GetMax:Max_B\"" {  } { { "caches.vhd" "Max_B" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaximReg caches:caches_int\|GetMax:Max_B\|MaximReg:RegIn1new " "Elaborating entity \"MaximReg\" for hierarchy \"caches:caches_int\|GetMax:Max_B\|MaximReg:RegIn1new\"" {  } { { "GetMax.vhd" "RegIn1new" { Text "E:/quartus/projects/GP_INTEGRATED/GetMax.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280930 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test MaximReg.vhd(22) " "VHDL Process Statement warning at MaximReg.vhd(22): signal \"test\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaximReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280933 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|GetMax:Max_B|MaximReg:RegIn1new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wenable MaximReg.vhd(24) " "VHDL Process Statement warning at MaximReg.vhd(24): signal \"wenable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaximReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147280933 "|integration_final|caches:caches_int|Avg_calc:LABLE_Avgcalc1|GetMax:Max_B|MaximReg:RegIn1new"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabetaMem caches:caches_int\|alphabetaMem:LABEL_ALPHA " "Elaborating entity \"alphabetaMem\" for hierarchy \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\"" {  } { { "caches.vhd" "LABEL_ALPHA" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280935 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigCVcounter alphabetaMem.vhd(111) " "Verilog HDL or VHDL warning at alphabetaMem.vhd(111): object \"sigCVcounter\" assigned a value but never read" {  } { { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280941 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_enable_Acc_Avg alphabetaMem.vhd(123) " "VHDL Signal Declaration warning at alphabetaMem.vhd(123): used implicit default value for signal \"read_enable_Acc_Avg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530147280941 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_Acc_Avg_sequen alphabetaMem.vhd(128) " "Verilog HDL or VHDL warning at alphabetaMem.vhd(128): object \"address_Acc_Avg_sequen\" assigned a value but never read" {  } { { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147280941 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothTop caches:caches_int\|alphabetaMem:LABEL_ALPHA\|BoothTop:multipI " "Elaborating entity \"BoothTop\" for hierarchy \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|BoothTop:multipI\"" {  } { { "alphabetaMem.vhd" "multipI" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth caches:caches_int\|alphabetaMem:LABEL_ALPHA\|BoothTop:multipI\|Booth:booth1 " "Elaborating entity \"Booth\" for hierarchy \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|BoothTop:multipI\|Booth:booth1\"" {  } { { "../hamada/BoothTop.v" "booth1" { Text "E:/quartus/projects/hamada/BoothTop.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider caches:caches_int\|alphabetaMem:LABEL_ALPHA\|divider:div " "Elaborating entity \"divider\" for hierarchy \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|divider:div\"" {  } { { "alphabetaMem.vhd" "div" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(24) " "Verilog HDL assignment warning at divider.v(24): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(26) " "Verilog HDL assignment warning at divider.v(26): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(30) " "Verilog HDL assignment warning at divider.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(31) " "Verilog HDL assignment warning at divider.v(31): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(49) " "Verilog HDL assignment warning at divider.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(50) " "Verilog HDL assignment warning at divider.v(50): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(56) " "Verilog HDL assignment warning at divider.v(56): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(64) " "Verilog HDL assignment warning at divider.v(64): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Remi divider.v(15) " "Verilog HDL Always Construct warning at divider.v(15): inferring latch(es) for variable \"Remi\", which holds its previous value in one or more paths through the always construct" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[0\] divider.v(68) " "Inferred latch for \"Remi\[0\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[1\] divider.v(68) " "Inferred latch for \"Remi\[1\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[2\] divider.v(68) " "Inferred latch for \"Remi\[2\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[3\] divider.v(68) " "Inferred latch for \"Remi\[3\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[4\] divider.v(68) " "Inferred latch for \"Remi\[4\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[5\] divider.v(68) " "Inferred latch for \"Remi\[5\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[6\] divider.v(68) " "Inferred latch for \"Remi\[6\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[7\] divider.v(68) " "Inferred latch for \"Remi\[7\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[8\] divider.v(68) " "Inferred latch for \"Remi\[8\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[9\] divider.v(68) " "Inferred latch for \"Remi\[9\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[10\] divider.v(68) " "Inferred latch for \"Remi\[10\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280971 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[11\] divider.v(68) " "Inferred latch for \"Remi\[11\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280972 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[12\] divider.v(68) " "Inferred latch for \"Remi\[12\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280972 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[13\] divider.v(68) " "Inferred latch for \"Remi\[13\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280972 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[14\] divider.v(68) " "Inferred latch for \"Remi\[14\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280972 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remi\[15\] divider.v(68) " "Inferred latch for \"Remi\[15\]\" at divider.v(68)" {  } { { "../hamada/divider.v" "" { Text "E:/quartus/projects/hamada/divider.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147280972 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_16x900 caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta " "Elaborating entity \"Mem_16x900\" for hierarchy \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\"" {  } { { "alphabetaMem.vhd" "Memory_Alphabeta" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\"" {  } { { "Mem_16x900.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147280998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\"" {  } { { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component " "Instantiated megafunction \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281033 ""}  } { { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147281033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o504 " "Found entity 1: altsyncram_o504" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147281111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o504 caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated " "Elaborating entity \"altsyncram_o504\" for hierarchy \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Norm_avg caches:caches_int\|Norm_avg:LABLE_AVGNORM " "Elaborating entity \"Norm_avg\" for hierarchy \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\"" {  } { { "caches.vhd" "LABLE_AVGNORM" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remOfDivision Norm_Avg.vhd(138) " "Verilog HDL or VHDL warning at Norm_Avg.vhd(138): object \"remOfDivision\" assigned a value but never read" {  } { { "Norm_Avg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147281305 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy Norm_Avg.vhd(139) " "Verilog HDL or VHDL warning at Norm_Avg.vhd(139): object \"rdy\" assigned a value but never read" {  } { { "Norm_Avg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530147281305 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 caches:caches_int\|Norm_avg:LABLE_AVGNORM\|mux4x1:LABLE_MUX4_alphaBeta " "Elaborating entity \"mux4x1\" for hierarchy \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\|mux4x1:LABLE_MUX4_alphaBeta\"" {  } { { "Norm_Avg.vhd" "LABLE_MUX4_alphaBeta" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg caches:caches_int\|Norm_avg:LABLE_AVGNORM\|reg:LABLE_AddToReg_AvgNorm " "Elaborating entity \"reg\" for hierarchy \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\|reg:LABLE_AddToReg_AvgNorm\"" {  } { { "Norm_Avg.vhd" "LABLE_AddToReg_AvgNorm" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 caches:caches_int\|Norm_avg:LABLE_AVGNORM\|fifo2:LABLE_Queue " "Elaborating entity \"fifo2\" for hierarchy \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\|fifo2:LABLE_Queue\"" {  } { { "Norm_Avg.vhd" "LABLE_Queue" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281313 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_s\[0\] fifo_new_2.vhd(101) " "Inferred latch for \"Addr_s\[0\]\" at fifo_new_2.vhd(101)" {  } { { "fifo_new_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281314 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_s\[1\] fifo_new_2.vhd(101) " "Inferred latch for \"Addr_s\[1\]\" at fifo_new_2.vhd(101)" {  } { { "fifo_new_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281314 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_Memory_fifo2 caches:caches_int\|Norm_avg:LABLE_AVGNORM\|fifo2:LABLE_Queue\|data_Memory_fifo2:FifoRam " "Elaborating entity \"data_Memory_fifo2\" for hierarchy \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\|fifo2:LABLE_Queue\|data_Memory_fifo2:FifoRam\"" {  } { { "fifo_new_2.vhd" "FifoRam" { Text "E:/quartus/projects/GP_INTEGRATED/fifo_new_2.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram datamem_fifo_2.vhd(29) " "VHDL Process Statement warning at datamem_fifo_2.vhd(29): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address datamem_fifo_2.vhd(29) " "VHDL Process Statement warning at datamem_fifo_2.vhd(29): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataout datamem_fifo_2.vhd(20) " "VHDL Process Statement warning at datamem_fifo_2.vhd(20): inferring latch(es) for signal or variable \"dataout\", which holds its previous value in one or more paths through the process" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[0\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[1\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[2\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[3\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[4\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[5\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[6\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[7\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[8\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[8\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[9\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[9\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[10\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[10\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[11\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[11\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[12\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[12\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[13\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[13\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281317 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[14\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[14\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281318 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[15\] datamem_fifo_2.vhd(20) " "Inferred latch for \"dataout\[15\]\" at datamem_fifo_2.vhd(20)" {  } { { "datamem_fifo_2.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281318 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|fifo2:LABLE_Queue|data_Memory_fifo2:FifoRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg caches:caches_int\|Norm_avg:LABLE_AVGNORM\|reg:LABLE_Queue_Reg " "Elaborating entity \"reg\" for hierarchy \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\|reg:LABLE_Queue_Reg\"" {  } { { "Norm_Avg.vhd" "LABLE_Queue_Reg" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt32 caches:caches_int\|Norm_avg:LABLE_AVGNORM\|sqrt32:LABLE_queue_to_square " "Elaborating entity \"sqrt32\" for hierarchy \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\|sqrt32:LABLE_queue_to_square\"" {  } { { "Norm_Avg.vhd" "LABLE_queue_to_square" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sqrt.v(17) " "Verilog HDL assignment warning at sqrt.v(17): truncated value with size 32 to match size of target (16)" {  } { { "../hamada/sqrt.v" "" { Text "E:/quartus/projects/hamada/sqrt.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530147281323 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|sqrt32:LABLE_queue_to_square"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator caches:caches_int\|Norm_avg:LABLE_AVGNORM\|comparator:LABLE_Last_Termination_condition " "Elaborating entity \"comparator\" for hierarchy \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\|comparator:LABLE_Last_Termination_condition\"" {  } { { "Norm_Avg.vhd" "LABLE_Last_Termination_condition" { Text "E:/quartus/projects/GP_INTEGRATED/Norm_Avg.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV CV:CV_int " "Elaborating entity \"CV\" for hierarchy \"CV:CV_int\"" {  } { { "integration_final.vhd" "CV_int" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg_rep_i CV.vhd(135) " "VHDL Process Statement warning at CV.vhd(135): signal \"Reg_rep_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg_rep_j CV.vhd(136) " "VHDL Process Statement warning at CV.vhd(136): signal \"Reg_rep_j\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[0\] CV.vhd(116) " "Inferred latch for \"j_output\[0\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[1\] CV.vhd(116) " "Inferred latch for \"j_output\[1\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[2\] CV.vhd(116) " "Inferred latch for \"j_output\[2\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[3\] CV.vhd(116) " "Inferred latch for \"j_output\[3\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[4\] CV.vhd(116) " "Inferred latch for \"j_output\[4\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[5\] CV.vhd(116) " "Inferred latch for \"j_output\[5\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[6\] CV.vhd(116) " "Inferred latch for \"j_output\[6\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[7\] CV.vhd(116) " "Inferred latch for \"j_output\[7\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[8\] CV.vhd(116) " "Inferred latch for \"j_output\[8\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_output\[9\] CV.vhd(116) " "Inferred latch for \"j_output\[9\]\" at CV.vhd(116)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[0\] CV.vhd(115) " "Inferred latch for \"i_output\[0\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[1\] CV.vhd(115) " "Inferred latch for \"i_output\[1\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[2\] CV.vhd(115) " "Inferred latch for \"i_output\[2\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[3\] CV.vhd(115) " "Inferred latch for \"i_output\[3\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[4\] CV.vhd(115) " "Inferred latch for \"i_output\[4\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[5\] CV.vhd(115) " "Inferred latch for \"i_output\[5\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[6\] CV.vhd(115) " "Inferred latch for \"i_output\[6\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281332 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[7\] CV.vhd(115) " "Inferred latch for \"i_output\[7\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281333 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[8\] CV.vhd(115) " "Inferred latch for \"i_output\[8\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281333 "|integration_final|CV:CV_int"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_output\[9\] CV.vhd(115) " "Inferred latch for \"i_output\[9\]\" at CV.vhd(115)" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281333 "|integration_final|CV:CV_int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_10x900 CV:CV_int\|Mem_10x900:iCV_mem " "Elaborating entity \"Mem_10x900\" for hierarchy \"CV:CV_int\|Mem_10x900:iCV_mem\"" {  } { { "CV.vhd" "iCV_mem" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CV:CV_int\|Mem_10x900:iCV_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CV:CV_int\|Mem_10x900:iCV_mem\|altsyncram:altsyncram_component\"" {  } { { "Mem_10x900.vhd" "altsyncram_component" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CV:CV_int\|Mem_10x900:iCV_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CV:CV_int\|Mem_10x900:iCV_mem\|altsyncram:altsyncram_component\"" {  } { { "Mem_10x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CV:CV_int\|Mem_10x900:iCV_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"CV:CV_int\|Mem_10x900:iCV_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530147281384 ""}  } { { "Mem_10x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_10x900.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530147281384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i504 " "Found entity 1: altsyncram_i504" {  } { { "db/altsyncram_i504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_i504.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530147281455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147281455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i504 CV:CV_int\|Mem_10x900:iCV_mem\|altsyncram:altsyncram_component\|altsyncram_i504:auto_generated " "Elaborating entity \"altsyncram_i504\" for hierarchy \"CV:CV_int\|Mem_10x900:iCV_mem\|altsyncram:altsyncram_component\|altsyncram_i504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CVmonitor CV:CV_int\|CVmonitor:Cvmnt " "Elaborating entity \"CVmonitor\" for hierarchy \"CV:CV_int\|CVmonitor:Cvmnt\"" {  } { { "CV.vhd" "Cvmnt" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147281501 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset CVmonitor.vhd(47) " "VHDL Process Statement warning at CVmonitor.vhd(47): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CVmonitor.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CVmonitor.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530147281503 "|integration_final|CV:CV_int|CVmonitor:Cvmnt"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "caches:caches_int\|Norm_avg:LABLE_AVGNORM\|fifo2:LABLE_Queue\|data_Memory_fifo2:FifoRam\|ram " "RAM logic \"caches:caches_int\|Norm_avg:LABLE_AVGNORM\|fifo2:LABLE_Queue\|data_Memory_fifo2:FifoRam\|ram\" is uninferred due to inappropriate RAM size" {  } { { "datamem_fifo_2.vhd" "ram" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1530147284923 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|data_Memory_fifo2:FifoRam\|ram " "RAM logic \"Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|data_Memory_fifo2:FifoRam\|ram\" is uninferred due to inappropriate RAM size" {  } { { "datamem_fifo_2.vhd" "ram" { Text "E:/quartus/projects/GP_INTEGRATED/datamem_fifo_2.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1530147284923 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1530147284923 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MaximReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MaximReg.vhd" 21 -1 0 } } { "MinimReg.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/MinimReg.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1530147299181 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1530147299181 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[0\] CV:CV_int\|Reg_i\[0\]~synth CV:CV_int\|Reg_i\[0\]~synth " "Register \"CV:CV_int\|Reg_i\[0\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[0\]~synth\" and latch \"CV:CV_int\|Reg_i\[0\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[1\] CV:CV_int\|Reg_i\[1\]~synth CV:CV_int\|Reg_i\[1\]~synth " "Register \"CV:CV_int\|Reg_i\[1\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[1\]~synth\" and latch \"CV:CV_int\|Reg_i\[1\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[2\] CV:CV_int\|Reg_i\[2\]~synth CV:CV_int\|Reg_i\[2\]~synth " "Register \"CV:CV_int\|Reg_i\[2\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[2\]~synth\" and latch \"CV:CV_int\|Reg_i\[2\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[3\] CV:CV_int\|Reg_i\[3\]~synth CV:CV_int\|Reg_i\[3\]~synth " "Register \"CV:CV_int\|Reg_i\[3\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[3\]~synth\" and latch \"CV:CV_int\|Reg_i\[3\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[4\] CV:CV_int\|Reg_i\[4\]~synth CV:CV_int\|Reg_i\[4\]~synth " "Register \"CV:CV_int\|Reg_i\[4\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[4\]~synth\" and latch \"CV:CV_int\|Reg_i\[4\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[5\] CV:CV_int\|Reg_i\[5\]~synth CV:CV_int\|Reg_i\[5\]~synth " "Register \"CV:CV_int\|Reg_i\[5\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[5\]~synth\" and latch \"CV:CV_int\|Reg_i\[5\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[6\] CV:CV_int\|Reg_i\[6\]~synth CV:CV_int\|Reg_i\[6\]~synth " "Register \"CV:CV_int\|Reg_i\[6\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[6\]~synth\" and latch \"CV:CV_int\|Reg_i\[6\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[7\] CV:CV_int\|Reg_i\[7\]~synth CV:CV_int\|Reg_i\[7\]~synth " "Register \"CV:CV_int\|Reg_i\[7\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[7\]~synth\" and latch \"CV:CV_int\|Reg_i\[7\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[8\] CV:CV_int\|Reg_i\[8\]~synth CV:CV_int\|Reg_i\[8\]~synth " "Register \"CV:CV_int\|Reg_i\[8\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[8\]~synth\" and latch \"CV:CV_int\|Reg_i\[8\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_i\[9\] CV:CV_int\|Reg_i\[9\]~synth CV:CV_int\|Reg_i\[9\]~synth " "Register \"CV:CV_int\|Reg_i\[9\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_i\[9\]~synth\" and latch \"CV:CV_int\|Reg_i\[9\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_i[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[0\] CV:CV_int\|Reg_j\[0\]~synth CV:CV_int\|Reg_j\[0\]~synth " "Register \"CV:CV_int\|Reg_j\[0\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[0\]~synth\" and latch \"CV:CV_int\|Reg_j\[0\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[1\] CV:CV_int\|Reg_j\[1\]~synth CV:CV_int\|Reg_j\[1\]~synth " "Register \"CV:CV_int\|Reg_j\[1\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[1\]~synth\" and latch \"CV:CV_int\|Reg_j\[1\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[2\] CV:CV_int\|Reg_j\[2\]~synth CV:CV_int\|Reg_j\[2\]~synth " "Register \"CV:CV_int\|Reg_j\[2\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[2\]~synth\" and latch \"CV:CV_int\|Reg_j\[2\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[3\] CV:CV_int\|Reg_j\[3\]~synth CV:CV_int\|Reg_j\[3\]~synth " "Register \"CV:CV_int\|Reg_j\[3\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[3\]~synth\" and latch \"CV:CV_int\|Reg_j\[3\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[4\] CV:CV_int\|Reg_j\[4\]~synth CV:CV_int\|Reg_j\[4\]~synth " "Register \"CV:CV_int\|Reg_j\[4\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[4\]~synth\" and latch \"CV:CV_int\|Reg_j\[4\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[5\] CV:CV_int\|Reg_j\[5\]~synth CV:CV_int\|Reg_j\[5\]~synth " "Register \"CV:CV_int\|Reg_j\[5\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[5\]~synth\" and latch \"CV:CV_int\|Reg_j\[5\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[6\] CV:CV_int\|Reg_j\[6\]~synth CV:CV_int\|Reg_j\[6\]~synth " "Register \"CV:CV_int\|Reg_j\[6\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[6\]~synth\" and latch \"CV:CV_int\|Reg_j\[6\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[7\] CV:CV_int\|Reg_j\[7\]~synth CV:CV_int\|Reg_j\[7\]~synth " "Register \"CV:CV_int\|Reg_j\[7\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[7\]~synth\" and latch \"CV:CV_int\|Reg_j\[7\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[8\] CV:CV_int\|Reg_j\[8\]~synth CV:CV_int\|Reg_j\[8\]~synth " "Register \"CV:CV_int\|Reg_j\[8\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[8\]~synth\" and latch \"CV:CV_int\|Reg_j\[8\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CV:CV_int\|Reg_j\[9\] CV:CV_int\|Reg_j\[9\]~synth CV:CV_int\|Reg_j\[9\]~synth " "Register \"CV:CV_int\|Reg_j\[9\]\" is converted into an equivalent circuit using register \"CV:CV_int\|Reg_j\[9\]~synth\" and latch \"CV:CV_int\|Reg_j\[9\]~synth\"" {  } { { "CV.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/CV.vhd" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1530147299196 "|integration_final|CV:CV_int|Reg_j[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1530147299196 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "caches:caches_int\|b\[15\] caches:caches_int\|b\[14\] " "Duplicate LATCH primitive \"caches:caches_int\|b\[15\]\" merged with LATCH primitive \"caches:caches_int\|b\[14\]\"" {  } { { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 436 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1530147299777 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 1 1530147299777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530147305795 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[0\] " "Synthesized away node \"caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 427 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530147306225 "|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[1\] " "Synthesized away node \"caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 427 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530147306225 "|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[2\] " "Synthesized away node \"caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 427 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530147306225 "|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[3\] " "Synthesized away node \"caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 427 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530147306225 "|integration_final|caches:caches_int|alphabetaMem:LABEL_BETA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[0\] " "Synthesized away node \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 423 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530147306225 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[1\] " "Synthesized away node \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 423 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530147306225 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[2\] " "Synthesized away node \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 423 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530147306225 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[3\] " "Synthesized away node \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Alphabeta\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 182 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 423 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530147306225 "|integration_final|caches:caches_int|alphabetaMem:LABEL_ALPHA|Mem_16x900:Memory_Alphabeta|altsyncram:altsyncram_component|altsyncram_o504:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530147306225 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1530147306225 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "caches:caches_int\|alphabetaMem:LABEL_BETA\|Switch_ab High " "Register caches:caches_int\|alphabetaMem:LABEL_BETA\|Switch_ab will power up to High" {  } { { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1530147306852 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Switch_ab High " "Register caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Switch_ab will power up to High" {  } { { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1530147306852 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1530147306852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530147313682 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_BackUp\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_BackUp\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 184 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 423 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147313736 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_BackUp\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_BackUp\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 184 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 427 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147313736 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Acc_Average\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"caches:caches_int\|alphabetaMem:LABEL_BETA\|Mem_16x900:Memory_Acc_Average\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 183 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 427 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147313736 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Acc_Average\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"caches:caches_int\|alphabetaMem:LABEL_ALPHA\|Mem_16x900:Memory_Acc_Average\|altsyncram:altsyncram_component\|altsyncram_o504:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_o504.tdf" "" { Text "E:/quartus/projects/GP_INTEGRATED/db/altsyncram_o504.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Mem_16x900.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/Mem_16x900.vhd" 62 0 0 } } { "alphabetaMem.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/alphabetaMem.vhd" 183 0 0 } } { "caches.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/caches.vhd" 423 0 0 } } { "integration_final.vhd" "" { Text "E:/quartus/projects/GP_INTEGRATED/integration_final.vhd" 598 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147313737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/projects/GP_INTEGRATED/output_files/main1.map.smsg " "Generated suppressed messages file E:/quartus/projects/GP_INTEGRATED/output_files/main1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147314541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530147316037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530147316037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16012 " "Implemented 16012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530147317232 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530147317232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15671 " "Implemented 15671 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530147317232 ""} { "Info" "ICUT_CUT_TM_RAMS" "310 " "Implemented 310 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1530147317232 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "13 " "Implemented 13 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1530147317232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530147317232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5063 " "Peak virtual memory: 5063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530147317432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 02:55:17 2018 " "Processing ended: Thu Jun 28 02:55:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530147317432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530147317432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530147317432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530147317432 ""}
