package core
import chisel3._
import chisel3.experimental._

//class SyncReadOnlyMem extends BlackBox {
////  input clk,
////  input reset,
////  input rreq,
////  input [31:0] raddr,
////  output reg[31:0] rdata,
////  output reg data_valid,
//  val io = IO(new Bundle() {
//  val clk = Input(Bool())
//  val reset = Input(Bool())
//  val rreq = Input(Bool())
//  val raddr = Input(UInt(32.W))
//  val rdata = Output(UInt(32.W))
//  val data_valid = Output(Bool())
//})
//}
