Analysis & Synthesis report for uart_test
Sun Nov 06 12:30:19 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 16. Source assignments for uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0
 19. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 20. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 21. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 22. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 23. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 24. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 25. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 26. Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. scfifo Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
 30. Port Connectivity Checks: "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
 31. SignalTap II Logic Analyzer Settings
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "auto_signaltap_0"
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 06 12:30:19 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; uart_test                                   ;
; Top-level Entity Name              ; uart_embedded                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,176                                       ;
;     Total combinational functions  ; 1,013                                       ;
;     Dedicated logic registers      ; 1,802                                       ;
; Total registers                    ; 1802                                        ;
; Total pins                         ; 77                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 15,488                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                                      ; uart_embedded      ; uart_test          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                              ; Library     ;
+------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; uart_embedded.bdf                                                                              ; yes             ; User Block Diagram/Schematic File            ; C:/Users/U/Documents/Quartus/uart_test/uart_embedded.bdf                                                  ;             ;
; UART_INPUT.vhd                                                                                 ; yes             ; User VHDL File                               ; C:/Users/U/Documents/Quartus/uart_test/UART_INPUT.vhd                                                     ;             ;
; decoder_clock_speed.vhd                                                                        ; yes             ; User VHDL File                               ; C:/Users/U/Documents/Quartus/uart_test/decoder_clock_speed.vhd                                            ;             ;
; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_counters.v        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_counters.v                   ; uart        ;
; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_in_deserializer.v ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_in_deserializer.v            ; uart        ;
; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_out_serializer.v  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_out_serializer.v             ; uart        ;
; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/altera_up_sync_fifo.v             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/altera_up_sync_fifo.v                        ; uart        ;
; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/uart_rs232_0.v                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/u/documents/quartus/uart_test/db/ip/uart/submodules/uart_rs232_0.v                               ; uart        ;
; c:/users/u/documents/quartus/uart_test/db/ip/uart/uart.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/u/documents/quartus/uart_test/db/ip/uart/uart.v                                                  ; uart        ;
; scfifo.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/scfifo.tdf                                   ;             ;
; a_regfifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                ;             ;
; a_dpfifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                 ;             ;
; a_i2fifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                 ;             ;
; a_fffifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                 ;             ;
; a_f2fifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                 ;             ;
; aglobal151.inc                                                                                 ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/aglobal151.inc                               ;             ;
; db/scfifo_a341.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/scfifo_a341.tdf                                                 ;             ;
; db/a_dpfifo_tq31.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/a_dpfifo_tq31.tdf                                               ;             ;
; db/altsyncram_dqb1.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/altsyncram_dqb1.tdf                                             ;             ;
; db/cmpr_ks8.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cmpr_ks8.tdf                                                    ;             ;
; db/cntr_v9b.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cntr_v9b.tdf                                                    ;             ;
; db/cntr_ca7.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cntr_ca7.tdf                                                    ;             ;
; db/cntr_0ab.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cntr_0ab.tdf                                                    ;             ;
; sld_signaltap.vhd                                                                              ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;             ;
; sld_signaltap_impl.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                       ;             ;
; sld_ela_control.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;             ;
; lpm_shiftreg.tdf                                                                               ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;             ;
; lpm_constant.inc                                                                               ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_constant.inc                             ;             ;
; dffeea.inc                                                                                     ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/dffeea.inc                                   ;             ;
; sld_mbpmg.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                 ;             ;
; sld_buffer_manager.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;             ;
; altsyncram.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/altsyncram.tdf                               ;             ;
; stratix_ram_block.inc                                                                          ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;             ;
; lpm_mux.inc                                                                                    ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                  ;             ;
; lpm_decode.inc                                                                                 ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_decode.inc                               ;             ;
; a_rdenreg.inc                                                                                  ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                ;             ;
; altrom.inc                                                                                     ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/altrom.inc                                   ;             ;
; altram.inc                                                                                     ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/altram.inc                                   ;             ;
; altdpram.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/altdpram.inc                                 ;             ;
; db/altsyncram_c124.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/altsyncram_c124.tdf                                             ;             ;
; altdpram.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/altdpram.tdf                                 ;             ;
; memmodes.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/others/maxplus2/memmodes.inc                               ;             ;
; a_hdffe.inc                                                                                    ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/a_hdffe.inc                                  ;             ;
; alt_le_rden_reg.inc                                                                            ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;             ;
; altsyncram.inc                                                                                 ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/altsyncram.inc                               ;             ;
; lpm_mux.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;             ;
; muxlut.inc                                                                                     ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/muxlut.inc                                   ;             ;
; bypassff.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/bypassff.inc                                 ;             ;
; altshift.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/altshift.inc                                 ;             ;
; db/mux_ssc.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                               ;             ;
; declut.inc                                                                                     ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/declut.inc                                   ;             ;
; lpm_compare.inc                                                                                ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_compare.inc                              ;             ;
; db/decode_dvf.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                              ;             ;
; lpm_add_sub.inc                                                                                ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;             ;
; cmpconst.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/cmpconst.inc                                 ;             ;
; lpm_counter.inc                                                                                ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/lpm_counter.inc                              ;             ;
; alt_counter_stratix.inc                                                                        ; yes             ; Megafunction                                 ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;             ;
; db/cntr_2ii.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cntr_2ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/U/Documents/Quartus/uart_test/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                              ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv            ;             ;
; sld_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                  ; altera_sld  ;
; db/ip/sld605b8bcd/alt_sld_fab.v                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                             ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/users/u/documents/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;             ;
+------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 2,176                            ;
;                                             ;                                  ;
; Total combinational functions               ; 1013                             ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 482                              ;
;     -- 3 input functions                    ; 287                              ;
;     -- <=2 input functions                  ; 244                              ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 872                              ;
;     -- arithmetic mode                      ; 141                              ;
;                                             ;                                  ;
; Total registers                             ; 1802                             ;
;     -- Dedicated logic registers            ; 1802                             ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 77                               ;
; Total memory bits                           ; 15488                            ;
;                                             ;                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; decoder_clock_speed:inst12|clk_i ;
; Maximum fan-out                             ; 1053                             ;
; Total fan-out                               ; 10734                            ;
; Average fan-out                             ; 3.46                             ;
+---------------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |uart_embedded                                                                                                                          ; 1013 (2)          ; 1802 (0)     ; 15488       ; 0            ; 0       ; 0         ; 77   ; 0            ; |uart_embedded                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |UART_INPUT:inst13|                                                                                                                  ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|UART_INPUT:inst13                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |decoder_clock_speed:inst12|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|decoder_clock_speed:inst12                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (80)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 646 (2)           ; 1534 (210)   ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 644 (0)           ; 1324 (0)     ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 644 (89)          ; 1324 (494)   ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_c124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 247 (1)           ; 541 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 210 (0)           ; 525 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 315 (315)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 210 (0)           ; 210 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 36 (36)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 171 (11)          ; 154 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_2ii:auto_generated|                                                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ii:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 105 (105)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
;    |uart:inst|                                                                                                                          ; 234 (0)           ; 170 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst                                                                                                                                                                                                                                                                                                                                  ; uart         ;
;       |uart_rs232_0:rs232_0|                                                                                                            ; 234 (29)          ; 170 (29)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0                                                                                                                                                                                                                                                                                                             ; uart         ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 104 (22)          ; 70 (18)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                       ; uart         ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 31 (31)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                            ; uart         ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 51 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                     ; uart         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 51 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                    ; work         ;
;                   |scfifo_a341:auto_generated|                                                                                          ; 51 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                                         ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                                                                                             ; 51 (29)           ; 33 (13)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                                    ; work         ;
;                         |altsyncram_dqb1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                                            ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                    ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                                             ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 101 (23)          ; 71 (19)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                         ; uart         ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 28 (28)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                             ; uart         ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 50 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                      ; uart         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 50 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                     ; work         ;
;                   |scfifo_a341:auto_generated|                                                                                          ; 50 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                                          ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                                                                                             ; 50 (28)           ; 33 (13)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                                     ; work         ;
;                         |altsyncram_dqb1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                                             ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                     ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                                              ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 128          ; 105          ; 128          ; 105          ; 13440 ; None ;
; uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024  ; None ;
; uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_embedded|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                  ;
; N/A    ; Qsys         ; 15.1    ; N/A          ; N/A          ; |uart_embedded|uart:inst                                                                                                                                                                                                                                                           ; C:/Users/U/Documents/Quartus/uart_test/uart.qsys ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+--------------------------------------------------------+------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                         ;
+--------------------------------------------------------+------------------------------------------------------------+
; UART_INPUT:inst13|Pre_Data[7]                          ; Stuck at GND due to stuck port data_in                     ;
; uart:inst|uart_rs232_0:rs232_0|data_to_uart[7]         ; Stuck at GND due to stuck port data_in                     ;
; uart:inst|uart_rs232_0:rs232_0|readdata[11..14,24..31] ; Merged with uart:inst|uart_rs232_0:rs232_0|readdata[10]    ;
; UART_INPUT:inst13|Pre_Data[4]                          ; Merged with UART_INPUT:inst13|Pre_Data[2]                  ;
; uart:inst|uart_rs232_0:rs232_0|data_to_uart[4]         ; Merged with uart:inst|uart_rs232_0:rs232_0|data_to_uart[2] ;
; uart:inst|uart_rs232_0:rs232_0|readdata[10]            ; Stuck at GND due to stuck port data_in                     ;
; UART_INPUT:inst13|Pre_Data[5]                          ; Stuck at VCC due to stuck port data_in                     ;
; UART_INPUT:inst13|Pre_Data[2,3]                        ; Stuck at GND due to stuck port data_in                     ;
; uart:inst|uart_rs232_0:rs232_0|data_to_uart[2,3]       ; Stuck at GND due to stuck port data_in                     ;
; UART_INPUT:inst13|count[3]                             ; Stuck at GND due to stuck port data_in                     ;
; Total Number of Removed Registers = 23                 ;                                                            ;
+--------------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                ;
+-------------------------------+---------------------------+------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register         ;
+-------------------------------+---------------------------+------------------------------------------------+
; UART_INPUT:inst13|Pre_Data[7] ; Stuck at GND              ; uart:inst|uart_rs232_0:rs232_0|data_to_uart[7] ;
;                               ; due to stuck port data_in ;                                                ;
; UART_INPUT:inst13|Pre_Data[2] ; Stuck at GND              ; uart:inst|uart_rs232_0:rs232_0|data_to_uart[2] ;
;                               ; due to stuck port data_in ;                                                ;
; UART_INPUT:inst13|Pre_Data[3] ; Stuck at GND              ; uart:inst|uart_rs232_0:rs232_0|data_to_uart[3] ;
;                               ; due to stuck port data_in ;                                                ;
+-------------------------------+---------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1802  ;
; Number of registers using Synchronous Clear  ; 103   ;
; Number of registers using Synchronous Load   ; 114   ;
; Number of registers using Asynchronous Clear ; 564   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 665   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_INPUT:inst13|Pre_Data[6]                                                                                                                                                                                                                                                                                                   ; 3       ;
; UART_INPUT:inst13|Pre_Data[0]                                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|write_interrupt_en                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[7]                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[3]  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[4] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|readdata[6]                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|readdata[8]                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|readdata[22]                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uart_embedded|uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0 ;
+----------------------+-------+----------------------------------------------+
; Parameter Name       ; Value ; Type                                         ;
+----------------------+-------+----------------------------------------------+
; CW                   ; 13    ; Signed Integer                               ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                               ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                               ;
; TDW                  ; 10    ; Signed Integer                               ;
; DW                   ; 8     ; Signed Integer                               ;
; ODD_PARITY           ; 0     ; Unsigned Binary                              ;
+----------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
; CW                   ; 13    ; Signed Integer                                                                                     ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                                                                                     ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                                                                                     ;
; TDW                  ; 10    ; Signed Integer                                                                                     ;
; DW                   ; 7     ; Signed Integer                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 13    ; Signed Integer                                                                                                                                ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                                                                                                                                ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                                                                                                                                ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
; CW                   ; 13    ; Signed Integer                                                                                   ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                                                                                   ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                                                                                   ;
; TDW                  ; 10    ; Signed Integer                                                                                   ;
; DW                   ; 7     ; Signed Integer                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 13    ; Signed Integer                                                                                                                               ;
; BAUD_TICK_COUNT      ; 5208  ; Signed Integer                                                                                                                               ;
; HALF_BAUD_TICK_COUNT ; 2604  ; Signed Integer                                                                                                                               ;
; TDW                  ; 10    ; Signed Integer                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 105                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 105                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 336                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 105                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                       ;
; Entity Instance            ; uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 105                 ; 105              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 110                         ;
; cycloneiii_ff         ; 178                         ;
;     CLR               ; 4                           ;
;     ENA               ; 22                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 47                          ;
;     SCLR              ; 45                          ;
;     SLD               ; 2                           ;
;     plain             ; 44                          ;
; cycloneiii_lcell_comb ; 246                         ;
;     arith             ; 65                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 181                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 71                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 1.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                     ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                  ; Details ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+---------+
; BUSONLY[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[0]~_wirecell                                                            ; N/A     ;
; BUSONLY[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[0]~_wirecell                                                            ; N/A     ;
; BUSONLY[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[1]                                                                      ; N/A     ;
; BUSONLY[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[1]                                                                      ; N/A     ;
; BUSONLY[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                ; N/A     ;
; BUSONLY[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                ; N/A     ;
; BUSONLY[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[6]~_wirecell                                                            ; N/A     ;
; BUSONLY[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[6]~_wirecell                                                            ; N/A     ;
; BUSONLY[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; BUSONLY[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A     ;
; UART_RXD                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RXD                                                                                           ; N/A     ;
; UART_RXD                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RXD                                                                                           ; N/A     ;
; UART_TXD                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|serial_data_out ; N/A     ;
; UART_TXD                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|serial_data_out ; N/A     ;
; address                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address                                                                                            ; N/A     ;
; address                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address                                                                                            ; N/A     ;
; chipselect                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; chipselect                                                                                         ; N/A     ;
; chipselect                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; chipselect                                                                                         ; N/A     ;
; clk                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                ; N/A     ;
; clk                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                ; N/A     ;
; decoder_clock_speed:inst12|out_clk ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decoder_clock_speed:inst12|clk_i                                                                   ; N/A     ;
; irq                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|irq                                                                 ; N/A     ;
; irq                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|irq                                                                 ; N/A     ;
; read                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read                                                                                               ; N/A     ;
; read                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read                                                                                               ; N/A     ;
; readdata[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[0]                                                         ; N/A     ;
; readdata[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[0]                                                         ; N/A     ;
; readdata[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[15]                                                        ; N/A     ;
; readdata[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[15]                                                        ; N/A     ;
; readdata[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[16]                                                        ; N/A     ;
; readdata[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[16]                                                        ; N/A     ;
; readdata[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[17]                                                        ; N/A     ;
; readdata[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[17]                                                        ; N/A     ;
; readdata[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[18]                                                        ; N/A     ;
; readdata[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[18]                                                        ; N/A     ;
; readdata[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[19]                                                        ; N/A     ;
; readdata[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[19]                                                        ; N/A     ;
; readdata[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[1]                                                         ; N/A     ;
; readdata[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[1]                                                         ; N/A     ;
; readdata[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[20]                                                        ; N/A     ;
; readdata[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[20]                                                        ; N/A     ;
; readdata[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[21]                                                        ; N/A     ;
; readdata[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[21]                                                        ; N/A     ;
; readdata[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[22]                                                        ; N/A     ;
; readdata[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[22]                                                        ; N/A     ;
; readdata[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[23]                                                        ; N/A     ;
; readdata[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[23]                                                        ; N/A     ;
; readdata[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[2]                                                         ; N/A     ;
; readdata[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[2]                                                         ; N/A     ;
; readdata[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; readdata[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[3]                                                         ; N/A     ;
; readdata[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[3]                                                         ; N/A     ;
; readdata[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[4]                                                         ; N/A     ;
; readdata[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[4]                                                         ; N/A     ;
; readdata[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[5]                                                         ; N/A     ;
; readdata[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[5]                                                         ; N/A     ;
; readdata[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[6]                                                         ; N/A     ;
; readdata[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[6]                                                         ; N/A     ;
; readdata[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[7]                                                         ; N/A     ;
; readdata[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[7]                                                         ; N/A     ;
; readdata[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[8]                                                         ; N/A     ;
; readdata[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[8]                                                         ; N/A     ;
; readdata[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[9]                                                         ; N/A     ;
; readdata[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst|uart_rs232_0:rs232_0|readdata[9]                                                         ; N/A     ;
; reset                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                              ; N/A     ;
; reset                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                              ; N/A     ;
; write                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Write                                                                        ; N/A     ;
; write                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Write                                                                        ; N/A     ;
; writedata[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[0]~_wirecell                                                            ; N/A     ;
; writedata[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[0]~_wirecell                                                            ; N/A     ;
; writedata[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[1]                                                                      ; N/A     ;
; writedata[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[1]                                                                      ; N/A     ;
; writedata[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                               ; N/A     ;
; writedata[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                               ; N/A     ;
; writedata[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[6]~_wirecell                                                            ; N/A     ;
; writedata[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_INPUT:inst13|Pre_Data[6]~_wirecell                                                            ; N/A     ;
; writedata[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; writedata[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A     ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Nov 06 12:28:52 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Qsys system entity "uart.qsys"
Info (12250): 2016.11.06.12:29:33 Progress: Loading uart_test/uart.qsys
Info (12250): 2016.11.06.12:29:34 Progress: Reading input file
Info (12250): 2016.11.06.12:29:34 Progress: Adding rs232_0 [altera_up_avalon_rs232 15.1]
Info (12250): 2016.11.06.12:29:36 Progress: Parameterizing module rs232_0
Info (12250): 2016.11.06.12:29:36 Progress: Building connections
Info (12250): 2016.11.06.12:29:36 Progress: Parameterizing connections
Info (12250): 2016.11.06.12:29:36 Progress: Validating
Info (12250): 2016.11.06.12:29:37 Progress: Done reading input file
Info (12250): Uart: Generating uart "uart" for QUARTUS_SYNTH
Info (12250): Rs232_0: Starting Generation of RS232 UART
Info (12250): Rs232_0: "uart" instantiated altera_up_avalon_rs232 "rs232_0"
Info (12250): Uart: Done "uart" with 2 modules, 6 files
Info (12249): Finished elaborating Qsys system entity "uart.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file uart_embedded.bdf
    Info (12023): Found entity 1: uart_embedded
Info (12021): Found 2 design units, including 1 entities, in source file uart_counter.vhd
    Info (12022): Found design unit 1: UART_COUNTER-behv File: C:/Users/U/Documents/Quartus/uart_test/UART_COUNTER.vhd Line: 18
    Info (12023): Found entity 1: UART_COUNTER File: C:/Users/U/Documents/Quartus/uart_test/UART_COUNTER.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file uart_input.vhd
    Info (12022): Found design unit 1: UART_INPUT-behavioral File: C:/Users/U/Documents/Quartus/uart_test/UART_INPUT.vhd Line: 11
    Info (12023): Found entity 1: UART_INPUT File: C:/Users/U/Documents/Quartus/uart_test/UART_INPUT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder_clock_speed.vhd
    Info (12022): Found design unit 1: decoder_clock_speed-Behavioral File: C:/Users/U/Documents/Quartus/uart_test/decoder_clock_speed.vhd Line: 13
    Info (12023): Found entity 1: decoder_clock_speed File: C:/Users/U/Documents/Quartus/uart_test/decoder_clock_speed.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uart_fifo.vhd
    Info (12022): Found design unit 1: uart_fifo-Behavioral File: C:/Users/U/Documents/Quartus/uart_test/uart_fifo.vhd Line: 12
    Info (12023): Found entity 1: uart_fifo File: C:/Users/U/Documents/Quartus/uart_test/uart_fifo.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dummy_uart_data.vhd
    Info (12022): Found design unit 1: dummy_uart_data-behv File: C:/Users/U/Documents/Quartus/uart_test/dummy_uart_data.vhd Line: 18
    Info (12023): Found entity 1: dummy_uart_data File: C:/Users/U/Documents/Quartus/uart_test/dummy_uart_data.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_out_serializer.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/uart_rs232_0.v
    Info (12023): Found entity 1: uart_rs232_0 File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/uart_rs232_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart/uart.v
    Info (12023): Found entity 1: uart File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/uart.v Line: 6
Info (12127): Elaborating entity "uart_embedded" for the top level hierarchy
Info (12128): Elaborating entity "uart" for hierarchy "uart:inst"
Info (12128): Elaborating entity "uart_rs232_0" for hierarchy "uart:inst|uart_rs232_0:rs232_0" File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/uart.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at uart_rs232_0.v(104): object "write_data_parity" assigned a value but never read File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/uart_rs232_0.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/uart_rs232_0.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (13) File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf
    Info (12023): Found entity 1: scfifo_a341 File: C:/Users/U/Documents/Quartus/uart_test/db/scfifo_a341.tdf Line: 25
Info (12128): Elaborating entity "scfifo_a341" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated" File: c:/users/u/documents/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf
    Info (12023): Found entity 1: a_dpfifo_tq31 File: C:/Users/U/Documents/Quartus/uart_test/db/a_dpfifo_tq31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_tq31" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo" File: C:/Users/U/Documents/Quartus/uart_test/db/scfifo_a341.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf
    Info (12023): Found entity 1: altsyncram_dqb1 File: C:/Users/U/Documents/Quartus/uart_test/db/altsyncram_dqb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dqb1" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram" File: C:/Users/U/Documents/Quartus/uart_test/db/a_dpfifo_tq31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: C:/Users/U/Documents/Quartus/uart_test/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:almost_full_comparer" File: C:/Users/U/Documents/Quartus/uart_test/db/a_dpfifo_tq31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:three_comparison" File: C:/Users/U/Documents/Quartus/uart_test/db/a_dpfifo_tq31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: C:/Users/U/Documents/Quartus/uart_test/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb" File: C:/Users/U/Documents/Quartus/uart_test/db/a_dpfifo_tq31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: C:/Users/U/Documents/Quartus/uart_test/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter" File: C:/Users/U/Documents/Quartus/uart_test/db/a_dpfifo_tq31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/U/Documents/Quartus/uart_test/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr" File: C:/Users/U/Documents/Quartus/uart_test/db/a_dpfifo_tq31.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "uart:inst|uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/Users/U/Documents/Quartus/uart_test/db/ip/uart/submodules/uart_rs232_0.v Line: 271
Info (12128): Elaborating entity "UART_INPUT" for hierarchy "UART_INPUT:inst13"
Warning (10492): VHDL Process Statement warning at UART_INPUT.vhd(47): signal "Pre_Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/U/Documents/Quartus/uart_test/UART_INPUT.vhd Line: 47
Warning (10492): VHDL Process Statement warning at UART_INPUT.vhd(48): signal "Pre_Write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/U/Documents/Quartus/uart_test/UART_INPUT.vhd Line: 48
Info (12128): Elaborating entity "decoder_clock_speed" for hierarchy "decoder_clock_speed:inst12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf
    Info (12023): Found entity 1: altsyncram_c124 File: C:/Users/U/Documents/Quartus/uart_test/db/altsyncram_c124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/U/Documents/Quartus/uart_test/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/U/Documents/Quartus/uart_test/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ii.tdf
    Info (12023): Found entity 1: cntr_2ii File: C:/Users/U/Documents/Quartus/uart_test/db/cntr_2ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/U/Documents/Quartus/uart_test/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/U/Documents/Quartus/uart_test/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/U/Documents/Quartus/uart_test/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/U/Documents/Quartus/uart_test/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/U/Documents/Quartus/uart_test/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/U/Documents/Quartus/uart_test/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.11.06.12:30:07 Progress: Loading sld605b8bcd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/U/Documents/Quartus/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: C:/Users/U/Documents/Quartus/uart_test/UART_INPUT.vhd Line: 30
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "readdata[31]" is stuck at GND
    Warning (13410): Pin "readdata[30]" is stuck at GND
    Warning (13410): Pin "readdata[29]" is stuck at GND
    Warning (13410): Pin "readdata[28]" is stuck at GND
    Warning (13410): Pin "readdata[27]" is stuck at GND
    Warning (13410): Pin "readdata[26]" is stuck at GND
    Warning (13410): Pin "readdata[25]" is stuck at GND
    Warning (13410): Pin "readdata[24]" is stuck at GND
    Warning (13410): Pin "readdata[14]" is stuck at GND
    Warning (13410): Pin "readdata[13]" is stuck at GND
    Warning (13410): Pin "readdata[12]" is stuck at GND
    Warning (13410): Pin "readdata[11]" is stuck at GND
    Warning (13410): Pin "readdata[10]" is stuck at GND
    Warning (13410): Pin "writedata[31]" is stuck at GND
    Warning (13410): Pin "writedata[30]" is stuck at GND
    Warning (13410): Pin "writedata[29]" is stuck at GND
    Warning (13410): Pin "writedata[28]" is stuck at GND
    Warning (13410): Pin "writedata[27]" is stuck at GND
    Warning (13410): Pin "writedata[26]" is stuck at GND
    Warning (13410): Pin "writedata[25]" is stuck at GND
    Warning (13410): Pin "writedata[24]" is stuck at GND
    Warning (13410): Pin "writedata[23]" is stuck at GND
    Warning (13410): Pin "writedata[22]" is stuck at GND
    Warning (13410): Pin "writedata[21]" is stuck at GND
    Warning (13410): Pin "writedata[20]" is stuck at GND
    Warning (13410): Pin "writedata[19]" is stuck at GND
    Warning (13410): Pin "writedata[18]" is stuck at GND
    Warning (13410): Pin "writedata[17]" is stuck at GND
    Warning (13410): Pin "writedata[16]" is stuck at GND
    Warning (13410): Pin "writedata[15]" is stuck at GND
    Warning (13410): Pin "writedata[14]" is stuck at GND
    Warning (13410): Pin "writedata[13]" is stuck at GND
    Warning (13410): Pin "writedata[12]" is stuck at GND
    Warning (13410): Pin "writedata[11]" is stuck at GND
    Warning (13410): Pin "writedata[10]" is stuck at GND
    Warning (13410): Pin "writedata[9]" is stuck at GND
    Warning (13410): Pin "writedata[8]" is stuck at GND
    Warning (13410): Pin "writedata[7]" is stuck at GND
    Warning (13410): Pin "writedata[5]" is stuck at VCC
    Warning (13410): Pin "writedata[4]" is stuck at GND
    Warning (13410): Pin "writedata[3]" is stuck at GND
    Warning (13410): Pin "writedata[2]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register decoder_clock_speed:inst12|clk_i will power up to Low File: C:/Users/U/Documents/Quartus/uart_test/decoder_clock_speed.vhd Line: 21
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 243 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "byteenable[3]"
    Warning (15610): No output dependent on input pin "byteenable[2]"
    Warning (15610): No output dependent on input pin "byteenable[1]"
Info (21057): Implemented 2401 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 2198 logic cells
    Info (21064): Implemented 121 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 917 megabytes
    Info: Processing ended: Sun Nov 06 12:30:19 2016
    Info: Elapsed time: 00:01:27
    Info: Total CPU time (on all processors): 00:02:09


