$comment
	File created using the following command:
		vcd file ula.msim.vcd -direction
$end
$date
	Mon Aug 30 23:26:37 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ula_vhd_vec_tst $end
$var wire 1 ! G_LEDG [7] $end
$var wire 1 " G_LEDG [6] $end
$var wire 1 # G_LEDG [5] $end
$var wire 1 $ G_LEDG [4] $end
$var wire 1 % G_LEDG [3] $end
$var wire 1 & G_LEDG [2] $end
$var wire 1 ' G_LEDG [1] $end
$var wire 1 ( G_LEDG [0] $end
$var wire 1 ) V_SW [7] $end
$var wire 1 * V_SW [6] $end
$var wire 1 + V_SW [5] $end
$var wire 1 , V_SW [4] $end
$var wire 1 - V_SW [3] $end
$var wire 1 . V_SW [2] $end
$var wire 1 / V_SW [1] $end
$var wire 1 0 V_SW [0] $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var wire 1 4 devoe $end
$var wire 1 5 devclrn $end
$var wire 1 6 devpor $end
$var wire 1 7 ww_devoe $end
$var wire 1 8 ww_devclrn $end
$var wire 1 9 ww_devpor $end
$var wire 1 : ww_V_SW [7] $end
$var wire 1 ; ww_V_SW [6] $end
$var wire 1 < ww_V_SW [5] $end
$var wire 1 = ww_V_SW [4] $end
$var wire 1 > ww_V_SW [3] $end
$var wire 1 ? ww_V_SW [2] $end
$var wire 1 @ ww_V_SW [1] $end
$var wire 1 A ww_V_SW [0] $end
$var wire 1 B ww_G_LEDG [7] $end
$var wire 1 C ww_G_LEDG [6] $end
$var wire 1 D ww_G_LEDG [5] $end
$var wire 1 E ww_G_LEDG [4] $end
$var wire 1 F ww_G_LEDG [3] $end
$var wire 1 G ww_G_LEDG [2] $end
$var wire 1 H ww_G_LEDG [1] $end
$var wire 1 I ww_G_LEDG [0] $end
$var wire 1 J \Mux4~0clkctrl_INCLK_bus\ [3] $end
$var wire 1 K \Mux4~0clkctrl_INCLK_bus\ [2] $end
$var wire 1 L \Mux4~0clkctrl_INCLK_bus\ [1] $end
$var wire 1 M \Mux4~0clkctrl_INCLK_bus\ [0] $end
$var wire 1 N \G_LEDG[0]~output_o\ $end
$var wire 1 O \G_LEDG[1]~output_o\ $end
$var wire 1 P \G_LEDG[2]~output_o\ $end
$var wire 1 Q \G_LEDG[3]~output_o\ $end
$var wire 1 R \G_LEDG[4]~output_o\ $end
$var wire 1 S \G_LEDG[5]~output_o\ $end
$var wire 1 T \G_LEDG[6]~output_o\ $end
$var wire 1 U \G_LEDG[7]~output_o\ $end
$var wire 1 V \control[0]~0_combout\ $end
$var wire 1 W \Mux12~0_combout\ $end
$var wire 1 X \Mux10~0_combout\ $end
$var wire 1 Y \Mux11~0_combout\ $end
$var wire 1 Z \V_SW[0]~input_o\ $end
$var wire 1 [ \V_SW[4]~input_o\ $end
$var wire 1 \ \Mux3~0_combout\ $end
$var wire 1 ] \Mux3~1_combout\ $end
$var wire 1 ^ \Mux2~1_combout\ $end
$var wire 1 _ \V_SW[5]~input_o\ $end
$var wire 1 ` \Mux2~2_combout\ $end
$var wire 1 a \Mux2~4_combout\ $end
$var wire 1 b \Mux2~3_combout\ $end
$var wire 1 c \V_SW[1]~input_o\ $end
$var wire 1 d \Mux2~5_combout\ $end
$var wire 1 e \Mux2~0_combout\ $end
$var wire 1 f \Mux2~6_combout\ $end
$var wire 1 g \Mux2~7_combout\ $end
$var wire 1 h \carry~0_combout\ $end
$var wire 1 i \carry~1_combout\ $end
$var wire 1 j \Mux1~3_combout\ $end
$var wire 1 k \V_SW[2]~input_o\ $end
$var wire 1 l \V_SW[6]~input_o\ $end
$var wire 1 m \Mux1~4_combout\ $end
$var wire 1 n \Mux1~5_combout\ $end
$var wire 1 o \Mux1~2_combout\ $end
$var wire 1 p \Mux1~6_combout\ $end
$var wire 1 q \p0~0_combout\ $end
$var wire 1 r \p1~0_combout\ $end
$var wire 1 s \c0~0_combout\ $end
$var wire 1 t \p2~0_combout\ $end
$var wire 1 u \w1~2_combout\ $end
$var wire 1 v \Mux1~8_combout\ $end
$var wire 1 w \Mux1~7_combout\ $end
$var wire 1 x \c1~0_combout\ $end
$var wire 1 y \p2~1_combout\ $end
$var wire 1 z \V_SW[3]~input_o\ $end
$var wire 1 { \w0~0_combout\ $end
$var wire 1 | \c0~1_combout\ $end
$var wire 1 } \w1~3_combout\ $end
$var wire 1 ~ \V_SW[7]~input_o\ $end
$var wire 1 !! \Mux0~0_combout\ $end
$var wire 1 "! \Mux0~1_combout\ $end
$var wire 1 #! \carry~2_combout\ $end
$var wire 1 $! \Mux0~2_combout\ $end
$var wire 1 %! \Mux0~3_combout\ $end
$var wire 1 &! \Mux0~4_combout\ $end
$var wire 1 '! \Mux0~5_combout\ $end
$var wire 1 (! \Mux0~6_combout\ $end
$var wire 1 )! \Mux0~7_combout\ $end
$var wire 1 *! \Mux8~0_combout\ $end
$var wire 1 +! \p2~2_combout\ $end
$var wire 1 ,! \p1~1_combout\ $end
$var wire 1 -! \c0~2_combout\ $end
$var wire 1 .! \w1~4_combout\ $end
$var wire 1 /! \p3~0_combout\ $end
$var wire 1 0! \c1~1_combout\ $end
$var wire 1 1! \c2~0_combout\ $end
$var wire 1 2! \w2~0_combout\ $end
$var wire 1 3! \carry~3_combout\ $end
$var wire 1 4! \Mux9~0_combout\ $end
$var wire 1 5! \Mux9~1_combout\ $end
$var wire 1 6! \Mux9~2_combout\ $end
$var wire 1 7! \Mux9~3_combout\ $end
$var wire 1 8! \G_LEDG[4]$latch~combout\ $end
$var wire 1 9! \p3~1_combout\ $end
$var wire 1 :! \c2~1_combout\ $end
$var wire 1 ;! \w1~5_combout\ $end
$var wire 1 <! \p1~2_combout\ $end
$var wire 1 =! \c1~2_combout\ $end
$var wire 1 >! \w2~1_combout\ $end
$var wire 1 ?! \Mux4~0_combout\ $end
$var wire 1 @! \Mux4~0clkctrl_outclk\ $end
$var wire 1 A! \G_LEDG[5]$latch~combout\ $end
$var wire 1 B! \p2~3_combout\ $end
$var wire 1 C! \c1~3_combout\ $end
$var wire 1 D! \c2~2_combout\ $end
$var wire 1 E! \w2~2_combout\ $end
$var wire 1 F! \G_LEDG[6]$latch~combout\ $end
$var wire 1 G! \c2~3_combout\ $end
$var wire 1 H! \G_LEDG[7]$latch~combout\ $end
$var wire 1 I! control [2] $end
$var wire 1 J! control [1] $end
$var wire 1 K! control [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
12
x3
14
15
16
17
18
19
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
xY
1Z
1[
x\
x]
x^
0_
x`
xa
xb
0c
xd
xe
xf
xg
1h
0i
xj
0k
1l
xm
xn
xo
xp
0q
0r
0s
1t
1u
xv
xw
0x
0y
1z
1{
0|
1}
0~
x!!
x"!
0#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
x4!
x5!
x6!
x7!
x8!
09!
0:!
1;!
0<!
0=!
1>!
x?!
x@!
xA!
1B!
0C!
0D!
0E!
xF!
0G!
xH!
0)
1*
0+
1,
1-
0.
0/
10
0:
1;
0<
1=
1>
0?
0@
1A
xB
xC
xD
xE
xF
xG
xH
xI
xI!
xJ!
xK!
1J
1K
1L
xM
x!
x"
x#
x$
x%
x&
x'
x(
$end
#500000
