
CG2028_Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f40  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bcc  08009100  08009100  0000a100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ccc  08009ccc  0000b248  2**0
                  CONTENTS
  4 .ARM          00000008  08009ccc  08009ccc  0000accc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cd4  08009cd4  0000b248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cd4  08009cd4  0000acd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cd8  08009cd8  0000acd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000248  20000000  08009cdc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000248  08009f24  0000b248  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  08009f24  0000b528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b248  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001118f  00000000  00000000  0000b278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002223  00000000  00000000  0001c407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  0001e630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000acc  00000000  00000000  0001f450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f0cf  00000000  00000000  0001ff1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013059  00000000  00000000  0004efeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00125bbc  00000000  00000000  00062044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00187c00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e24  00000000  00000000  00187c44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  0018ca68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000248 	.word	0x20000248
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080090e8 	.word	0x080090e8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000024c 	.word	0x2000024c
 80001fc:	080090e8 	.word	0x080090e8

08000200 <mov_avg>:
@ You could create a look-up table of registers here:
@ R0 ...
@ R1 ...
@ write your program from here:
mov_avg:
    PUSH {r2-r11, lr}   @ Save registers (Teaching Team Template)
 8000200:	e92d 4ffc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

    MOV r2, #0          @ r2 = loop counter (i = 0)
 8000204:	f04f 0200 	mov.w	r2, #0
    MOV r3, #0          @ r3 = accumulator (sum = 0)
 8000208:	f04f 0300 	mov.w	r3, #0

0800020c <loop>:

loop:
    CMP r2, r0          @ Compare i with N (r0)
 800020c:	4282      	cmp	r2, r0
    BGE end_loop        @ If i >= N, exit loop
 800020e:	da05      	bge.n	800021c <end_loop>

    LDR r4, [r1, r2, LSL #2]  @ Load accel_buff[i] into r4. (Offset = i * 4 bytes)
 8000210:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
    ADD r3, r3, r4      @ sum += accel_buff[i]
 8000214:	4423      	add	r3, r4

    ADD r2, r2, #1      @ i++
 8000216:	f102 0201 	add.w	r2, r2, #1
    B loop              @ Repeat loop
 800021a:	e7f7      	b.n	800020c <loop>

0800021c <end_loop>:

end_loop:
	SDIV r0, r3, r0
 800021c:	fb93 f0f0 	sdiv	r0, r3, r0
    POP {r2-r11, pc}    @ Restore registers and return
 8000220:	e8bd 8ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b988 	b.w	8000f30 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	468e      	mov	lr, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	4688      	mov	r8, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4617      	mov	r7, r2
 8000c4c:	d962      	bls.n	8000d14 <__udivmoddi4+0xdc>
 8000c4e:	fab2 f682 	clz	r6, r2
 8000c52:	b14e      	cbz	r6, 8000c68 <__udivmoddi4+0x30>
 8000c54:	f1c6 0320 	rsb	r3, r6, #32
 8000c58:	fa01 f806 	lsl.w	r8, r1, r6
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	40b7      	lsls	r7, r6
 8000c62:	ea43 0808 	orr.w	r8, r3, r8
 8000c66:	40b4      	lsls	r4, r6
 8000c68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c74:	0c23      	lsrs	r3, r4, #16
 8000c76:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c7e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c8c:	f080 80ea 	bcs.w	8000e64 <__udivmoddi4+0x22c>
 8000c90:	429a      	cmp	r2, r3
 8000c92:	f240 80e7 	bls.w	8000e64 <__udivmoddi4+0x22c>
 8000c96:	3902      	subs	r1, #2
 8000c98:	443b      	add	r3, r7
 8000c9a:	1a9a      	subs	r2, r3, r2
 8000c9c:	b2a3      	uxth	r3, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000caa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cae:	459c      	cmp	ip, r3
 8000cb0:	d909      	bls.n	8000cc6 <__udivmoddi4+0x8e>
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cb8:	f080 80d6 	bcs.w	8000e68 <__udivmoddi4+0x230>
 8000cbc:	459c      	cmp	ip, r3
 8000cbe:	f240 80d3 	bls.w	8000e68 <__udivmoddi4+0x230>
 8000cc2:	443b      	add	r3, r7
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cca:	eba3 030c 	sub.w	r3, r3, ip
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11d      	cbz	r5, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40f3      	lsrs	r3, r6
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d905      	bls.n	8000cee <__udivmoddi4+0xb6>
 8000ce2:	b10d      	cbz	r5, 8000ce8 <__udivmoddi4+0xb0>
 8000ce4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4608      	mov	r0, r1
 8000cec:	e7f5      	b.n	8000cda <__udivmoddi4+0xa2>
 8000cee:	fab3 f183 	clz	r1, r3
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	d146      	bne.n	8000d84 <__udivmoddi4+0x14c>
 8000cf6:	4573      	cmp	r3, lr
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0xc8>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 8105 	bhi.w	8000f0a <__udivmoddi4+0x2d2>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	4690      	mov	r8, r2
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0e5      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d0e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d12:	e7e2      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f000 8090 	beq.w	8000e3a <__udivmoddi4+0x202>
 8000d1a:	fab2 f682 	clz	r6, r2
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	f040 80a4 	bne.w	8000e6c <__udivmoddi4+0x234>
 8000d24:	1a8a      	subs	r2, r1, r2
 8000d26:	0c03      	lsrs	r3, r0, #16
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	b280      	uxth	r0, r0
 8000d2e:	b2bc      	uxth	r4, r7
 8000d30:	2101      	movs	r1, #1
 8000d32:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d36:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d907      	bls.n	8000d56 <__udivmoddi4+0x11e>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x11c>
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	f200 80e0 	bhi.w	8000f14 <__udivmoddi4+0x2dc>
 8000d54:	46c4      	mov	ip, r8
 8000d56:	1a9b      	subs	r3, r3, r2
 8000d58:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d5c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d60:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d64:	fb02 f404 	mul.w	r4, r2, r4
 8000d68:	429c      	cmp	r4, r3
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x144>
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x142>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f200 80ca 	bhi.w	8000f0e <__udivmoddi4+0x2d6>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	1b1b      	subs	r3, r3, r4
 8000d7e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d82:	e7a5      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d84:	f1c1 0620 	rsb	r6, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d8e:	431f      	orrs	r7, r3
 8000d90:	fa0e f401 	lsl.w	r4, lr, r1
 8000d94:	fa20 f306 	lsr.w	r3, r0, r6
 8000d98:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d9c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	fa1f fc87 	uxth.w	ip, r7
 8000daa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000db4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000db8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x1a0>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dca:	f080 809c 	bcs.w	8000f06 <__udivmoddi4+0x2ce>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f240 8099 	bls.w	8000f06 <__udivmoddi4+0x2ce>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	443c      	add	r4, r7
 8000dd8:	eba4 040e 	sub.w	r4, r4, lr
 8000ddc:	fa1f fe83 	uxth.w	lr, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dec:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1ce>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dfa:	f080 8082 	bcs.w	8000f02 <__udivmoddi4+0x2ca>
 8000dfe:	45a4      	cmp	ip, r4
 8000e00:	d97f      	bls.n	8000f02 <__udivmoddi4+0x2ca>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	443c      	add	r4, r7
 8000e06:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e0a:	eba4 040c 	sub.w	r4, r4, ip
 8000e0e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e12:	4564      	cmp	r4, ip
 8000e14:	4673      	mov	r3, lr
 8000e16:	46e1      	mov	r9, ip
 8000e18:	d362      	bcc.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e1a:	d05f      	beq.n	8000edc <__udivmoddi4+0x2a4>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x1fe>
 8000e1e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e22:	eb64 0409 	sbc.w	r4, r4, r9
 8000e26:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e2e:	431e      	orrs	r6, r3
 8000e30:	40cc      	lsrs	r4, r1
 8000e32:	e9c5 6400 	strd	r6, r4, [r5]
 8000e36:	2100      	movs	r1, #0
 8000e38:	e74f      	b.n	8000cda <__udivmoddi4+0xa2>
 8000e3a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e3e:	0c01      	lsrs	r1, r0, #16
 8000e40:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e44:	b280      	uxth	r0, r0
 8000e46:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	4638      	mov	r0, r7
 8000e4e:	463c      	mov	r4, r7
 8000e50:	46b8      	mov	r8, r7
 8000e52:	46be      	mov	lr, r7
 8000e54:	2620      	movs	r6, #32
 8000e56:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e5a:	eba2 0208 	sub.w	r2, r2, r8
 8000e5e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e62:	e766      	b.n	8000d32 <__udivmoddi4+0xfa>
 8000e64:	4601      	mov	r1, r0
 8000e66:	e718      	b.n	8000c9a <__udivmoddi4+0x62>
 8000e68:	4610      	mov	r0, r2
 8000e6a:	e72c      	b.n	8000cc6 <__udivmoddi4+0x8e>
 8000e6c:	f1c6 0220 	rsb	r2, r6, #32
 8000e70:	fa2e f302 	lsr.w	r3, lr, r2
 8000e74:	40b7      	lsls	r7, r6
 8000e76:	40b1      	lsls	r1, r6
 8000e78:	fa20 f202 	lsr.w	r2, r0, r2
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	430a      	orrs	r2, r1
 8000e82:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e86:	b2bc      	uxth	r4, r7
 8000e88:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb08 f904 	mul.w	r9, r8, r4
 8000e96:	40b0      	lsls	r0, r6
 8000e98:	4589      	cmp	r9, r1
 8000e9a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e9e:	b280      	uxth	r0, r0
 8000ea0:	d93e      	bls.n	8000f20 <__udivmoddi4+0x2e8>
 8000ea2:	1879      	adds	r1, r7, r1
 8000ea4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ea8:	d201      	bcs.n	8000eae <__udivmoddi4+0x276>
 8000eaa:	4589      	cmp	r9, r1
 8000eac:	d81f      	bhi.n	8000eee <__udivmoddi4+0x2b6>
 8000eae:	eba1 0109 	sub.w	r1, r1, r9
 8000eb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb6:	fb09 f804 	mul.w	r8, r9, r4
 8000eba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ebe:	b292      	uxth	r2, r2
 8000ec0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec4:	4542      	cmp	r2, r8
 8000ec6:	d229      	bcs.n	8000f1c <__udivmoddi4+0x2e4>
 8000ec8:	18ba      	adds	r2, r7, r2
 8000eca:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ece:	d2c4      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed0:	4542      	cmp	r2, r8
 8000ed2:	d2c2      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ed8:	443a      	add	r2, r7
 8000eda:	e7be      	b.n	8000e5a <__udivmoddi4+0x222>
 8000edc:	45f0      	cmp	r8, lr
 8000ede:	d29d      	bcs.n	8000e1c <__udivmoddi4+0x1e4>
 8000ee0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ee4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ee8:	3801      	subs	r0, #1
 8000eea:	46e1      	mov	r9, ip
 8000eec:	e796      	b.n	8000e1c <__udivmoddi4+0x1e4>
 8000eee:	eba7 0909 	sub.w	r9, r7, r9
 8000ef2:	4449      	add	r1, r9
 8000ef4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ef8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efc:	fb09 f804 	mul.w	r8, r9, r4
 8000f00:	e7db      	b.n	8000eba <__udivmoddi4+0x282>
 8000f02:	4673      	mov	r3, lr
 8000f04:	e77f      	b.n	8000e06 <__udivmoddi4+0x1ce>
 8000f06:	4650      	mov	r0, sl
 8000f08:	e766      	b.n	8000dd8 <__udivmoddi4+0x1a0>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e6fd      	b.n	8000d0a <__udivmoddi4+0xd2>
 8000f0e:	443b      	add	r3, r7
 8000f10:	3a02      	subs	r2, #2
 8000f12:	e733      	b.n	8000d7c <__udivmoddi4+0x144>
 8000f14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f18:	443b      	add	r3, r7
 8000f1a:	e71c      	b.n	8000d56 <__udivmoddi4+0x11e>
 8000f1c:	4649      	mov	r1, r9
 8000f1e:	e79c      	b.n	8000e5a <__udivmoddi4+0x222>
 8000f20:	eba1 0109 	sub.w	r1, r1, r9
 8000f24:	46c4      	mov	ip, r8
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	e7c4      	b.n	8000eba <__udivmoddi4+0x282>

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <main>:
int seen_loud_noise = 0; 

int system_armed = 1; 

int main(void)
{
 8000f34:	b5b0      	push	{r4, r5, r7, lr}
 8000f36:	ed2d 8b02 	vpush	{d8}
 8000f3a:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
 8000f3e:	af04      	add	r7, sp, #16
    const int N=4;
 8000f40:	2304      	movs	r3, #4
 8000f42:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec

    HAL_Init();
 8000f46:	f001 fd6f 	bl	8002a28 <HAL_Init>
    UART1_Init();
 8000f4a:	f000 fee7 	bl	8001d1c <UART1_Init>
    BSP_LED_Init(LED2);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f001 f8e2 	bl	8002118 <BSP_LED_Init>
    BSP_ACCELERO_Init();
 8000f54:	f001 fa8c 	bl	8002470 <BSP_ACCELERO_Init>
    BSP_GYRO_Init();
 8000f58:	f001 fae2 	bl	8002520 <BSP_GYRO_Init>

    Buzzer_GPIO_Init();
 8000f5c:	f000 ff44 	bl	8001de8 <Buzzer_GPIO_Init>
    Button_GPIO_Init();
 8000f60:	f000 ff6c 	bl	8001e3c <Button_GPIO_Init>
    ADC1_Init(); 
 8000f64:	f000 fe0e 	bl	8001b84 <ADC1_Init>

    BSP_LED_Off(LED2);
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f001 f905 	bl	8002178 <BSP_LED_Off>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET); 
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2108      	movs	r1, #8
 8000f72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f76:	f003 f957 	bl	8004228 <HAL_GPIO_WritePin>

    int accel_buff_x[4]={0};
 8000f7a:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
    int accel_buff_y[4]={0};
 8000f88:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
    int accel_buff_z[4]={0};
 8000f96:	f507 7325 	add.w	r3, r7, #660	@ 0x294
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
    int i=0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324
    int delay_ms=20; 
 8000faa:	2314      	movs	r3, #20
 8000fac:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
    char buffer[600]; 

    int btn_press_count = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
    uint32_t btn_first_press_time = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 3318 	str.w	r3, [r7, #792]	@ 0x318
    uint32_t btn_last_debounce_time = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
    int btn_last_state = 1; 
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310
    int btn_waiting_for_decision = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	f8c7 330c 	str.w	r3, [r7, #780]	@ 0x30c

    uint32_t last_sensor_read_time = 0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
    
    // Peak Tracking & Dynamic Sound Baseline
    uint32_t peak_sound_window = 0; 
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f8c7 3304 	str.w	r3, [r7, #772]	@ 0x304
    float peak_accel_window = 0.0f; 
 8000fda:	f04f 0300 	mov.w	r3, #0
 8000fde:	f8c7 3300 	str.w	r3, [r7, #768]	@ 0x300
    float peak_gyro_window = 0.0f;  
 8000fe2:	f04f 0300 	mov.w	r3, #0
 8000fe6:	f8c7 32fc 	str.w	r3, [r7, #764]	@ 0x2fc
    
    uint32_t sound_history[3] = {0, 0, 0}; 
 8000fea:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8000fee:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8000ffa:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 8000ffe:	2200      	movs	r2, #0
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001006:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
    uint32_t bg_sound_max = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8

    while (1)
    {
        // ========== MULTI-PRESS BUTTON HANDLER ==========
        int btn_current = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001014:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001018:	488e      	ldr	r0, [pc, #568]	@ (8001254 <main+0x320>)
 800101a:	f003 f8ed 	bl	80041f8 <HAL_GPIO_ReadPin>
 800101e:	4603      	mov	r3, r0
 8001020:	f8c7 32e8 	str.w	r3, [r7, #744]	@ 0x2e8

        if (btn_current == GPIO_PIN_RESET && btn_last_state == 1 && (HAL_GetTick() - btn_last_debounce_time > 50)) {
 8001024:	f8d7 32e8 	ldr.w	r3, [r7, #744]	@ 0x2e8
 8001028:	2b00      	cmp	r3, #0
 800102a:	d11f      	bne.n	800106c <main+0x138>
 800102c:	f8d7 3310 	ldr.w	r3, [r7, #784]	@ 0x310
 8001030:	2b01      	cmp	r3, #1
 8001032:	d11b      	bne.n	800106c <main+0x138>
 8001034:	f001 fd60 	bl	8002af8 <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	f8d7 3314 	ldr.w	r3, [r7, #788]	@ 0x314
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b32      	cmp	r3, #50	@ 0x32
 8001042:	d913      	bls.n	800106c <main+0x138>
            btn_press_count++;
 8001044:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001048:	3301      	adds	r3, #1
 800104a:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
            btn_last_debounce_time = HAL_GetTick();
 800104e:	f001 fd53 	bl	8002af8 <HAL_GetTick>
 8001052:	f8c7 0314 	str.w	r0, [r7, #788]	@ 0x314
            if (btn_press_count == 1) btn_first_press_time = HAL_GetTick(); 
 8001056:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 800105a:	2b01      	cmp	r3, #1
 800105c:	d103      	bne.n	8001066 <main+0x132>
 800105e:	f001 fd4b 	bl	8002af8 <HAL_GetTick>
 8001062:	f8c7 0318 	str.w	r0, [r7, #792]	@ 0x318
            btn_waiting_for_decision = 1;
 8001066:	2301      	movs	r3, #1
 8001068:	f8c7 330c 	str.w	r3, [r7, #780]	@ 0x30c
        }
        btn_last_state = (btn_current == GPIO_PIN_SET) ? 1 : 0;
 800106c:	f8d7 32e8 	ldr.w	r3, [r7, #744]	@ 0x2e8
 8001070:	2b01      	cmp	r3, #1
 8001072:	bf0c      	ite	eq
 8001074:	2301      	moveq	r3, #1
 8001076:	2300      	movne	r3, #0
 8001078:	b2db      	uxtb	r3, r3
 800107a:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310

        if (btn_waiting_for_decision && (HAL_GetTick() - btn_first_press_time > 500)) {
 800107e:	f8d7 330c 	ldr.w	r3, [r7, #780]	@ 0x30c
 8001082:	2b00      	cmp	r3, #0
 8001084:	f000 80c3 	beq.w	800120e <main+0x2da>
 8001088:	f001 fd36 	bl	8002af8 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	f8d7 3318 	ldr.w	r3, [r7, #792]	@ 0x318
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001098:	f240 80b9 	bls.w	800120e <main+0x2da>
            btn_waiting_for_decision = 0;
 800109c:	2300      	movs	r3, #0
 800109e:	f8c7 330c 	str.w	r3, [r7, #780]	@ 0x30c

            if (btn_press_count == 1) {
 80010a2:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d125      	bne.n	80010f6 <main+0x1c2>
                if (current_state == STATE_CONFIRMED) {
 80010aa:	4b6b      	ldr	r3, [pc, #428]	@ (8001258 <main+0x324>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b03      	cmp	r3, #3
 80010b0:	f040 80aa 	bne.w	8001208 <main+0x2d4>
                    current_state = STATE_NORMAL;
 80010b4:	4b68      	ldr	r3, [pc, #416]	@ (8001258 <main+0x324>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET); 
 80010ba:	2200      	movs	r2, #0
 80010bc:	2108      	movs	r1, #8
 80010be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c2:	f003 f8b1 	bl	8004228 <HAL_GPIO_WritePin>
                    BSP_LED_Off(LED2);
 80010c6:	2000      	movs	r0, #0
 80010c8:	f001 f856 	bl	8002178 <BSP_LED_Off>
                    sprintf(buffer, "\r\n--- ALARM RESET (1 press) ---\r\n");
 80010cc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80010d0:	4962      	ldr	r1, [pc, #392]	@ (800125c <main+0x328>)
 80010d2:	4618      	mov	r0, r3
 80010d4:	f005 fae6 	bl	80066a4 <siprintf>
                    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80010d8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff f8f7 	bl	80002d0 <strlen>
 80010e2:	4603      	mov	r3, r0
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	485c      	ldr	r0, [pc, #368]	@ (8001260 <main+0x32c>)
 80010f0:	f004 f81e 	bl	8005130 <HAL_UART_Transmit>
 80010f4:	e088      	b.n	8001208 <main+0x2d4>
                }
            }
            else if (btn_press_count == 2) {
 80010f6:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d166      	bne.n	80011cc <main+0x298>
                system_armed = !system_armed;
 80010fe:	4b59      	ldr	r3, [pc, #356]	@ (8001264 <main+0x330>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
 8001104:	bf0c      	ite	eq
 8001106:	2301      	moveq	r3, #1
 8001108:	2300      	movne	r3, #0
 800110a:	b2db      	uxtb	r3, r3
 800110c:	461a      	mov	r2, r3
 800110e:	4b55      	ldr	r3, [pc, #340]	@ (8001264 <main+0x330>)
 8001110:	601a      	str	r2, [r3, #0]
                current_state = STATE_NORMAL; 
 8001112:	4b51      	ldr	r3, [pc, #324]	@ (8001258 <main+0x324>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
                BSP_LED_Off(LED2);
 8001118:	2000      	movs	r0, #0
 800111a:	f001 f82d 	bl	8002178 <BSP_LED_Off>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET); 
 800111e:	2200      	movs	r2, #0
 8001120:	2108      	movs	r1, #8
 8001122:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001126:	f003 f87f 	bl	8004228 <HAL_GPIO_WritePin>

                int beeps = system_armed ? 1 : 2;
 800112a:	4b4e      	ldr	r3, [pc, #312]	@ (8001264 <main+0x330>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <main+0x202>
 8001132:	2301      	movs	r3, #1
 8001134:	e000      	b.n	8001138 <main+0x204>
 8001136:	2302      	movs	r3, #2
 8001138:	f8c7 32e4 	str.w	r3, [r7, #740]	@ 0x2e4
                for (int b = 0; b < beeps; b++) {
 800113c:	2300      	movs	r3, #0
 800113e:	f8c7 32f4 	str.w	r3, [r7, #756]	@ 0x2f4
 8001142:	e01d      	b.n	8001180 <main+0x24c>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8001144:	2201      	movs	r2, #1
 8001146:	2108      	movs	r1, #8
 8001148:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114c:	f003 f86c 	bl	8004228 <HAL_GPIO_WritePin>
                    HAL_Delay(80);
 8001150:	2050      	movs	r0, #80	@ 0x50
 8001152:	f001 fcdd 	bl	8002b10 <HAL_Delay>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	2108      	movs	r1, #8
 800115a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800115e:	f003 f863 	bl	8004228 <HAL_GPIO_WritePin>
                    if (b < beeps - 1) HAL_Delay(80); 
 8001162:	f8d7 32e4 	ldr.w	r3, [r7, #740]	@ 0x2e4
 8001166:	3b01      	subs	r3, #1
 8001168:	f8d7 22f4 	ldr.w	r2, [r7, #756]	@ 0x2f4
 800116c:	429a      	cmp	r2, r3
 800116e:	da02      	bge.n	8001176 <main+0x242>
 8001170:	2050      	movs	r0, #80	@ 0x50
 8001172:	f001 fccd 	bl	8002b10 <HAL_Delay>
                for (int b = 0; b < beeps; b++) {
 8001176:	f8d7 32f4 	ldr.w	r3, [r7, #756]	@ 0x2f4
 800117a:	3301      	adds	r3, #1
 800117c:	f8c7 32f4 	str.w	r3, [r7, #756]	@ 0x2f4
 8001180:	f8d7 22f4 	ldr.w	r2, [r7, #756]	@ 0x2f4
 8001184:	f8d7 32e4 	ldr.w	r3, [r7, #740]	@ 0x2e4
 8001188:	429a      	cmp	r2, r3
 800118a:	dbdb      	blt.n	8001144 <main+0x210>
                }

                if (system_armed) sprintf(buffer, "\r\n--- SYSTEM ARMED (2 presses) ---\r\n");
 800118c:	4b35      	ldr	r3, [pc, #212]	@ (8001264 <main+0x330>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d006      	beq.n	80011a2 <main+0x26e>
 8001194:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001198:	4933      	ldr	r1, [pc, #204]	@ (8001268 <main+0x334>)
 800119a:	4618      	mov	r0, r3
 800119c:	f005 fa82 	bl	80066a4 <siprintf>
 80011a0:	e005      	b.n	80011ae <main+0x27a>
                else sprintf(buffer, "\r\n--- SYSTEM DISARMED (2 presses) ---\r\n");
 80011a2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011a6:	4931      	ldr	r1, [pc, #196]	@ (800126c <main+0x338>)
 80011a8:	4618      	mov	r0, r3
 80011aa:	f005 fa7b 	bl	80066a4 <siprintf>
                
                HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80011ae:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff f88c 	bl	80002d0 <strlen>
 80011b8:	4603      	mov	r3, r0
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
 80011c4:	4826      	ldr	r0, [pc, #152]	@ (8001260 <main+0x32c>)
 80011c6:	f003 ffb3 	bl	8005130 <HAL_UART_Transmit>
 80011ca:	e01d      	b.n	8001208 <main+0x2d4>
            }
            else if (btn_press_count >= 3) {
 80011cc:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	dd19      	ble.n	8001208 <main+0x2d4>
                system_armed = 1; 
 80011d4:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <main+0x330>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	601a      	str	r2, [r3, #0]
                current_state = STATE_CONFIRMED;
 80011da:	4b1f      	ldr	r3, [pc, #124]	@ (8001258 <main+0x324>)
 80011dc:	2203      	movs	r2, #3
 80011de:	701a      	strb	r2, [r3, #0]
                sprintf(buffer, "\r\n!!! MANUAL ALARM TRIGGERED (3 presses) !!!\r\n");
 80011e0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011e4:	4922      	ldr	r1, [pc, #136]	@ (8001270 <main+0x33c>)
 80011e6:	4618      	mov	r0, r3
 80011e8:	f005 fa5c 	bl	80066a4 <siprintf>
                HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80011ec:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff f86d 	bl	80002d0 <strlen>
 80011f6:	4603      	mov	r3, r0
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001202:	4817      	ldr	r0, [pc, #92]	@ (8001260 <main+0x32c>)
 8001204:	f003 ff94 	bl	8005130 <HAL_UART_Transmit>
            }
            btn_press_count = 0; 
 8001208:	2300      	movs	r3, #0
 800120a:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
        }

        // ========== NON-BLOCKING SENSOR GATE ==========
        if (HAL_GetTick() - last_sensor_read_time < (uint32_t)delay_ms) continue;
 800120e:	f001 fc73 	bl	8002af8 <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	f8d7 3308 	ldr.w	r3, [r7, #776]	@ 0x308
 8001218:	1ad2      	subs	r2, r2, r3
 800121a:	f8d7 3320 	ldr.w	r3, [r7, #800]	@ 0x320
 800121e:	429a      	cmp	r2, r3
 8001220:	f0c0 8487 	bcc.w	8001b32 <main+0xbfe>
        last_sensor_read_time = HAL_GetTick();
 8001224:	f001 fc68 	bl	8002af8 <HAL_GetTick>
 8001228:	f8c7 0308 	str.w	r0, [r7, #776]	@ 0x308

        if (!system_armed) {
 800122c:	4b0d      	ldr	r3, [pc, #52]	@ (8001264 <main+0x330>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d123      	bne.n	800127c <main+0x348>
            delay_ms = 500; 
 8001234:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001238:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET); 
 800123c:	2200      	movs	r2, #0
 800123e:	2108      	movs	r1, #8
 8001240:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001244:	f002 fff0 	bl	8004228 <HAL_GPIO_WritePin>
            BSP_LED_Off(LED2);
 8001248:	2000      	movs	r0, #0
 800124a:	f000 ff95 	bl	8002178 <BSP_LED_Off>
            continue; 
 800124e:	f000 bc71 	b.w	8001b34 <main+0xc00>
 8001252:	bf00      	nop
 8001254:	48000800 	.word	0x48000800
 8001258:	20000360 	.word	0x20000360
 800125c:	08009100 	.word	0x08009100
 8001260:	20000264 	.word	0x20000264
 8001264:	20000000 	.word	0x20000000
 8001268:	08009124 	.word	0x08009124
 800126c:	0800914c 	.word	0x0800914c
 8001270:	08009174 	.word	0x08009174
 8001274:	447a0000 	.word	0x447a0000
 8001278:	3c20902e 	.word	0x3c20902e
        }

        int16_t accel_data_i16[3] = { 0 };          
 800127c:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001280:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	809a      	strh	r2, [r3, #4]
        BSP_ACCELERO_AccGetXYZ(accel_data_i16);
 800128a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800128e:	4618      	mov	r0, r3
 8001290:	f001 f92e 	bl	80024f0 <BSP_ACCELERO_AccGetXYZ>

        accel_buff_x[i%4]=accel_data_i16[0]; 
 8001294:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001298:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 800129c:	f9b3 1000 	ldrsh.w	r1, [r3]
 80012a0:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80012a4:	425a      	negs	r2, r3
 80012a6:	f003 0303 	and.w	r3, r3, #3
 80012aa:	f002 0203 	and.w	r2, r2, #3
 80012ae:	bf58      	it	pl
 80012b0:	4253      	negpl	r3, r2
 80012b2:	460a      	mov	r2, r1
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	f503 734a 	add.w	r3, r3, #808	@ 0x328
 80012ba:	443b      	add	r3, r7
 80012bc:	f843 2c74 	str.w	r2, [r3, #-116]
        accel_buff_y[i%4]=accel_data_i16[1]; 
 80012c0:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80012c4:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80012c8:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 80012cc:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80012d0:	425a      	negs	r2, r3
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	f002 0203 	and.w	r2, r2, #3
 80012da:	bf58      	it	pl
 80012dc:	4253      	negpl	r3, r2
 80012de:	460a      	mov	r2, r1
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	f503 734a 	add.w	r3, r3, #808	@ 0x328
 80012e6:	443b      	add	r3, r7
 80012e8:	f843 2c84 	str.w	r2, [r3, #-132]
        accel_buff_z[i%4]=accel_data_i16[2]; 
 80012ec:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80012f0:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80012f4:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 80012f8:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80012fc:	425a      	negs	r2, r3
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	f002 0203 	and.w	r2, r2, #3
 8001306:	bf58      	it	pl
 8001308:	4253      	negpl	r3, r2
 800130a:	460a      	mov	r2, r1
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	f503 734a 	add.w	r3, r3, #808	@ 0x328
 8001312:	443b      	add	r3, r7
 8001314:	f843 2c94 	str.w	r2, [r3, #-148]

        float gyro_data[3]={0.0};
 8001318:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800131c:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 8001320:	461a      	mov	r2, r3
 8001322:	2300      	movs	r3, #0
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	6053      	str	r3, [r2, #4]
 8001328:	6093      	str	r3, [r2, #8]
        BSP_GYRO_GetXYZ(gyro_data);
 800132a:	f107 031c 	add.w	r3, r7, #28
 800132e:	4618      	mov	r0, r3
 8001330:	f001 f93a 	bl	80025a8 <BSP_GYRO_GetXYZ>

        // Correct physics! No gravity multiplier on angular velocity.
        float gyro_velocity[3]={0.0};
 8001334:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001338:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800133c:	461a      	mov	r2, r3
 800133e:	2300      	movs	r3, #0
 8001340:	6013      	str	r3, [r2, #0]
 8001342:	6053      	str	r3, [r2, #4]
 8001344:	6093      	str	r3, [r2, #8]
        gyro_velocity[0] = (gyro_data[0] / 1000.0f);
 8001346:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800134a:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 800134e:	ed93 7a00 	vldr	s14, [r3]
 8001352:	ed5f 6a38 	vldr	s13, [pc, #-224]	@ 8001274 <main+0x340>
 8001356:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800135a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800135e:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8001362:	edc3 7a00 	vstr	s15, [r3]
        gyro_velocity[1] = (gyro_data[1] / 1000.0f);
 8001366:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800136a:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 800136e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001372:	ed5f 6a40 	vldr	s13, [pc, #-256]	@ 8001274 <main+0x340>
 8001376:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800137a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800137e:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8001382:	edc3 7a01 	vstr	s15, [r3, #4]
        gyro_velocity[2] = (gyro_data[2] / 1000.0f);
 8001386:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800138a:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 800138e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001392:	ed5f 6a48 	vldr	s13, [pc, #-288]	@ 8001274 <main+0x340>
 8001396:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800139a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800139e:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80013a2:	edc3 7a02 	vstr	s15, [r3, #8]

        float accel_filt_asm[3]={0}; 
 80013a6:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80013aa:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80013ae:	461a      	mov	r2, r3
 80013b0:	2300      	movs	r3, #0
 80013b2:	6013      	str	r3, [r2, #0]
 80013b4:	6053      	str	r3, [r2, #4]
 80013b6:	6093      	str	r3, [r2, #8]
        accel_filt_asm[0]= (float)mov_avg(N,accel_buff_x) * (9.8f/1000.0f);
 80013b8:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 80013bc:	4619      	mov	r1, r3
 80013be:	f8d7 02ec 	ldr.w	r0, [r7, #748]	@ 0x2ec
 80013c2:	f7fe ff1d 	bl	8000200 <mov_avg>
 80013c6:	ee07 0a90 	vmov	s15, r0
 80013ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ce:	ed1f 7a56 	vldr	s14, [pc, #-344]	@ 8001278 <main+0x344>
 80013d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d6:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80013da:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80013de:	edc3 7a00 	vstr	s15, [r3]
        accel_filt_asm[1]= (float)mov_avg(N,accel_buff_y) * (9.8f/1000.0f);
 80013e2:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 80013e6:	4619      	mov	r1, r3
 80013e8:	f8d7 02ec 	ldr.w	r0, [r7, #748]	@ 0x2ec
 80013ec:	f7fe ff08 	bl	8000200 <mov_avg>
 80013f0:	ee07 0a90 	vmov	s15, r0
 80013f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f8:	ed1f 7a61 	vldr	s14, [pc, #-388]	@ 8001278 <main+0x344>
 80013fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001400:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001404:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001408:	edc3 7a01 	vstr	s15, [r3, #4]
        accel_filt_asm[2]= (float)mov_avg(N,accel_buff_z) * (9.8f/1000.0f);
 800140c:	f507 7325 	add.w	r3, r7, #660	@ 0x294
 8001410:	4619      	mov	r1, r3
 8001412:	f8d7 02ec 	ldr.w	r0, [r7, #748]	@ 0x2ec
 8001416:	f7fe fef3 	bl	8000200 <mov_avg>
 800141a:	ee07 0a90 	vmov	s15, r0
 800141e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001422:	ed1f 7a6b 	vldr	s14, [pc, #-428]	@ 8001278 <main+0x344>
 8001426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800142a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800142e:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001432:	edc3 7a02 	vstr	s15, [r3, #8]

        uint32_t current_sound = Read_Sound_Sensor();
 8001436:	f000 fc3b 	bl	8001cb0 <Read_Sound_Sensor>
 800143a:	f8c7 02e0 	str.w	r0, [r7, #736]	@ 0x2e0

        float total_accel = sqrtf(powf(accel_filt_asm[0], 2) + powf(accel_filt_asm[1], 2) + powf(accel_filt_asm[2], 2));
 800143e:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001442:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800144e:	eeb0 0a67 	vmov.f32	s0, s15
 8001452:	f007 fa59 	bl	8008908 <powf>
 8001456:	eeb0 8a40 	vmov.f32	s16, s0
 800145a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800145e:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001462:	edd3 7a01 	vldr	s15, [r3, #4]
 8001466:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800146a:	eeb0 0a67 	vmov.f32	s0, s15
 800146e:	f007 fa4b 	bl	8008908 <powf>
 8001472:	eef0 7a40 	vmov.f32	s15, s0
 8001476:	ee38 8a27 	vadd.f32	s16, s16, s15
 800147a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800147e:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001482:	edd3 7a02 	vldr	s15, [r3, #8]
 8001486:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800148a:	eeb0 0a67 	vmov.f32	s0, s15
 800148e:	f007 fa3b 	bl	8008908 <powf>
 8001492:	eef0 7a40 	vmov.f32	s15, s0
 8001496:	ee78 7a27 	vadd.f32	s15, s16, s15
 800149a:	eeb0 0a67 	vmov.f32	s0, s15
 800149e:	f007 fa8b 	bl	80089b8 <sqrtf>
 80014a2:	ed87 0ab7 	vstr	s0, [r7, #732]	@ 0x2dc
        float total_gyro = sqrtf(powf(gyro_velocity[0], 2) + powf(gyro_velocity[1], 2) + powf(gyro_velocity[2], 2));
 80014a6:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80014aa:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80014b6:	eeb0 0a67 	vmov.f32	s0, s15
 80014ba:	f007 fa25 	bl	8008908 <powf>
 80014be:	eeb0 8a40 	vmov.f32	s16, s0
 80014c2:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80014c6:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80014ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80014ce:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80014d2:	eeb0 0a67 	vmov.f32	s0, s15
 80014d6:	f007 fa17 	bl	8008908 <powf>
 80014da:	eef0 7a40 	vmov.f32	s15, s0
 80014de:	ee38 8a27 	vadd.f32	s16, s16, s15
 80014e2:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80014e6:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80014ea:	edd3 7a02 	vldr	s15, [r3, #8]
 80014ee:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80014f2:	eeb0 0a67 	vmov.f32	s0, s15
 80014f6:	f007 fa07 	bl	8008908 <powf>
 80014fa:	eef0 7a40 	vmov.f32	s15, s0
 80014fe:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001502:	eeb0 0a67 	vmov.f32	s0, s15
 8001506:	f007 fa57 	bl	80089b8 <sqrtf>
 800150a:	ed87 0ab6 	vstr	s0, [r7, #728]	@ 0x2d8

        // Peak Tracking for accurate terminal output
        if (current_sound > peak_sound_window) peak_sound_window = current_sound;
 800150e:	f8d7 22e0 	ldr.w	r2, [r7, #736]	@ 0x2e0
 8001512:	f8d7 3304 	ldr.w	r3, [r7, #772]	@ 0x304
 8001516:	429a      	cmp	r2, r3
 8001518:	d903      	bls.n	8001522 <main+0x5ee>
 800151a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	@ 0x2e0
 800151e:	f8c7 3304 	str.w	r3, [r7, #772]	@ 0x304
        if (total_accel > peak_accel_window) peak_accel_window = total_accel;
 8001522:	ed97 7ab7 	vldr	s14, [r7, #732]	@ 0x2dc
 8001526:	edd7 7ac0 	vldr	s15, [r7, #768]	@ 0x300
 800152a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800152e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001532:	dd03      	ble.n	800153c <main+0x608>
 8001534:	f8d7 32dc 	ldr.w	r3, [r7, #732]	@ 0x2dc
 8001538:	f8c7 3300 	str.w	r3, [r7, #768]	@ 0x300
        if (total_gyro > peak_gyro_window) peak_gyro_window = total_gyro;
 800153c:	ed97 7ab6 	vldr	s14, [r7, #728]	@ 0x2d8
 8001540:	edd7 7abf 	vldr	s15, [r7, #764]	@ 0x2fc
 8001544:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154c:	dd03      	ble.n	8001556 <main+0x622>
 800154e:	f8d7 32d8 	ldr.w	r3, [r7, #728]	@ 0x2d8
 8001552:	f8c7 32fc 	str.w	r3, [r7, #764]	@ 0x2fc

        // ==========================================
        // EMPIRICAL CALIBRATION CONSTANTS
        // ==========================================
        float ACCEL_THRESHOLD_HIGH = 20.0f; // Safely below 24.28 minimum impact peak
 8001556:	4bb7      	ldr	r3, [pc, #732]	@ (8001834 <main+0x900>)
 8001558:	f8c7 32d4 	str.w	r3, [r7, #724]	@ 0x2d4
        float ACCEL_THRESHOLD_LOW = 5.0f;   // Safely above 3.47 maximum freefall trough
 800155c:	4bb6      	ldr	r3, [pc, #728]	@ (8001838 <main+0x904>)
 800155e:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
        float GYRO_THRESHOLD = 400.0f;      // Safely below 640 minimum rotation peak
 8001562:	4bb6      	ldr	r3, [pc, #728]	@ (800183c <main+0x908>)
 8001564:	f8c7 32cc 	str.w	r3, [r7, #716]	@ 0x2cc

        static int last_printed_second = -1;

        // 500ms Print and Baseline Update
        if (i % 25 == 0) {
 8001568:	f8d7 1324 	ldr.w	r1, [r7, #804]	@ 0x324
 800156c:	4bb4      	ldr	r3, [pc, #720]	@ (8001840 <main+0x90c>)
 800156e:	fb83 2301 	smull	r2, r3, r3, r1
 8001572:	10da      	asrs	r2, r3, #3
 8001574:	17cb      	asrs	r3, r1, #31
 8001576:	1ad2      	subs	r2, r2, r3
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	009a      	lsls	r2, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	1aca      	subs	r2, r1, r3
 8001584:	2a00      	cmp	r2, #0
 8001586:	d171      	bne.n	800166c <main+0x738>
            sprintf(buffer, "Sound:%lu | Accel:%.2f | Gyro:%.2f\r\n", peak_sound_window, peak_accel_window, peak_gyro_window);
 8001588:	f8d7 0300 	ldr.w	r0, [r7, #768]	@ 0x300
 800158c:	f7ff f80c 	bl	80005a8 <__aeabi_f2d>
 8001590:	4604      	mov	r4, r0
 8001592:	460d      	mov	r5, r1
 8001594:	f8d7 02fc 	ldr.w	r0, [r7, #764]	@ 0x2fc
 8001598:	f7ff f806 	bl	80005a8 <__aeabi_f2d>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 80015a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80015a8:	e9cd 4500 	strd	r4, r5, [sp]
 80015ac:	f8d7 2304 	ldr.w	r2, [r7, #772]	@ 0x304
 80015b0:	49a4      	ldr	r1, [pc, #656]	@ (8001844 <main+0x910>)
 80015b2:	f005 f877 	bl	80066a4 <siprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80015b6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7fe fe88 	bl	80002d0 <strlen>
 80015c0:	4603      	mov	r3, r0
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295
 80015cc:	489e      	ldr	r0, [pc, #632]	@ (8001848 <main+0x914>)
 80015ce:	f003 fdaf 	bl	8005130 <HAL_UART_Transmit>
            
            // Shift history array
            sound_history[2] = sound_history[1];
 80015d2:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80015d6:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80015e0:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 80015e4:	609a      	str	r2, [r3, #8]
            sound_history[1] = sound_history[0];
 80015e6:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80015ea:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80015f4:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 80015f8:	605a      	str	r2, [r3, #4]
            sound_history[0] = peak_sound_window;
 80015fa:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80015fe:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 8001602:	f8d7 2304 	ldr.w	r2, [r7, #772]	@ 0x304
 8001606:	601a      	str	r2, [r3, #0]

            // Update rolling noise floor max
            bg_sound_max = sound_history[0];
 8001608:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800160c:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
            if (sound_history[1] > bg_sound_max) bg_sound_max = sound_history[1];
 8001616:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800161a:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f8d7 22f8 	ldr.w	r2, [r7, #760]	@ 0x2f8
 8001624:	429a      	cmp	r2, r3
 8001626:	d206      	bcs.n	8001636 <main+0x702>
 8001628:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800162c:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
            if (sound_history[2] > bg_sound_max) bg_sound_max = sound_history[2];
 8001636:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800163a:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f8d7 22f8 	ldr.w	r2, [r7, #760]	@ 0x2f8
 8001644:	429a      	cmp	r2, r3
 8001646:	d206      	bcs.n	8001656 <main+0x722>
 8001648:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800164c:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8

            // Reset peaks
            peak_sound_window = 0; 
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 3304 	str.w	r3, [r7, #772]	@ 0x304
            peak_accel_window = 0.0f;
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	f8c7 3300 	str.w	r3, [r7, #768]	@ 0x300
            peak_gyro_window = 0.0f;
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	f8c7 32fc 	str.w	r3, [r7, #764]	@ 0x2fc
        }
        
        i++; 
 800166c:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8001670:	3301      	adds	r3, #1
 8001672:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324

        // ********* Fall Detection FSM *********/
        switch (current_state) {
 8001676:	4b75      	ldr	r3, [pc, #468]	@ (800184c <main+0x918>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b03      	cmp	r3, #3
 800167c:	f200 824c 	bhi.w	8001b18 <main+0xbe4>
 8001680:	a201      	add	r2, pc, #4	@ (adr r2, 8001688 <main+0x754>)
 8001682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001686:	bf00      	nop
 8001688:	08001699 	.word	0x08001699
 800168c:	0800177f 	.word	0x0800177f
 8001690:	08001907 	.word	0x08001907
 8001694:	08001acf 	.word	0x08001acf
            case STATE_NORMAL:
                // Reset ALL flags
                seen_impact = 0;
 8001698:	4b6d      	ldr	r3, [pc, #436]	@ (8001850 <main+0x91c>)
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
                seen_rotation = 0;
 800169e:	4b6d      	ldr	r3, [pc, #436]	@ (8001854 <main+0x920>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
                seen_freefall = 0;
 80016a4:	4b6c      	ldr	r3, [pc, #432]	@ (8001858 <main+0x924>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
                seen_loud_noise = 0;
 80016aa:	4b6c      	ldr	r3, [pc, #432]	@ (800185c <main+0x928>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
                delay_ms = 20; 
 80016b0:	2314      	movs	r3, #20
 80016b2:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320

                // Check physical gates
                if (total_accel > ACCEL_THRESHOLD_HIGH) seen_impact = 1;
 80016b6:	ed97 7ab7 	vldr	s14, [r7, #732]	@ 0x2dc
 80016ba:	edd7 7ab5 	vldr	s15, [r7, #724]	@ 0x2d4
 80016be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c6:	dd02      	ble.n	80016ce <main+0x79a>
 80016c8:	4b61      	ldr	r3, [pc, #388]	@ (8001850 <main+0x91c>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	601a      	str	r2, [r3, #0]
                if (total_accel < ACCEL_THRESHOLD_LOW)  seen_freefall = 1;
 80016ce:	ed97 7ab7 	vldr	s14, [r7, #732]	@ 0x2dc
 80016d2:	edd7 7ab4 	vldr	s15, [r7, #720]	@ 0x2d0
 80016d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016de:	d502      	bpl.n	80016e6 <main+0x7b2>
 80016e0:	4b5d      	ldr	r3, [pc, #372]	@ (8001858 <main+0x924>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	601a      	str	r2, [r3, #0]
                if (total_gyro  > GYRO_THRESHOLD)       seen_rotation = 1;
 80016e6:	ed97 7ab6 	vldr	s14, [r7, #728]	@ 0x2d8
 80016ea:	edd7 7ab3 	vldr	s15, [r7, #716]	@ 0x2cc
 80016ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f6:	dd02      	ble.n	80016fe <main+0x7ca>
 80016f8:	4b56      	ldr	r3, [pc, #344]	@ (8001854 <main+0x920>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	601a      	str	r2, [r3, #0]

                // TRIGGER: Any of the 3 anomalies forces an investigation
                if (seen_impact || seen_freefall || seen_rotation) {
 80016fe:	4b54      	ldr	r3, [pc, #336]	@ (8001850 <main+0x91c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d108      	bne.n	8001718 <main+0x7e4>
 8001706:	4b54      	ldr	r3, [pc, #336]	@ (8001858 <main+0x924>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d104      	bne.n	8001718 <main+0x7e4>
 800170e:	4b51      	ldr	r3, [pc, #324]	@ (8001854 <main+0x920>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	f000 81fb 	beq.w	8001b0e <main+0xbda>
                    current_state = STATE_FALLING;
 8001718:	4b4c      	ldr	r3, [pc, #304]	@ (800184c <main+0x918>)
 800171a:	2201      	movs	r2, #1
 800171c:	701a      	strb	r2, [r3, #0]
                    state_timer = HAL_GetTick();
 800171e:	f001 f9eb 	bl	8002af8 <HAL_GetTick>
 8001722:	4603      	mov	r3, r0
 8001724:	4a4e      	ldr	r2, [pc, #312]	@ (8001860 <main+0x92c>)
 8001726:	6013      	str	r3, [r2, #0]
                    sprintf(buffer,
                        "\r\n=================================\r\n"
                        " EVENT DETECTED - INVESTIGATING...\r\n"
                        " Trigger: %s%s%s\r\n"
                        "=================================\r\n",
                        seen_impact ? "IMPACT " : "",
 8001728:	4b49      	ldr	r3, [pc, #292]	@ (8001850 <main+0x91c>)
 800172a:	681b      	ldr	r3, [r3, #0]
                    sprintf(buffer,
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <main+0x800>
 8001730:	4a4c      	ldr	r2, [pc, #304]	@ (8001864 <main+0x930>)
 8001732:	e000      	b.n	8001736 <main+0x802>
 8001734:	4a4c      	ldr	r2, [pc, #304]	@ (8001868 <main+0x934>)
                        seen_freefall ? "FREEFALL " : "",
 8001736:	4b48      	ldr	r3, [pc, #288]	@ (8001858 <main+0x924>)
 8001738:	681b      	ldr	r3, [r3, #0]
                    sprintf(buffer,
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <main+0x80e>
 800173e:	494b      	ldr	r1, [pc, #300]	@ (800186c <main+0x938>)
 8001740:	e000      	b.n	8001744 <main+0x810>
 8001742:	4949      	ldr	r1, [pc, #292]	@ (8001868 <main+0x934>)
                        seen_rotation ? "ROTATION" : "");
 8001744:	4b43      	ldr	r3, [pc, #268]	@ (8001854 <main+0x920>)
 8001746:	681b      	ldr	r3, [r3, #0]
                    sprintf(buffer,
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <main+0x81c>
 800174c:	4b48      	ldr	r3, [pc, #288]	@ (8001870 <main+0x93c>)
 800174e:	e000      	b.n	8001752 <main+0x81e>
 8001750:	4b45      	ldr	r3, [pc, #276]	@ (8001868 <main+0x934>)
 8001752:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	460b      	mov	r3, r1
 800175a:	4946      	ldr	r1, [pc, #280]	@ (8001874 <main+0x940>)
 800175c:	f004 ffa2 	bl	80066a4 <siprintf>
                    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001760:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe fdb3 	bl	80002d0 <strlen>
 800176a:	4603      	mov	r3, r0
 800176c:	b29a      	uxth	r2, r3
 800176e:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001772:	f04f 33ff 	mov.w	r3, #4294967295
 8001776:	4834      	ldr	r0, [pc, #208]	@ (8001848 <main+0x914>)
 8001778:	f003 fcda 	bl	8005130 <HAL_UART_Transmit>
                }
                break;
 800177c:	e1c7      	b.n	8001b0e <main+0xbda>

            case STATE_FALLING:
                delay_ms = 20; 
 800177e:	2314      	movs	r3, #20
 8001780:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320

                // Continuously accumulate physical evidence
                if (total_accel > ACCEL_THRESHOLD_HIGH) seen_impact = 1; 
 8001784:	ed97 7ab7 	vldr	s14, [r7, #732]	@ 0x2dc
 8001788:	edd7 7ab5 	vldr	s15, [r7, #724]	@ 0x2d4
 800178c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001794:	dd02      	ble.n	800179c <main+0x868>
 8001796:	4b2e      	ldr	r3, [pc, #184]	@ (8001850 <main+0x91c>)
 8001798:	2201      	movs	r2, #1
 800179a:	601a      	str	r2, [r3, #0]
                if (total_accel < ACCEL_THRESHOLD_LOW)  seen_freefall = 1; 
 800179c:	ed97 7ab7 	vldr	s14, [r7, #732]	@ 0x2dc
 80017a0:	edd7 7ab4 	vldr	s15, [r7, #720]	@ 0x2d0
 80017a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ac:	d502      	bpl.n	80017b4 <main+0x880>
 80017ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001858 <main+0x924>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	601a      	str	r2, [r3, #0]
                if (total_gyro  > GYRO_THRESHOLD)       seen_rotation = 1; 
 80017b4:	ed97 7ab6 	vldr	s14, [r7, #728]	@ 0x2d8
 80017b8:	edd7 7ab3 	vldr	s15, [r7, #716]	@ 0x2cc
 80017bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c4:	dd02      	ble.n	80017cc <main+0x898>
 80017c6:	4b23      	ldr	r3, [pc, #140]	@ (8001854 <main+0x920>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	601a      	str	r2, [r3, #0]
                
                // Dynamic Acoustic Gate (+600 spike over background)
                if (current_sound > (bg_sound_max + 600)) seen_loud_noise = 1;
 80017cc:	f8d7 32f8 	ldr.w	r3, [r7, #760]	@ 0x2f8
 80017d0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80017d4:	f8d7 22e0 	ldr.w	r2, [r7, #736]	@ 0x2e0
 80017d8:	429a      	cmp	r2, r3
 80017da:	d902      	bls.n	80017e2 <main+0x8ae>
 80017dc:	4b1f      	ldr	r3, [pc, #124]	@ (800185c <main+0x928>)
 80017de:	2201      	movs	r2, #1
 80017e0:	601a      	str	r2, [r3, #0]

                // ULTIMATUM GATE: Must have an IMPACT, AND (Freefall OR Rotation)
                if (seen_impact && (seen_freefall || seen_rotation)) {
 80017e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001850 <main+0x91c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d069      	beq.n	80018be <main+0x98a>
 80017ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <main+0x924>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d103      	bne.n	80017fa <main+0x8c6>
 80017f2:	4b18      	ldr	r3, [pc, #96]	@ (8001854 <main+0x920>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d061      	beq.n	80018be <main+0x98a>
                    if (seen_loud_noise) {
 80017fa:	4b18      	ldr	r3, [pc, #96]	@ (800185c <main+0x928>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d03c      	beq.n	800187c <main+0x948>
                        current_state = STATE_CONFIRMED;
 8001802:	4b12      	ldr	r3, [pc, #72]	@ (800184c <main+0x918>)
 8001804:	2203      	movs	r2, #3
 8001806:	701a      	strb	r2, [r3, #0]
                        sprintf(buffer, 
 8001808:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800180c:	491a      	ldr	r1, [pc, #104]	@ (8001878 <main+0x944>)
 800180e:	4618      	mov	r0, r3
 8001810:	f004 ff48 	bl	80066a4 <siprintf>
                            "\r\n=================================\r\n"
                            "!!! CRASH DETECTED - IMMEDIATE ALARM !!!\r\n"
                            "=================================\r\n");
                        HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001814:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe fd59 	bl	80002d0 <strlen>
 800181e:	4603      	mov	r3, r0
 8001820:	b29a      	uxth	r2, r3
 8001822:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
 800182a:	4807      	ldr	r0, [pc, #28]	@ (8001848 <main+0x914>)
 800182c:	f003 fc80 	bl	8005130 <HAL_UART_Transmit>
                    if (seen_loud_noise) {
 8001830:	e068      	b.n	8001904 <main+0x9d0>
 8001832:	bf00      	nop
 8001834:	41a00000 	.word	0x41a00000
 8001838:	40a00000 	.word	0x40a00000
 800183c:	43c80000 	.word	0x43c80000
 8001840:	51eb851f 	.word	0x51eb851f
 8001844:	080091a4 	.word	0x080091a4
 8001848:	20000264 	.word	0x20000264
 800184c:	20000360 	.word	0x20000360
 8001850:	20000368 	.word	0x20000368
 8001854:	2000036c 	.word	0x2000036c
 8001858:	20000370 	.word	0x20000370
 800185c:	20000374 	.word	0x20000374
 8001860:	20000364 	.word	0x20000364
 8001864:	080091cc 	.word	0x080091cc
 8001868:	080091d4 	.word	0x080091d4
 800186c:	080091d8 	.word	0x080091d8
 8001870:	080091e4 	.word	0x080091e4
 8001874:	080091f0 	.word	0x080091f0
 8001878:	08009270 	.word	0x08009270
                    } 
                    else {
                        current_state = STATE_STILLNESS_CHECK;
 800187c:	4bae      	ldr	r3, [pc, #696]	@ (8001b38 <main+0xc04>)
 800187e:	2202      	movs	r2, #2
 8001880:	701a      	strb	r2, [r3, #0]
                        state_timer = HAL_GetTick();
 8001882:	f001 f939 	bl	8002af8 <HAL_GetTick>
 8001886:	4603      	mov	r3, r0
 8001888:	4aac      	ldr	r2, [pc, #688]	@ (8001b3c <main+0xc08>)
 800188a:	6013      	str	r3, [r2, #0]
                        last_printed_second = -1;
 800188c:	4bac      	ldr	r3, [pc, #688]	@ (8001b40 <main+0xc0c>)
 800188e:	f04f 32ff 	mov.w	r2, #4294967295
 8001892:	601a      	str	r2, [r3, #0]
                        sprintf(buffer,
 8001894:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001898:	49aa      	ldr	r1, [pc, #680]	@ (8001b44 <main+0xc10>)
 800189a:	4618      	mov	r0, r3
 800189c:	f004 ff02 	bl	80066a4 <siprintf>
                            " SSSSS   T    I  L       L     N N N EEEEE SSSSS SSSSS \r\n"
                            "     S   T    I  L       L     N  NN E         S     S \r\n"
                            " SSSSS   T    I  LLLLLLL LLLLL N   N EEEEE SSSSS SSSSS \r\n"
                            "=================================\r\n"
                            "Silent Fall. Waiting 5s for Recovery...\r\n");
                        HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80018a0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7fe fd13 	bl	80002d0 <strlen>
 80018aa:	4603      	mov	r3, r0
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295
 80018b6:	48a4      	ldr	r0, [pc, #656]	@ (8001b48 <main+0xc14>)
 80018b8:	f003 fc3a 	bl	8005130 <HAL_UART_Transmit>
                    if (seen_loud_noise) {
 80018bc:	e022      	b.n	8001904 <main+0x9d0>
                    }
                }
                else if (HAL_GetTick() - state_timer > 1500) {
 80018be:	f001 f91b 	bl	8002af8 <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	4b9d      	ldr	r3, [pc, #628]	@ (8001b3c <main+0xc08>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80018ce:	4293      	cmp	r3, r2
 80018d0:	f240 811f 	bls.w	8001b12 <main+0xbde>
                    current_state = STATE_NORMAL;
 80018d4:	4b98      	ldr	r3, [pc, #608]	@ (8001b38 <main+0xc04>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
                    sprintf(buffer, "\r\n--- TIMEOUT (1.5s) - INSUFFICIENT EVIDENCE ---\r\n");
 80018da:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80018de:	499b      	ldr	r1, [pc, #620]	@ (8001b4c <main+0xc18>)
 80018e0:	4618      	mov	r0, r3
 80018e2:	f004 fedf 	bl	80066a4 <siprintf>
                    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80018e6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7fe fcf0 	bl	80002d0 <strlen>
 80018f0:	4603      	mov	r3, r0
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80018f8:	f04f 33ff 	mov.w	r3, #4294967295
 80018fc:	4892      	ldr	r0, [pc, #584]	@ (8001b48 <main+0xc14>)
 80018fe:	f003 fc17 	bl	8005130 <HAL_UART_Transmit>
                }
                break;
 8001902:	e106      	b.n	8001b12 <main+0xbde>
 8001904:	e105      	b.n	8001b12 <main+0xbde>

            case STATE_STILLNESS_CHECK:
                delay_ms = 20; 
 8001906:	2314      	movs	r3, #20
 8001908:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320

                uint32_t elapsed_time = HAL_GetTick() - state_timer;
 800190c:	f001 f8f4 	bl	8002af8 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	4b8a      	ldr	r3, [pc, #552]	@ (8001b3c <main+0xc08>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	f8c7 32c8 	str.w	r3, [r7, #712]	@ 0x2c8
                int current_second = elapsed_time / 1000;
 800191c:	f8d7 32c8 	ldr.w	r3, [r7, #712]	@ 0x2c8
 8001920:	4a8b      	ldr	r2, [pc, #556]	@ (8001b50 <main+0xc1c>)
 8001922:	fba2 2303 	umull	r2, r3, r2, r3
 8001926:	099b      	lsrs	r3, r3, #6
 8001928:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4

                if (current_second != last_printed_second && current_second < 5) {
 800192c:	4b84      	ldr	r3, [pc, #528]	@ (8001b40 <main+0xc0c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f8d7 22c4 	ldr.w	r2, [r7, #708]	@ 0x2c4
 8001934:	429a      	cmp	r2, r3
 8001936:	d045      	beq.n	80019c4 <main+0xa90>
 8001938:	f8d7 32c4 	ldr.w	r3, [r7, #708]	@ 0x2c4
 800193c:	2b04      	cmp	r3, #4
 800193e:	dc41      	bgt.n	80019c4 <main+0xa90>
                    char* number_art = "";
 8001940:	4b84      	ldr	r3, [pc, #528]	@ (8001b54 <main+0xc20>)
 8001942:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
                    switch(current_second) {
 8001946:	f8d7 32c4 	ldr.w	r3, [r7, #708]	@ 0x2c4
 800194a:	2b04      	cmp	r3, #4
 800194c:	d820      	bhi.n	8001990 <main+0xa5c>
 800194e:	a201      	add	r2, pc, #4	@ (adr r2, 8001954 <main+0xa20>)
 8001950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001954:	08001969 	.word	0x08001969
 8001958:	08001971 	.word	0x08001971
 800195c:	08001979 	.word	0x08001979
 8001960:	08001981 	.word	0x08001981
 8001964:	08001989 	.word	0x08001989
                        case 0: number_art = "\r\n 55555 \r\n 5     \r\n 5555  \r\n     5 \r\n  555  \r\n"; break;
 8001968:	4b7b      	ldr	r3, [pc, #492]	@ (8001b58 <main+0xc24>)
 800196a:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 800196e:	e00f      	b.n	8001990 <main+0xa5c>
                        case 1: number_art = "\r\n 4   4 \r\n 4   4 \r\n 44444 \r\n     4 \r\n     4 \r\n"; break;
 8001970:	4b7a      	ldr	r3, [pc, #488]	@ (8001b5c <main+0xc28>)
 8001972:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 8001976:	e00b      	b.n	8001990 <main+0xa5c>
                        case 2: number_art = "\r\n  333  \r\n 3   3 \r\n   33  \r\n 3   3 \r\n  333  \r\n"; break;
 8001978:	4b79      	ldr	r3, [pc, #484]	@ (8001b60 <main+0xc2c>)
 800197a:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 800197e:	e007      	b.n	8001990 <main+0xa5c>
                        case 3: number_art = "\r\n  222  \r\n 2   2 \r\n   22  \r\n  2    \r\n 22222 \r\n"; break;
 8001980:	4b78      	ldr	r3, [pc, #480]	@ (8001b64 <main+0xc30>)
 8001982:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 8001986:	e003      	b.n	8001990 <main+0xa5c>
                        case 4: number_art = "\r\n   1   \r\n  11   \r\n   1   \r\n   1   \r\n  111  \r\n"; break;
 8001988:	4b77      	ldr	r3, [pc, #476]	@ (8001b68 <main+0xc34>)
 800198a:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 800198e:	bf00      	nop
                    }
                    sprintf(buffer, "%s", number_art);
 8001990:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001994:	f8d7 22f0 	ldr.w	r2, [r7, #752]	@ 0x2f0
 8001998:	4974      	ldr	r1, [pc, #464]	@ (8001b6c <main+0xc38>)
 800199a:	4618      	mov	r0, r3
 800199c:	f004 fe82 	bl	80066a4 <siprintf>
                    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80019a0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fc93 	bl	80002d0 <strlen>
 80019aa:	4603      	mov	r3, r0
 80019ac:	b29a      	uxth	r2, r3
 80019ae:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80019b2:	f04f 33ff 	mov.w	r3, #4294967295
 80019b6:	4864      	ldr	r0, [pc, #400]	@ (8001b48 <main+0xc14>)
 80019b8:	f003 fbba 	bl	8005130 <HAL_UART_Transmit>
                    last_printed_second = current_second;
 80019bc:	4a60      	ldr	r2, [pc, #384]	@ (8001b40 <main+0xc0c>)
 80019be:	f8d7 32c4 	ldr.w	r3, [r7, #708]	@ 0x2c4
 80019c2:	6013      	str	r3, [r2, #0]
                }

                // POST-IMPACT ACOUSTIC WINDOW (First 2 seconds)
                if (elapsed_time < 2000 && current_sound > (bg_sound_max + 600)) {
 80019c4:	f8d7 32c8 	ldr.w	r3, [r7, #712]	@ 0x2c8
 80019c8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80019cc:	d21f      	bcs.n	8001a0e <main+0xada>
 80019ce:	f8d7 32f8 	ldr.w	r3, [r7, #760]	@ 0x2f8
 80019d2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80019d6:	f8d7 22e0 	ldr.w	r2, [r7, #736]	@ 0x2e0
 80019da:	429a      	cmp	r2, r3
 80019dc:	d917      	bls.n	8001a0e <main+0xada>
                    current_state = STATE_CONFIRMED;
 80019de:	4b56      	ldr	r3, [pc, #344]	@ (8001b38 <main+0xc04>)
 80019e0:	2203      	movs	r2, #3
 80019e2:	701a      	strb	r2, [r3, #0]
                    sprintf(buffer, 
 80019e4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80019e8:	4961      	ldr	r1, [pc, #388]	@ (8001b70 <main+0xc3c>)
 80019ea:	4618      	mov	r0, r3
 80019ec:	f004 fe5a 	bl	80066a4 <siprintf>
                        "\r\n=================================\r\n"
                        "!!! DELAYED CRASH DETECTED - IMMEDIATE ALARM !!!\r\n"
                        "=================================\r\n");
                    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80019f0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fc6b 	bl	80002d0 <strlen>
 80019fa:	4603      	mov	r3, r0
 80019fc:	b29a      	uxth	r2, r3
 80019fe:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001a02:	f04f 33ff 	mov.w	r3, #4294967295
 8001a06:	4850      	ldr	r0, [pc, #320]	@ (8001b48 <main+0xc14>)
 8001a08:	f003 fb92 	bl	8005130 <HAL_UART_Transmit>
 8001a0c:	e05e      	b.n	8001acc <main+0xb98>
                }

                // KINETIC RECOVERY CHECK (Gyroscope Ignored per empirical logic)
                // Rejects rolling/struggling (Dev ~3.3), requires an actual push up (Dev > 4.5)
                else if (elapsed_time > 2000 && (fabs(total_accel - 9.8f) > 4.5f)) {
 8001a0e:	f8d7 32c8 	ldr.w	r3, [r7, #712]	@ 0x2c8
 8001a12:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001a16:	d937      	bls.n	8001a88 <main+0xb54>
 8001a18:	edd7 7ab7 	vldr	s15, [r7, #732]	@ 0x2dc
 8001a1c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001b74 <main+0xc40>
 8001a20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a24:	eef0 7ae7 	vabs.f32	s15, s15
 8001a28:	eeb1 7a02 	vmov.f32	s14, #18	@ 0x40900000  4.5
 8001a2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a34:	dd28      	ble.n	8001a88 <main+0xb54>
                    current_state = STATE_NORMAL;
 8001a36:	4b40      	ldr	r3, [pc, #256]	@ (8001b38 <main+0xc04>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	701a      	strb	r2, [r3, #0]
                    last_printed_second = -1; 
 8001a3c:	4b40      	ldr	r3, [pc, #256]	@ (8001b40 <main+0xc0c>)
 8001a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a42:	601a      	str	r2, [r3, #0]
                        " NN  N O   O R   R MM MM A   A L     \r\n"
                        " N N N O   O RRRR  M M M AAAAA L     \r\n"
                        " N  NN O   O R   R M   M A   A L     \r\n"
                        " N   N  OOO  R   R M   M A   A LLLLL \r\n"
                        "=================================\r\n"
                        "RECOVERY DETECTED (Push/Stand: %.2f)\r\n", fabs(total_accel - 9.8f));
 8001a44:	edd7 7ab7 	vldr	s15, [r7, #732]	@ 0x2dc
 8001a48:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001b74 <main+0xc40>
 8001a4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a50:	eef0 7ae7 	vabs.f32	s15, s15
                    sprintf(buffer, 
 8001a54:	ee17 0a90 	vmov	r0, s15
 8001a58:	f7fe fda6 	bl	80005a8 <__aeabi_f2d>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8001a64:	4944      	ldr	r1, [pc, #272]	@ (8001b78 <main+0xc44>)
 8001a66:	f004 fe1d 	bl	80066a4 <siprintf>
                    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001a6a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fc2e 	bl	80002d0 <strlen>
 8001a74:	4603      	mov	r3, r0
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	4831      	ldr	r0, [pc, #196]	@ (8001b48 <main+0xc14>)
 8001a82:	f003 fb55 	bl	8005130 <HAL_UART_Transmit>
 8001a86:	e021      	b.n	8001acc <main+0xb98>
                }
                else if (elapsed_time > 5000) {
 8001a88:	f8d7 32c8 	ldr.w	r3, [r7, #712]	@ 0x2c8
 8001a8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d940      	bls.n	8001b16 <main+0xbe2>
                    current_state = STATE_CONFIRMED;
 8001a94:	4b28      	ldr	r3, [pc, #160]	@ (8001b38 <main+0xc04>)
 8001a96:	2203      	movs	r2, #3
 8001a98:	701a      	strb	r2, [r3, #0]
                    last_printed_second = -1; 
 8001a9a:	4b29      	ldr	r3, [pc, #164]	@ (8001b40 <main+0xc0c>)
 8001a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa0:	601a      	str	r2, [r3, #0]
                    sprintf(buffer, 
 8001aa2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001aa6:	4935      	ldr	r1, [pc, #212]	@ (8001b7c <main+0xc48>)
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f004 fdfb 	bl	80066a4 <siprintf>
                        " A   A L      A   A R   R MM MM \r\n"
                        " AAAAA L      AAAAA RRRR  M M M \r\n"
                        " A   A L      A   A R   R M   M \r\n"
                        " A   A LLLLLL A   A R   R M   M \r\n"
                        "=================================\r\n");
                    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001aae:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7fe fc0c 	bl	80002d0 <strlen>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac4:	4820      	ldr	r0, [pc, #128]	@ (8001b48 <main+0xc14>)
 8001ac6:	f003 fb33 	bl	8005130 <HAL_UART_Transmit>
                }
                break;
 8001aca:	e024      	b.n	8001b16 <main+0xbe2>
 8001acc:	e023      	b.n	8001b16 <main+0xbe2>

            case STATE_CONFIRMED:
                delay_ms = 100; 
 8001ace:	2364      	movs	r3, #100	@ 0x64
 8001ad0:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
                BSP_LED_Toggle(LED2); 
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	f000 fb65 	bl	80021a4 <BSP_LED_Toggle>
                HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3); 
 8001ada:	2108      	movs	r1, #8
 8001adc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ae0:	f002 fbba 	bl	8004258 <HAL_GPIO_TogglePin>

                sprintf(buffer, 
 8001ae4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001ae8:	4925      	ldr	r1, [pc, #148]	@ (8001b80 <main+0xc4c>)
 8001aea:	4618      	mov	r0, r3
 8001aec:	f004 fdda 	bl	80066a4 <siprintf>
                        "  AAA  L       AAA  RRRR  M   M \r\n"
                        " A   A L      A   A R   R MM MM \r\n"
                        " AAAAA L      AAAAA RRRR  M M M \r\n"
                        " A   A L      A   A R   R M   M \r\n"
                        " A   A LLLLLL A   A R   R M   M \r\n\r\n");
                HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001af0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7fe fbeb 	bl	80002d0 <strlen>
 8001afa:	4603      	mov	r3, r0
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295
 8001b06:	4810      	ldr	r0, [pc, #64]	@ (8001b48 <main+0xc14>)
 8001b08:	f003 fb12 	bl	8005130 <HAL_UART_Transmit>
                break;
 8001b0c:	e004      	b.n	8001b18 <main+0xbe4>
                break;
 8001b0e:	bf00      	nop
 8001b10:	e002      	b.n	8001b18 <main+0xbe4>
                break;
 8001b12:	bf00      	nop
 8001b14:	e000      	b.n	8001b18 <main+0xbe4>
                break;
 8001b16:	bf00      	nop
        }

        if (current_state != STATE_CONFIRMED) {
 8001b18:	4b07      	ldr	r3, [pc, #28]	@ (8001b38 <main+0xc04>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b03      	cmp	r3, #3
 8001b1e:	f43f aa79 	beq.w	8001014 <main+0xe0>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET); 
 8001b22:	2200      	movs	r2, #0
 8001b24:	2108      	movs	r1, #8
 8001b26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b2a:	f002 fb7d 	bl	8004228 <HAL_GPIO_WritePin>
 8001b2e:	f7ff ba71 	b.w	8001014 <main+0xe0>
        if (HAL_GetTick() - last_sensor_read_time < (uint32_t)delay_ms) continue;
 8001b32:	bf00      	nop
    {
 8001b34:	f7ff ba6e 	b.w	8001014 <main+0xe0>
 8001b38:	20000360 	.word	0x20000360
 8001b3c:	20000364 	.word	0x20000364
 8001b40:	20000004 	.word	0x20000004
 8001b44:	080092e4 	.word	0x080092e4
 8001b48:	20000264 	.word	0x20000264
 8001b4c:	08009474 	.word	0x08009474
 8001b50:	10624dd3 	.word	0x10624dd3
 8001b54:	080091d4 	.word	0x080091d4
 8001b58:	080094a8 	.word	0x080094a8
 8001b5c:	080094d8 	.word	0x080094d8
 8001b60:	08009508 	.word	0x08009508
 8001b64:	08009538 	.word	0x08009538
 8001b68:	08009568 	.word	0x08009568
 8001b6c:	08009598 	.word	0x08009598
 8001b70:	0800959c 	.word	0x0800959c
 8001b74:	411ccccd 	.word	0x411ccccd
 8001b78:	08009618 	.word	0x08009618
 8001b7c:	0800974c 	.word	0x0800974c
 8001b80:	08009840 	.word	0x08009840

08001b84 <ADC1_Init>:
    }
}

// ======================= ADC INITIALIZATION =========================
static void ADC1_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08e      	sub	sp, #56	@ 0x38
 8001b88:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8001b8a:	f107 0320 	add.w	r3, r7, #32
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	609a      	str	r2, [r3, #8]
 8001b96:	60da      	str	r2, [r3, #12]
 8001b98:	611a      	str	r2, [r3, #16]
 8001b9a:	615a      	str	r2, [r3, #20]

    __HAL_RCC_ADC_CLK_ENABLE();
 8001b9c:	4b3f      	ldr	r3, [pc, #252]	@ (8001c9c <ADC1_Init+0x118>)
 8001b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba0:	4a3e      	ldr	r2, [pc, #248]	@ (8001c9c <ADC1_Init+0x118>)
 8001ba2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ba6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ba8:	4b3c      	ldr	r3, [pc, #240]	@ (8001c9c <ADC1_Init+0x118>)
 8001baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb4:	4b39      	ldr	r3, [pc, #228]	@ (8001c9c <ADC1_Init+0x118>)
 8001bb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb8:	4a38      	ldr	r2, [pc, #224]	@ (8001c9c <ADC1_Init+0x118>)
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bc0:	4b36      	ldr	r3, [pc, #216]	@ (8001c9c <ADC1_Init+0x118>)
 8001bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	607b      	str	r3, [r7, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001bdc:	2310      	movs	r3, #16
 8001bde:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001be0:	230b      	movs	r3, #11
 8001be2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be8:	f107 030c 	add.w	r3, r7, #12
 8001bec:	4619      	mov	r1, r3
 8001bee:	482c      	ldr	r0, [pc, #176]	@ (8001ca0 <ADC1_Init+0x11c>)
 8001bf0:	f002 f970 	bl	8003ed4 <HAL_GPIO_Init>

    hadc1.Instance = ADC1;
 8001bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8001ca4 <ADC1_Init+0x120>)
 8001bf6:	4a2c      	ldr	r2, [pc, #176]	@ (8001ca8 <ADC1_Init+0x124>)
 8001bf8:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca4 <ADC1_Init+0x120>)
 8001bfc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001c00:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c02:	4b28      	ldr	r3, [pc, #160]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c08:	4b26      	ldr	r3, [pc, #152]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c0e:	4b25      	ldr	r3, [pc, #148]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c14:	4b23      	ldr	r3, [pc, #140]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c16:	2204      	movs	r2, #4
 8001c18:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8001c1a:	4b22      	ldr	r3, [pc, #136]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001c20:	4b20      	ldr	r3, [pc, #128]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion = 1;
 8001c26:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c28:	2201      	movs	r2, #1
 8001c2a:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c34:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c40:	4b18      	ldr	r3, [pc, #96]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c48:	4b16      	ldr	r3, [pc, #88]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 8001c4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c56:	4813      	ldr	r0, [pc, #76]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c58:	f001 f958 	bl	8002f0c <HAL_ADC_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <ADC1_Init+0xe2>
    {
        while(1); 
 8001c62:	bf00      	nop
 8001c64:	e7fd      	b.n	8001c62 <ADC1_Init+0xde>
    }

    sConfig.Channel = ADC_CHANNEL_13;
 8001c66:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <ADC1_Init+0x128>)
 8001c68:	623b      	str	r3, [r7, #32]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c6a:	2306      	movs	r3, #6
 8001c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001c6e:	2305      	movs	r3, #5
 8001c70:	62bb      	str	r3, [r7, #40]	@ 0x28
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c72:	237f      	movs	r3, #127	@ 0x7f
 8001c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c76:	2304      	movs	r3, #4
 8001c78:	633b      	str	r3, [r7, #48]	@ 0x30
    sConfig.Offset = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c7e:	f107 0320 	add.w	r3, r7, #32
 8001c82:	4619      	mov	r1, r3
 8001c84:	4807      	ldr	r0, [pc, #28]	@ (8001ca4 <ADC1_Init+0x120>)
 8001c86:	f001 fb91 	bl	80033ac <HAL_ADC_ConfigChannel>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <ADC1_Init+0x110>
    {
        while(1); 
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <ADC1_Init+0x10c>
    }
}
 8001c94:	bf00      	nop
 8001c96:	3738      	adds	r7, #56	@ 0x38
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	48000800 	.word	0x48000800
 8001ca4:	200002f8 	.word	0x200002f8
 8001ca8:	50040000 	.word	0x50040000
 8001cac:	36902000 	.word	0x36902000

08001cb0 <Read_Sound_Sensor>:

uint32_t Read_Sound_Sensor(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
    uint32_t start_time = HAL_GetTick();
 8001cb6:	f000 ff1f 	bl	8002af8 <HAL_GetTick>
 8001cba:	6078      	str	r0, [r7, #4]
    uint32_t max_val = 0;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
    uint32_t min_val = 4095;
 8001cc0:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001cc4:	60bb      	str	r3, [r7, #8]

    while (HAL_GetTick() - start_time < 10) {
 8001cc6:	e019      	b.n	8001cfc <Read_Sound_Sensor+0x4c>
        HAL_ADC_Start(&hadc1);
 8001cc8:	4813      	ldr	r0, [pc, #76]	@ (8001d18 <Read_Sound_Sensor+0x68>)
 8001cca:	f001 fa6f 	bl	80031ac <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 8001cce:	2101      	movs	r1, #1
 8001cd0:	4811      	ldr	r0, [pc, #68]	@ (8001d18 <Read_Sound_Sensor+0x68>)
 8001cd2:	f001 face 	bl	8003272 <HAL_ADC_PollForConversion>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d10f      	bne.n	8001cfc <Read_Sound_Sensor+0x4c>
            uint32_t val = HAL_ADC_GetValue(&hadc1);
 8001cdc:	480e      	ldr	r0, [pc, #56]	@ (8001d18 <Read_Sound_Sensor+0x68>)
 8001cde:	f001 fb57 	bl	8003390 <HAL_ADC_GetValue>
 8001ce2:	6038      	str	r0, [r7, #0]
            if (val > max_val) max_val = val;
 8001ce4:	683a      	ldr	r2, [r7, #0]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d901      	bls.n	8001cf0 <Read_Sound_Sensor+0x40>
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	60fb      	str	r3, [r7, #12]
            if (val < min_val) min_val = val;
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d201      	bcs.n	8001cfc <Read_Sound_Sensor+0x4c>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	60bb      	str	r3, [r7, #8]
    while (HAL_GetTick() - start_time < 10) {
 8001cfc:	f000 fefc 	bl	8002af8 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b09      	cmp	r3, #9
 8001d08:	d9de      	bls.n	8001cc8 <Read_Sound_Sensor+0x18>
        }
    }
    return (max_val - min_val);
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	1ad3      	subs	r3, r2, r3
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	200002f8 	.word	0x200002f8

08001d1c <UART1_Init>:
    result=result/4;
    return result;
}

static void UART1_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b088      	sub	sp, #32
 8001d20:	af00      	add	r7, sp, #0
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d22:	4b2d      	ldr	r3, [pc, #180]	@ (8001dd8 <UART1_Init+0xbc>)
 8001d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d26:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd8 <UART1_Init+0xbc>)
 8001d28:	f043 0302 	orr.w	r3, r3, #2
 8001d2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd8 <UART1_Init+0xbc>)
 8001d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	68bb      	ldr	r3, [r7, #8]
        __HAL_RCC_USART1_CLK_ENABLE();
 8001d3a:	4b27      	ldr	r3, [pc, #156]	@ (8001dd8 <UART1_Init+0xbc>)
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d3e:	4a26      	ldr	r2, [pc, #152]	@ (8001dd8 <UART1_Init+0xbc>)
 8001d40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d44:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d46:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <UART1_Init+0xbc>)
 8001d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4e:	607b      	str	r3, [r7, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]

        GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d52:	f107 030c 	add.w	r3, r7, #12
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
 8001d5a:	605a      	str	r2, [r3, #4]
 8001d5c:	609a      	str	r2, [r3, #8]
 8001d5e:	60da      	str	r2, [r3, #12]
 8001d60:	611a      	str	r2, [r3, #16]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d62:	2307      	movs	r3, #7
 8001d64:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001d66:	23c0      	movs	r3, #192	@ 0xc0
 8001d68:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d72:	2303      	movs	r3, #3
 8001d74:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4817      	ldr	r0, [pc, #92]	@ (8001ddc <UART1_Init+0xc0>)
 8001d7e:	f002 f8a9 	bl	8003ed4 <HAL_GPIO_Init>

        huart1.Instance = USART1;
 8001d82:	4b17      	ldr	r3, [pc, #92]	@ (8001de0 <UART1_Init+0xc4>)
 8001d84:	4a17      	ldr	r2, [pc, #92]	@ (8001de4 <UART1_Init+0xc8>)
 8001d86:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate = 115200;
 8001d88:	4b15      	ldr	r3, [pc, #84]	@ (8001de0 <UART1_Init+0xc4>)
 8001d8a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d8e:	605a      	str	r2, [r3, #4]
        huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d90:	4b13      	ldr	r3, [pc, #76]	@ (8001de0 <UART1_Init+0xc4>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits = UART_STOPBITS_1;
 8001d96:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <UART1_Init+0xc4>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity = UART_PARITY_NONE;
 8001d9c:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <UART1_Init+0xc4>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode = UART_MODE_TX_RX;
 8001da2:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <UART1_Init+0xc4>)
 8001da4:	220c      	movs	r2, #12
 8001da6:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da8:	4b0d      	ldr	r3, [pc, #52]	@ (8001de0 <UART1_Init+0xc4>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dae:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <UART1_Init+0xc4>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	61da      	str	r2, [r3, #28]
        huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001db4:	4b0a      	ldr	r3, [pc, #40]	@ (8001de0 <UART1_Init+0xc4>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	621a      	str	r2, [r3, #32]
        huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dba:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <UART1_Init+0xc4>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	629a      	str	r2, [r3, #40]	@ 0x28
        if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dc0:	4807      	ldr	r0, [pc, #28]	@ (8001de0 <UART1_Init+0xc4>)
 8001dc2:	f003 f95b 	bl	800507c <HAL_UART_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <UART1_Init+0xb4>
        {
          while(1);
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <UART1_Init+0xb0>
        }
}
 8001dd0:	bf00      	nop
 8001dd2:	3720      	adds	r7, #32
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	48000400 	.word	0x48000400
 8001de0:	20000264 	.word	0x20000264
 8001de4:	40013800 	.word	0x40013800

08001de8 <Buzzer_GPIO_Init>:

static void Buzzer_GPIO_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dee:	4b12      	ldr	r3, [pc, #72]	@ (8001e38 <Buzzer_GPIO_Init+0x50>)
 8001df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df2:	4a11      	ldr	r2, [pc, #68]	@ (8001e38 <Buzzer_GPIO_Init+0x50>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001e38 <Buzzer_GPIO_Init+0x50>)
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e06:	1d3b      	adds	r3, r7, #4
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e14:	2308      	movs	r3, #8
 8001e16:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; 
 8001e18:	2301      	movs	r3, #1
 8001e1a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	4619      	mov	r1, r3
 8001e28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e2c:	f002 f852 	bl	8003ed4 <HAL_GPIO_Init>
}
 8001e30:	bf00      	nop
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40021000 	.word	0x40021000

08001e3c <Button_GPIO_Init>:

static void Button_GPIO_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e42:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <Button_GPIO_Init+0x4c>)
 8001e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e46:	4a10      	ldr	r2, [pc, #64]	@ (8001e88 <Button_GPIO_Init+0x4c>)
 8001e48:	f043 0304 	orr.w	r3, r3, #4
 8001e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <Button_GPIO_Init+0x4c>)
 8001e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e52:	f003 0304 	and.w	r3, r3, #4
 8001e56:	603b      	str	r3, [r7, #0]
 8001e58:	683b      	ldr	r3, [r7, #0]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001e68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e6c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL; 
 8001e72:	2300      	movs	r3, #0
 8001e74:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4804      	ldr	r0, [pc, #16]	@ (8001e8c <Button_GPIO_Init+0x50>)
 8001e7c:	f002 f82a 	bl	8003ed4 <HAL_GPIO_Init>
}
 8001e80:	bf00      	nop
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	48000800 	.word	0x48000800

08001e90 <_read>:

int _read(int file, char *ptr, int len) { return 0; }
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <_fstat>:
int _fstat(int file, struct stat *st) { return 0; }
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
 8001eb2:	6039      	str	r1, [r7, #0]
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <_lseek>:
int _lseek(int file, int ptr, int dir) { return 0; }
 8001ec2:	b480      	push	{r7}
 8001ec4:	b085      	sub	sp, #20
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <_isatty>:
int _isatty(int file) { return 1; }
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <_close>:
int _close(int file) { return -1; }
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
 8001efe:	4618      	mov	r0, r3
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <_getpid>:
int _getpid(void) { return 1; }
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	2301      	movs	r3, #1
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <_kill>:
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	6039      	str	r1, [r7, #0]
 8001f24:	f04f 33ff 	mov.w	r3, #4294967295
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f78 <HAL_MspInit+0x44>)
 8001f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f78 <HAL_MspInit+0x44>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f46:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <HAL_MspInit+0x44>)
 8001f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f52:	4b09      	ldr	r3, [pc, #36]	@ (8001f78 <HAL_MspInit+0x44>)
 8001f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f56:	4a08      	ldr	r2, [pc, #32]	@ (8001f78 <HAL_MspInit+0x44>)
 8001f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f5e:	4b06      	ldr	r3, [pc, #24]	@ (8001f78 <HAL_MspInit+0x44>)
 8001f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f66:	603b      	str	r3, [r7, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	40021000 	.word	0x40021000

08001f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <NMI_Handler+0x4>

08001f84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <HardFault_Handler+0x4>

08001f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <MemManage_Handler+0x4>

08001f94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f98:	bf00      	nop
 8001f9a:	e7fd      	b.n	8001f98 <BusFault_Handler+0x4>

08001f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <UsageFault_Handler+0x4>

08001fa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fd2:	f000 fd7d 	bl	8002ad0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001fde:	2020      	movs	r0, #32
 8001fe0:	f002 f954 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001fe4:	2040      	movs	r0, #64	@ 0x40
 8001fe6:	f002 f951 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001fea:	2080      	movs	r0, #128	@ 0x80
 8001fec:	f002 f94e 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001ff0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001ff4:	f002 f94a 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ff8:	bf00      	nop
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8002000:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002004:	f002 f942 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002008:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800200c:	f002 f93e 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8002010:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002014:	f002 f93a 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8002018:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800201c:	f002 f936 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002020:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002024:	f002 f932 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002028:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800202c:	f002 f92e 	bl	800428c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002030:	bf00      	nop
 8002032:	bd80      	pop	{r7, pc}

08002034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800203c:	4a14      	ldr	r2, [pc, #80]	@ (8002090 <_sbrk+0x5c>)
 800203e:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <_sbrk+0x60>)
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002048:	4b13      	ldr	r3, [pc, #76]	@ (8002098 <_sbrk+0x64>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d102      	bne.n	8002056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002050:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <_sbrk+0x64>)
 8002052:	4a12      	ldr	r2, [pc, #72]	@ (800209c <_sbrk+0x68>)
 8002054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <_sbrk+0x64>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4413      	add	r3, r2
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	429a      	cmp	r2, r3
 8002062:	d207      	bcs.n	8002074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002064:	f004 fc6a 	bl	800693c <__errno>
 8002068:	4603      	mov	r3, r0
 800206a:	220c      	movs	r2, #12
 800206c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800206e:	f04f 33ff 	mov.w	r3, #4294967295
 8002072:	e009      	b.n	8002088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002074:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <_sbrk+0x64>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800207a:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <_sbrk+0x64>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	4a05      	ldr	r2, [pc, #20]	@ (8002098 <_sbrk+0x64>)
 8002084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002086:	68fb      	ldr	r3, [r7, #12]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	200a0000 	.word	0x200a0000
 8002094:	00000400 	.word	0x00000400
 8002098:	20000378 	.word	0x20000378
 800209c:	20000528 	.word	0x20000528

080020a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020a4:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <SystemInit+0x20>)
 80020a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020aa:	4a05      	ldr	r2, [pc, #20]	@ (80020c0 <SystemInit+0x20>)
 80020ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80020c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020c8:	f7ff ffea 	bl	80020a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020cc:	480c      	ldr	r0, [pc, #48]	@ (8002100 <LoopForever+0x6>)
  ldr r1, =_edata
 80020ce:	490d      	ldr	r1, [pc, #52]	@ (8002104 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002108 <LoopForever+0xe>)
  movs r3, #0
 80020d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d4:	e002      	b.n	80020dc <LoopCopyDataInit>

080020d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020da:	3304      	adds	r3, #4

080020dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e0:	d3f9      	bcc.n	80020d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020e2:	4a0a      	ldr	r2, [pc, #40]	@ (800210c <LoopForever+0x12>)
  ldr r4, =_ebss
 80020e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002110 <LoopForever+0x16>)
  movs r3, #0
 80020e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e8:	e001      	b.n	80020ee <LoopFillZerobss>

080020ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020ec:	3204      	adds	r2, #4

080020ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f0:	d3fb      	bcc.n	80020ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020f2:	f004 fc29 	bl	8006948 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020f6:	f7fe ff1d 	bl	8000f34 <main>

080020fa <LoopForever>:

LoopForever:
    b LoopForever
 80020fa:	e7fe      	b.n	80020fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80020fc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002104:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 8002108:	08009cdc 	.word	0x08009cdc
  ldr r2, =_sbss
 800210c:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 8002110:	20000528 	.word	0x20000528

08002114 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002114:	e7fe      	b.n	8002114 <ADC1_IRQHandler>
	...

08002118 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d10b      	bne.n	8002140 <BSP_LED_Init+0x28>
 8002128:	4b11      	ldr	r3, [pc, #68]	@ (8002170 <BSP_LED_Init+0x58>)
 800212a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212c:	4a10      	ldr	r2, [pc, #64]	@ (8002170 <BSP_LED_Init+0x58>)
 800212e:	f043 0302 	orr.w	r3, r3, #2
 8002132:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002134:	4b0e      	ldr	r3, [pc, #56]	@ (8002170 <BSP_LED_Init+0x58>)
 8002136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8002140:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002144:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002146:	2301      	movs	r3, #1
 8002148:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800214e:	2302      	movs	r3, #2
 8002150:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	4a07      	ldr	r2, [pc, #28]	@ (8002174 <BSP_LED_Init+0x5c>)
 8002156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800215a:	f107 020c 	add.w	r2, r7, #12
 800215e:	4611      	mov	r1, r2
 8002160:	4618      	mov	r0, r3
 8002162:	f001 feb7 	bl	8003ed4 <HAL_GPIO_Init>
}
 8002166:	bf00      	nop
 8002168:	3720      	adds	r7, #32
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40021000 	.word	0x40021000
 8002174:	2000000c 	.word	0x2000000c

08002178 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	4a06      	ldr	r2, [pc, #24]	@ (80021a0 <BSP_LED_Off+0x28>)
 8002186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800218a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800218e:	b291      	uxth	r1, r2
 8002190:	2200      	movs	r2, #0
 8002192:	4618      	mov	r0, r3
 8002194:	f002 f848 	bl	8004228 <HAL_GPIO_WritePin>
}
 8002198:	bf00      	nop
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	2000000c 	.word	0x2000000c

080021a4 <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	4a06      	ldr	r2, [pc, #24]	@ (80021cc <BSP_LED_Toggle+0x28>)
 80021b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80021ba:	b292      	uxth	r2, r2
 80021bc:	4611      	mov	r1, r2
 80021be:	4618      	mov	r0, r3
 80021c0:	f002 f84a 	bl	8004258 <HAL_GPIO_TogglePin>
}
 80021c4:	bf00      	nop
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	2000000c 	.word	0x2000000c

080021d0 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08a      	sub	sp, #40	@ 0x28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80021d8:	4b27      	ldr	r3, [pc, #156]	@ (8002278 <I2Cx_MspInit+0xa8>)
 80021da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021dc:	4a26      	ldr	r2, [pc, #152]	@ (8002278 <I2Cx_MspInit+0xa8>)
 80021de:	f043 0302 	orr.w	r3, r3, #2
 80021e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021e4:	4b24      	ldr	r3, [pc, #144]	@ (8002278 <I2Cx_MspInit+0xa8>)
 80021e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80021f0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80021f4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80021f6:	2312      	movs	r3, #18
 80021f8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80021fa:	2301      	movs	r3, #1
 80021fc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fe:	2303      	movs	r3, #3
 8002200:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002202:	2304      	movs	r3, #4
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	4619      	mov	r1, r3
 800220c:	481b      	ldr	r0, [pc, #108]	@ (800227c <I2Cx_MspInit+0xac>)
 800220e:	f001 fe61 	bl	8003ed4 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002212:	f107 0314 	add.w	r3, r7, #20
 8002216:	4619      	mov	r1, r3
 8002218:	4818      	ldr	r0, [pc, #96]	@ (800227c <I2Cx_MspInit+0xac>)
 800221a:	f001 fe5b 	bl	8003ed4 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800221e:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <I2Cx_MspInit+0xa8>)
 8002220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002222:	4a15      	ldr	r2, [pc, #84]	@ (8002278 <I2Cx_MspInit+0xa8>)
 8002224:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002228:	6593      	str	r3, [r2, #88]	@ 0x58
 800222a:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <I2Cx_MspInit+0xa8>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002236:	4b10      	ldr	r3, [pc, #64]	@ (8002278 <I2Cx_MspInit+0xa8>)
 8002238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800223a:	4a0f      	ldr	r2, [pc, #60]	@ (8002278 <I2Cx_MspInit+0xa8>)
 800223c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002240:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002242:	4b0d      	ldr	r3, [pc, #52]	@ (8002278 <I2Cx_MspInit+0xa8>)
 8002244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002246:	4a0c      	ldr	r2, [pc, #48]	@ (8002278 <I2Cx_MspInit+0xa8>)
 8002248:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800224c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800224e:	2200      	movs	r2, #0
 8002250:	210f      	movs	r1, #15
 8002252:	2021      	movs	r0, #33	@ 0x21
 8002254:	f001 fe07 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002258:	2021      	movs	r0, #33	@ 0x21
 800225a:	f001 fe20 	bl	8003e9e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800225e:	2200      	movs	r2, #0
 8002260:	210f      	movs	r1, #15
 8002262:	2022      	movs	r0, #34	@ 0x22
 8002264:	f001 fdff 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8002268:	2022      	movs	r0, #34	@ 0x22
 800226a:	f001 fe18 	bl	8003e9e <HAL_NVIC_EnableIRQ>
}
 800226e:	bf00      	nop
 8002270:	3728      	adds	r7, #40	@ 0x28
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000
 800227c:	48000400 	.word	0x48000400

08002280 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a12      	ldr	r2, [pc, #72]	@ (80022d4 <I2Cx_Init+0x54>)
 800228c:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a11      	ldr	r2, [pc, #68]	@ (80022d8 <I2Cx_Init+0x58>)
 8002292:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2201      	movs	r2, #1
 800229e:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f7ff ff89 	bl	80021d0 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f002 f807 	bl	80042d2 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80022c4:	2100      	movs	r1, #0
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f002 fdc8 	bl	8004e5c <HAL_I2CEx_ConfigAnalogFilter>
}
 80022cc:	bf00      	nop
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40005800 	.word	0x40005800
 80022d8:	00702681 	.word	0x00702681

080022dc <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	@ 0x28
 80022e0:	af04      	add	r7, sp, #16
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	4608      	mov	r0, r1
 80022e6:	4611      	mov	r1, r2
 80022e8:	461a      	mov	r2, r3
 80022ea:	4603      	mov	r3, r0
 80022ec:	72fb      	strb	r3, [r7, #11]
 80022ee:	460b      	mov	r3, r1
 80022f0:	813b      	strh	r3, [r7, #8]
 80022f2:	4613      	mov	r3, r2
 80022f4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80022fa:	7afb      	ldrb	r3, [r7, #11]
 80022fc:	b299      	uxth	r1, r3
 80022fe:	88f8      	ldrh	r0, [r7, #6]
 8002300:	893a      	ldrh	r2, [r7, #8]
 8002302:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002306:	9302      	str	r3, [sp, #8]
 8002308:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	6a3b      	ldr	r3, [r7, #32]
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	4603      	mov	r3, r0
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f002 f9d0 	bl	80046b8 <HAL_I2C_Mem_Read>
 8002318:	4603      	mov	r3, r0
 800231a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800231c:	7dfb      	ldrb	r3, [r7, #23]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d004      	beq.n	800232c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002322:	7afb      	ldrb	r3, [r7, #11]
 8002324:	4619      	mov	r1, r3
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f000 f832 	bl	8002390 <I2Cx_Error>
  }
  return status;
 800232c:	7dfb      	ldrb	r3, [r7, #23]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3718      	adds	r7, #24
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b08a      	sub	sp, #40	@ 0x28
 800233a:	af04      	add	r7, sp, #16
 800233c:	60f8      	str	r0, [r7, #12]
 800233e:	4608      	mov	r0, r1
 8002340:	4611      	mov	r1, r2
 8002342:	461a      	mov	r2, r3
 8002344:	4603      	mov	r3, r0
 8002346:	72fb      	strb	r3, [r7, #11]
 8002348:	460b      	mov	r3, r1
 800234a:	813b      	strh	r3, [r7, #8]
 800234c:	4613      	mov	r3, r2
 800234e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002350:	2300      	movs	r3, #0
 8002352:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002354:	7afb      	ldrb	r3, [r7, #11]
 8002356:	b299      	uxth	r1, r3
 8002358:	88f8      	ldrh	r0, [r7, #6]
 800235a:	893a      	ldrh	r2, [r7, #8]
 800235c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002360:	9302      	str	r3, [sp, #8]
 8002362:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002364:	9301      	str	r3, [sp, #4]
 8002366:	6a3b      	ldr	r3, [r7, #32]
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	4603      	mov	r3, r0
 800236c:	68f8      	ldr	r0, [r7, #12]
 800236e:	f002 f88f 	bl	8004490 <HAL_I2C_Mem_Write>
 8002372:	4603      	mov	r3, r0
 8002374:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002376:	7dfb      	ldrb	r3, [r7, #23]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d004      	beq.n	8002386 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800237c:	7afb      	ldrb	r3, [r7, #11]
 800237e:	4619      	mov	r1, r3
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 f805 	bl	8002390 <I2Cx_Error>
  }
  return status;
 8002386:	7dfb      	ldrb	r3, [r7, #23]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f002 f833 	bl	8004408 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f7ff ff6c 	bl	8002280 <I2Cx_Init>
}
 80023a8:	bf00      	nop
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80023b4:	4802      	ldr	r0, [pc, #8]	@ (80023c0 <SENSOR_IO_Init+0x10>)
 80023b6:	f7ff ff63 	bl	8002280 <I2Cx_Init>
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	2000037c 	.word	0x2000037c

080023c4 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af02      	add	r7, sp, #8
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
 80023ce:	460b      	mov	r3, r1
 80023d0:	71bb      	strb	r3, [r7, #6]
 80023d2:	4613      	mov	r3, r2
 80023d4:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80023d6:	79bb      	ldrb	r3, [r7, #6]
 80023d8:	b29a      	uxth	r2, r3
 80023da:	79f9      	ldrb	r1, [r7, #7]
 80023dc:	2301      	movs	r3, #1
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	1d7b      	adds	r3, r7, #5
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	2301      	movs	r3, #1
 80023e6:	4803      	ldr	r0, [pc, #12]	@ (80023f4 <SENSOR_IO_Write+0x30>)
 80023e8:	f7ff ffa5 	bl	8002336 <I2Cx_WriteMultiple>
}
 80023ec:	bf00      	nop
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	2000037c 	.word	0x2000037c

080023f8 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af02      	add	r7, sp, #8
 80023fe:	4603      	mov	r3, r0
 8002400:	460a      	mov	r2, r1
 8002402:	71fb      	strb	r3, [r7, #7]
 8002404:	4613      	mov	r3, r2
 8002406:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002408:	2300      	movs	r3, #0
 800240a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800240c:	79bb      	ldrb	r3, [r7, #6]
 800240e:	b29a      	uxth	r2, r3
 8002410:	79f9      	ldrb	r1, [r7, #7]
 8002412:	2301      	movs	r3, #1
 8002414:	9301      	str	r3, [sp, #4]
 8002416:	f107 030f 	add.w	r3, r7, #15
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	2301      	movs	r3, #1
 800241e:	4804      	ldr	r0, [pc, #16]	@ (8002430 <SENSOR_IO_Read+0x38>)
 8002420:	f7ff ff5c 	bl	80022dc <I2Cx_ReadMultiple>

  return read_value;
 8002424:	7bfb      	ldrb	r3, [r7, #15]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	2000037c 	.word	0x2000037c

08002434 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af02      	add	r7, sp, #8
 800243a:	603a      	str	r2, [r7, #0]
 800243c:	461a      	mov	r2, r3
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
 8002442:	460b      	mov	r3, r1
 8002444:	71bb      	strb	r3, [r7, #6]
 8002446:	4613      	mov	r3, r2
 8002448:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800244a:	79bb      	ldrb	r3, [r7, #6]
 800244c:	b29a      	uxth	r2, r3
 800244e:	79f9      	ldrb	r1, [r7, #7]
 8002450:	88bb      	ldrh	r3, [r7, #4]
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	2301      	movs	r3, #1
 800245a:	4804      	ldr	r0, [pc, #16]	@ (800246c <SENSOR_IO_ReadMultiple+0x38>)
 800245c:	f7ff ff3e 	bl	80022dc <I2Cx_ReadMultiple>
 8002460:	4603      	mov	r3, r0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	2000037c 	.word	0x2000037c

08002470 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8002476:	2300      	movs	r3, #0
 8002478:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800247a:	2300      	movs	r3, #0
 800247c:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800247e:	4b1a      	ldr	r3, [pc, #104]	@ (80024e8 <BSP_ACCELERO_Init+0x78>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4798      	blx	r3
 8002484:	4603      	mov	r3, r0
 8002486:	2b6a      	cmp	r3, #106	@ 0x6a
 8002488:	d002      	beq.n	8002490 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	73fb      	strb	r3, [r7, #15]
 800248e:	e025      	b.n	80024dc <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8002490:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <BSP_ACCELERO_Init+0x7c>)
 8002492:	4a15      	ldr	r2, [pc, #84]	@ (80024e8 <BSP_ACCELERO_Init+0x78>)
 8002494:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8002496:	2330      	movs	r3, #48	@ 0x30
 8002498:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800249a:	2300      	movs	r3, #0
 800249c:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800249e:	2300      	movs	r3, #0
 80024a0:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80024a2:	2340      	movs	r3, #64	@ 0x40
 80024a4:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80024a6:	2300      	movs	r3, #0
 80024a8:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80024aa:	2300      	movs	r3, #0
 80024ac:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80024ae:	797a      	ldrb	r2, [r7, #5]
 80024b0:	7abb      	ldrb	r3, [r7, #10]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80024b8:	7a3b      	ldrb	r3, [r7, #8]
 80024ba:	f043 0304 	orr.w	r3, r3, #4
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	b21b      	sxth	r3, r3
 80024c2:	021b      	lsls	r3, r3, #8
 80024c4:	b21a      	sxth	r2, r3
 80024c6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	b21b      	sxth	r3, r3
 80024ce:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <BSP_ACCELERO_Init+0x7c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	89ba      	ldrh	r2, [r7, #12]
 80024d8:	4610      	mov	r0, r2
 80024da:	4798      	blx	r3
  }  

  return ret;
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000010 	.word	0x20000010
 80024ec:	200003d0 	.word	0x200003d0

080024f0 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80024f8:	4b08      	ldr	r3, [pc, #32]	@ (800251c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d009      	beq.n	8002514 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8002500:	4b06      	ldr	r3, [pc, #24]	@ (800251c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	2b00      	cmp	r3, #0
 8002508:	d004      	beq.n	8002514 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 800250a:	4b04      	ldr	r3, [pc, #16]	@ (800251c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	4798      	blx	r3
    }
  }
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	200003d0 	.word	0x200003d0

08002520 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800252a:	2300      	movs	r3, #0
 800252c:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800252e:	4b1c      	ldr	r3, [pc, #112]	@ (80025a0 <BSP_GYRO_Init+0x80>)
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	4798      	blx	r3
 8002534:	4603      	mov	r3, r0
 8002536:	2b6a      	cmp	r3, #106	@ 0x6a
 8002538:	d002      	beq.n	8002540 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	73fb      	strb	r3, [r7, #15]
 800253e:	e029      	b.n	8002594 <BSP_GYRO_Init+0x74>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8002540:	4b18      	ldr	r3, [pc, #96]	@ (80025a4 <BSP_GYRO_Init+0x84>)
 8002542:	4a17      	ldr	r2, [pc, #92]	@ (80025a0 <BSP_GYRO_Init+0x80>)
 8002544:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 800254a:	2330      	movs	r3, #48	@ 0x30
 800254c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 8002552:	2300      	movs	r3, #0
 8002554:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8002556:	2340      	movs	r3, #64	@ 0x40
 8002558:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 800255e:	230c      	movs	r3, #12
 8002560:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 8002562:	7aba      	ldrb	r2, [r7, #10]
 8002564:	797b      	ldrb	r3, [r7, #5]
 8002566:	4313      	orrs	r3, r2
 8002568:	b2db      	uxtb	r3, r3
 800256a:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800256c:	7a3b      	ldrb	r3, [r7, #8]
 800256e:	f043 0304 	orr.w	r3, r3, #4
 8002572:	b2db      	uxtb	r3, r3
 8002574:	b21b      	sxth	r3, r3
 8002576:	021b      	lsls	r3, r3, #8
 8002578:	b21a      	sxth	r2, r3
 800257a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800257e:	4313      	orrs	r3, r2
 8002580:	b21b      	sxth	r3, r3
 8002582:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8002584:	4b07      	ldr	r3, [pc, #28]	@ (80025a4 <BSP_GYRO_Init+0x84>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	89ba      	ldrh	r2, [r7, #12]
 800258c:	4610      	mov	r0, r2
 800258e:	4798      	blx	r3
    
    ret = GYRO_OK;
 8002590:	2300      	movs	r3, #0
 8002592:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8002594:	7bfb      	ldrb	r3, [r7, #15]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	20000044 	.word	0x20000044
 80025a4:	200003d4 	.word	0x200003d4

080025a8 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 80025b0:	4b08      	ldr	r3, [pc, #32]	@ (80025d4 <BSP_GYRO_GetXYZ+0x2c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d009      	beq.n	80025cc <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 80025b8:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <BSP_GYRO_GetXYZ+0x2c>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d004      	beq.n	80025cc <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 80025c2:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <BSP_GYRO_GetXYZ+0x2c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	4798      	blx	r3
    }
  }
}
 80025cc:	bf00      	nop
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	200003d4 	.word	0x200003d4

080025d8 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80025e2:	2300      	movs	r3, #0
 80025e4:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80025e6:	2110      	movs	r1, #16
 80025e8:	20d4      	movs	r0, #212	@ 0xd4
 80025ea:	f7ff ff05 	bl	80023f8 <SENSOR_IO_Read>
 80025ee:	4603      	mov	r3, r0
 80025f0:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80025f6:	7bbb      	ldrb	r3, [r7, #14]
 80025f8:	f003 0303 	and.w	r3, r3, #3
 80025fc:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80025fe:	7bba      	ldrb	r2, [r7, #14]
 8002600:	7bfb      	ldrb	r3, [r7, #15]
 8002602:	4313      	orrs	r3, r2
 8002604:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8002606:	7bbb      	ldrb	r3, [r7, #14]
 8002608:	461a      	mov	r2, r3
 800260a:	2110      	movs	r1, #16
 800260c:	20d4      	movs	r0, #212	@ 0xd4
 800260e:	f7ff fed9 	bl	80023c4 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8002612:	2112      	movs	r1, #18
 8002614:	20d4      	movs	r0, #212	@ 0xd4
 8002616:	f7ff feef 	bl	80023f8 <SENSOR_IO_Read>
 800261a:	4603      	mov	r3, r0
 800261c:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 800261e:	88fb      	ldrh	r3, [r7, #6]
 8002620:	0a1b      	lsrs	r3, r3, #8
 8002622:	b29b      	uxth	r3, r3
 8002624:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8002626:	7bbb      	ldrb	r3, [r7, #14]
 8002628:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 800262c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 800262e:	7bba      	ldrb	r2, [r7, #14]
 8002630:	7bfb      	ldrb	r3, [r7, #15]
 8002632:	4313      	orrs	r3, r2
 8002634:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8002636:	7bbb      	ldrb	r3, [r7, #14]
 8002638:	461a      	mov	r2, r3
 800263a:	2112      	movs	r1, #18
 800263c:	20d4      	movs	r0, #212	@ 0xd4
 800263e:	f7ff fec1 	bl	80023c4 <SENSOR_IO_Write>
}
 8002642:	bf00      	nop
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 800264a:	b580      	push	{r7, lr}
 800264c:	b082      	sub	sp, #8
 800264e:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002650:	2300      	movs	r3, #0
 8002652:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002654:	2110      	movs	r1, #16
 8002656:	20d4      	movs	r0, #212	@ 0xd4
 8002658:	f7ff fece 	bl	80023f8 <SENSOR_IO_Read>
 800265c:	4603      	mov	r3, r0
 800265e:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	461a      	mov	r2, r3
 800266c:	2110      	movs	r1, #16
 800266e:	20d4      	movs	r0, #212	@ 0xd4
 8002670:	f7ff fea8 	bl	80023c4 <SENSOR_IO_Write>
}
 8002674:	bf00      	nop
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8002680:	f7ff fe96 	bl	80023b0 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8002684:	210f      	movs	r1, #15
 8002686:	20d4      	movs	r0, #212	@ 0xd4
 8002688:	f7ff feb6 	bl	80023f8 <SENSOR_IO_Read>
 800268c:	4603      	mov	r3, r0
}
 800268e:	4618      	mov	r0, r3
 8002690:	bd80      	pop	{r7, pc}

08002692 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b084      	sub	sp, #16
 8002696:	af00      	add	r7, sp, #0
 8002698:	4603      	mov	r3, r0
 800269a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800269c:	2300      	movs	r3, #0
 800269e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80026a0:	2115      	movs	r1, #21
 80026a2:	20d4      	movs	r0, #212	@ 0xd4
 80026a4:	f7ff fea8 	bl	80023f8 <SENSOR_IO_Read>
 80026a8:	4603      	mov	r3, r0
 80026aa:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
 80026ae:	f023 0310 	bic.w	r3, r3, #16
 80026b2:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80026b4:	88fb      	ldrh	r3, [r7, #6]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	f043 0310 	orr.w	r3, r3, #16
 80026c0:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	461a      	mov	r2, r3
 80026c6:	2115      	movs	r1, #21
 80026c8:	20d4      	movs	r0, #212	@ 0xd4
 80026ca:	f7ff fe7b 	bl	80023c4 <SENSOR_IO_Write>
}
 80026ce:	bf00      	nop
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b088      	sub	sp, #32
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80026e0:	2300      	movs	r3, #0
 80026e2:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80026ee:	2110      	movs	r1, #16
 80026f0:	20d4      	movs	r0, #212	@ 0xd4
 80026f2:	f7ff fe81 	bl	80023f8 <SENSOR_IO_Read>
 80026f6:	4603      	mov	r3, r0
 80026f8:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80026fa:	f107 0208 	add.w	r2, r7, #8
 80026fe:	2306      	movs	r3, #6
 8002700:	2128      	movs	r1, #40	@ 0x28
 8002702:	20d4      	movs	r0, #212	@ 0xd4
 8002704:	f7ff fe96 	bl	8002434 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002708:	2300      	movs	r3, #0
 800270a:	77fb      	strb	r3, [r7, #31]
 800270c:	e01a      	b.n	8002744 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800270e:	7ffb      	ldrb	r3, [r7, #31]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	3301      	adds	r3, #1
 8002714:	3320      	adds	r3, #32
 8002716:	443b      	add	r3, r7
 8002718:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800271c:	021b      	lsls	r3, r3, #8
 800271e:	b29b      	uxth	r3, r3
 8002720:	7ffa      	ldrb	r2, [r7, #31]
 8002722:	0052      	lsls	r2, r2, #1
 8002724:	3220      	adds	r2, #32
 8002726:	443a      	add	r2, r7
 8002728:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800272c:	4413      	add	r3, r2
 800272e:	b29a      	uxth	r2, r3
 8002730:	7ffb      	ldrb	r3, [r7, #31]
 8002732:	b212      	sxth	r2, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	3320      	adds	r3, #32
 8002738:	443b      	add	r3, r7
 800273a:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800273e:	7ffb      	ldrb	r3, [r7, #31]
 8002740:	3301      	adds	r3, #1
 8002742:	77fb      	strb	r3, [r7, #31]
 8002744:	7ffb      	ldrb	r3, [r7, #31]
 8002746:	2b02      	cmp	r3, #2
 8002748:	d9e1      	bls.n	800270e <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 800274a:	7dfb      	ldrb	r3, [r7, #23]
 800274c:	f003 030c 	and.w	r3, r3, #12
 8002750:	2b0c      	cmp	r3, #12
 8002752:	d829      	bhi.n	80027a8 <LSM6DSL_AccReadXYZ+0xd0>
 8002754:	a201      	add	r2, pc, #4	@ (adr r2, 800275c <LSM6DSL_AccReadXYZ+0x84>)
 8002756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275a:	bf00      	nop
 800275c:	08002791 	.word	0x08002791
 8002760:	080027a9 	.word	0x080027a9
 8002764:	080027a9 	.word	0x080027a9
 8002768:	080027a9 	.word	0x080027a9
 800276c:	080027a3 	.word	0x080027a3
 8002770:	080027a9 	.word	0x080027a9
 8002774:	080027a9 	.word	0x080027a9
 8002778:	080027a9 	.word	0x080027a9
 800277c:	08002797 	.word	0x08002797
 8002780:	080027a9 	.word	0x080027a9
 8002784:	080027a9 	.word	0x080027a9
 8002788:	080027a9 	.word	0x080027a9
 800278c:	0800279d 	.word	0x0800279d
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002790:	4b18      	ldr	r3, [pc, #96]	@ (80027f4 <LSM6DSL_AccReadXYZ+0x11c>)
 8002792:	61bb      	str	r3, [r7, #24]
    break;
 8002794:	e008      	b.n	80027a8 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8002796:	4b18      	ldr	r3, [pc, #96]	@ (80027f8 <LSM6DSL_AccReadXYZ+0x120>)
 8002798:	61bb      	str	r3, [r7, #24]
    break;
 800279a:	e005      	b.n	80027a8 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 800279c:	4b17      	ldr	r3, [pc, #92]	@ (80027fc <LSM6DSL_AccReadXYZ+0x124>)
 800279e:	61bb      	str	r3, [r7, #24]
    break;
 80027a0:	e002      	b.n	80027a8 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 80027a2:	4b17      	ldr	r3, [pc, #92]	@ (8002800 <LSM6DSL_AccReadXYZ+0x128>)
 80027a4:	61bb      	str	r3, [r7, #24]
    break;    
 80027a6:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80027a8:	2300      	movs	r3, #0
 80027aa:	77fb      	strb	r3, [r7, #31]
 80027ac:	e01a      	b.n	80027e4 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80027ae:	7ffb      	ldrb	r3, [r7, #31]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	3320      	adds	r3, #32
 80027b4:	443b      	add	r3, r7
 80027b6:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80027ba:	ee07 3a90 	vmov	s15, r3
 80027be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027c2:	edd7 7a06 	vldr	s15, [r7, #24]
 80027c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ca:	7ffb      	ldrb	r3, [r7, #31]
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	4413      	add	r3, r2
 80027d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d6:	ee17 2a90 	vmov	r2, s15
 80027da:	b212      	sxth	r2, r2
 80027dc:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80027de:	7ffb      	ldrb	r3, [r7, #31]
 80027e0:	3301      	adds	r3, #1
 80027e2:	77fb      	strb	r3, [r7, #31]
 80027e4:	7ffb      	ldrb	r3, [r7, #31]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d9e1      	bls.n	80027ae <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 80027ea:	bf00      	nop
 80027ec:	bf00      	nop
 80027ee:	3720      	adds	r7, #32
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	3d79db23 	.word	0x3d79db23
 80027f8:	3df9db23 	.word	0x3df9db23
 80027fc:	3e79db23 	.word	0x3e79db23
 8002800:	3ef9db23 	.word	0x3ef9db23

08002804 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800280e:	2300      	movs	r3, #0
 8002810:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8002812:	2111      	movs	r1, #17
 8002814:	20d4      	movs	r0, #212	@ 0xd4
 8002816:	f7ff fdef 	bl	80023f8 <SENSOR_IO_Read>
 800281a:	4603      	mov	r3, r0
 800281c:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800281e:	88fb      	ldrh	r3, [r7, #6]
 8002820:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8002822:	7bbb      	ldrb	r3, [r7, #14]
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 800282a:	7bba      	ldrb	r2, [r7, #14]
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	4313      	orrs	r3, r2
 8002830:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8002832:	7bbb      	ldrb	r3, [r7, #14]
 8002834:	461a      	mov	r2, r3
 8002836:	2111      	movs	r1, #17
 8002838:	20d4      	movs	r0, #212	@ 0xd4
 800283a:	f7ff fdc3 	bl	80023c4 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800283e:	2112      	movs	r1, #18
 8002840:	20d4      	movs	r0, #212	@ 0xd4
 8002842:	f7ff fdd9 	bl	80023f8 <SENSOR_IO_Read>
 8002846:	4603      	mov	r3, r0
 8002848:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 800284a:	88fb      	ldrh	r3, [r7, #6]
 800284c:	0a1b      	lsrs	r3, r3, #8
 800284e:	b29b      	uxth	r3, r3
 8002850:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8002852:	7bbb      	ldrb	r3, [r7, #14]
 8002854:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8002858:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 800285a:	7bba      	ldrb	r2, [r7, #14]
 800285c:	7bfb      	ldrb	r3, [r7, #15]
 800285e:	4313      	orrs	r3, r2
 8002860:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8002862:	7bbb      	ldrb	r3, [r7, #14]
 8002864:	461a      	mov	r2, r3
 8002866:	2112      	movs	r1, #18
 8002868:	20d4      	movs	r0, #212	@ 0xd4
 800286a:	f7ff fdab 	bl	80023c4 <SENSOR_IO_Write>
}
 800286e:	bf00      	nop
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b082      	sub	sp, #8
 800287a:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800287c:	2300      	movs	r3, #0
 800287e:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8002880:	2111      	movs	r1, #17
 8002882:	20d4      	movs	r0, #212	@ 0xd4
 8002884:	f7ff fdb8 	bl	80023f8 <SENSOR_IO_Read>
 8002888:	4603      	mov	r3, r0
 800288a:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	f003 030f 	and.w	r3, r3, #15
 8002892:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	461a      	mov	r2, r3
 8002898:	2111      	movs	r1, #17
 800289a:	20d4      	movs	r0, #212	@ 0xd4
 800289c:	f7ff fd92 	bl	80023c4 <SENSOR_IO_Write>
}
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80028ac:	f7ff fd80 	bl	80023b0 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 80028b0:	210f      	movs	r1, #15
 80028b2:	20d4      	movs	r0, #212	@ 0xd4
 80028b4:	f7ff fda0 	bl	80023f8 <SENSOR_IO_Read>
 80028b8:	4603      	mov	r3, r0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	bd80      	pop	{r7, pc}

080028be <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 80028be:	b580      	push	{r7, lr}
 80028c0:	b084      	sub	sp, #16
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	4603      	mov	r3, r0
 80028c6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80028c8:	2300      	movs	r3, #0
 80028ca:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 80028cc:	2116      	movs	r1, #22
 80028ce:	20d4      	movs	r0, #212	@ 0xd4
 80028d0:	f7ff fd92 	bl	80023f8 <SENSOR_IO_Read>
 80028d4:	4603      	mov	r3, r0
 80028d6:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
 80028da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028de:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80028ec:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 80028ee:	7bfb      	ldrb	r3, [r7, #15]
 80028f0:	461a      	mov	r2, r3
 80028f2:	2116      	movs	r1, #22
 80028f4:	20d4      	movs	r0, #212	@ 0xd4
 80028f6:	f7ff fd65 	bl	80023c4 <SENSOR_IO_Write>
}
 80028fa:	bf00      	nop
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
	...

08002904 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b088      	sub	sp, #32
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 800290c:	2300      	movs	r3, #0
 800290e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800291a:	2111      	movs	r1, #17
 800291c:	20d4      	movs	r0, #212	@ 0xd4
 800291e:	f7ff fd6b 	bl	80023f8 <SENSOR_IO_Read>
 8002922:	4603      	mov	r3, r0
 8002924:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8002926:	f107 0208 	add.w	r2, r7, #8
 800292a:	2306      	movs	r3, #6
 800292c:	2122      	movs	r1, #34	@ 0x22
 800292e:	20d4      	movs	r0, #212	@ 0xd4
 8002930:	f7ff fd80 	bl	8002434 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002934:	2300      	movs	r3, #0
 8002936:	77fb      	strb	r3, [r7, #31]
 8002938:	e01a      	b.n	8002970 <LSM6DSL_GyroReadXYZAngRate+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800293a:	7ffb      	ldrb	r3, [r7, #31]
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	3301      	adds	r3, #1
 8002940:	3320      	adds	r3, #32
 8002942:	443b      	add	r3, r7
 8002944:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002948:	021b      	lsls	r3, r3, #8
 800294a:	b29b      	uxth	r3, r3
 800294c:	7ffa      	ldrb	r2, [r7, #31]
 800294e:	0052      	lsls	r2, r2, #1
 8002950:	3220      	adds	r2, #32
 8002952:	443a      	add	r2, r7
 8002954:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002958:	4413      	add	r3, r2
 800295a:	b29a      	uxth	r2, r3
 800295c:	7ffb      	ldrb	r3, [r7, #31]
 800295e:	b212      	sxth	r2, r2
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	3320      	adds	r3, #32
 8002964:	443b      	add	r3, r7
 8002966:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800296a:	7ffb      	ldrb	r3, [r7, #31]
 800296c:	3301      	adds	r3, #1
 800296e:	77fb      	strb	r3, [r7, #31]
 8002970:	7ffb      	ldrb	r3, [r7, #31]
 8002972:	2b02      	cmp	r3, #2
 8002974:	d9e1      	bls.n	800293a <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 8002976:	7dfb      	ldrb	r3, [r7, #23]
 8002978:	f003 030c 	and.w	r3, r3, #12
 800297c:	2b0c      	cmp	r3, #12
 800297e:	d829      	bhi.n	80029d4 <LSM6DSL_GyroReadXYZAngRate+0xd0>
 8002980:	a201      	add	r2, pc, #4	@ (adr r2, 8002988 <LSM6DSL_GyroReadXYZAngRate+0x84>)
 8002982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002986:	bf00      	nop
 8002988:	080029bd 	.word	0x080029bd
 800298c:	080029d5 	.word	0x080029d5
 8002990:	080029d5 	.word	0x080029d5
 8002994:	080029d5 	.word	0x080029d5
 8002998:	080029c3 	.word	0x080029c3
 800299c:	080029d5 	.word	0x080029d5
 80029a0:	080029d5 	.word	0x080029d5
 80029a4:	080029d5 	.word	0x080029d5
 80029a8:	080029c9 	.word	0x080029c9
 80029ac:	080029d5 	.word	0x080029d5
 80029b0:	080029d5 	.word	0x080029d5
 80029b4:	080029d5 	.word	0x080029d5
 80029b8:	080029cf 	.word	0x080029cf
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 80029bc:	4b16      	ldr	r3, [pc, #88]	@ (8002a18 <LSM6DSL_GyroReadXYZAngRate+0x114>)
 80029be:	61bb      	str	r3, [r7, #24]
    break;
 80029c0:	e008      	b.n	80029d4 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 80029c2:	4b16      	ldr	r3, [pc, #88]	@ (8002a1c <LSM6DSL_GyroReadXYZAngRate+0x118>)
 80029c4:	61bb      	str	r3, [r7, #24]
    break;
 80029c6:	e005      	b.n	80029d4 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 80029c8:	4b15      	ldr	r3, [pc, #84]	@ (8002a20 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 80029ca:	61bb      	str	r3, [r7, #24]
    break;
 80029cc:	e002      	b.n	80029d4 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 80029ce:	4b15      	ldr	r3, [pc, #84]	@ (8002a24 <LSM6DSL_GyroReadXYZAngRate+0x120>)
 80029d0:	61bb      	str	r3, [r7, #24]
    break;    
 80029d2:	bf00      	nop
  }
  //printf("Sensitivity: %f\n",sensitivity);
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80029d4:	2300      	movs	r3, #0
 80029d6:	77fb      	strb	r3, [r7, #31]
 80029d8:	e016      	b.n	8002a08 <LSM6DSL_GyroReadXYZAngRate+0x104>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 80029da:	7ffb      	ldrb	r3, [r7, #31]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	3320      	adds	r3, #32
 80029e0:	443b      	add	r3, r7
 80029e2:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80029e6:	ee07 3a90 	vmov	s15, r3
 80029ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029ee:	7ffb      	ldrb	r3, [r7, #31]
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80029fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029fe:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8002a02:	7ffb      	ldrb	r3, [r7, #31]
 8002a04:	3301      	adds	r3, #1
 8002a06:	77fb      	strb	r3, [r7, #31]
 8002a08:	7ffb      	ldrb	r3, [r7, #31]
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d9e5      	bls.n	80029da <LSM6DSL_GyroReadXYZAngRate+0xd6>
  }
}
 8002a0e:	bf00      	nop
 8002a10:	bf00      	nop
 8002a12:	3720      	adds	r7, #32
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	410c0000 	.word	0x410c0000
 8002a1c:	418c0000 	.word	0x418c0000
 8002a20:	420c0000 	.word	0x420c0000
 8002a24:	428c0000 	.word	0x428c0000

08002a28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a32:	2003      	movs	r0, #3
 8002a34:	f001 fa0c 	bl	8003e50 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a38:	2000      	movs	r0, #0
 8002a3a:	f000 f80d 	bl	8002a58 <HAL_InitTick>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	71fb      	strb	r3, [r7, #7]
 8002a48:	e001      	b.n	8002a4e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a4a:	f7ff fa73 	bl	8001f34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002a64:	4b17      	ldr	r3, [pc, #92]	@ (8002ac4 <HAL_InitTick+0x6c>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d023      	beq.n	8002ab4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002a6c:	4b16      	ldr	r3, [pc, #88]	@ (8002ac8 <HAL_InitTick+0x70>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	4b14      	ldr	r3, [pc, #80]	@ (8002ac4 <HAL_InitTick+0x6c>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	4619      	mov	r1, r3
 8002a76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a82:	4618      	mov	r0, r3
 8002a84:	f001 fa19 	bl	8003eba <HAL_SYSTICK_Config>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10f      	bne.n	8002aae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b0f      	cmp	r3, #15
 8002a92:	d809      	bhi.n	8002aa8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a94:	2200      	movs	r2, #0
 8002a96:	6879      	ldr	r1, [r7, #4]
 8002a98:	f04f 30ff 	mov.w	r0, #4294967295
 8002a9c:	f001 f9e3 	bl	8003e66 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8002acc <HAL_InitTick+0x74>)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e007      	b.n	8002ab8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	73fb      	strb	r3, [r7, #15]
 8002aac:	e004      	b.n	8002ab8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	73fb      	strb	r3, [r7, #15]
 8002ab2:	e001      	b.n	8002ab8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	2000007c 	.word	0x2000007c
 8002ac8:	20000008 	.word	0x20000008
 8002acc:	20000078 	.word	0x20000078

08002ad0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ad4:	4b06      	ldr	r3, [pc, #24]	@ (8002af0 <HAL_IncTick+0x20>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	461a      	mov	r2, r3
 8002ada:	4b06      	ldr	r3, [pc, #24]	@ (8002af4 <HAL_IncTick+0x24>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4413      	add	r3, r2
 8002ae0:	4a04      	ldr	r2, [pc, #16]	@ (8002af4 <HAL_IncTick+0x24>)
 8002ae2:	6013      	str	r3, [r2, #0]
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	2000007c 	.word	0x2000007c
 8002af4:	200003d8 	.word	0x200003d8

08002af8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  return uwTick;
 8002afc:	4b03      	ldr	r3, [pc, #12]	@ (8002b0c <HAL_GetTick+0x14>)
 8002afe:	681b      	ldr	r3, [r3, #0]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	200003d8 	.word	0x200003d8

08002b10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b18:	f7ff ffee 	bl	8002af8 <HAL_GetTick>
 8002b1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b28:	d005      	beq.n	8002b36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <HAL_Delay+0x44>)
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4413      	add	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b36:	bf00      	nop
 8002b38:	f7ff ffde 	bl	8002af8 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d8f7      	bhi.n	8002b38 <HAL_Delay+0x28>
  {
  }
}
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	2000007c 	.word	0x2000007c

08002b58 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	431a      	orrs	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	609a      	str	r2, [r3, #8]
}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr

08002b7e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	b083      	sub	sp, #12
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
 8002b86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	431a      	orrs	r2, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	609a      	str	r2, [r3, #8]
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
 8002bcc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	3360      	adds	r3, #96	@ 0x60
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b08      	ldr	r3, [pc, #32]	@ (8002c04 <LL_ADC_SetOffset+0x44>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002bf8:	bf00      	nop
 8002bfa:	371c      	adds	r7, #28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	03fff000 	.word	0x03fff000

08002c08 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	3360      	adds	r3, #96	@ 0x60
 8002c16:	461a      	mov	r2, r3
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4413      	add	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b087      	sub	sp, #28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	3360      	adds	r3, #96	@ 0x60
 8002c44:	461a      	mov	r2, r3
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002c5e:	bf00      	nop
 8002c60:	371c      	adds	r7, #28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	615a      	str	r2, [r3, #20]
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e000      	b.n	8002caa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b087      	sub	sp, #28
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	60f8      	str	r0, [r7, #12]
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	3330      	adds	r3, #48	@ 0x30
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	0a1b      	lsrs	r3, r3, #8
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	f003 030c 	and.w	r3, r3, #12
 8002cd2:	4413      	add	r3, r2
 8002cd4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f003 031f 	and.w	r3, r3, #31
 8002ce0:	211f      	movs	r1, #31
 8002ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	401a      	ands	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	0e9b      	lsrs	r3, r3, #26
 8002cee:	f003 011f 	and.w	r1, r3, #31
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d02:	bf00      	nop
 8002d04:	371c      	adds	r7, #28
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b087      	sub	sp, #28
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	60b9      	str	r1, [r7, #8]
 8002d18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	3314      	adds	r3, #20
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	0e5b      	lsrs	r3, r3, #25
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	f003 0304 	and.w	r3, r3, #4
 8002d2a:	4413      	add	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	0d1b      	lsrs	r3, r3, #20
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	2107      	movs	r1, #7
 8002d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d40:	43db      	mvns	r3, r3
 8002d42:	401a      	ands	r2, r3
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	0d1b      	lsrs	r3, r3, #20
 8002d48:	f003 031f 	and.w	r3, r3, #31
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d52:	431a      	orrs	r2, r3
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002d58:	bf00      	nop
 8002d5a:	371c      	adds	r7, #28
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	401a      	ands	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f003 0318 	and.w	r3, r3, #24
 8002d86:	4908      	ldr	r1, [pc, #32]	@ (8002da8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002d88:	40d9      	lsrs	r1, r3
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	400b      	ands	r3, r1
 8002d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d92:	431a      	orrs	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002d9a:	bf00      	nop
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	0007ffff 	.word	0x0007ffff

08002dac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002dbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6093      	str	r3, [r2, #8]
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002de0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002de4:	d101      	bne.n	8002dea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002e08:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e0c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e34:	d101      	bne.n	8002e3a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e5c:	f043 0201 	orr.w	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d101      	bne.n	8002e88 <LL_ADC_IsEnabled+0x18>
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <LL_ADC_IsEnabled+0x1a>
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ea6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002eaa:	f043 0204 	orr.w	r2, r3, #4
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr

08002ebe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	b083      	sub	sp, #12
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d101      	bne.n	8002ed6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e000      	b.n	8002ed8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 0308 	and.w	r3, r3, #8
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d101      	bne.n	8002efc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e000      	b.n	8002efe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
	...

08002f0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f14:	2300      	movs	r3, #0
 8002f16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e129      	b.n	800317a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d109      	bne.n	8002f48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f92f 	bl	8003198 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff ff3f 	bl	8002dd0 <LL_ADC_IsDeepPowerDownEnabled>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d004      	beq.n	8002f62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff ff25 	bl	8002dac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7ff ff5a 	bl	8002e20 <LL_ADC_IsInternalRegulatorEnabled>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d115      	bne.n	8002f9e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff ff3e 	bl	8002df8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f7c:	4b81      	ldr	r3, [pc, #516]	@ (8003184 <HAL_ADC_Init+0x278>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	099b      	lsrs	r3, r3, #6
 8002f82:	4a81      	ldr	r2, [pc, #516]	@ (8003188 <HAL_ADC_Init+0x27c>)
 8002f84:	fba2 2303 	umull	r2, r3, r2, r3
 8002f88:	099b      	lsrs	r3, r3, #6
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f90:	e002      	b.n	8002f98 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	3b01      	subs	r3, #1
 8002f96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f9      	bne.n	8002f92 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff ff3c 	bl	8002e20 <LL_ADC_IsInternalRegulatorEnabled>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10d      	bne.n	8002fca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb2:	f043 0210 	orr.w	r2, r3, #16
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	f043 0201 	orr.w	r2, r3, #1
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff ff75 	bl	8002ebe <LL_ADC_REG_IsConversionOngoing>
 8002fd4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f040 80c2 	bne.w	8003168 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f040 80be 	bne.w	8003168 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002ff4:	f043 0202 	orr.w	r2, r3, #2
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff ff35 	bl	8002e70 <LL_ADC_IsEnabled>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10b      	bne.n	8003024 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800300c:	485f      	ldr	r0, [pc, #380]	@ (800318c <HAL_ADC_Init+0x280>)
 800300e:	f7ff ff2f 	bl	8002e70 <LL_ADC_IsEnabled>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d105      	bne.n	8003024 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	4619      	mov	r1, r3
 800301e:	485c      	ldr	r0, [pc, #368]	@ (8003190 <HAL_ADC_Init+0x284>)
 8003020:	f7ff fd9a 	bl	8002b58 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7e5b      	ldrb	r3, [r3, #25]
 8003028:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800302e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003034:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800303a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003042:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003044:	4313      	orrs	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d106      	bne.n	8003060 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	3b01      	subs	r3, #1
 8003058:	045b      	lsls	r3, r3, #17
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4313      	orrs	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003064:	2b00      	cmp	r3, #0
 8003066:	d009      	beq.n	800307c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003074:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	4313      	orrs	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68da      	ldr	r2, [r3, #12]
 8003082:	4b44      	ldr	r3, [pc, #272]	@ (8003194 <HAL_ADC_Init+0x288>)
 8003084:	4013      	ands	r3, r2
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6812      	ldr	r2, [r2, #0]
 800308a:	69b9      	ldr	r1, [r7, #24]
 800308c:	430b      	orrs	r3, r1
 800308e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff25 	bl	8002ee4 <LL_ADC_INJ_IsConversionOngoing>
 800309a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d140      	bne.n	8003124 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d13d      	bne.n	8003124 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	7e1b      	ldrb	r3, [r3, #24]
 80030b0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030b2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030ba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030bc:	4313      	orrs	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80030ca:	f023 0306 	bic.w	r3, r3, #6
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6812      	ldr	r2, [r2, #0]
 80030d2:	69b9      	ldr	r1, [r7, #24]
 80030d4:	430b      	orrs	r3, r1
 80030d6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d118      	bne.n	8003114 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80030ec:	f023 0304 	bic.w	r3, r3, #4
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80030f8:	4311      	orrs	r1, r2
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80030fe:	4311      	orrs	r1, r2
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003104:	430a      	orrs	r2, r1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 0201 	orr.w	r2, r2, #1
 8003110:	611a      	str	r2, [r3, #16]
 8003112:	e007      	b.n	8003124 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	691a      	ldr	r2, [r3, #16]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0201 	bic.w	r2, r2, #1
 8003122:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d10c      	bne.n	8003146 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003132:	f023 010f 	bic.w	r1, r3, #15
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	1e5a      	subs	r2, r3, #1
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	430a      	orrs	r2, r1
 8003142:	631a      	str	r2, [r3, #48]	@ 0x30
 8003144:	e007      	b.n	8003156 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 020f 	bic.w	r2, r2, #15
 8003154:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315a:	f023 0303 	bic.w	r3, r3, #3
 800315e:	f043 0201 	orr.w	r2, r3, #1
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	659a      	str	r2, [r3, #88]	@ 0x58
 8003166:	e007      	b.n	8003178 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316c:	f043 0210 	orr.w	r2, r3, #16
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003178:	7ffb      	ldrb	r3, [r7, #31]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3720      	adds	r7, #32
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000008 	.word	0x20000008
 8003188:	053e2d63 	.word	0x053e2d63
 800318c:	50040000 	.word	0x50040000
 8003190:	50040300 	.word	0x50040300
 8003194:	fff0c007 	.word	0xfff0c007

08003198 <HAL_ADC_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff fe80 	bl	8002ebe <LL_ADC_REG_IsConversionOngoing>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d14f      	bne.n	8003264 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d101      	bne.n	80031d2 <HAL_ADC_Start+0x26>
 80031ce:	2302      	movs	r3, #2
 80031d0:	e04b      	b.n	800326a <HAL_ADC_Start+0xbe>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2201      	movs	r2, #1
 80031d6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 fce2 	bl	8003ba4 <ADC_Enable>
 80031e0:	4603      	mov	r3, r0
 80031e2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d137      	bne.n	800325a <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ee:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80031f2:	f023 0301 	bic.w	r3, r3, #1
 80031f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003202:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800320a:	d106      	bne.n	800321a <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003210:	f023 0206 	bic.w	r2, r3, #6
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003218:	e002      	b.n	8003220 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	221c      	movs	r2, #28
 8003226:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d007      	beq.n	800324e <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003242:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003246:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f7ff fe1f 	bl	8002e96 <LL_ADC_REG_StartConversion>
 8003258:	e006      	b.n	8003268 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003262:	e001      	b.n	8003268 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003264:	2302      	movs	r3, #2
 8003266:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003268:	7bfb      	ldrb	r3, [r7, #15]
}
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003272:	b580      	push	{r7, lr}
 8003274:	b086      	sub	sp, #24
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
 800327a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	2b08      	cmp	r3, #8
 8003282:	d102      	bne.n	800328a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003284:	2308      	movs	r3, #8
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	e010      	b.n	80032ac <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b00      	cmp	r3, #0
 8003296:	d007      	beq.n	80032a8 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e06f      	b.n	8003388 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80032a8:	2304      	movs	r3, #4
 80032aa:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80032ac:	f7ff fc24 	bl	8002af8 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032b2:	e021      	b.n	80032f8 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ba:	d01d      	beq.n	80032f8 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80032bc:	f7ff fc1c 	bl	8002af8 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	683a      	ldr	r2, [r7, #0]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d302      	bcc.n	80032d2 <HAL_ADC_PollForConversion+0x60>
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d112      	bne.n	80032f8 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	4013      	ands	r3, r2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10b      	bne.n	80032f8 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e4:	f043 0204 	orr.w	r2, r3, #4
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e047      	b.n	8003388 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	4013      	ands	r3, r2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d0d6      	beq.n	80032b4 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff fcba 	bl	8002c90 <LL_ADC_REG_IsTriggerSourceSWStart>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d01c      	beq.n	800335c <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	7e5b      	ldrb	r3, [r3, #25]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d118      	bne.n	800335c <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0308 	and.w	r3, r3, #8
 8003334:	2b08      	cmp	r3, #8
 8003336:	d111      	bne.n	800335c <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003348:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d105      	bne.n	800335c <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003354:	f043 0201 	orr.w	r2, r3, #1
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68db      	ldr	r3, [r3, #12]
 8003362:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	2b08      	cmp	r3, #8
 8003368:	d104      	bne.n	8003374 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2208      	movs	r2, #8
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	e008      	b.n	8003386 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d103      	bne.n	8003386 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	220c      	movs	r2, #12
 8003384:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800339e:	4618      	mov	r0, r3
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
	...

080033ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b0b6      	sub	sp, #216	@ 0xd8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b6:	2300      	movs	r3, #0
 80033b8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80033bc:	2300      	movs	r3, #0
 80033be:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x22>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e3d5      	b.n	8003b7a <HAL_ADC_ConfigChannel+0x7ce>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fd6f 	bl	8002ebe <LL_ADC_REG_IsConversionOngoing>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f040 83ba 	bne.w	8003b5c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b05      	cmp	r3, #5
 80033f6:	d824      	bhi.n	8003442 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	3b02      	subs	r3, #2
 80033fe:	2b03      	cmp	r3, #3
 8003400:	d81b      	bhi.n	800343a <HAL_ADC_ConfigChannel+0x8e>
 8003402:	a201      	add	r2, pc, #4	@ (adr r2, 8003408 <HAL_ADC_ConfigChannel+0x5c>)
 8003404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003408:	08003419 	.word	0x08003419
 800340c:	08003421 	.word	0x08003421
 8003410:	08003429 	.word	0x08003429
 8003414:	08003431 	.word	0x08003431
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003418:	230c      	movs	r3, #12
 800341a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800341e:	e010      	b.n	8003442 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003420:	2312      	movs	r3, #18
 8003422:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003426:	e00c      	b.n	8003442 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003428:	2318      	movs	r3, #24
 800342a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800342e:	e008      	b.n	8003442 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003430:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003434:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003438:	e003      	b.n	8003442 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800343a:	2306      	movs	r3, #6
 800343c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003440:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6818      	ldr	r0, [r3, #0]
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003450:	f7ff fc31 	bl	8002cb6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff fd30 	bl	8002ebe <LL_ADC_REG_IsConversionOngoing>
 800345e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4618      	mov	r0, r3
 8003468:	f7ff fd3c 	bl	8002ee4 <LL_ADC_INJ_IsConversionOngoing>
 800346c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003470:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003474:	2b00      	cmp	r3, #0
 8003476:	f040 81bf 	bne.w	80037f8 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800347a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800347e:	2b00      	cmp	r3, #0
 8003480:	f040 81ba 	bne.w	80037f8 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800348c:	d10f      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6818      	ldr	r0, [r3, #0]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2200      	movs	r2, #0
 8003498:	4619      	mov	r1, r3
 800349a:	f7ff fc38 	bl	8002d0e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff fbdf 	bl	8002c6a <LL_ADC_SetSamplingTimeCommonConfig>
 80034ac:	e00e      	b.n	80034cc <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6818      	ldr	r0, [r3, #0]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	6819      	ldr	r1, [r3, #0]
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	461a      	mov	r2, r3
 80034bc:	f7ff fc27 	bl	8002d0e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2100      	movs	r1, #0
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7ff fbcf 	bl	8002c6a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	695a      	ldr	r2, [r3, #20]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	08db      	lsrs	r3, r3, #3
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	fa02 f303 	lsl.w	r3, r2, r3
 80034e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	2b04      	cmp	r3, #4
 80034ec:	d00a      	beq.n	8003504 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6818      	ldr	r0, [r3, #0]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	6919      	ldr	r1, [r3, #16]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034fe:	f7ff fb5f 	bl	8002bc0 <LL_ADC_SetOffset>
 8003502:	e179      	b.n	80037f8 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2100      	movs	r1, #0
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff fb7c 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003510:	4603      	mov	r3, r0
 8003512:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10a      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x184>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2100      	movs	r1, #0
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff fb71 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003526:	4603      	mov	r3, r0
 8003528:	0e9b      	lsrs	r3, r3, #26
 800352a:	f003 021f 	and.w	r2, r3, #31
 800352e:	e01e      	b.n	800356e <HAL_ADC_ConfigChannel+0x1c2>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2100      	movs	r1, #0
 8003536:	4618      	mov	r0, r3
 8003538:	f7ff fb66 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 800353c:	4603      	mov	r3, r0
 800353e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003542:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003546:	fa93 f3a3 	rbit	r3, r3
 800354a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800354e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003552:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003556:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800355e:	2320      	movs	r3, #32
 8003560:	e004      	b.n	800356c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8003562:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003566:	fab3 f383 	clz	r3, r3
 800356a:	b2db      	uxtb	r3, r3
 800356c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003576:	2b00      	cmp	r3, #0
 8003578:	d105      	bne.n	8003586 <HAL_ADC_ConfigChannel+0x1da>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	0e9b      	lsrs	r3, r3, #26
 8003580:	f003 031f 	and.w	r3, r3, #31
 8003584:	e018      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x20c>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003592:	fa93 f3a3 	rbit	r3, r3
 8003596:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800359a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800359e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80035a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80035aa:	2320      	movs	r3, #32
 80035ac:	e004      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80035ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80035b2:	fab3 f383 	clz	r3, r3
 80035b6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d106      	bne.n	80035ca <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2200      	movs	r2, #0
 80035c2:	2100      	movs	r1, #0
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff fb35 	bl	8002c34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2101      	movs	r1, #1
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fb19 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80035d6:	4603      	mov	r3, r0
 80035d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d10a      	bne.n	80035f6 <HAL_ADC_ConfigChannel+0x24a>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2101      	movs	r1, #1
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff fb0e 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80035ec:	4603      	mov	r3, r0
 80035ee:	0e9b      	lsrs	r3, r3, #26
 80035f0:	f003 021f 	and.w	r2, r3, #31
 80035f4:	e01e      	b.n	8003634 <HAL_ADC_ConfigChannel+0x288>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2101      	movs	r1, #1
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff fb03 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003602:	4603      	mov	r3, r0
 8003604:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800360c:	fa93 f3a3 	rbit	r3, r3
 8003610:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003614:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003618:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800361c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003624:	2320      	movs	r3, #32
 8003626:	e004      	b.n	8003632 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003628:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800362c:	fab3 f383 	clz	r3, r3
 8003630:	b2db      	uxtb	r3, r3
 8003632:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800363c:	2b00      	cmp	r3, #0
 800363e:	d105      	bne.n	800364c <HAL_ADC_ConfigChannel+0x2a0>
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	0e9b      	lsrs	r3, r3, #26
 8003646:	f003 031f 	and.w	r3, r3, #31
 800364a:	e018      	b.n	800367e <HAL_ADC_ConfigChannel+0x2d2>
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003654:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003658:	fa93 f3a3 	rbit	r3, r3
 800365c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003660:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003668:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003670:	2320      	movs	r3, #32
 8003672:	e004      	b.n	800367e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003674:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003678:	fab3 f383 	clz	r3, r3
 800367c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800367e:	429a      	cmp	r2, r3
 8003680:	d106      	bne.n	8003690 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2200      	movs	r2, #0
 8003688:	2101      	movs	r1, #1
 800368a:	4618      	mov	r0, r3
 800368c:	f7ff fad2 	bl	8002c34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2102      	movs	r1, #2
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff fab6 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 800369c:	4603      	mov	r3, r0
 800369e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10a      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x310>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2102      	movs	r1, #2
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff faab 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80036b2:	4603      	mov	r3, r0
 80036b4:	0e9b      	lsrs	r3, r3, #26
 80036b6:	f003 021f 	and.w	r2, r3, #31
 80036ba:	e01e      	b.n	80036fa <HAL_ADC_ConfigChannel+0x34e>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2102      	movs	r1, #2
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7ff faa0 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036d2:	fa93 f3a3 	rbit	r3, r3
 80036d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80036da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80036e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80036ea:	2320      	movs	r3, #32
 80036ec:	e004      	b.n	80036f8 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80036ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036f2:	fab3 f383 	clz	r3, r3
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003702:	2b00      	cmp	r3, #0
 8003704:	d105      	bne.n	8003712 <HAL_ADC_ConfigChannel+0x366>
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	0e9b      	lsrs	r3, r3, #26
 800370c:	f003 031f 	and.w	r3, r3, #31
 8003710:	e014      	b.n	800373c <HAL_ADC_ConfigChannel+0x390>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003718:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003720:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003722:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003726:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800372e:	2320      	movs	r3, #32
 8003730:	e004      	b.n	800373c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8003732:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003736:	fab3 f383 	clz	r3, r3
 800373a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800373c:	429a      	cmp	r2, r3
 800373e:	d106      	bne.n	800374e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2200      	movs	r2, #0
 8003746:	2102      	movs	r1, #2
 8003748:	4618      	mov	r0, r3
 800374a:	f7ff fa73 	bl	8002c34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2103      	movs	r1, #3
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff fa57 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 800375a:	4603      	mov	r3, r0
 800375c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10a      	bne.n	800377a <HAL_ADC_ConfigChannel+0x3ce>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2103      	movs	r1, #3
 800376a:	4618      	mov	r0, r3
 800376c:	f7ff fa4c 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003770:	4603      	mov	r3, r0
 8003772:	0e9b      	lsrs	r3, r3, #26
 8003774:	f003 021f 	and.w	r2, r3, #31
 8003778:	e017      	b.n	80037aa <HAL_ADC_ConfigChannel+0x3fe>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2103      	movs	r1, #3
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fa41 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003786:	4603      	mov	r3, r0
 8003788:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800378c:	fa93 f3a3 	rbit	r3, r3
 8003790:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003792:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003794:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003798:	2b00      	cmp	r3, #0
 800379a:	d101      	bne.n	80037a0 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 800379c:	2320      	movs	r3, #32
 800379e:	e003      	b.n	80037a8 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80037a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037a2:	fab3 f383 	clz	r3, r3
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d105      	bne.n	80037c2 <HAL_ADC_ConfigChannel+0x416>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	0e9b      	lsrs	r3, r3, #26
 80037bc:	f003 031f 	and.w	r3, r3, #31
 80037c0:	e011      	b.n	80037e6 <HAL_ADC_ConfigChannel+0x43a>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037ca:	fa93 f3a3 	rbit	r3, r3
 80037ce:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80037d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037d2:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80037d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80037da:	2320      	movs	r3, #32
 80037dc:	e003      	b.n	80037e6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80037de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80037e0:	fab3 f383 	clz	r3, r3
 80037e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d106      	bne.n	80037f8 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2200      	movs	r2, #0
 80037f0:	2103      	movs	r1, #3
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7ff fa1e 	bl	8002c34 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff fb37 	bl	8002e70 <LL_ADC_IsEnabled>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	f040 813f 	bne.w	8003a88 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	6819      	ldr	r1, [r3, #0]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	461a      	mov	r2, r3
 8003818:	f7ff faa4 	bl	8002d64 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	4a8e      	ldr	r2, [pc, #568]	@ (8003a5c <HAL_ADC_ConfigChannel+0x6b0>)
 8003822:	4293      	cmp	r3, r2
 8003824:	f040 8130 	bne.w	8003a88 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10b      	bne.n	8003850 <HAL_ADC_ConfigChannel+0x4a4>
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	0e9b      	lsrs	r3, r3, #26
 800383e:	3301      	adds	r3, #1
 8003840:	f003 031f 	and.w	r3, r3, #31
 8003844:	2b09      	cmp	r3, #9
 8003846:	bf94      	ite	ls
 8003848:	2301      	movls	r3, #1
 800384a:	2300      	movhi	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	e019      	b.n	8003884 <HAL_ADC_ConfigChannel+0x4d8>
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003856:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003858:	fa93 f3a3 	rbit	r3, r3
 800385c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800385e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003860:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003864:	2b00      	cmp	r3, #0
 8003866:	d101      	bne.n	800386c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003868:	2320      	movs	r3, #32
 800386a:	e003      	b.n	8003874 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800386c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800386e:	fab3 f383 	clz	r3, r3
 8003872:	b2db      	uxtb	r3, r3
 8003874:	3301      	adds	r3, #1
 8003876:	f003 031f 	and.w	r3, r3, #31
 800387a:	2b09      	cmp	r3, #9
 800387c:	bf94      	ite	ls
 800387e:	2301      	movls	r3, #1
 8003880:	2300      	movhi	r3, #0
 8003882:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003884:	2b00      	cmp	r3, #0
 8003886:	d079      	beq.n	800397c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003890:	2b00      	cmp	r3, #0
 8003892:	d107      	bne.n	80038a4 <HAL_ADC_ConfigChannel+0x4f8>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	0e9b      	lsrs	r3, r3, #26
 800389a:	3301      	adds	r3, #1
 800389c:	069b      	lsls	r3, r3, #26
 800389e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038a2:	e015      	b.n	80038d0 <HAL_ADC_ConfigChannel+0x524>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038ac:	fa93 f3a3 	rbit	r3, r3
 80038b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80038b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038b4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80038b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80038bc:	2320      	movs	r3, #32
 80038be:	e003      	b.n	80038c8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80038c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038c2:	fab3 f383 	clz	r3, r3
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	3301      	adds	r3, #1
 80038ca:	069b      	lsls	r3, r3, #26
 80038cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d109      	bne.n	80038f0 <HAL_ADC_ConfigChannel+0x544>
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	0e9b      	lsrs	r3, r3, #26
 80038e2:	3301      	adds	r3, #1
 80038e4:	f003 031f 	and.w	r3, r3, #31
 80038e8:	2101      	movs	r1, #1
 80038ea:	fa01 f303 	lsl.w	r3, r1, r3
 80038ee:	e017      	b.n	8003920 <HAL_ADC_ConfigChannel+0x574>
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f8:	fa93 f3a3 	rbit	r3, r3
 80038fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80038fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003900:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003902:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003904:	2b00      	cmp	r3, #0
 8003906:	d101      	bne.n	800390c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003908:	2320      	movs	r3, #32
 800390a:	e003      	b.n	8003914 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800390c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800390e:	fab3 f383 	clz	r3, r3
 8003912:	b2db      	uxtb	r3, r3
 8003914:	3301      	adds	r3, #1
 8003916:	f003 031f 	and.w	r3, r3, #31
 800391a:	2101      	movs	r1, #1
 800391c:	fa01 f303 	lsl.w	r3, r1, r3
 8003920:	ea42 0103 	orr.w	r1, r2, r3
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10a      	bne.n	8003946 <HAL_ADC_ConfigChannel+0x59a>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	0e9b      	lsrs	r3, r3, #26
 8003936:	3301      	adds	r3, #1
 8003938:	f003 021f 	and.w	r2, r3, #31
 800393c:	4613      	mov	r3, r2
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	4413      	add	r3, r2
 8003942:	051b      	lsls	r3, r3, #20
 8003944:	e018      	b.n	8003978 <HAL_ADC_ConfigChannel+0x5cc>
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800394e:	fa93 f3a3 	rbit	r3, r3
 8003952:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003956:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800395e:	2320      	movs	r3, #32
 8003960:	e003      	b.n	800396a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003964:	fab3 f383 	clz	r3, r3
 8003968:	b2db      	uxtb	r3, r3
 800396a:	3301      	adds	r3, #1
 800396c:	f003 021f 	and.w	r2, r3, #31
 8003970:	4613      	mov	r3, r2
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	4413      	add	r3, r2
 8003976:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003978:	430b      	orrs	r3, r1
 800397a:	e080      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003984:	2b00      	cmp	r3, #0
 8003986:	d107      	bne.n	8003998 <HAL_ADC_ConfigChannel+0x5ec>
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	0e9b      	lsrs	r3, r3, #26
 800398e:	3301      	adds	r3, #1
 8003990:	069b      	lsls	r3, r3, #26
 8003992:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003996:	e015      	b.n	80039c4 <HAL_ADC_ConfigChannel+0x618>
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a0:	fa93 f3a3 	rbit	r3, r3
 80039a4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80039a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80039aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d101      	bne.n	80039b4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80039b0:	2320      	movs	r3, #32
 80039b2:	e003      	b.n	80039bc <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80039b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b6:	fab3 f383 	clz	r3, r3
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	3301      	adds	r3, #1
 80039be:	069b      	lsls	r3, r3, #26
 80039c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d109      	bne.n	80039e4 <HAL_ADC_ConfigChannel+0x638>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	0e9b      	lsrs	r3, r3, #26
 80039d6:	3301      	adds	r3, #1
 80039d8:	f003 031f 	and.w	r3, r3, #31
 80039dc:	2101      	movs	r1, #1
 80039de:	fa01 f303 	lsl.w	r3, r1, r3
 80039e2:	e017      	b.n	8003a14 <HAL_ADC_ConfigChannel+0x668>
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	fa93 f3a3 	rbit	r3, r3
 80039f0:	61bb      	str	r3, [r7, #24]
  return result;
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80039f6:	6a3b      	ldr	r3, [r7, #32]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d101      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80039fc:	2320      	movs	r3, #32
 80039fe:	e003      	b.n	8003a08 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003a00:	6a3b      	ldr	r3, [r7, #32]
 8003a02:	fab3 f383 	clz	r3, r3
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	3301      	adds	r3, #1
 8003a0a:	f003 031f 	and.w	r3, r3, #31
 8003a0e:	2101      	movs	r1, #1
 8003a10:	fa01 f303 	lsl.w	r3, r1, r3
 8003a14:	ea42 0103 	orr.w	r1, r2, r3
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10d      	bne.n	8003a40 <HAL_ADC_ConfigChannel+0x694>
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	0e9b      	lsrs	r3, r3, #26
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	f003 021f 	and.w	r2, r3, #31
 8003a30:	4613      	mov	r3, r2
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	4413      	add	r3, r2
 8003a36:	3b1e      	subs	r3, #30
 8003a38:	051b      	lsls	r3, r3, #20
 8003a3a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a3e:	e01d      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x6d0>
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	fa93 f3a3 	rbit	r3, r3
 8003a4c:	60fb      	str	r3, [r7, #12]
  return result;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d103      	bne.n	8003a60 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003a58:	2320      	movs	r3, #32
 8003a5a:	e005      	b.n	8003a68 <HAL_ADC_ConfigChannel+0x6bc>
 8003a5c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	fab3 f383 	clz	r3, r3
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	3301      	adds	r3, #1
 8003a6a:	f003 021f 	and.w	r2, r3, #31
 8003a6e:	4613      	mov	r3, r2
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	4413      	add	r3, r2
 8003a74:	3b1e      	subs	r3, #30
 8003a76:	051b      	lsls	r3, r3, #20
 8003a78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a7c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a82:	4619      	mov	r1, r3
 8003a84:	f7ff f943 	bl	8002d0e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	4b3d      	ldr	r3, [pc, #244]	@ (8003b84 <HAL_ADC_ConfigChannel+0x7d8>)
 8003a8e:	4013      	ands	r3, r2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d06c      	beq.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a94:	483c      	ldr	r0, [pc, #240]	@ (8003b88 <HAL_ADC_ConfigChannel+0x7dc>)
 8003a96:	f7ff f885 	bl	8002ba4 <LL_ADC_GetCommonPathInternalCh>
 8003a9a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a3a      	ldr	r2, [pc, #232]	@ (8003b8c <HAL_ADC_ConfigChannel+0x7e0>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d127      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003aa8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003aac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d121      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a35      	ldr	r2, [pc, #212]	@ (8003b90 <HAL_ADC_ConfigChannel+0x7e4>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d157      	bne.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003abe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ac2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	482f      	ldr	r0, [pc, #188]	@ (8003b88 <HAL_ADC_ConfigChannel+0x7dc>)
 8003aca:	f7ff f858 	bl	8002b7e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ace:	4b31      	ldr	r3, [pc, #196]	@ (8003b94 <HAL_ADC_ConfigChannel+0x7e8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	099b      	lsrs	r3, r3, #6
 8003ad4:	4a30      	ldr	r2, [pc, #192]	@ (8003b98 <HAL_ADC_ConfigChannel+0x7ec>)
 8003ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8003ada:	099b      	lsrs	r3, r3, #6
 8003adc:	1c5a      	adds	r2, r3, #1
 8003ade:	4613      	mov	r3, r2
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	4413      	add	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003ae8:	e002      	b.n	8003af0 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	3b01      	subs	r3, #1
 8003aee:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f9      	bne.n	8003aea <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003af6:	e03a      	b.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a27      	ldr	r2, [pc, #156]	@ (8003b9c <HAL_ADC_ConfigChannel+0x7f0>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d113      	bne.n	8003b2a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003b02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10d      	bne.n	8003b2a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a1f      	ldr	r2, [pc, #124]	@ (8003b90 <HAL_ADC_ConfigChannel+0x7e4>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d12a      	bne.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b20:	4619      	mov	r1, r3
 8003b22:	4819      	ldr	r0, [pc, #100]	@ (8003b88 <HAL_ADC_ConfigChannel+0x7dc>)
 8003b24:	f7ff f82b 	bl	8002b7e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b28:	e021      	b.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ba0 <HAL_ADC_ConfigChannel+0x7f4>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d11c      	bne.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d116      	bne.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a12      	ldr	r2, [pc, #72]	@ (8003b90 <HAL_ADC_ConfigChannel+0x7e4>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d111      	bne.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b4e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b52:	4619      	mov	r1, r3
 8003b54:	480c      	ldr	r0, [pc, #48]	@ (8003b88 <HAL_ADC_ConfigChannel+0x7dc>)
 8003b56:	f7ff f812 	bl	8002b7e <LL_ADC_SetCommonPathInternalCh>
 8003b5a:	e008      	b.n	8003b6e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b60:	f043 0220 	orr.w	r2, r3, #32
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003b76:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	37d8      	adds	r7, #216	@ 0xd8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	80080000 	.word	0x80080000
 8003b88:	50040300 	.word	0x50040300
 8003b8c:	c7520000 	.word	0xc7520000
 8003b90:	50040000 	.word	0x50040000
 8003b94:	20000008 	.word	0x20000008
 8003b98:	053e2d63 	.word	0x053e2d63
 8003b9c:	cb840000 	.word	0xcb840000
 8003ba0:	80000001 	.word	0x80000001

08003ba4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003bac:	2300      	movs	r3, #0
 8003bae:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff f95b 	bl	8002e70 <LL_ADC_IsEnabled>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d169      	bne.n	8003c94 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	4b36      	ldr	r3, [pc, #216]	@ (8003ca0 <ADC_Enable+0xfc>)
 8003bc8:	4013      	ands	r3, r2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00d      	beq.n	8003bea <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd2:	f043 0210 	orr.w	r2, r3, #16
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bde:	f043 0201 	orr.w	r2, r3, #1
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e055      	b.n	8003c96 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7ff f92a 	bl	8002e48 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003bf4:	482b      	ldr	r0, [pc, #172]	@ (8003ca4 <ADC_Enable+0x100>)
 8003bf6:	f7fe ffd5 	bl	8002ba4 <LL_ADC_GetCommonPathInternalCh>
 8003bfa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003bfc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d013      	beq.n	8003c2c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c04:	4b28      	ldr	r3, [pc, #160]	@ (8003ca8 <ADC_Enable+0x104>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	099b      	lsrs	r3, r3, #6
 8003c0a:	4a28      	ldr	r2, [pc, #160]	@ (8003cac <ADC_Enable+0x108>)
 8003c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c10:	099b      	lsrs	r3, r3, #6
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	4613      	mov	r3, r2
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	4413      	add	r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c1e:	e002      	b.n	8003c26 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	3b01      	subs	r3, #1
 8003c24:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1f9      	bne.n	8003c20 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003c2c:	f7fe ff64 	bl	8002af8 <HAL_GetTick>
 8003c30:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c32:	e028      	b.n	8003c86 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7ff f919 	bl	8002e70 <LL_ADC_IsEnabled>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d104      	bne.n	8003c4e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff f8fd 	bl	8002e48 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c4e:	f7fe ff53 	bl	8002af8 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d914      	bls.n	8003c86 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d00d      	beq.n	8003c86 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6e:	f043 0210 	orr.w	r2, r3, #16
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7a:	f043 0201 	orr.w	r2, r3, #1
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e007      	b.n	8003c96 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d1cf      	bne.n	8003c34 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	8000003f 	.word	0x8000003f
 8003ca4:	50040300 	.word	0x50040300
 8003ca8:	20000008 	.word	0x20000008
 8003cac:	053e2d63 	.word	0x053e2d63

08003cb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f003 0307 	and.w	r3, r3, #7
 8003cbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cc6:	68ba      	ldr	r2, [r7, #8]
 8003cc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ccc:	4013      	ands	r3, r2
 8003cce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ce2:	4a04      	ldr	r2, [pc, #16]	@ (8003cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	60d3      	str	r3, [r2, #12]
}
 8003ce8:	bf00      	nop
 8003cea:	3714      	adds	r7, #20
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr
 8003cf4:	e000ed00 	.word	0xe000ed00

08003cf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cfc:	4b04      	ldr	r3, [pc, #16]	@ (8003d10 <__NVIC_GetPriorityGrouping+0x18>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	0a1b      	lsrs	r3, r3, #8
 8003d02:	f003 0307 	and.w	r3, r3, #7
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	e000ed00 	.word	0xe000ed00

08003d14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	db0b      	blt.n	8003d3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	f003 021f 	and.w	r2, r3, #31
 8003d2c:	4907      	ldr	r1, [pc, #28]	@ (8003d4c <__NVIC_EnableIRQ+0x38>)
 8003d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	2001      	movs	r0, #1
 8003d36:	fa00 f202 	lsl.w	r2, r0, r2
 8003d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	e000e100 	.word	0xe000e100

08003d50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	4603      	mov	r3, r0
 8003d58:	6039      	str	r1, [r7, #0]
 8003d5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	db0a      	blt.n	8003d7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	490c      	ldr	r1, [pc, #48]	@ (8003d9c <__NVIC_SetPriority+0x4c>)
 8003d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6e:	0112      	lsls	r2, r2, #4
 8003d70:	b2d2      	uxtb	r2, r2
 8003d72:	440b      	add	r3, r1
 8003d74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d78:	e00a      	b.n	8003d90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	4908      	ldr	r1, [pc, #32]	@ (8003da0 <__NVIC_SetPriority+0x50>)
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	f003 030f 	and.w	r3, r3, #15
 8003d86:	3b04      	subs	r3, #4
 8003d88:	0112      	lsls	r2, r2, #4
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	440b      	add	r3, r1
 8003d8e:	761a      	strb	r2, [r3, #24]
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	e000e100 	.word	0xe000e100
 8003da0:	e000ed00 	.word	0xe000ed00

08003da4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b089      	sub	sp, #36	@ 0x24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f003 0307 	and.w	r3, r3, #7
 8003db6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f1c3 0307 	rsb	r3, r3, #7
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	bf28      	it	cs
 8003dc2:	2304      	movcs	r3, #4
 8003dc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	3304      	adds	r3, #4
 8003dca:	2b06      	cmp	r3, #6
 8003dcc:	d902      	bls.n	8003dd4 <NVIC_EncodePriority+0x30>
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	3b03      	subs	r3, #3
 8003dd2:	e000      	b.n	8003dd6 <NVIC_EncodePriority+0x32>
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	43da      	mvns	r2, r3
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	401a      	ands	r2, r3
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dec:	f04f 31ff 	mov.w	r1, #4294967295
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	fa01 f303 	lsl.w	r3, r1, r3
 8003df6:	43d9      	mvns	r1, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dfc:	4313      	orrs	r3, r2
         );
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3724      	adds	r7, #36	@ 0x24
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
	...

08003e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3b01      	subs	r3, #1
 8003e18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e1c:	d301      	bcc.n	8003e22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e00f      	b.n	8003e42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e22:	4a0a      	ldr	r2, [pc, #40]	@ (8003e4c <SysTick_Config+0x40>)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3b01      	subs	r3, #1
 8003e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e2a:	210f      	movs	r1, #15
 8003e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e30:	f7ff ff8e 	bl	8003d50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e34:	4b05      	ldr	r3, [pc, #20]	@ (8003e4c <SysTick_Config+0x40>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e3a:	4b04      	ldr	r3, [pc, #16]	@ (8003e4c <SysTick_Config+0x40>)
 8003e3c:	2207      	movs	r2, #7
 8003e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	e000e010 	.word	0xe000e010

08003e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff ff29 	bl	8003cb0 <__NVIC_SetPriorityGrouping>
}
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b086      	sub	sp, #24
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	607a      	str	r2, [r7, #4]
 8003e72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e78:	f7ff ff3e 	bl	8003cf8 <__NVIC_GetPriorityGrouping>
 8003e7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	68b9      	ldr	r1, [r7, #8]
 8003e82:	6978      	ldr	r0, [r7, #20]
 8003e84:	f7ff ff8e 	bl	8003da4 <NVIC_EncodePriority>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e8e:	4611      	mov	r1, r2
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff ff5d 	bl	8003d50 <__NVIC_SetPriority>
}
 8003e96:	bf00      	nop
 8003e98:	3718      	adds	r7, #24
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff ff31 	bl	8003d14 <__NVIC_EnableIRQ>
}
 8003eb2:	bf00      	nop
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b082      	sub	sp, #8
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff ffa2 	bl	8003e0c <SysTick_Config>
 8003ec8:	4603      	mov	r3, r0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ee2:	e166      	b.n	80041b2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	2101      	movs	r1, #1
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 8158 	beq.w	80041ac <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f003 0303 	and.w	r3, r3, #3
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d005      	beq.n	8003f14 <HAL_GPIO_Init+0x40>
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 0303 	and.w	r3, r3, #3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d130      	bne.n	8003f76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	2203      	movs	r2, #3
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	43db      	mvns	r3, r3
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	68da      	ldr	r2, [r3, #12]
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	005b      	lsls	r3, r3, #1
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	43db      	mvns	r3, r3
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	4013      	ands	r3, r2
 8003f58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	091b      	lsrs	r3, r3, #4
 8003f60:	f003 0201 	and.w	r2, r3, #1
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f003 0303 	and.w	r3, r3, #3
 8003f7e:	2b03      	cmp	r3, #3
 8003f80:	d017      	beq.n	8003fb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43db      	mvns	r3, r3
 8003f94:	693a      	ldr	r2, [r7, #16]
 8003f96:	4013      	ands	r3, r2
 8003f98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	689a      	ldr	r2, [r3, #8]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	005b      	lsls	r3, r3, #1
 8003fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f003 0303 	and.w	r3, r3, #3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d123      	bne.n	8004006 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	08da      	lsrs	r2, r3, #3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	3208      	adds	r2, #8
 8003fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	f003 0307 	and.w	r3, r3, #7
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	220f      	movs	r2, #15
 8003fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	691a      	ldr	r2, [r3, #16]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	08da      	lsrs	r2, r3, #3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	3208      	adds	r2, #8
 8004000:	6939      	ldr	r1, [r7, #16]
 8004002:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	2203      	movs	r2, #3
 8004012:	fa02 f303 	lsl.w	r3, r2, r3
 8004016:	43db      	mvns	r3, r3
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	4013      	ands	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f003 0203 	and.w	r2, r3, #3
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004042:	2b00      	cmp	r3, #0
 8004044:	f000 80b2 	beq.w	80041ac <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004048:	4b61      	ldr	r3, [pc, #388]	@ (80041d0 <HAL_GPIO_Init+0x2fc>)
 800404a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800404c:	4a60      	ldr	r2, [pc, #384]	@ (80041d0 <HAL_GPIO_Init+0x2fc>)
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	6613      	str	r3, [r2, #96]	@ 0x60
 8004054:	4b5e      	ldr	r3, [pc, #376]	@ (80041d0 <HAL_GPIO_Init+0x2fc>)
 8004056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	60bb      	str	r3, [r7, #8]
 800405e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004060:	4a5c      	ldr	r2, [pc, #368]	@ (80041d4 <HAL_GPIO_Init+0x300>)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	089b      	lsrs	r3, r3, #2
 8004066:	3302      	adds	r3, #2
 8004068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800406c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f003 0303 	and.w	r3, r3, #3
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	220f      	movs	r2, #15
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	43db      	mvns	r3, r3
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	4013      	ands	r3, r2
 8004082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800408a:	d02b      	beq.n	80040e4 <HAL_GPIO_Init+0x210>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a52      	ldr	r2, [pc, #328]	@ (80041d8 <HAL_GPIO_Init+0x304>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d025      	beq.n	80040e0 <HAL_GPIO_Init+0x20c>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a51      	ldr	r2, [pc, #324]	@ (80041dc <HAL_GPIO_Init+0x308>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d01f      	beq.n	80040dc <HAL_GPIO_Init+0x208>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a50      	ldr	r2, [pc, #320]	@ (80041e0 <HAL_GPIO_Init+0x30c>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d019      	beq.n	80040d8 <HAL_GPIO_Init+0x204>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a4f      	ldr	r2, [pc, #316]	@ (80041e4 <HAL_GPIO_Init+0x310>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d013      	beq.n	80040d4 <HAL_GPIO_Init+0x200>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a4e      	ldr	r2, [pc, #312]	@ (80041e8 <HAL_GPIO_Init+0x314>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d00d      	beq.n	80040d0 <HAL_GPIO_Init+0x1fc>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a4d      	ldr	r2, [pc, #308]	@ (80041ec <HAL_GPIO_Init+0x318>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d007      	beq.n	80040cc <HAL_GPIO_Init+0x1f8>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a4c      	ldr	r2, [pc, #304]	@ (80041f0 <HAL_GPIO_Init+0x31c>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d101      	bne.n	80040c8 <HAL_GPIO_Init+0x1f4>
 80040c4:	2307      	movs	r3, #7
 80040c6:	e00e      	b.n	80040e6 <HAL_GPIO_Init+0x212>
 80040c8:	2308      	movs	r3, #8
 80040ca:	e00c      	b.n	80040e6 <HAL_GPIO_Init+0x212>
 80040cc:	2306      	movs	r3, #6
 80040ce:	e00a      	b.n	80040e6 <HAL_GPIO_Init+0x212>
 80040d0:	2305      	movs	r3, #5
 80040d2:	e008      	b.n	80040e6 <HAL_GPIO_Init+0x212>
 80040d4:	2304      	movs	r3, #4
 80040d6:	e006      	b.n	80040e6 <HAL_GPIO_Init+0x212>
 80040d8:	2303      	movs	r3, #3
 80040da:	e004      	b.n	80040e6 <HAL_GPIO_Init+0x212>
 80040dc:	2302      	movs	r3, #2
 80040de:	e002      	b.n	80040e6 <HAL_GPIO_Init+0x212>
 80040e0:	2301      	movs	r3, #1
 80040e2:	e000      	b.n	80040e6 <HAL_GPIO_Init+0x212>
 80040e4:	2300      	movs	r3, #0
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	f002 0203 	and.w	r2, r2, #3
 80040ec:	0092      	lsls	r2, r2, #2
 80040ee:	4093      	lsls	r3, r2
 80040f0:	693a      	ldr	r2, [r7, #16]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80040f6:	4937      	ldr	r1, [pc, #220]	@ (80041d4 <HAL_GPIO_Init+0x300>)
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	089b      	lsrs	r3, r3, #2
 80040fc:	3302      	adds	r3, #2
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004104:	4b3b      	ldr	r3, [pc, #236]	@ (80041f4 <HAL_GPIO_Init+0x320>)
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	43db      	mvns	r3, r3
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	4013      	ands	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	4313      	orrs	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004128:	4a32      	ldr	r2, [pc, #200]	@ (80041f4 <HAL_GPIO_Init+0x320>)
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800412e:	4b31      	ldr	r3, [pc, #196]	@ (80041f4 <HAL_GPIO_Init+0x320>)
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	43db      	mvns	r3, r3
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	4013      	ands	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	4313      	orrs	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004152:	4a28      	ldr	r2, [pc, #160]	@ (80041f4 <HAL_GPIO_Init+0x320>)
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004158:	4b26      	ldr	r3, [pc, #152]	@ (80041f4 <HAL_GPIO_Init+0x320>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	43db      	mvns	r3, r3
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	4013      	ands	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d003      	beq.n	800417c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	4313      	orrs	r3, r2
 800417a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800417c:	4a1d      	ldr	r2, [pc, #116]	@ (80041f4 <HAL_GPIO_Init+0x320>)
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004182:	4b1c      	ldr	r3, [pc, #112]	@ (80041f4 <HAL_GPIO_Init+0x320>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	43db      	mvns	r3, r3
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	4013      	ands	r3, r2
 8004190:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80041a6:	4a13      	ldr	r2, [pc, #76]	@ (80041f4 <HAL_GPIO_Init+0x320>)
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	3301      	adds	r3, #1
 80041b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	fa22 f303 	lsr.w	r3, r2, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f47f ae91 	bne.w	8003ee4 <HAL_GPIO_Init+0x10>
  }
}
 80041c2:	bf00      	nop
 80041c4:	bf00      	nop
 80041c6:	371c      	adds	r7, #28
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	40021000 	.word	0x40021000
 80041d4:	40010000 	.word	0x40010000
 80041d8:	48000400 	.word	0x48000400
 80041dc:	48000800 	.word	0x48000800
 80041e0:	48000c00 	.word	0x48000c00
 80041e4:	48001000 	.word	0x48001000
 80041e8:	48001400 	.word	0x48001400
 80041ec:	48001800 	.word	0x48001800
 80041f0:	48001c00 	.word	0x48001c00
 80041f4:	40010400 	.word	0x40010400

080041f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	460b      	mov	r3, r1
 8004202:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	887b      	ldrh	r3, [r7, #2]
 800420a:	4013      	ands	r3, r2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d002      	beq.n	8004216 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004210:	2301      	movs	r3, #1
 8004212:	73fb      	strb	r3, [r7, #15]
 8004214:	e001      	b.n	800421a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004216:	2300      	movs	r3, #0
 8004218:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800421a:	7bfb      	ldrb	r3, [r7, #15]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	460b      	mov	r3, r1
 8004232:	807b      	strh	r3, [r7, #2]
 8004234:	4613      	mov	r3, r2
 8004236:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004238:	787b      	ldrb	r3, [r7, #1]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800423e:	887a      	ldrh	r2, [r7, #2]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004244:	e002      	b.n	800424c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004246:	887a      	ldrh	r2, [r7, #2]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004258:	b480      	push	{r7}
 800425a:	b085      	sub	sp, #20
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	460b      	mov	r3, r1
 8004262:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800426a:	887a      	ldrh	r2, [r7, #2]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4013      	ands	r3, r2
 8004270:	041a      	lsls	r2, r3, #16
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	43d9      	mvns	r1, r3
 8004276:	887b      	ldrh	r3, [r7, #2]
 8004278:	400b      	ands	r3, r1
 800427a:	431a      	orrs	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	619a      	str	r2, [r3, #24]
}
 8004280:	bf00      	nop
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004296:	4b08      	ldr	r3, [pc, #32]	@ (80042b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004298:	695a      	ldr	r2, [r3, #20]
 800429a:	88fb      	ldrh	r3, [r7, #6]
 800429c:	4013      	ands	r3, r2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d006      	beq.n	80042b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042a2:	4a05      	ldr	r2, [pc, #20]	@ (80042b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042a4:	88fb      	ldrh	r3, [r7, #6]
 80042a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042a8:	88fb      	ldrh	r3, [r7, #6]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 f806 	bl	80042bc <HAL_GPIO_EXTI_Callback>
  }
}
 80042b0:	bf00      	nop
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40010400 	.word	0x40010400

080042bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	4603      	mov	r3, r0
 80042c4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b082      	sub	sp, #8
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d101      	bne.n	80042e4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e08d      	b.n	8004400 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d106      	bne.n	80042fe <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 f8b4 	bl	8004466 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2224      	movs	r2, #36	@ 0x24
 8004302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 0201 	bic.w	r2, r2, #1
 8004314:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004322:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689a      	ldr	r2, [r3, #8]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004332:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d107      	bne.n	800434c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689a      	ldr	r2, [r3, #8]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004348:	609a      	str	r2, [r3, #8]
 800434a:	e006      	b.n	800435a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004358:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	2b02      	cmp	r3, #2
 8004360:	d108      	bne.n	8004374 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	685a      	ldr	r2, [r3, #4]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004370:	605a      	str	r2, [r3, #4]
 8004372:	e007      	b.n	8004384 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004382:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6812      	ldr	r2, [r2, #0]
 800438e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004392:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004396:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043a6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	691a      	ldr	r2, [r3, #16]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	69d9      	ldr	r1, [r3, #28]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a1a      	ldr	r2, [r3, #32]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f042 0201 	orr.w	r2, r2, #1
 80043e0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2220      	movs	r2, #32
 80043ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3708      	adds	r7, #8
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e021      	b.n	800445e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2224      	movs	r2, #36	@ 0x24
 800441e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0201 	bic.w	r2, r2, #1
 8004430:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 f821 	bl	800447a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004466:	b480      	push	{r7}
 8004468:	b083      	sub	sp, #12
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800446e:	bf00      	nop
 8004470:	370c      	adds	r7, #12
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800447a:	b480      	push	{r7}
 800447c:	b083      	sub	sp, #12
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
	...

08004490 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b088      	sub	sp, #32
 8004494:	af02      	add	r7, sp, #8
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	4608      	mov	r0, r1
 800449a:	4611      	mov	r1, r2
 800449c:	461a      	mov	r2, r3
 800449e:	4603      	mov	r3, r0
 80044a0:	817b      	strh	r3, [r7, #10]
 80044a2:	460b      	mov	r3, r1
 80044a4:	813b      	strh	r3, [r7, #8]
 80044a6:	4613      	mov	r3, r2
 80044a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b20      	cmp	r3, #32
 80044b4:	f040 80f9 	bne.w	80046aa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_I2C_Mem_Write+0x34>
 80044be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d105      	bne.n	80044d0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044ca:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0ed      	b.n	80046ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d101      	bne.n	80044de <HAL_I2C_Mem_Write+0x4e>
 80044da:	2302      	movs	r3, #2
 80044dc:	e0e6      	b.n	80046ac <HAL_I2C_Mem_Write+0x21c>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044e6:	f7fe fb07 	bl	8002af8 <HAL_GetTick>
 80044ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	2319      	movs	r3, #25
 80044f2:	2201      	movs	r2, #1
 80044f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 fac3 	bl	8004a84 <I2C_WaitOnFlagUntilTimeout>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e0d1      	b.n	80046ac <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2221      	movs	r2, #33	@ 0x21
 800450c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2240      	movs	r2, #64	@ 0x40
 8004514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6a3a      	ldr	r2, [r7, #32]
 8004522:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004528:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004530:	88f8      	ldrh	r0, [r7, #6]
 8004532:	893a      	ldrh	r2, [r7, #8]
 8004534:	8979      	ldrh	r1, [r7, #10]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	9301      	str	r3, [sp, #4]
 800453a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	4603      	mov	r3, r0
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 f9d3 	bl	80048ec <I2C_RequestMemoryWrite>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d005      	beq.n	8004558 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e0a9      	b.n	80046ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455c:	b29b      	uxth	r3, r3
 800455e:	2bff      	cmp	r3, #255	@ 0xff
 8004560:	d90e      	bls.n	8004580 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	22ff      	movs	r2, #255	@ 0xff
 8004566:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800456c:	b2da      	uxtb	r2, r3
 800456e:	8979      	ldrh	r1, [r7, #10]
 8004570:	2300      	movs	r3, #0
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f000 fc3d 	bl	8004df8 <I2C_TransferConfig>
 800457e:	e00f      	b.n	80045a0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004584:	b29a      	uxth	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800458e:	b2da      	uxtb	r2, r3
 8004590:	8979      	ldrh	r1, [r7, #10]
 8004592:	2300      	movs	r3, #0
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 fc2c 	bl	8004df8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 fabc 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e07b      	b.n	80046ac <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b8:	781a      	ldrb	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c4:	1c5a      	adds	r2, r3, #1
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	3b01      	subs	r3, #1
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045dc:	3b01      	subs	r3, #1
 80045de:	b29a      	uxth	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d034      	beq.n	8004658 <HAL_I2C_Mem_Write+0x1c8>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d130      	bne.n	8004658 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fc:	2200      	movs	r2, #0
 80045fe:	2180      	movs	r1, #128	@ 0x80
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 fa3f 	bl	8004a84 <I2C_WaitOnFlagUntilTimeout>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d001      	beq.n	8004610 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e04d      	b.n	80046ac <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004614:	b29b      	uxth	r3, r3
 8004616:	2bff      	cmp	r3, #255	@ 0xff
 8004618:	d90e      	bls.n	8004638 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	22ff      	movs	r2, #255	@ 0xff
 800461e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004624:	b2da      	uxtb	r2, r3
 8004626:	8979      	ldrh	r1, [r7, #10]
 8004628:	2300      	movs	r3, #0
 800462a:	9300      	str	r3, [sp, #0]
 800462c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 fbe1 	bl	8004df8 <I2C_TransferConfig>
 8004636:	e00f      	b.n	8004658 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800463c:	b29a      	uxth	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004646:	b2da      	uxtb	r2, r3
 8004648:	8979      	ldrh	r1, [r7, #10]
 800464a:	2300      	movs	r3, #0
 800464c:	9300      	str	r3, [sp, #0]
 800464e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 fbd0 	bl	8004df8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d19e      	bne.n	80045a0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004662:	697a      	ldr	r2, [r7, #20]
 8004664:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 faa2 	bl	8004bb0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e01a      	b.n	80046ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2220      	movs	r2, #32
 800467c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	6859      	ldr	r1, [r3, #4]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	4b0a      	ldr	r3, [pc, #40]	@ (80046b4 <HAL_I2C_Mem_Write+0x224>)
 800468a:	400b      	ands	r3, r1
 800468c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	e000      	b.n	80046ac <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80046aa:	2302      	movs	r3, #2
  }
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3718      	adds	r7, #24
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	fe00e800 	.word	0xfe00e800

080046b8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b088      	sub	sp, #32
 80046bc:	af02      	add	r7, sp, #8
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	4608      	mov	r0, r1
 80046c2:	4611      	mov	r1, r2
 80046c4:	461a      	mov	r2, r3
 80046c6:	4603      	mov	r3, r0
 80046c8:	817b      	strh	r3, [r7, #10]
 80046ca:	460b      	mov	r3, r1
 80046cc:	813b      	strh	r3, [r7, #8]
 80046ce:	4613      	mov	r3, r2
 80046d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b20      	cmp	r3, #32
 80046dc:	f040 80fd 	bne.w	80048da <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d002      	beq.n	80046ec <HAL_I2C_Mem_Read+0x34>
 80046e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d105      	bne.n	80046f8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046f2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e0f1      	b.n	80048dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d101      	bne.n	8004706 <HAL_I2C_Mem_Read+0x4e>
 8004702:	2302      	movs	r3, #2
 8004704:	e0ea      	b.n	80048dc <HAL_I2C_Mem_Read+0x224>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800470e:	f7fe f9f3 	bl	8002af8 <HAL_GetTick>
 8004712:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	9300      	str	r3, [sp, #0]
 8004718:	2319      	movs	r3, #25
 800471a:	2201      	movs	r2, #1
 800471c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004720:	68f8      	ldr	r0, [r7, #12]
 8004722:	f000 f9af 	bl	8004a84 <I2C_WaitOnFlagUntilTimeout>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d001      	beq.n	8004730 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e0d5      	b.n	80048dc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2222      	movs	r2, #34	@ 0x22
 8004734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2240      	movs	r2, #64	@ 0x40
 800473c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a3a      	ldr	r2, [r7, #32]
 800474a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004750:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004758:	88f8      	ldrh	r0, [r7, #6]
 800475a:	893a      	ldrh	r2, [r7, #8]
 800475c:	8979      	ldrh	r1, [r7, #10]
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	9301      	str	r3, [sp, #4]
 8004762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004764:	9300      	str	r3, [sp, #0]
 8004766:	4603      	mov	r3, r0
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f000 f913 	bl	8004994 <I2C_RequestMemoryRead>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d005      	beq.n	8004780 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e0ad      	b.n	80048dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004784:	b29b      	uxth	r3, r3
 8004786:	2bff      	cmp	r3, #255	@ 0xff
 8004788:	d90e      	bls.n	80047a8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	22ff      	movs	r2, #255	@ 0xff
 800478e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004794:	b2da      	uxtb	r2, r3
 8004796:	8979      	ldrh	r1, [r7, #10]
 8004798:	4b52      	ldr	r3, [pc, #328]	@ (80048e4 <HAL_I2C_Mem_Read+0x22c>)
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 fb29 	bl	8004df8 <I2C_TransferConfig>
 80047a6:	e00f      	b.n	80047c8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	8979      	ldrh	r1, [r7, #10]
 80047ba:	4b4a      	ldr	r3, [pc, #296]	@ (80048e4 <HAL_I2C_Mem_Read+0x22c>)
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f000 fb18 	bl	8004df8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ce:	2200      	movs	r2, #0
 80047d0:	2104      	movs	r1, #4
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 f956 	bl	8004a84 <I2C_WaitOnFlagUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e07c      	b.n	80048dc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ec:	b2d2      	uxtb	r2, r2
 80047ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f4:	1c5a      	adds	r2, r3, #1
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047fe:	3b01      	subs	r3, #1
 8004800:	b29a      	uxth	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480a:	b29b      	uxth	r3, r3
 800480c:	3b01      	subs	r3, #1
 800480e:	b29a      	uxth	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d034      	beq.n	8004888 <HAL_I2C_Mem_Read+0x1d0>
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004822:	2b00      	cmp	r3, #0
 8004824:	d130      	bne.n	8004888 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482c:	2200      	movs	r2, #0
 800482e:	2180      	movs	r1, #128	@ 0x80
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f000 f927 	bl	8004a84 <I2C_WaitOnFlagUntilTimeout>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e04d      	b.n	80048dc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004844:	b29b      	uxth	r3, r3
 8004846:	2bff      	cmp	r3, #255	@ 0xff
 8004848:	d90e      	bls.n	8004868 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	22ff      	movs	r2, #255	@ 0xff
 800484e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004854:	b2da      	uxtb	r2, r3
 8004856:	8979      	ldrh	r1, [r7, #10]
 8004858:	2300      	movs	r3, #0
 800485a:	9300      	str	r3, [sp, #0]
 800485c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f000 fac9 	bl	8004df8 <I2C_TransferConfig>
 8004866:	e00f      	b.n	8004888 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004876:	b2da      	uxtb	r2, r3
 8004878:	8979      	ldrh	r1, [r7, #10]
 800487a:	2300      	movs	r3, #0
 800487c:	9300      	str	r3, [sp, #0]
 800487e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 fab8 	bl	8004df8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488c:	b29b      	uxth	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d19a      	bne.n	80047c8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 f98a 	bl	8004bb0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e01a      	b.n	80048dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2220      	movs	r2, #32
 80048ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	6859      	ldr	r1, [r3, #4]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	4b0b      	ldr	r3, [pc, #44]	@ (80048e8 <HAL_I2C_Mem_Read+0x230>)
 80048ba:	400b      	ands	r3, r1
 80048bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2220      	movs	r2, #32
 80048c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80048d6:	2300      	movs	r3, #0
 80048d8:	e000      	b.n	80048dc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80048da:	2302      	movs	r3, #2
  }
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3718      	adds	r7, #24
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	80002400 	.word	0x80002400
 80048e8:	fe00e800 	.word	0xfe00e800

080048ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	4608      	mov	r0, r1
 80048f6:	4611      	mov	r1, r2
 80048f8:	461a      	mov	r2, r3
 80048fa:	4603      	mov	r3, r0
 80048fc:	817b      	strh	r3, [r7, #10]
 80048fe:	460b      	mov	r3, r1
 8004900:	813b      	strh	r3, [r7, #8]
 8004902:	4613      	mov	r3, r2
 8004904:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004906:	88fb      	ldrh	r3, [r7, #6]
 8004908:	b2da      	uxtb	r2, r3
 800490a:	8979      	ldrh	r1, [r7, #10]
 800490c:	4b20      	ldr	r3, [pc, #128]	@ (8004990 <I2C_RequestMemoryWrite+0xa4>)
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f000 fa6f 	bl	8004df8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	69b9      	ldr	r1, [r7, #24]
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 f8ff 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e02c      	b.n	8004988 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800492e:	88fb      	ldrh	r3, [r7, #6]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d105      	bne.n	8004940 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004934:	893b      	ldrh	r3, [r7, #8]
 8004936:	b2da      	uxtb	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	629a      	str	r2, [r3, #40]	@ 0x28
 800493e:	e015      	b.n	800496c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004940:	893b      	ldrh	r3, [r7, #8]
 8004942:	0a1b      	lsrs	r3, r3, #8
 8004944:	b29b      	uxth	r3, r3
 8004946:	b2da      	uxtb	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800494e:	69fa      	ldr	r2, [r7, #28]
 8004950:	69b9      	ldr	r1, [r7, #24]
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 f8e5 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e012      	b.n	8004988 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004962:	893b      	ldrh	r3, [r7, #8]
 8004964:	b2da      	uxtb	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	2200      	movs	r2, #0
 8004974:	2180      	movs	r1, #128	@ 0x80
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f000 f884 	bl	8004a84 <I2C_WaitOnFlagUntilTimeout>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e000      	b.n	8004988 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	80002000 	.word	0x80002000

08004994 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af02      	add	r7, sp, #8
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	4608      	mov	r0, r1
 800499e:	4611      	mov	r1, r2
 80049a0:	461a      	mov	r2, r3
 80049a2:	4603      	mov	r3, r0
 80049a4:	817b      	strh	r3, [r7, #10]
 80049a6:	460b      	mov	r3, r1
 80049a8:	813b      	strh	r3, [r7, #8]
 80049aa:	4613      	mov	r3, r2
 80049ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80049ae:	88fb      	ldrh	r3, [r7, #6]
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	8979      	ldrh	r1, [r7, #10]
 80049b4:	4b20      	ldr	r3, [pc, #128]	@ (8004a38 <I2C_RequestMemoryRead+0xa4>)
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	2300      	movs	r3, #0
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 fa1c 	bl	8004df8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049c0:	69fa      	ldr	r2, [r7, #28]
 80049c2:	69b9      	ldr	r1, [r7, #24]
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 f8ac 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e02c      	b.n	8004a2e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049d4:	88fb      	ldrh	r3, [r7, #6]
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d105      	bne.n	80049e6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049da:	893b      	ldrh	r3, [r7, #8]
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80049e4:	e015      	b.n	8004a12 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80049e6:	893b      	ldrh	r3, [r7, #8]
 80049e8:	0a1b      	lsrs	r3, r3, #8
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	b2da      	uxtb	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f4:	69fa      	ldr	r2, [r7, #28]
 80049f6:	69b9      	ldr	r1, [r7, #24]
 80049f8:	68f8      	ldr	r0, [r7, #12]
 80049fa:	f000 f892 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e012      	b.n	8004a2e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a08:	893b      	ldrh	r3, [r7, #8]
 8004a0a:	b2da      	uxtb	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	2140      	movs	r1, #64	@ 0x40
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 f831 	bl	8004a84 <I2C_WaitOnFlagUntilTimeout>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e000      	b.n	8004a2e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	80002000 	.word	0x80002000

08004a3c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d103      	bne.n	8004a5a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2200      	movs	r2, #0
 8004a58:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d007      	beq.n	8004a78 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699a      	ldr	r2, [r3, #24]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f042 0201 	orr.w	r2, r2, #1
 8004a76:	619a      	str	r2, [r3, #24]
  }
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	603b      	str	r3, [r7, #0]
 8004a90:	4613      	mov	r3, r2
 8004a92:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a94:	e031      	b.n	8004afa <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a9c:	d02d      	beq.n	8004afa <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a9e:	f7fe f82b 	bl	8002af8 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d302      	bcc.n	8004ab4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d122      	bne.n	8004afa <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699a      	ldr	r2, [r3, #24]
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	4013      	ands	r3, r2
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	bf0c      	ite	eq
 8004ac4:	2301      	moveq	r3, #1
 8004ac6:	2300      	movne	r3, #0
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	461a      	mov	r2, r3
 8004acc:	79fb      	ldrb	r3, [r7, #7]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d113      	bne.n	8004afa <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad6:	f043 0220 	orr.w	r2, r3, #32
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e00f      	b.n	8004b1a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	699a      	ldr	r2, [r3, #24]
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	4013      	ands	r3, r2
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	bf0c      	ite	eq
 8004b0a:	2301      	moveq	r3, #1
 8004b0c:	2300      	movne	r3, #0
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	79fb      	ldrb	r3, [r7, #7]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d0be      	beq.n	8004a96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b084      	sub	sp, #16
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b2e:	e033      	b.n	8004b98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f000 f87f 	bl	8004c38 <I2C_IsErrorOccurred>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e031      	b.n	8004ba8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4a:	d025      	beq.n	8004b98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4c:	f7fd ffd4 	bl	8002af8 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	68ba      	ldr	r2, [r7, #8]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d302      	bcc.n	8004b62 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d11a      	bne.n	8004b98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d013      	beq.n	8004b98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b74:	f043 0220 	orr.w	r2, r3, #32
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2220      	movs	r2, #32
 8004b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e007      	b.n	8004ba8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d1c4      	bne.n	8004b30 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bbc:	e02f      	b.n	8004c1e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	68b9      	ldr	r1, [r7, #8]
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 f838 	bl	8004c38 <I2C_IsErrorOccurred>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e02d      	b.n	8004c2e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bd2:	f7fd ff91 	bl	8002af8 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	68ba      	ldr	r2, [r7, #8]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d302      	bcc.n	8004be8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d11a      	bne.n	8004c1e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f003 0320 	and.w	r3, r3, #32
 8004bf2:	2b20      	cmp	r3, #32
 8004bf4:	d013      	beq.n	8004c1e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bfa:	f043 0220 	orr.w	r2, r3, #32
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2220      	movs	r2, #32
 8004c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e007      	b.n	8004c2e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	f003 0320 	and.w	r3, r3, #32
 8004c28:	2b20      	cmp	r3, #32
 8004c2a:	d1c8      	bne.n	8004bbe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
	...

08004c38 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08a      	sub	sp, #40	@ 0x28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c44:	2300      	movs	r3, #0
 8004c46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004c52:	2300      	movs	r3, #0
 8004c54:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	f003 0310 	and.w	r3, r3, #16
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d068      	beq.n	8004d36 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2210      	movs	r2, #16
 8004c6a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c6c:	e049      	b.n	8004d02 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c74:	d045      	beq.n	8004d02 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c76:	f7fd ff3f 	bl	8002af8 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d302      	bcc.n	8004c8c <I2C_IsErrorOccurred+0x54>
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d13a      	bne.n	8004d02 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c96:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c9e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004caa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cae:	d121      	bne.n	8004cf4 <I2C_IsErrorOccurred+0xbc>
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cb6:	d01d      	beq.n	8004cf4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004cb8:	7cfb      	ldrb	r3, [r7, #19]
 8004cba:	2b20      	cmp	r3, #32
 8004cbc:	d01a      	beq.n	8004cf4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ccc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004cce:	f7fd ff13 	bl	8002af8 <HAL_GetTick>
 8004cd2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cd4:	e00e      	b.n	8004cf4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004cd6:	f7fd ff0f 	bl	8002af8 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	2b19      	cmp	r3, #25
 8004ce2:	d907      	bls.n	8004cf4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004ce4:	6a3b      	ldr	r3, [r7, #32]
 8004ce6:	f043 0320 	orr.w	r3, r3, #32
 8004cea:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004cf2:	e006      	b.n	8004d02 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	f003 0320 	and.w	r3, r3, #32
 8004cfe:	2b20      	cmp	r3, #32
 8004d00:	d1e9      	bne.n	8004cd6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	f003 0320 	and.w	r3, r3, #32
 8004d0c:	2b20      	cmp	r3, #32
 8004d0e:	d003      	beq.n	8004d18 <I2C_IsErrorOccurred+0xe0>
 8004d10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0aa      	beq.n	8004c6e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004d18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d103      	bne.n	8004d28 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2220      	movs	r2, #32
 8004d26:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	f043 0304 	orr.w	r3, r3, #4
 8004d2e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d00b      	beq.n	8004d60 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d48:	6a3b      	ldr	r3, [r7, #32]
 8004d4a:	f043 0301 	orr.w	r3, r3, #1
 8004d4e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00b      	beq.n	8004d82 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004d6a:	6a3b      	ldr	r3, [r7, #32]
 8004d6c:	f043 0308 	orr.w	r3, r3, #8
 8004d70:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d7a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00b      	beq.n	8004da4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d8c:	6a3b      	ldr	r3, [r7, #32]
 8004d8e:	f043 0302 	orr.w	r3, r3, #2
 8004d92:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004da4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d01c      	beq.n	8004de6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f7ff fe45 	bl	8004a3c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	6859      	ldr	r1, [r3, #4]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8004df4 <I2C_IsErrorOccurred+0x1bc>)
 8004dbe:	400b      	ands	r3, r1
 8004dc0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dc6:	6a3b      	ldr	r3, [r7, #32]
 8004dc8:	431a      	orrs	r2, r3
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2220      	movs	r2, #32
 8004dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004de6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3728      	adds	r7, #40	@ 0x28
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	fe00e800 	.word	0xfe00e800

08004df8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	607b      	str	r3, [r7, #4]
 8004e02:	460b      	mov	r3, r1
 8004e04:	817b      	strh	r3, [r7, #10]
 8004e06:	4613      	mov	r3, r2
 8004e08:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e0a:	897b      	ldrh	r3, [r7, #10]
 8004e0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e10:	7a7b      	ldrb	r3, [r7, #9]
 8004e12:	041b      	lsls	r3, r3, #16
 8004e14:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e18:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e1e:	6a3b      	ldr	r3, [r7, #32]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e26:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	0d5b      	lsrs	r3, r3, #21
 8004e32:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004e36:	4b08      	ldr	r3, [pc, #32]	@ (8004e58 <I2C_TransferConfig+0x60>)
 8004e38:	430b      	orrs	r3, r1
 8004e3a:	43db      	mvns	r3, r3
 8004e3c:	ea02 0103 	and.w	r1, r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e4a:	bf00      	nop
 8004e4c:	371c      	adds	r7, #28
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	03ff63ff 	.word	0x03ff63ff

08004e5c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b20      	cmp	r3, #32
 8004e70:	d138      	bne.n	8004ee4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d101      	bne.n	8004e80 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	e032      	b.n	8004ee6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2224      	movs	r2, #36	@ 0x24
 8004e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f022 0201 	bic.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004eae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	6819      	ldr	r1, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f042 0201 	orr.w	r2, r2, #1
 8004ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	e000      	b.n	8004ee6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004ee4:	2302      	movs	r3, #2
  }
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
	...

08004ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b089      	sub	sp, #36	@ 0x24
 8004ef8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	2300      	movs	r3, #0
 8004f00:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f02:	4b3e      	ldr	r3, [pc, #248]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f003 030c 	and.w	r3, r3, #12
 8004f0a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f0c:	4b3b      	ldr	r3, [pc, #236]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	f003 0303 	and.w	r3, r3, #3
 8004f14:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d005      	beq.n	8004f28 <HAL_RCC_GetSysClockFreq+0x34>
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	2b0c      	cmp	r3, #12
 8004f20:	d121      	bne.n	8004f66 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d11e      	bne.n	8004f66 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f28:	4b34      	ldr	r3, [pc, #208]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d107      	bne.n	8004f44 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f34:	4b31      	ldr	r3, [pc, #196]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f3a:	0a1b      	lsrs	r3, r3, #8
 8004f3c:	f003 030f 	and.w	r3, r3, #15
 8004f40:	61fb      	str	r3, [r7, #28]
 8004f42:	e005      	b.n	8004f50 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f44:	4b2d      	ldr	r3, [pc, #180]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	091b      	lsrs	r3, r3, #4
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f50:	4a2b      	ldr	r2, [pc, #172]	@ (8005000 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f58:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10d      	bne.n	8004f7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f64:	e00a      	b.n	8004f7c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	2b04      	cmp	r3, #4
 8004f6a:	d102      	bne.n	8004f72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f6c:	4b25      	ldr	r3, [pc, #148]	@ (8005004 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f6e:	61bb      	str	r3, [r7, #24]
 8004f70:	e004      	b.n	8004f7c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	2b08      	cmp	r3, #8
 8004f76:	d101      	bne.n	8004f7c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f78:	4b23      	ldr	r3, [pc, #140]	@ (8005008 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f7a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	2b0c      	cmp	r3, #12
 8004f80:	d134      	bne.n	8004fec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f82:	4b1e      	ldr	r3, [pc, #120]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f003 0303 	and.w	r3, r3, #3
 8004f8a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d003      	beq.n	8004f9a <HAL_RCC_GetSysClockFreq+0xa6>
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	2b03      	cmp	r3, #3
 8004f96:	d003      	beq.n	8004fa0 <HAL_RCC_GetSysClockFreq+0xac>
 8004f98:	e005      	b.n	8004fa6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8005004 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f9c:	617b      	str	r3, [r7, #20]
      break;
 8004f9e:	e005      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004fa0:	4b19      	ldr	r3, [pc, #100]	@ (8005008 <HAL_RCC_GetSysClockFreq+0x114>)
 8004fa2:	617b      	str	r3, [r7, #20]
      break;
 8004fa4:	e002      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	617b      	str	r3, [r7, #20]
      break;
 8004faa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004fac:	4b13      	ldr	r3, [pc, #76]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	091b      	lsrs	r3, r3, #4
 8004fb2:	f003 030f 	and.w	r3, r3, #15
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004fba:	4b10      	ldr	r3, [pc, #64]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	0a1b      	lsrs	r3, r3, #8
 8004fc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	fb03 f202 	mul.w	r2, r3, r2
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8004ffc <HAL_RCC_GetSysClockFreq+0x108>)
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	0e5b      	lsrs	r3, r3, #25
 8004fd8:	f003 0303 	and.w	r3, r3, #3
 8004fdc:	3301      	adds	r3, #1
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fec:	69bb      	ldr	r3, [r7, #24]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3724      	adds	r7, #36	@ 0x24
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	40021000 	.word	0x40021000
 8005000:	080098f8 	.word	0x080098f8
 8005004:	00f42400 	.word	0x00f42400
 8005008:	007a1200 	.word	0x007a1200

0800500c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800500c:	b480      	push	{r7}
 800500e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005010:	4b03      	ldr	r3, [pc, #12]	@ (8005020 <HAL_RCC_GetHCLKFreq+0x14>)
 8005012:	681b      	ldr	r3, [r3, #0]
}
 8005014:	4618      	mov	r0, r3
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	20000008 	.word	0x20000008

08005024 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005028:	f7ff fff0 	bl	800500c <HAL_RCC_GetHCLKFreq>
 800502c:	4602      	mov	r2, r0
 800502e:	4b06      	ldr	r3, [pc, #24]	@ (8005048 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	0a1b      	lsrs	r3, r3, #8
 8005034:	f003 0307 	and.w	r3, r3, #7
 8005038:	4904      	ldr	r1, [pc, #16]	@ (800504c <HAL_RCC_GetPCLK1Freq+0x28>)
 800503a:	5ccb      	ldrb	r3, [r1, r3]
 800503c:	f003 031f 	and.w	r3, r3, #31
 8005040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005044:	4618      	mov	r0, r3
 8005046:	bd80      	pop	{r7, pc}
 8005048:	40021000 	.word	0x40021000
 800504c:	080098f0 	.word	0x080098f0

08005050 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005054:	f7ff ffda 	bl	800500c <HAL_RCC_GetHCLKFreq>
 8005058:	4602      	mov	r2, r0
 800505a:	4b06      	ldr	r3, [pc, #24]	@ (8005074 <HAL_RCC_GetPCLK2Freq+0x24>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	0adb      	lsrs	r3, r3, #11
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	4904      	ldr	r1, [pc, #16]	@ (8005078 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005066:	5ccb      	ldrb	r3, [r1, r3]
 8005068:	f003 031f 	and.w	r3, r3, #31
 800506c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005070:	4618      	mov	r0, r3
 8005072:	bd80      	pop	{r7, pc}
 8005074:	40021000 	.word	0x40021000
 8005078:	080098f0 	.word	0x080098f0

0800507c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e042      	b.n	8005114 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005094:	2b00      	cmp	r3, #0
 8005096:	d106      	bne.n	80050a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f000 f83b 	bl	800511c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2224      	movs	r2, #36	@ 0x24
 80050aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f022 0201 	bic.w	r2, r2, #1
 80050bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d002      	beq.n	80050cc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 fbbc 	bl	8005844 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 f8bd 	bl	800524c <UART_SetConfig>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d101      	bne.n	80050dc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e01b      	b.n	8005114 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689a      	ldr	r2, [r3, #8]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0201 	orr.w	r2, r2, #1
 800510a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 fc3b 	bl	8005988 <UART_CheckIdleState>
 8005112:	4603      	mov	r3, r0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3708      	adds	r7, #8
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b08a      	sub	sp, #40	@ 0x28
 8005134:	af02      	add	r7, sp, #8
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	603b      	str	r3, [r7, #0]
 800513c:	4613      	mov	r3, r2
 800513e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005146:	2b20      	cmp	r3, #32
 8005148:	d17b      	bne.n	8005242 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <HAL_UART_Transmit+0x26>
 8005150:	88fb      	ldrh	r3, [r7, #6]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e074      	b.n	8005244 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2221      	movs	r2, #33	@ 0x21
 8005166:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800516a:	f7fd fcc5 	bl	8002af8 <HAL_GetTick>
 800516e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	88fa      	ldrh	r2, [r7, #6]
 8005174:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	88fa      	ldrh	r2, [r7, #6]
 800517c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005188:	d108      	bne.n	800519c <HAL_UART_Transmit+0x6c>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d104      	bne.n	800519c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005192:	2300      	movs	r3, #0
 8005194:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	61bb      	str	r3, [r7, #24]
 800519a:	e003      	b.n	80051a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051a0:	2300      	movs	r3, #0
 80051a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051a4:	e030      	b.n	8005208 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	9300      	str	r3, [sp, #0]
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	2200      	movs	r2, #0
 80051ae:	2180      	movs	r1, #128	@ 0x80
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 fc93 	bl	8005adc <UART_WaitOnFlagUntilTimeout>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d005      	beq.n	80051c8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2220      	movs	r2, #32
 80051c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e03d      	b.n	8005244 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10b      	bne.n	80051e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	881a      	ldrh	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051da:	b292      	uxth	r2, r2
 80051dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	3302      	adds	r3, #2
 80051e2:	61bb      	str	r3, [r7, #24]
 80051e4:	e007      	b.n	80051f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	781a      	ldrb	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	3301      	adds	r3, #1
 80051f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	3b01      	subs	r3, #1
 8005200:	b29a      	uxth	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800520e:	b29b      	uxth	r3, r3
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1c8      	bne.n	80051a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	2200      	movs	r2, #0
 800521c:	2140      	movs	r1, #64	@ 0x40
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 fc5c 	bl	8005adc <UART_WaitOnFlagUntilTimeout>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d005      	beq.n	8005236 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2220      	movs	r2, #32
 800522e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e006      	b.n	8005244 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2220      	movs	r2, #32
 800523a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800523e:	2300      	movs	r3, #0
 8005240:	e000      	b.n	8005244 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005242:	2302      	movs	r3, #2
  }
}
 8005244:	4618      	mov	r0, r3
 8005246:	3720      	adds	r7, #32
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800524c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005250:	b08c      	sub	sp, #48	@ 0x30
 8005252:	af00      	add	r7, sp, #0
 8005254:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005256:	2300      	movs	r3, #0
 8005258:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	431a      	orrs	r2, r3
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	431a      	orrs	r2, r3
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	69db      	ldr	r3, [r3, #28]
 8005270:	4313      	orrs	r3, r2
 8005272:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	4baa      	ldr	r3, [pc, #680]	@ (8005524 <UART_SetConfig+0x2d8>)
 800527c:	4013      	ands	r3, r2
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	6812      	ldr	r2, [r2, #0]
 8005282:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005284:	430b      	orrs	r3, r1
 8005286:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	68da      	ldr	r2, [r3, #12]
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a9f      	ldr	r2, [pc, #636]	@ (8005528 <UART_SetConfig+0x2dc>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d004      	beq.n	80052b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052b4:	4313      	orrs	r3, r2
 80052b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80052c2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	6812      	ldr	r2, [r2, #0]
 80052ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052cc:	430b      	orrs	r3, r1
 80052ce:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d6:	f023 010f 	bic.w	r1, r3, #15
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a90      	ldr	r2, [pc, #576]	@ (800552c <UART_SetConfig+0x2e0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d125      	bne.n	800533c <UART_SetConfig+0xf0>
 80052f0:	4b8f      	ldr	r3, [pc, #572]	@ (8005530 <UART_SetConfig+0x2e4>)
 80052f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f6:	f003 0303 	and.w	r3, r3, #3
 80052fa:	2b03      	cmp	r3, #3
 80052fc:	d81a      	bhi.n	8005334 <UART_SetConfig+0xe8>
 80052fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005304 <UART_SetConfig+0xb8>)
 8005300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005304:	08005315 	.word	0x08005315
 8005308:	08005325 	.word	0x08005325
 800530c:	0800531d 	.word	0x0800531d
 8005310:	0800532d 	.word	0x0800532d
 8005314:	2301      	movs	r3, #1
 8005316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800531a:	e116      	b.n	800554a <UART_SetConfig+0x2fe>
 800531c:	2302      	movs	r3, #2
 800531e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005322:	e112      	b.n	800554a <UART_SetConfig+0x2fe>
 8005324:	2304      	movs	r3, #4
 8005326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800532a:	e10e      	b.n	800554a <UART_SetConfig+0x2fe>
 800532c:	2308      	movs	r3, #8
 800532e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005332:	e10a      	b.n	800554a <UART_SetConfig+0x2fe>
 8005334:	2310      	movs	r3, #16
 8005336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800533a:	e106      	b.n	800554a <UART_SetConfig+0x2fe>
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a7c      	ldr	r2, [pc, #496]	@ (8005534 <UART_SetConfig+0x2e8>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d138      	bne.n	80053b8 <UART_SetConfig+0x16c>
 8005346:	4b7a      	ldr	r3, [pc, #488]	@ (8005530 <UART_SetConfig+0x2e4>)
 8005348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800534c:	f003 030c 	and.w	r3, r3, #12
 8005350:	2b0c      	cmp	r3, #12
 8005352:	d82d      	bhi.n	80053b0 <UART_SetConfig+0x164>
 8005354:	a201      	add	r2, pc, #4	@ (adr r2, 800535c <UART_SetConfig+0x110>)
 8005356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800535a:	bf00      	nop
 800535c:	08005391 	.word	0x08005391
 8005360:	080053b1 	.word	0x080053b1
 8005364:	080053b1 	.word	0x080053b1
 8005368:	080053b1 	.word	0x080053b1
 800536c:	080053a1 	.word	0x080053a1
 8005370:	080053b1 	.word	0x080053b1
 8005374:	080053b1 	.word	0x080053b1
 8005378:	080053b1 	.word	0x080053b1
 800537c:	08005399 	.word	0x08005399
 8005380:	080053b1 	.word	0x080053b1
 8005384:	080053b1 	.word	0x080053b1
 8005388:	080053b1 	.word	0x080053b1
 800538c:	080053a9 	.word	0x080053a9
 8005390:	2300      	movs	r3, #0
 8005392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005396:	e0d8      	b.n	800554a <UART_SetConfig+0x2fe>
 8005398:	2302      	movs	r3, #2
 800539a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800539e:	e0d4      	b.n	800554a <UART_SetConfig+0x2fe>
 80053a0:	2304      	movs	r3, #4
 80053a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053a6:	e0d0      	b.n	800554a <UART_SetConfig+0x2fe>
 80053a8:	2308      	movs	r3, #8
 80053aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ae:	e0cc      	b.n	800554a <UART_SetConfig+0x2fe>
 80053b0:	2310      	movs	r3, #16
 80053b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053b6:	e0c8      	b.n	800554a <UART_SetConfig+0x2fe>
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a5e      	ldr	r2, [pc, #376]	@ (8005538 <UART_SetConfig+0x2ec>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d125      	bne.n	800540e <UART_SetConfig+0x1c2>
 80053c2:	4b5b      	ldr	r3, [pc, #364]	@ (8005530 <UART_SetConfig+0x2e4>)
 80053c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80053cc:	2b30      	cmp	r3, #48	@ 0x30
 80053ce:	d016      	beq.n	80053fe <UART_SetConfig+0x1b2>
 80053d0:	2b30      	cmp	r3, #48	@ 0x30
 80053d2:	d818      	bhi.n	8005406 <UART_SetConfig+0x1ba>
 80053d4:	2b20      	cmp	r3, #32
 80053d6:	d00a      	beq.n	80053ee <UART_SetConfig+0x1a2>
 80053d8:	2b20      	cmp	r3, #32
 80053da:	d814      	bhi.n	8005406 <UART_SetConfig+0x1ba>
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d002      	beq.n	80053e6 <UART_SetConfig+0x19a>
 80053e0:	2b10      	cmp	r3, #16
 80053e2:	d008      	beq.n	80053f6 <UART_SetConfig+0x1aa>
 80053e4:	e00f      	b.n	8005406 <UART_SetConfig+0x1ba>
 80053e6:	2300      	movs	r3, #0
 80053e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ec:	e0ad      	b.n	800554a <UART_SetConfig+0x2fe>
 80053ee:	2302      	movs	r3, #2
 80053f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053f4:	e0a9      	b.n	800554a <UART_SetConfig+0x2fe>
 80053f6:	2304      	movs	r3, #4
 80053f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053fc:	e0a5      	b.n	800554a <UART_SetConfig+0x2fe>
 80053fe:	2308      	movs	r3, #8
 8005400:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005404:	e0a1      	b.n	800554a <UART_SetConfig+0x2fe>
 8005406:	2310      	movs	r3, #16
 8005408:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800540c:	e09d      	b.n	800554a <UART_SetConfig+0x2fe>
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a4a      	ldr	r2, [pc, #296]	@ (800553c <UART_SetConfig+0x2f0>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d125      	bne.n	8005464 <UART_SetConfig+0x218>
 8005418:	4b45      	ldr	r3, [pc, #276]	@ (8005530 <UART_SetConfig+0x2e4>)
 800541a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005422:	2bc0      	cmp	r3, #192	@ 0xc0
 8005424:	d016      	beq.n	8005454 <UART_SetConfig+0x208>
 8005426:	2bc0      	cmp	r3, #192	@ 0xc0
 8005428:	d818      	bhi.n	800545c <UART_SetConfig+0x210>
 800542a:	2b80      	cmp	r3, #128	@ 0x80
 800542c:	d00a      	beq.n	8005444 <UART_SetConfig+0x1f8>
 800542e:	2b80      	cmp	r3, #128	@ 0x80
 8005430:	d814      	bhi.n	800545c <UART_SetConfig+0x210>
 8005432:	2b00      	cmp	r3, #0
 8005434:	d002      	beq.n	800543c <UART_SetConfig+0x1f0>
 8005436:	2b40      	cmp	r3, #64	@ 0x40
 8005438:	d008      	beq.n	800544c <UART_SetConfig+0x200>
 800543a:	e00f      	b.n	800545c <UART_SetConfig+0x210>
 800543c:	2300      	movs	r3, #0
 800543e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005442:	e082      	b.n	800554a <UART_SetConfig+0x2fe>
 8005444:	2302      	movs	r3, #2
 8005446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800544a:	e07e      	b.n	800554a <UART_SetConfig+0x2fe>
 800544c:	2304      	movs	r3, #4
 800544e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005452:	e07a      	b.n	800554a <UART_SetConfig+0x2fe>
 8005454:	2308      	movs	r3, #8
 8005456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800545a:	e076      	b.n	800554a <UART_SetConfig+0x2fe>
 800545c:	2310      	movs	r3, #16
 800545e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005462:	e072      	b.n	800554a <UART_SetConfig+0x2fe>
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a35      	ldr	r2, [pc, #212]	@ (8005540 <UART_SetConfig+0x2f4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d12a      	bne.n	80054c4 <UART_SetConfig+0x278>
 800546e:	4b30      	ldr	r3, [pc, #192]	@ (8005530 <UART_SetConfig+0x2e4>)
 8005470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005474:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005478:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800547c:	d01a      	beq.n	80054b4 <UART_SetConfig+0x268>
 800547e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005482:	d81b      	bhi.n	80054bc <UART_SetConfig+0x270>
 8005484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005488:	d00c      	beq.n	80054a4 <UART_SetConfig+0x258>
 800548a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800548e:	d815      	bhi.n	80054bc <UART_SetConfig+0x270>
 8005490:	2b00      	cmp	r3, #0
 8005492:	d003      	beq.n	800549c <UART_SetConfig+0x250>
 8005494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005498:	d008      	beq.n	80054ac <UART_SetConfig+0x260>
 800549a:	e00f      	b.n	80054bc <UART_SetConfig+0x270>
 800549c:	2300      	movs	r3, #0
 800549e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054a2:	e052      	b.n	800554a <UART_SetConfig+0x2fe>
 80054a4:	2302      	movs	r3, #2
 80054a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054aa:	e04e      	b.n	800554a <UART_SetConfig+0x2fe>
 80054ac:	2304      	movs	r3, #4
 80054ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054b2:	e04a      	b.n	800554a <UART_SetConfig+0x2fe>
 80054b4:	2308      	movs	r3, #8
 80054b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ba:	e046      	b.n	800554a <UART_SetConfig+0x2fe>
 80054bc:	2310      	movs	r3, #16
 80054be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054c2:	e042      	b.n	800554a <UART_SetConfig+0x2fe>
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a17      	ldr	r2, [pc, #92]	@ (8005528 <UART_SetConfig+0x2dc>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d13a      	bne.n	8005544 <UART_SetConfig+0x2f8>
 80054ce:	4b18      	ldr	r3, [pc, #96]	@ (8005530 <UART_SetConfig+0x2e4>)
 80054d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80054d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80054dc:	d01a      	beq.n	8005514 <UART_SetConfig+0x2c8>
 80054de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80054e2:	d81b      	bhi.n	800551c <UART_SetConfig+0x2d0>
 80054e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054e8:	d00c      	beq.n	8005504 <UART_SetConfig+0x2b8>
 80054ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054ee:	d815      	bhi.n	800551c <UART_SetConfig+0x2d0>
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d003      	beq.n	80054fc <UART_SetConfig+0x2b0>
 80054f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054f8:	d008      	beq.n	800550c <UART_SetConfig+0x2c0>
 80054fa:	e00f      	b.n	800551c <UART_SetConfig+0x2d0>
 80054fc:	2300      	movs	r3, #0
 80054fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005502:	e022      	b.n	800554a <UART_SetConfig+0x2fe>
 8005504:	2302      	movs	r3, #2
 8005506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800550a:	e01e      	b.n	800554a <UART_SetConfig+0x2fe>
 800550c:	2304      	movs	r3, #4
 800550e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005512:	e01a      	b.n	800554a <UART_SetConfig+0x2fe>
 8005514:	2308      	movs	r3, #8
 8005516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800551a:	e016      	b.n	800554a <UART_SetConfig+0x2fe>
 800551c:	2310      	movs	r3, #16
 800551e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005522:	e012      	b.n	800554a <UART_SetConfig+0x2fe>
 8005524:	cfff69f3 	.word	0xcfff69f3
 8005528:	40008000 	.word	0x40008000
 800552c:	40013800 	.word	0x40013800
 8005530:	40021000 	.word	0x40021000
 8005534:	40004400 	.word	0x40004400
 8005538:	40004800 	.word	0x40004800
 800553c:	40004c00 	.word	0x40004c00
 8005540:	40005000 	.word	0x40005000
 8005544:	2310      	movs	r3, #16
 8005546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4aae      	ldr	r2, [pc, #696]	@ (8005808 <UART_SetConfig+0x5bc>)
 8005550:	4293      	cmp	r3, r2
 8005552:	f040 8097 	bne.w	8005684 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005556:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800555a:	2b08      	cmp	r3, #8
 800555c:	d823      	bhi.n	80055a6 <UART_SetConfig+0x35a>
 800555e:	a201      	add	r2, pc, #4	@ (adr r2, 8005564 <UART_SetConfig+0x318>)
 8005560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005564:	08005589 	.word	0x08005589
 8005568:	080055a7 	.word	0x080055a7
 800556c:	08005591 	.word	0x08005591
 8005570:	080055a7 	.word	0x080055a7
 8005574:	08005597 	.word	0x08005597
 8005578:	080055a7 	.word	0x080055a7
 800557c:	080055a7 	.word	0x080055a7
 8005580:	080055a7 	.word	0x080055a7
 8005584:	0800559f 	.word	0x0800559f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005588:	f7ff fd4c 	bl	8005024 <HAL_RCC_GetPCLK1Freq>
 800558c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800558e:	e010      	b.n	80055b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005590:	4b9e      	ldr	r3, [pc, #632]	@ (800580c <UART_SetConfig+0x5c0>)
 8005592:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005594:	e00d      	b.n	80055b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005596:	f7ff fcad 	bl	8004ef4 <HAL_RCC_GetSysClockFreq>
 800559a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800559c:	e009      	b.n	80055b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800559e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055a4:	e005      	b.n	80055b2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80055b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80055b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f000 8130 	beq.w	800581a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055be:	4a94      	ldr	r2, [pc, #592]	@ (8005810 <UART_SetConfig+0x5c4>)
 80055c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055c4:	461a      	mov	r2, r3
 80055c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80055cc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	4613      	mov	r3, r2
 80055d4:	005b      	lsls	r3, r3, #1
 80055d6:	4413      	add	r3, r2
 80055d8:	69ba      	ldr	r2, [r7, #24]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d305      	bcc.n	80055ea <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d903      	bls.n	80055f2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80055f0:	e113      	b.n	800581a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f4:	2200      	movs	r2, #0
 80055f6:	60bb      	str	r3, [r7, #8]
 80055f8:	60fa      	str	r2, [r7, #12]
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fe:	4a84      	ldr	r2, [pc, #528]	@ (8005810 <UART_SetConfig+0x5c4>)
 8005600:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005604:	b29b      	uxth	r3, r3
 8005606:	2200      	movs	r2, #0
 8005608:	603b      	str	r3, [r7, #0]
 800560a:	607a      	str	r2, [r7, #4]
 800560c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005610:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005614:	f7fb faf8 	bl	8000c08 <__aeabi_uldivmod>
 8005618:	4602      	mov	r2, r0
 800561a:	460b      	mov	r3, r1
 800561c:	4610      	mov	r0, r2
 800561e:	4619      	mov	r1, r3
 8005620:	f04f 0200 	mov.w	r2, #0
 8005624:	f04f 0300 	mov.w	r3, #0
 8005628:	020b      	lsls	r3, r1, #8
 800562a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800562e:	0202      	lsls	r2, r0, #8
 8005630:	6979      	ldr	r1, [r7, #20]
 8005632:	6849      	ldr	r1, [r1, #4]
 8005634:	0849      	lsrs	r1, r1, #1
 8005636:	2000      	movs	r0, #0
 8005638:	460c      	mov	r4, r1
 800563a:	4605      	mov	r5, r0
 800563c:	eb12 0804 	adds.w	r8, r2, r4
 8005640:	eb43 0905 	adc.w	r9, r3, r5
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	469a      	mov	sl, r3
 800564c:	4693      	mov	fp, r2
 800564e:	4652      	mov	r2, sl
 8005650:	465b      	mov	r3, fp
 8005652:	4640      	mov	r0, r8
 8005654:	4649      	mov	r1, r9
 8005656:	f7fb fad7 	bl	8000c08 <__aeabi_uldivmod>
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	4613      	mov	r3, r2
 8005660:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005662:	6a3b      	ldr	r3, [r7, #32]
 8005664:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005668:	d308      	bcc.n	800567c <UART_SetConfig+0x430>
 800566a:	6a3b      	ldr	r3, [r7, #32]
 800566c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005670:	d204      	bcs.n	800567c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	6a3a      	ldr	r2, [r7, #32]
 8005678:	60da      	str	r2, [r3, #12]
 800567a:	e0ce      	b.n	800581a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005682:	e0ca      	b.n	800581a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	69db      	ldr	r3, [r3, #28]
 8005688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800568c:	d166      	bne.n	800575c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800568e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005692:	2b08      	cmp	r3, #8
 8005694:	d827      	bhi.n	80056e6 <UART_SetConfig+0x49a>
 8005696:	a201      	add	r2, pc, #4	@ (adr r2, 800569c <UART_SetConfig+0x450>)
 8005698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800569c:	080056c1 	.word	0x080056c1
 80056a0:	080056c9 	.word	0x080056c9
 80056a4:	080056d1 	.word	0x080056d1
 80056a8:	080056e7 	.word	0x080056e7
 80056ac:	080056d7 	.word	0x080056d7
 80056b0:	080056e7 	.word	0x080056e7
 80056b4:	080056e7 	.word	0x080056e7
 80056b8:	080056e7 	.word	0x080056e7
 80056bc:	080056df 	.word	0x080056df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056c0:	f7ff fcb0 	bl	8005024 <HAL_RCC_GetPCLK1Freq>
 80056c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056c6:	e014      	b.n	80056f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056c8:	f7ff fcc2 	bl	8005050 <HAL_RCC_GetPCLK2Freq>
 80056cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056ce:	e010      	b.n	80056f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056d0:	4b4e      	ldr	r3, [pc, #312]	@ (800580c <UART_SetConfig+0x5c0>)
 80056d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056d4:	e00d      	b.n	80056f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056d6:	f7ff fc0d 	bl	8004ef4 <HAL_RCC_GetSysClockFreq>
 80056da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056dc:	e009      	b.n	80056f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056e4:	e005      	b.n	80056f2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80056e6:	2300      	movs	r3, #0
 80056e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80056f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f000 8090 	beq.w	800581a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fe:	4a44      	ldr	r2, [pc, #272]	@ (8005810 <UART_SetConfig+0x5c4>)
 8005700:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005704:	461a      	mov	r2, r3
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005708:	fbb3 f3f2 	udiv	r3, r3, r2
 800570c:	005a      	lsls	r2, r3, #1
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	085b      	lsrs	r3, r3, #1
 8005714:	441a      	add	r2, r3
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	fbb2 f3f3 	udiv	r3, r2, r3
 800571e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	2b0f      	cmp	r3, #15
 8005724:	d916      	bls.n	8005754 <UART_SetConfig+0x508>
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800572c:	d212      	bcs.n	8005754 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	b29b      	uxth	r3, r3
 8005732:	f023 030f 	bic.w	r3, r3, #15
 8005736:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	085b      	lsrs	r3, r3, #1
 800573c:	b29b      	uxth	r3, r3
 800573e:	f003 0307 	and.w	r3, r3, #7
 8005742:	b29a      	uxth	r2, r3
 8005744:	8bfb      	ldrh	r3, [r7, #30]
 8005746:	4313      	orrs	r3, r2
 8005748:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	8bfa      	ldrh	r2, [r7, #30]
 8005750:	60da      	str	r2, [r3, #12]
 8005752:	e062      	b.n	800581a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800575a:	e05e      	b.n	800581a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800575c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005760:	2b08      	cmp	r3, #8
 8005762:	d828      	bhi.n	80057b6 <UART_SetConfig+0x56a>
 8005764:	a201      	add	r2, pc, #4	@ (adr r2, 800576c <UART_SetConfig+0x520>)
 8005766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576a:	bf00      	nop
 800576c:	08005791 	.word	0x08005791
 8005770:	08005799 	.word	0x08005799
 8005774:	080057a1 	.word	0x080057a1
 8005778:	080057b7 	.word	0x080057b7
 800577c:	080057a7 	.word	0x080057a7
 8005780:	080057b7 	.word	0x080057b7
 8005784:	080057b7 	.word	0x080057b7
 8005788:	080057b7 	.word	0x080057b7
 800578c:	080057af 	.word	0x080057af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005790:	f7ff fc48 	bl	8005024 <HAL_RCC_GetPCLK1Freq>
 8005794:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005796:	e014      	b.n	80057c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005798:	f7ff fc5a 	bl	8005050 <HAL_RCC_GetPCLK2Freq>
 800579c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800579e:	e010      	b.n	80057c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057a0:	4b1a      	ldr	r3, [pc, #104]	@ (800580c <UART_SetConfig+0x5c0>)
 80057a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057a4:	e00d      	b.n	80057c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057a6:	f7ff fba5 	bl	8004ef4 <HAL_RCC_GetSysClockFreq>
 80057aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80057ac:	e009      	b.n	80057c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057b4:	e005      	b.n	80057c2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80057b6:	2300      	movs	r3, #0
 80057b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80057c0:	bf00      	nop
    }

    if (pclk != 0U)
 80057c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d028      	beq.n	800581a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057cc:	4a10      	ldr	r2, [pc, #64]	@ (8005810 <UART_SetConfig+0x5c4>)
 80057ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057d2:	461a      	mov	r2, r3
 80057d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	085b      	lsrs	r3, r3, #1
 80057e0:	441a      	add	r2, r3
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ea:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057ec:	6a3b      	ldr	r3, [r7, #32]
 80057ee:	2b0f      	cmp	r3, #15
 80057f0:	d910      	bls.n	8005814 <UART_SetConfig+0x5c8>
 80057f2:	6a3b      	ldr	r3, [r7, #32]
 80057f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057f8:	d20c      	bcs.n	8005814 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057fa:	6a3b      	ldr	r3, [r7, #32]
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	60da      	str	r2, [r3, #12]
 8005804:	e009      	b.n	800581a <UART_SetConfig+0x5ce>
 8005806:	bf00      	nop
 8005808:	40008000 	.word	0x40008000
 800580c:	00f42400 	.word	0x00f42400
 8005810:	08009928 	.word	0x08009928
      }
      else
      {
        ret = HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	2201      	movs	r2, #1
 800581e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2201      	movs	r2, #1
 8005826:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	2200      	movs	r2, #0
 800582e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	2200      	movs	r2, #0
 8005834:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005836:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800583a:	4618      	mov	r0, r3
 800583c:	3730      	adds	r7, #48	@ 0x30
 800583e:	46bd      	mov	sp, r7
 8005840:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005844 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005850:	f003 0308 	and.w	r3, r3, #8
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00a      	beq.n	800586e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00a      	beq.n	8005890 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	430a      	orrs	r2, r1
 800588e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005894:	f003 0302 	and.w	r3, r3, #2
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00a      	beq.n	80058b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b6:	f003 0304 	and.w	r3, r3, #4
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00a      	beq.n	80058d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	430a      	orrs	r2, r1
 80058d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d8:	f003 0310 	and.w	r3, r3, #16
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00a      	beq.n	80058f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	430a      	orrs	r2, r1
 80058f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058fa:	f003 0320 	and.w	r3, r3, #32
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	430a      	orrs	r2, r1
 8005916:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800591c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005920:	2b00      	cmp	r3, #0
 8005922:	d01a      	beq.n	800595a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	430a      	orrs	r2, r1
 8005938:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800593e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005942:	d10a      	bne.n	800595a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	430a      	orrs	r2, r1
 8005958:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800595e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00a      	beq.n	800597c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	605a      	str	r2, [r3, #4]
  }
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b098      	sub	sp, #96	@ 0x60
 800598c:	af02      	add	r7, sp, #8
 800598e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005998:	f7fd f8ae 	bl	8002af8 <HAL_GetTick>
 800599c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0308 	and.w	r3, r3, #8
 80059a8:	2b08      	cmp	r3, #8
 80059aa:	d12f      	bne.n	8005a0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059b4:	2200      	movs	r2, #0
 80059b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f88e 	bl	8005adc <UART_WaitOnFlagUntilTimeout>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d022      	beq.n	8005a0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ce:	e853 3f00 	ldrex	r3, [r3]
 80059d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059da:	653b      	str	r3, [r7, #80]	@ 0x50
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	461a      	mov	r2, r3
 80059e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80059e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059ec:	e841 2300 	strex	r3, r2, [r1]
 80059f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1e6      	bne.n	80059c6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2220      	movs	r2, #32
 80059fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e063      	b.n	8005ad4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0304 	and.w	r3, r3, #4
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	d149      	bne.n	8005aae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a1a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a1e:	9300      	str	r3, [sp, #0]
 8005a20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a22:	2200      	movs	r2, #0
 8005a24:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 f857 	bl	8005adc <UART_WaitOnFlagUntilTimeout>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d03c      	beq.n	8005aae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	e853 3f00 	ldrex	r3, [r3]
 8005a40:	623b      	str	r3, [r7, #32]
   return(result);
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	461a      	mov	r2, r3
 8005a50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a52:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a54:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a5a:	e841 2300 	strex	r3, r2, [r1]
 8005a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1e6      	bne.n	8005a34 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3308      	adds	r3, #8
 8005a6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f023 0301 	bic.w	r3, r3, #1
 8005a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	3308      	adds	r3, #8
 8005a84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a86:	61fa      	str	r2, [r7, #28]
 8005a88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8a:	69b9      	ldr	r1, [r7, #24]
 8005a8c:	69fa      	ldr	r2, [r7, #28]
 8005a8e:	e841 2300 	strex	r3, r2, [r1]
 8005a92:	617b      	str	r3, [r7, #20]
   return(result);
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e5      	bne.n	8005a66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e012      	b.n	8005ad4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2220      	movs	r2, #32
 8005aba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3758      	adds	r7, #88	@ 0x58
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	603b      	str	r3, [r7, #0]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aec:	e049      	b.n	8005b82 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005af4:	d045      	beq.n	8005b82 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005af6:	f7fc ffff 	bl	8002af8 <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d302      	bcc.n	8005b0c <UART_WaitOnFlagUntilTimeout+0x30>
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e048      	b.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d031      	beq.n	8005b82 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	f003 0308 	and.w	r3, r3, #8
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	d110      	bne.n	8005b4e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2208      	movs	r2, #8
 8005b32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f000 f838 	bl	8005baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2208      	movs	r2, #8
 8005b3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e029      	b.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	69db      	ldr	r3, [r3, #28]
 8005b54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b5c:	d111      	bne.n	8005b82 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f000 f81e 	bl	8005baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2220      	movs	r2, #32
 8005b72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e00f      	b.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	69da      	ldr	r2, [r3, #28]
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	bf0c      	ite	eq
 8005b92:	2301      	moveq	r3, #1
 8005b94:	2300      	movne	r3, #0
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	461a      	mov	r2, r3
 8005b9a:	79fb      	ldrb	r3, [r7, #7]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d0a6      	beq.n	8005aee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}

08005baa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005baa:	b480      	push	{r7}
 8005bac:	b095      	sub	sp, #84	@ 0x54
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bba:	e853 3f00 	ldrex	r3, [r3]
 8005bbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	461a      	mov	r2, r3
 8005bce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bd2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bd8:	e841 2300 	strex	r3, r2, [r1]
 8005bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1e6      	bne.n	8005bb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	3308      	adds	r3, #8
 8005bea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	e853 3f00 	ldrex	r3, [r3]
 8005bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bfa:	f023 0301 	bic.w	r3, r3, #1
 8005bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3308      	adds	r3, #8
 8005c06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c10:	e841 2300 	strex	r3, r2, [r1]
 8005c14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1e3      	bne.n	8005be4 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d118      	bne.n	8005c56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	e853 3f00 	ldrex	r3, [r3]
 8005c30:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	f023 0310 	bic.w	r3, r3, #16
 8005c38:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c42:	61bb      	str	r3, [r7, #24]
 8005c44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	6979      	ldr	r1, [r7, #20]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	613b      	str	r3, [r7, #16]
   return(result);
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1e6      	bne.n	8005c24 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2220      	movs	r2, #32
 8005c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005c6a:	bf00      	nop
 8005c6c:	3754      	adds	r7, #84	@ 0x54
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <__cvt>:
 8005c76:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c7a:	ec57 6b10 	vmov	r6, r7, d0
 8005c7e:	2f00      	cmp	r7, #0
 8005c80:	460c      	mov	r4, r1
 8005c82:	4619      	mov	r1, r3
 8005c84:	463b      	mov	r3, r7
 8005c86:	bfbb      	ittet	lt
 8005c88:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005c8c:	461f      	movlt	r7, r3
 8005c8e:	2300      	movge	r3, #0
 8005c90:	232d      	movlt	r3, #45	@ 0x2d
 8005c92:	700b      	strb	r3, [r1, #0]
 8005c94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c96:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005c9a:	4691      	mov	r9, r2
 8005c9c:	f023 0820 	bic.w	r8, r3, #32
 8005ca0:	bfbc      	itt	lt
 8005ca2:	4632      	movlt	r2, r6
 8005ca4:	4616      	movlt	r6, r2
 8005ca6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005caa:	d005      	beq.n	8005cb8 <__cvt+0x42>
 8005cac:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005cb0:	d100      	bne.n	8005cb4 <__cvt+0x3e>
 8005cb2:	3401      	adds	r4, #1
 8005cb4:	2102      	movs	r1, #2
 8005cb6:	e000      	b.n	8005cba <__cvt+0x44>
 8005cb8:	2103      	movs	r1, #3
 8005cba:	ab03      	add	r3, sp, #12
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	ab02      	add	r3, sp, #8
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	ec47 6b10 	vmov	d0, r6, r7
 8005cc6:	4653      	mov	r3, sl
 8005cc8:	4622      	mov	r2, r4
 8005cca:	f000 ff19 	bl	8006b00 <_dtoa_r>
 8005cce:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005cd2:	4605      	mov	r5, r0
 8005cd4:	d119      	bne.n	8005d0a <__cvt+0x94>
 8005cd6:	f019 0f01 	tst.w	r9, #1
 8005cda:	d00e      	beq.n	8005cfa <__cvt+0x84>
 8005cdc:	eb00 0904 	add.w	r9, r0, r4
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	4630      	mov	r0, r6
 8005ce6:	4639      	mov	r1, r7
 8005ce8:	f7fa ff1e 	bl	8000b28 <__aeabi_dcmpeq>
 8005cec:	b108      	cbz	r0, 8005cf2 <__cvt+0x7c>
 8005cee:	f8cd 900c 	str.w	r9, [sp, #12]
 8005cf2:	2230      	movs	r2, #48	@ 0x30
 8005cf4:	9b03      	ldr	r3, [sp, #12]
 8005cf6:	454b      	cmp	r3, r9
 8005cf8:	d31e      	bcc.n	8005d38 <__cvt+0xc2>
 8005cfa:	9b03      	ldr	r3, [sp, #12]
 8005cfc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005cfe:	1b5b      	subs	r3, r3, r5
 8005d00:	4628      	mov	r0, r5
 8005d02:	6013      	str	r3, [r2, #0]
 8005d04:	b004      	add	sp, #16
 8005d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d0a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d0e:	eb00 0904 	add.w	r9, r0, r4
 8005d12:	d1e5      	bne.n	8005ce0 <__cvt+0x6a>
 8005d14:	7803      	ldrb	r3, [r0, #0]
 8005d16:	2b30      	cmp	r3, #48	@ 0x30
 8005d18:	d10a      	bne.n	8005d30 <__cvt+0xba>
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	4630      	mov	r0, r6
 8005d20:	4639      	mov	r1, r7
 8005d22:	f7fa ff01 	bl	8000b28 <__aeabi_dcmpeq>
 8005d26:	b918      	cbnz	r0, 8005d30 <__cvt+0xba>
 8005d28:	f1c4 0401 	rsb	r4, r4, #1
 8005d2c:	f8ca 4000 	str.w	r4, [sl]
 8005d30:	f8da 3000 	ldr.w	r3, [sl]
 8005d34:	4499      	add	r9, r3
 8005d36:	e7d3      	b.n	8005ce0 <__cvt+0x6a>
 8005d38:	1c59      	adds	r1, r3, #1
 8005d3a:	9103      	str	r1, [sp, #12]
 8005d3c:	701a      	strb	r2, [r3, #0]
 8005d3e:	e7d9      	b.n	8005cf4 <__cvt+0x7e>

08005d40 <__exponent>:
 8005d40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d42:	2900      	cmp	r1, #0
 8005d44:	bfba      	itte	lt
 8005d46:	4249      	neglt	r1, r1
 8005d48:	232d      	movlt	r3, #45	@ 0x2d
 8005d4a:	232b      	movge	r3, #43	@ 0x2b
 8005d4c:	2909      	cmp	r1, #9
 8005d4e:	7002      	strb	r2, [r0, #0]
 8005d50:	7043      	strb	r3, [r0, #1]
 8005d52:	dd29      	ble.n	8005da8 <__exponent+0x68>
 8005d54:	f10d 0307 	add.w	r3, sp, #7
 8005d58:	461d      	mov	r5, r3
 8005d5a:	270a      	movs	r7, #10
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	fbb1 f6f7 	udiv	r6, r1, r7
 8005d62:	fb07 1416 	mls	r4, r7, r6, r1
 8005d66:	3430      	adds	r4, #48	@ 0x30
 8005d68:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005d6c:	460c      	mov	r4, r1
 8005d6e:	2c63      	cmp	r4, #99	@ 0x63
 8005d70:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d74:	4631      	mov	r1, r6
 8005d76:	dcf1      	bgt.n	8005d5c <__exponent+0x1c>
 8005d78:	3130      	adds	r1, #48	@ 0x30
 8005d7a:	1e94      	subs	r4, r2, #2
 8005d7c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d80:	1c41      	adds	r1, r0, #1
 8005d82:	4623      	mov	r3, r4
 8005d84:	42ab      	cmp	r3, r5
 8005d86:	d30a      	bcc.n	8005d9e <__exponent+0x5e>
 8005d88:	f10d 0309 	add.w	r3, sp, #9
 8005d8c:	1a9b      	subs	r3, r3, r2
 8005d8e:	42ac      	cmp	r4, r5
 8005d90:	bf88      	it	hi
 8005d92:	2300      	movhi	r3, #0
 8005d94:	3302      	adds	r3, #2
 8005d96:	4403      	add	r3, r0
 8005d98:	1a18      	subs	r0, r3, r0
 8005d9a:	b003      	add	sp, #12
 8005d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d9e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005da2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005da6:	e7ed      	b.n	8005d84 <__exponent+0x44>
 8005da8:	2330      	movs	r3, #48	@ 0x30
 8005daa:	3130      	adds	r1, #48	@ 0x30
 8005dac:	7083      	strb	r3, [r0, #2]
 8005dae:	70c1      	strb	r1, [r0, #3]
 8005db0:	1d03      	adds	r3, r0, #4
 8005db2:	e7f1      	b.n	8005d98 <__exponent+0x58>

08005db4 <_printf_float>:
 8005db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db8:	b08d      	sub	sp, #52	@ 0x34
 8005dba:	460c      	mov	r4, r1
 8005dbc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005dc0:	4616      	mov	r6, r2
 8005dc2:	461f      	mov	r7, r3
 8005dc4:	4605      	mov	r5, r0
 8005dc6:	f000 fd6f 	bl	80068a8 <_localeconv_r>
 8005dca:	6803      	ldr	r3, [r0, #0]
 8005dcc:	9304      	str	r3, [sp, #16]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7fa fa7e 	bl	80002d0 <strlen>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dd8:	f8d8 3000 	ldr.w	r3, [r8]
 8005ddc:	9005      	str	r0, [sp, #20]
 8005dde:	3307      	adds	r3, #7
 8005de0:	f023 0307 	bic.w	r3, r3, #7
 8005de4:	f103 0208 	add.w	r2, r3, #8
 8005de8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005dec:	f8d4 b000 	ldr.w	fp, [r4]
 8005df0:	f8c8 2000 	str.w	r2, [r8]
 8005df4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005df8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005dfc:	9307      	str	r3, [sp, #28]
 8005dfe:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005e06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e0a:	4b9c      	ldr	r3, [pc, #624]	@ (800607c <_printf_float+0x2c8>)
 8005e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e10:	f7fa febc 	bl	8000b8c <__aeabi_dcmpun>
 8005e14:	bb70      	cbnz	r0, 8005e74 <_printf_float+0xc0>
 8005e16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e1a:	4b98      	ldr	r3, [pc, #608]	@ (800607c <_printf_float+0x2c8>)
 8005e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e20:	f7fa fe96 	bl	8000b50 <__aeabi_dcmple>
 8005e24:	bb30      	cbnz	r0, 8005e74 <_printf_float+0xc0>
 8005e26:	2200      	movs	r2, #0
 8005e28:	2300      	movs	r3, #0
 8005e2a:	4640      	mov	r0, r8
 8005e2c:	4649      	mov	r1, r9
 8005e2e:	f7fa fe85 	bl	8000b3c <__aeabi_dcmplt>
 8005e32:	b110      	cbz	r0, 8005e3a <_printf_float+0x86>
 8005e34:	232d      	movs	r3, #45	@ 0x2d
 8005e36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e3a:	4a91      	ldr	r2, [pc, #580]	@ (8006080 <_printf_float+0x2cc>)
 8005e3c:	4b91      	ldr	r3, [pc, #580]	@ (8006084 <_printf_float+0x2d0>)
 8005e3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e42:	bf8c      	ite	hi
 8005e44:	4690      	movhi	r8, r2
 8005e46:	4698      	movls	r8, r3
 8005e48:	2303      	movs	r3, #3
 8005e4a:	6123      	str	r3, [r4, #16]
 8005e4c:	f02b 0304 	bic.w	r3, fp, #4
 8005e50:	6023      	str	r3, [r4, #0]
 8005e52:	f04f 0900 	mov.w	r9, #0
 8005e56:	9700      	str	r7, [sp, #0]
 8005e58:	4633      	mov	r3, r6
 8005e5a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005e5c:	4621      	mov	r1, r4
 8005e5e:	4628      	mov	r0, r5
 8005e60:	f000 f9d2 	bl	8006208 <_printf_common>
 8005e64:	3001      	adds	r0, #1
 8005e66:	f040 808d 	bne.w	8005f84 <_printf_float+0x1d0>
 8005e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e6e:	b00d      	add	sp, #52	@ 0x34
 8005e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e74:	4642      	mov	r2, r8
 8005e76:	464b      	mov	r3, r9
 8005e78:	4640      	mov	r0, r8
 8005e7a:	4649      	mov	r1, r9
 8005e7c:	f7fa fe86 	bl	8000b8c <__aeabi_dcmpun>
 8005e80:	b140      	cbz	r0, 8005e94 <_printf_float+0xe0>
 8005e82:	464b      	mov	r3, r9
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	bfbc      	itt	lt
 8005e88:	232d      	movlt	r3, #45	@ 0x2d
 8005e8a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005e8e:	4a7e      	ldr	r2, [pc, #504]	@ (8006088 <_printf_float+0x2d4>)
 8005e90:	4b7e      	ldr	r3, [pc, #504]	@ (800608c <_printf_float+0x2d8>)
 8005e92:	e7d4      	b.n	8005e3e <_printf_float+0x8a>
 8005e94:	6863      	ldr	r3, [r4, #4]
 8005e96:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005e9a:	9206      	str	r2, [sp, #24]
 8005e9c:	1c5a      	adds	r2, r3, #1
 8005e9e:	d13b      	bne.n	8005f18 <_printf_float+0x164>
 8005ea0:	2306      	movs	r3, #6
 8005ea2:	6063      	str	r3, [r4, #4]
 8005ea4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	6022      	str	r2, [r4, #0]
 8005eac:	9303      	str	r3, [sp, #12]
 8005eae:	ab0a      	add	r3, sp, #40	@ 0x28
 8005eb0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005eb4:	ab09      	add	r3, sp, #36	@ 0x24
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	6861      	ldr	r1, [r4, #4]
 8005eba:	ec49 8b10 	vmov	d0, r8, r9
 8005ebe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005ec2:	4628      	mov	r0, r5
 8005ec4:	f7ff fed7 	bl	8005c76 <__cvt>
 8005ec8:	9b06      	ldr	r3, [sp, #24]
 8005eca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ecc:	2b47      	cmp	r3, #71	@ 0x47
 8005ece:	4680      	mov	r8, r0
 8005ed0:	d129      	bne.n	8005f26 <_printf_float+0x172>
 8005ed2:	1cc8      	adds	r0, r1, #3
 8005ed4:	db02      	blt.n	8005edc <_printf_float+0x128>
 8005ed6:	6863      	ldr	r3, [r4, #4]
 8005ed8:	4299      	cmp	r1, r3
 8005eda:	dd41      	ble.n	8005f60 <_printf_float+0x1ac>
 8005edc:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ee0:	fa5f fa8a 	uxtb.w	sl, sl
 8005ee4:	3901      	subs	r1, #1
 8005ee6:	4652      	mov	r2, sl
 8005ee8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005eec:	9109      	str	r1, [sp, #36]	@ 0x24
 8005eee:	f7ff ff27 	bl	8005d40 <__exponent>
 8005ef2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ef4:	1813      	adds	r3, r2, r0
 8005ef6:	2a01      	cmp	r2, #1
 8005ef8:	4681      	mov	r9, r0
 8005efa:	6123      	str	r3, [r4, #16]
 8005efc:	dc02      	bgt.n	8005f04 <_printf_float+0x150>
 8005efe:	6822      	ldr	r2, [r4, #0]
 8005f00:	07d2      	lsls	r2, r2, #31
 8005f02:	d501      	bpl.n	8005f08 <_printf_float+0x154>
 8005f04:	3301      	adds	r3, #1
 8005f06:	6123      	str	r3, [r4, #16]
 8005f08:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d0a2      	beq.n	8005e56 <_printf_float+0xa2>
 8005f10:	232d      	movs	r3, #45	@ 0x2d
 8005f12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f16:	e79e      	b.n	8005e56 <_printf_float+0xa2>
 8005f18:	9a06      	ldr	r2, [sp, #24]
 8005f1a:	2a47      	cmp	r2, #71	@ 0x47
 8005f1c:	d1c2      	bne.n	8005ea4 <_printf_float+0xf0>
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1c0      	bne.n	8005ea4 <_printf_float+0xf0>
 8005f22:	2301      	movs	r3, #1
 8005f24:	e7bd      	b.n	8005ea2 <_printf_float+0xee>
 8005f26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f2a:	d9db      	bls.n	8005ee4 <_printf_float+0x130>
 8005f2c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005f30:	d118      	bne.n	8005f64 <_printf_float+0x1b0>
 8005f32:	2900      	cmp	r1, #0
 8005f34:	6863      	ldr	r3, [r4, #4]
 8005f36:	dd0b      	ble.n	8005f50 <_printf_float+0x19c>
 8005f38:	6121      	str	r1, [r4, #16]
 8005f3a:	b913      	cbnz	r3, 8005f42 <_printf_float+0x18e>
 8005f3c:	6822      	ldr	r2, [r4, #0]
 8005f3e:	07d0      	lsls	r0, r2, #31
 8005f40:	d502      	bpl.n	8005f48 <_printf_float+0x194>
 8005f42:	3301      	adds	r3, #1
 8005f44:	440b      	add	r3, r1
 8005f46:	6123      	str	r3, [r4, #16]
 8005f48:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005f4a:	f04f 0900 	mov.w	r9, #0
 8005f4e:	e7db      	b.n	8005f08 <_printf_float+0x154>
 8005f50:	b913      	cbnz	r3, 8005f58 <_printf_float+0x1a4>
 8005f52:	6822      	ldr	r2, [r4, #0]
 8005f54:	07d2      	lsls	r2, r2, #31
 8005f56:	d501      	bpl.n	8005f5c <_printf_float+0x1a8>
 8005f58:	3302      	adds	r3, #2
 8005f5a:	e7f4      	b.n	8005f46 <_printf_float+0x192>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e7f2      	b.n	8005f46 <_printf_float+0x192>
 8005f60:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005f64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f66:	4299      	cmp	r1, r3
 8005f68:	db05      	blt.n	8005f76 <_printf_float+0x1c2>
 8005f6a:	6823      	ldr	r3, [r4, #0]
 8005f6c:	6121      	str	r1, [r4, #16]
 8005f6e:	07d8      	lsls	r0, r3, #31
 8005f70:	d5ea      	bpl.n	8005f48 <_printf_float+0x194>
 8005f72:	1c4b      	adds	r3, r1, #1
 8005f74:	e7e7      	b.n	8005f46 <_printf_float+0x192>
 8005f76:	2900      	cmp	r1, #0
 8005f78:	bfd4      	ite	le
 8005f7a:	f1c1 0202 	rsble	r2, r1, #2
 8005f7e:	2201      	movgt	r2, #1
 8005f80:	4413      	add	r3, r2
 8005f82:	e7e0      	b.n	8005f46 <_printf_float+0x192>
 8005f84:	6823      	ldr	r3, [r4, #0]
 8005f86:	055a      	lsls	r2, r3, #21
 8005f88:	d407      	bmi.n	8005f9a <_printf_float+0x1e6>
 8005f8a:	6923      	ldr	r3, [r4, #16]
 8005f8c:	4642      	mov	r2, r8
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	d12b      	bne.n	8005ff0 <_printf_float+0x23c>
 8005f98:	e767      	b.n	8005e6a <_printf_float+0xb6>
 8005f9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f9e:	f240 80dd 	bls.w	800615c <_printf_float+0x3a8>
 8005fa2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	2300      	movs	r3, #0
 8005faa:	f7fa fdbd 	bl	8000b28 <__aeabi_dcmpeq>
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	d033      	beq.n	800601a <_printf_float+0x266>
 8005fb2:	4a37      	ldr	r2, [pc, #220]	@ (8006090 <_printf_float+0x2dc>)
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	4631      	mov	r1, r6
 8005fb8:	4628      	mov	r0, r5
 8005fba:	47b8      	blx	r7
 8005fbc:	3001      	adds	r0, #1
 8005fbe:	f43f af54 	beq.w	8005e6a <_printf_float+0xb6>
 8005fc2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005fc6:	4543      	cmp	r3, r8
 8005fc8:	db02      	blt.n	8005fd0 <_printf_float+0x21c>
 8005fca:	6823      	ldr	r3, [r4, #0]
 8005fcc:	07d8      	lsls	r0, r3, #31
 8005fce:	d50f      	bpl.n	8005ff0 <_printf_float+0x23c>
 8005fd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fd4:	4631      	mov	r1, r6
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	47b8      	blx	r7
 8005fda:	3001      	adds	r0, #1
 8005fdc:	f43f af45 	beq.w	8005e6a <_printf_float+0xb6>
 8005fe0:	f04f 0900 	mov.w	r9, #0
 8005fe4:	f108 38ff 	add.w	r8, r8, #4294967295
 8005fe8:	f104 0a1a 	add.w	sl, r4, #26
 8005fec:	45c8      	cmp	r8, r9
 8005fee:	dc09      	bgt.n	8006004 <_printf_float+0x250>
 8005ff0:	6823      	ldr	r3, [r4, #0]
 8005ff2:	079b      	lsls	r3, r3, #30
 8005ff4:	f100 8103 	bmi.w	80061fe <_printf_float+0x44a>
 8005ff8:	68e0      	ldr	r0, [r4, #12]
 8005ffa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ffc:	4298      	cmp	r0, r3
 8005ffe:	bfb8      	it	lt
 8006000:	4618      	movlt	r0, r3
 8006002:	e734      	b.n	8005e6e <_printf_float+0xba>
 8006004:	2301      	movs	r3, #1
 8006006:	4652      	mov	r2, sl
 8006008:	4631      	mov	r1, r6
 800600a:	4628      	mov	r0, r5
 800600c:	47b8      	blx	r7
 800600e:	3001      	adds	r0, #1
 8006010:	f43f af2b 	beq.w	8005e6a <_printf_float+0xb6>
 8006014:	f109 0901 	add.w	r9, r9, #1
 8006018:	e7e8      	b.n	8005fec <_printf_float+0x238>
 800601a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800601c:	2b00      	cmp	r3, #0
 800601e:	dc39      	bgt.n	8006094 <_printf_float+0x2e0>
 8006020:	4a1b      	ldr	r2, [pc, #108]	@ (8006090 <_printf_float+0x2dc>)
 8006022:	2301      	movs	r3, #1
 8006024:	4631      	mov	r1, r6
 8006026:	4628      	mov	r0, r5
 8006028:	47b8      	blx	r7
 800602a:	3001      	adds	r0, #1
 800602c:	f43f af1d 	beq.w	8005e6a <_printf_float+0xb6>
 8006030:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006034:	ea59 0303 	orrs.w	r3, r9, r3
 8006038:	d102      	bne.n	8006040 <_printf_float+0x28c>
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	07d9      	lsls	r1, r3, #31
 800603e:	d5d7      	bpl.n	8005ff0 <_printf_float+0x23c>
 8006040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006044:	4631      	mov	r1, r6
 8006046:	4628      	mov	r0, r5
 8006048:	47b8      	blx	r7
 800604a:	3001      	adds	r0, #1
 800604c:	f43f af0d 	beq.w	8005e6a <_printf_float+0xb6>
 8006050:	f04f 0a00 	mov.w	sl, #0
 8006054:	f104 0b1a 	add.w	fp, r4, #26
 8006058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800605a:	425b      	negs	r3, r3
 800605c:	4553      	cmp	r3, sl
 800605e:	dc01      	bgt.n	8006064 <_printf_float+0x2b0>
 8006060:	464b      	mov	r3, r9
 8006062:	e793      	b.n	8005f8c <_printf_float+0x1d8>
 8006064:	2301      	movs	r3, #1
 8006066:	465a      	mov	r2, fp
 8006068:	4631      	mov	r1, r6
 800606a:	4628      	mov	r0, r5
 800606c:	47b8      	blx	r7
 800606e:	3001      	adds	r0, #1
 8006070:	f43f aefb 	beq.w	8005e6a <_printf_float+0xb6>
 8006074:	f10a 0a01 	add.w	sl, sl, #1
 8006078:	e7ee      	b.n	8006058 <_printf_float+0x2a4>
 800607a:	bf00      	nop
 800607c:	7fefffff 	.word	0x7fefffff
 8006080:	08009944 	.word	0x08009944
 8006084:	08009940 	.word	0x08009940
 8006088:	0800994c 	.word	0x0800994c
 800608c:	08009948 	.word	0x08009948
 8006090:	08009950 	.word	0x08009950
 8006094:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006096:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800609a:	4553      	cmp	r3, sl
 800609c:	bfa8      	it	ge
 800609e:	4653      	movge	r3, sl
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	4699      	mov	r9, r3
 80060a4:	dc36      	bgt.n	8006114 <_printf_float+0x360>
 80060a6:	f04f 0b00 	mov.w	fp, #0
 80060aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060ae:	f104 021a 	add.w	r2, r4, #26
 80060b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80060b4:	9306      	str	r3, [sp, #24]
 80060b6:	eba3 0309 	sub.w	r3, r3, r9
 80060ba:	455b      	cmp	r3, fp
 80060bc:	dc31      	bgt.n	8006122 <_printf_float+0x36e>
 80060be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060c0:	459a      	cmp	sl, r3
 80060c2:	dc3a      	bgt.n	800613a <_printf_float+0x386>
 80060c4:	6823      	ldr	r3, [r4, #0]
 80060c6:	07da      	lsls	r2, r3, #31
 80060c8:	d437      	bmi.n	800613a <_printf_float+0x386>
 80060ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060cc:	ebaa 0903 	sub.w	r9, sl, r3
 80060d0:	9b06      	ldr	r3, [sp, #24]
 80060d2:	ebaa 0303 	sub.w	r3, sl, r3
 80060d6:	4599      	cmp	r9, r3
 80060d8:	bfa8      	it	ge
 80060da:	4699      	movge	r9, r3
 80060dc:	f1b9 0f00 	cmp.w	r9, #0
 80060e0:	dc33      	bgt.n	800614a <_printf_float+0x396>
 80060e2:	f04f 0800 	mov.w	r8, #0
 80060e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060ea:	f104 0b1a 	add.w	fp, r4, #26
 80060ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f0:	ebaa 0303 	sub.w	r3, sl, r3
 80060f4:	eba3 0309 	sub.w	r3, r3, r9
 80060f8:	4543      	cmp	r3, r8
 80060fa:	f77f af79 	ble.w	8005ff0 <_printf_float+0x23c>
 80060fe:	2301      	movs	r3, #1
 8006100:	465a      	mov	r2, fp
 8006102:	4631      	mov	r1, r6
 8006104:	4628      	mov	r0, r5
 8006106:	47b8      	blx	r7
 8006108:	3001      	adds	r0, #1
 800610a:	f43f aeae 	beq.w	8005e6a <_printf_float+0xb6>
 800610e:	f108 0801 	add.w	r8, r8, #1
 8006112:	e7ec      	b.n	80060ee <_printf_float+0x33a>
 8006114:	4642      	mov	r2, r8
 8006116:	4631      	mov	r1, r6
 8006118:	4628      	mov	r0, r5
 800611a:	47b8      	blx	r7
 800611c:	3001      	adds	r0, #1
 800611e:	d1c2      	bne.n	80060a6 <_printf_float+0x2f2>
 8006120:	e6a3      	b.n	8005e6a <_printf_float+0xb6>
 8006122:	2301      	movs	r3, #1
 8006124:	4631      	mov	r1, r6
 8006126:	4628      	mov	r0, r5
 8006128:	9206      	str	r2, [sp, #24]
 800612a:	47b8      	blx	r7
 800612c:	3001      	adds	r0, #1
 800612e:	f43f ae9c 	beq.w	8005e6a <_printf_float+0xb6>
 8006132:	9a06      	ldr	r2, [sp, #24]
 8006134:	f10b 0b01 	add.w	fp, fp, #1
 8006138:	e7bb      	b.n	80060b2 <_printf_float+0x2fe>
 800613a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800613e:	4631      	mov	r1, r6
 8006140:	4628      	mov	r0, r5
 8006142:	47b8      	blx	r7
 8006144:	3001      	adds	r0, #1
 8006146:	d1c0      	bne.n	80060ca <_printf_float+0x316>
 8006148:	e68f      	b.n	8005e6a <_printf_float+0xb6>
 800614a:	9a06      	ldr	r2, [sp, #24]
 800614c:	464b      	mov	r3, r9
 800614e:	4442      	add	r2, r8
 8006150:	4631      	mov	r1, r6
 8006152:	4628      	mov	r0, r5
 8006154:	47b8      	blx	r7
 8006156:	3001      	adds	r0, #1
 8006158:	d1c3      	bne.n	80060e2 <_printf_float+0x32e>
 800615a:	e686      	b.n	8005e6a <_printf_float+0xb6>
 800615c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006160:	f1ba 0f01 	cmp.w	sl, #1
 8006164:	dc01      	bgt.n	800616a <_printf_float+0x3b6>
 8006166:	07db      	lsls	r3, r3, #31
 8006168:	d536      	bpl.n	80061d8 <_printf_float+0x424>
 800616a:	2301      	movs	r3, #1
 800616c:	4642      	mov	r2, r8
 800616e:	4631      	mov	r1, r6
 8006170:	4628      	mov	r0, r5
 8006172:	47b8      	blx	r7
 8006174:	3001      	adds	r0, #1
 8006176:	f43f ae78 	beq.w	8005e6a <_printf_float+0xb6>
 800617a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800617e:	4631      	mov	r1, r6
 8006180:	4628      	mov	r0, r5
 8006182:	47b8      	blx	r7
 8006184:	3001      	adds	r0, #1
 8006186:	f43f ae70 	beq.w	8005e6a <_printf_float+0xb6>
 800618a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800618e:	2200      	movs	r2, #0
 8006190:	2300      	movs	r3, #0
 8006192:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006196:	f7fa fcc7 	bl	8000b28 <__aeabi_dcmpeq>
 800619a:	b9c0      	cbnz	r0, 80061ce <_printf_float+0x41a>
 800619c:	4653      	mov	r3, sl
 800619e:	f108 0201 	add.w	r2, r8, #1
 80061a2:	4631      	mov	r1, r6
 80061a4:	4628      	mov	r0, r5
 80061a6:	47b8      	blx	r7
 80061a8:	3001      	adds	r0, #1
 80061aa:	d10c      	bne.n	80061c6 <_printf_float+0x412>
 80061ac:	e65d      	b.n	8005e6a <_printf_float+0xb6>
 80061ae:	2301      	movs	r3, #1
 80061b0:	465a      	mov	r2, fp
 80061b2:	4631      	mov	r1, r6
 80061b4:	4628      	mov	r0, r5
 80061b6:	47b8      	blx	r7
 80061b8:	3001      	adds	r0, #1
 80061ba:	f43f ae56 	beq.w	8005e6a <_printf_float+0xb6>
 80061be:	f108 0801 	add.w	r8, r8, #1
 80061c2:	45d0      	cmp	r8, sl
 80061c4:	dbf3      	blt.n	80061ae <_printf_float+0x3fa>
 80061c6:	464b      	mov	r3, r9
 80061c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80061cc:	e6df      	b.n	8005f8e <_printf_float+0x1da>
 80061ce:	f04f 0800 	mov.w	r8, #0
 80061d2:	f104 0b1a 	add.w	fp, r4, #26
 80061d6:	e7f4      	b.n	80061c2 <_printf_float+0x40e>
 80061d8:	2301      	movs	r3, #1
 80061da:	4642      	mov	r2, r8
 80061dc:	e7e1      	b.n	80061a2 <_printf_float+0x3ee>
 80061de:	2301      	movs	r3, #1
 80061e0:	464a      	mov	r2, r9
 80061e2:	4631      	mov	r1, r6
 80061e4:	4628      	mov	r0, r5
 80061e6:	47b8      	blx	r7
 80061e8:	3001      	adds	r0, #1
 80061ea:	f43f ae3e 	beq.w	8005e6a <_printf_float+0xb6>
 80061ee:	f108 0801 	add.w	r8, r8, #1
 80061f2:	68e3      	ldr	r3, [r4, #12]
 80061f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061f6:	1a5b      	subs	r3, r3, r1
 80061f8:	4543      	cmp	r3, r8
 80061fa:	dcf0      	bgt.n	80061de <_printf_float+0x42a>
 80061fc:	e6fc      	b.n	8005ff8 <_printf_float+0x244>
 80061fe:	f04f 0800 	mov.w	r8, #0
 8006202:	f104 0919 	add.w	r9, r4, #25
 8006206:	e7f4      	b.n	80061f2 <_printf_float+0x43e>

08006208 <_printf_common>:
 8006208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800620c:	4616      	mov	r6, r2
 800620e:	4698      	mov	r8, r3
 8006210:	688a      	ldr	r2, [r1, #8]
 8006212:	690b      	ldr	r3, [r1, #16]
 8006214:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006218:	4293      	cmp	r3, r2
 800621a:	bfb8      	it	lt
 800621c:	4613      	movlt	r3, r2
 800621e:	6033      	str	r3, [r6, #0]
 8006220:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006224:	4607      	mov	r7, r0
 8006226:	460c      	mov	r4, r1
 8006228:	b10a      	cbz	r2, 800622e <_printf_common+0x26>
 800622a:	3301      	adds	r3, #1
 800622c:	6033      	str	r3, [r6, #0]
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	0699      	lsls	r1, r3, #26
 8006232:	bf42      	ittt	mi
 8006234:	6833      	ldrmi	r3, [r6, #0]
 8006236:	3302      	addmi	r3, #2
 8006238:	6033      	strmi	r3, [r6, #0]
 800623a:	6825      	ldr	r5, [r4, #0]
 800623c:	f015 0506 	ands.w	r5, r5, #6
 8006240:	d106      	bne.n	8006250 <_printf_common+0x48>
 8006242:	f104 0a19 	add.w	sl, r4, #25
 8006246:	68e3      	ldr	r3, [r4, #12]
 8006248:	6832      	ldr	r2, [r6, #0]
 800624a:	1a9b      	subs	r3, r3, r2
 800624c:	42ab      	cmp	r3, r5
 800624e:	dc26      	bgt.n	800629e <_printf_common+0x96>
 8006250:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006254:	6822      	ldr	r2, [r4, #0]
 8006256:	3b00      	subs	r3, #0
 8006258:	bf18      	it	ne
 800625a:	2301      	movne	r3, #1
 800625c:	0692      	lsls	r2, r2, #26
 800625e:	d42b      	bmi.n	80062b8 <_printf_common+0xb0>
 8006260:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006264:	4641      	mov	r1, r8
 8006266:	4638      	mov	r0, r7
 8006268:	47c8      	blx	r9
 800626a:	3001      	adds	r0, #1
 800626c:	d01e      	beq.n	80062ac <_printf_common+0xa4>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	6922      	ldr	r2, [r4, #16]
 8006272:	f003 0306 	and.w	r3, r3, #6
 8006276:	2b04      	cmp	r3, #4
 8006278:	bf02      	ittt	eq
 800627a:	68e5      	ldreq	r5, [r4, #12]
 800627c:	6833      	ldreq	r3, [r6, #0]
 800627e:	1aed      	subeq	r5, r5, r3
 8006280:	68a3      	ldr	r3, [r4, #8]
 8006282:	bf0c      	ite	eq
 8006284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006288:	2500      	movne	r5, #0
 800628a:	4293      	cmp	r3, r2
 800628c:	bfc4      	itt	gt
 800628e:	1a9b      	subgt	r3, r3, r2
 8006290:	18ed      	addgt	r5, r5, r3
 8006292:	2600      	movs	r6, #0
 8006294:	341a      	adds	r4, #26
 8006296:	42b5      	cmp	r5, r6
 8006298:	d11a      	bne.n	80062d0 <_printf_common+0xc8>
 800629a:	2000      	movs	r0, #0
 800629c:	e008      	b.n	80062b0 <_printf_common+0xa8>
 800629e:	2301      	movs	r3, #1
 80062a0:	4652      	mov	r2, sl
 80062a2:	4641      	mov	r1, r8
 80062a4:	4638      	mov	r0, r7
 80062a6:	47c8      	blx	r9
 80062a8:	3001      	adds	r0, #1
 80062aa:	d103      	bne.n	80062b4 <_printf_common+0xac>
 80062ac:	f04f 30ff 	mov.w	r0, #4294967295
 80062b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b4:	3501      	adds	r5, #1
 80062b6:	e7c6      	b.n	8006246 <_printf_common+0x3e>
 80062b8:	18e1      	adds	r1, r4, r3
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	2030      	movs	r0, #48	@ 0x30
 80062be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062c2:	4422      	add	r2, r4
 80062c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062cc:	3302      	adds	r3, #2
 80062ce:	e7c7      	b.n	8006260 <_printf_common+0x58>
 80062d0:	2301      	movs	r3, #1
 80062d2:	4622      	mov	r2, r4
 80062d4:	4641      	mov	r1, r8
 80062d6:	4638      	mov	r0, r7
 80062d8:	47c8      	blx	r9
 80062da:	3001      	adds	r0, #1
 80062dc:	d0e6      	beq.n	80062ac <_printf_common+0xa4>
 80062de:	3601      	adds	r6, #1
 80062e0:	e7d9      	b.n	8006296 <_printf_common+0x8e>
	...

080062e4 <_printf_i>:
 80062e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062e8:	7e0f      	ldrb	r7, [r1, #24]
 80062ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062ec:	2f78      	cmp	r7, #120	@ 0x78
 80062ee:	4691      	mov	r9, r2
 80062f0:	4680      	mov	r8, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	469a      	mov	sl, r3
 80062f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062fa:	d807      	bhi.n	800630c <_printf_i+0x28>
 80062fc:	2f62      	cmp	r7, #98	@ 0x62
 80062fe:	d80a      	bhi.n	8006316 <_printf_i+0x32>
 8006300:	2f00      	cmp	r7, #0
 8006302:	f000 80d1 	beq.w	80064a8 <_printf_i+0x1c4>
 8006306:	2f58      	cmp	r7, #88	@ 0x58
 8006308:	f000 80b8 	beq.w	800647c <_printf_i+0x198>
 800630c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006310:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006314:	e03a      	b.n	800638c <_printf_i+0xa8>
 8006316:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800631a:	2b15      	cmp	r3, #21
 800631c:	d8f6      	bhi.n	800630c <_printf_i+0x28>
 800631e:	a101      	add	r1, pc, #4	@ (adr r1, 8006324 <_printf_i+0x40>)
 8006320:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006324:	0800637d 	.word	0x0800637d
 8006328:	08006391 	.word	0x08006391
 800632c:	0800630d 	.word	0x0800630d
 8006330:	0800630d 	.word	0x0800630d
 8006334:	0800630d 	.word	0x0800630d
 8006338:	0800630d 	.word	0x0800630d
 800633c:	08006391 	.word	0x08006391
 8006340:	0800630d 	.word	0x0800630d
 8006344:	0800630d 	.word	0x0800630d
 8006348:	0800630d 	.word	0x0800630d
 800634c:	0800630d 	.word	0x0800630d
 8006350:	0800648f 	.word	0x0800648f
 8006354:	080063bb 	.word	0x080063bb
 8006358:	08006449 	.word	0x08006449
 800635c:	0800630d 	.word	0x0800630d
 8006360:	0800630d 	.word	0x0800630d
 8006364:	080064b1 	.word	0x080064b1
 8006368:	0800630d 	.word	0x0800630d
 800636c:	080063bb 	.word	0x080063bb
 8006370:	0800630d 	.word	0x0800630d
 8006374:	0800630d 	.word	0x0800630d
 8006378:	08006451 	.word	0x08006451
 800637c:	6833      	ldr	r3, [r6, #0]
 800637e:	1d1a      	adds	r2, r3, #4
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	6032      	str	r2, [r6, #0]
 8006384:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006388:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800638c:	2301      	movs	r3, #1
 800638e:	e09c      	b.n	80064ca <_printf_i+0x1e6>
 8006390:	6833      	ldr	r3, [r6, #0]
 8006392:	6820      	ldr	r0, [r4, #0]
 8006394:	1d19      	adds	r1, r3, #4
 8006396:	6031      	str	r1, [r6, #0]
 8006398:	0606      	lsls	r6, r0, #24
 800639a:	d501      	bpl.n	80063a0 <_printf_i+0xbc>
 800639c:	681d      	ldr	r5, [r3, #0]
 800639e:	e003      	b.n	80063a8 <_printf_i+0xc4>
 80063a0:	0645      	lsls	r5, r0, #25
 80063a2:	d5fb      	bpl.n	800639c <_printf_i+0xb8>
 80063a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063a8:	2d00      	cmp	r5, #0
 80063aa:	da03      	bge.n	80063b4 <_printf_i+0xd0>
 80063ac:	232d      	movs	r3, #45	@ 0x2d
 80063ae:	426d      	negs	r5, r5
 80063b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063b4:	4858      	ldr	r0, [pc, #352]	@ (8006518 <_printf_i+0x234>)
 80063b6:	230a      	movs	r3, #10
 80063b8:	e011      	b.n	80063de <_printf_i+0xfa>
 80063ba:	6821      	ldr	r1, [r4, #0]
 80063bc:	6833      	ldr	r3, [r6, #0]
 80063be:	0608      	lsls	r0, r1, #24
 80063c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80063c4:	d402      	bmi.n	80063cc <_printf_i+0xe8>
 80063c6:	0649      	lsls	r1, r1, #25
 80063c8:	bf48      	it	mi
 80063ca:	b2ad      	uxthmi	r5, r5
 80063cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80063ce:	4852      	ldr	r0, [pc, #328]	@ (8006518 <_printf_i+0x234>)
 80063d0:	6033      	str	r3, [r6, #0]
 80063d2:	bf14      	ite	ne
 80063d4:	230a      	movne	r3, #10
 80063d6:	2308      	moveq	r3, #8
 80063d8:	2100      	movs	r1, #0
 80063da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063de:	6866      	ldr	r6, [r4, #4]
 80063e0:	60a6      	str	r6, [r4, #8]
 80063e2:	2e00      	cmp	r6, #0
 80063e4:	db05      	blt.n	80063f2 <_printf_i+0x10e>
 80063e6:	6821      	ldr	r1, [r4, #0]
 80063e8:	432e      	orrs	r6, r5
 80063ea:	f021 0104 	bic.w	r1, r1, #4
 80063ee:	6021      	str	r1, [r4, #0]
 80063f0:	d04b      	beq.n	800648a <_printf_i+0x1a6>
 80063f2:	4616      	mov	r6, r2
 80063f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80063f8:	fb03 5711 	mls	r7, r3, r1, r5
 80063fc:	5dc7      	ldrb	r7, [r0, r7]
 80063fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006402:	462f      	mov	r7, r5
 8006404:	42bb      	cmp	r3, r7
 8006406:	460d      	mov	r5, r1
 8006408:	d9f4      	bls.n	80063f4 <_printf_i+0x110>
 800640a:	2b08      	cmp	r3, #8
 800640c:	d10b      	bne.n	8006426 <_printf_i+0x142>
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	07df      	lsls	r7, r3, #31
 8006412:	d508      	bpl.n	8006426 <_printf_i+0x142>
 8006414:	6923      	ldr	r3, [r4, #16]
 8006416:	6861      	ldr	r1, [r4, #4]
 8006418:	4299      	cmp	r1, r3
 800641a:	bfde      	ittt	le
 800641c:	2330      	movle	r3, #48	@ 0x30
 800641e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006422:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006426:	1b92      	subs	r2, r2, r6
 8006428:	6122      	str	r2, [r4, #16]
 800642a:	f8cd a000 	str.w	sl, [sp]
 800642e:	464b      	mov	r3, r9
 8006430:	aa03      	add	r2, sp, #12
 8006432:	4621      	mov	r1, r4
 8006434:	4640      	mov	r0, r8
 8006436:	f7ff fee7 	bl	8006208 <_printf_common>
 800643a:	3001      	adds	r0, #1
 800643c:	d14a      	bne.n	80064d4 <_printf_i+0x1f0>
 800643e:	f04f 30ff 	mov.w	r0, #4294967295
 8006442:	b004      	add	sp, #16
 8006444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	f043 0320 	orr.w	r3, r3, #32
 800644e:	6023      	str	r3, [r4, #0]
 8006450:	4832      	ldr	r0, [pc, #200]	@ (800651c <_printf_i+0x238>)
 8006452:	2778      	movs	r7, #120	@ 0x78
 8006454:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006458:	6823      	ldr	r3, [r4, #0]
 800645a:	6831      	ldr	r1, [r6, #0]
 800645c:	061f      	lsls	r7, r3, #24
 800645e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006462:	d402      	bmi.n	800646a <_printf_i+0x186>
 8006464:	065f      	lsls	r7, r3, #25
 8006466:	bf48      	it	mi
 8006468:	b2ad      	uxthmi	r5, r5
 800646a:	6031      	str	r1, [r6, #0]
 800646c:	07d9      	lsls	r1, r3, #31
 800646e:	bf44      	itt	mi
 8006470:	f043 0320 	orrmi.w	r3, r3, #32
 8006474:	6023      	strmi	r3, [r4, #0]
 8006476:	b11d      	cbz	r5, 8006480 <_printf_i+0x19c>
 8006478:	2310      	movs	r3, #16
 800647a:	e7ad      	b.n	80063d8 <_printf_i+0xf4>
 800647c:	4826      	ldr	r0, [pc, #152]	@ (8006518 <_printf_i+0x234>)
 800647e:	e7e9      	b.n	8006454 <_printf_i+0x170>
 8006480:	6823      	ldr	r3, [r4, #0]
 8006482:	f023 0320 	bic.w	r3, r3, #32
 8006486:	6023      	str	r3, [r4, #0]
 8006488:	e7f6      	b.n	8006478 <_printf_i+0x194>
 800648a:	4616      	mov	r6, r2
 800648c:	e7bd      	b.n	800640a <_printf_i+0x126>
 800648e:	6833      	ldr	r3, [r6, #0]
 8006490:	6825      	ldr	r5, [r4, #0]
 8006492:	6961      	ldr	r1, [r4, #20]
 8006494:	1d18      	adds	r0, r3, #4
 8006496:	6030      	str	r0, [r6, #0]
 8006498:	062e      	lsls	r6, r5, #24
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	d501      	bpl.n	80064a2 <_printf_i+0x1be>
 800649e:	6019      	str	r1, [r3, #0]
 80064a0:	e002      	b.n	80064a8 <_printf_i+0x1c4>
 80064a2:	0668      	lsls	r0, r5, #25
 80064a4:	d5fb      	bpl.n	800649e <_printf_i+0x1ba>
 80064a6:	8019      	strh	r1, [r3, #0]
 80064a8:	2300      	movs	r3, #0
 80064aa:	6123      	str	r3, [r4, #16]
 80064ac:	4616      	mov	r6, r2
 80064ae:	e7bc      	b.n	800642a <_printf_i+0x146>
 80064b0:	6833      	ldr	r3, [r6, #0]
 80064b2:	1d1a      	adds	r2, r3, #4
 80064b4:	6032      	str	r2, [r6, #0]
 80064b6:	681e      	ldr	r6, [r3, #0]
 80064b8:	6862      	ldr	r2, [r4, #4]
 80064ba:	2100      	movs	r1, #0
 80064bc:	4630      	mov	r0, r6
 80064be:	f7f9 feb7 	bl	8000230 <memchr>
 80064c2:	b108      	cbz	r0, 80064c8 <_printf_i+0x1e4>
 80064c4:	1b80      	subs	r0, r0, r6
 80064c6:	6060      	str	r0, [r4, #4]
 80064c8:	6863      	ldr	r3, [r4, #4]
 80064ca:	6123      	str	r3, [r4, #16]
 80064cc:	2300      	movs	r3, #0
 80064ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064d2:	e7aa      	b.n	800642a <_printf_i+0x146>
 80064d4:	6923      	ldr	r3, [r4, #16]
 80064d6:	4632      	mov	r2, r6
 80064d8:	4649      	mov	r1, r9
 80064da:	4640      	mov	r0, r8
 80064dc:	47d0      	blx	sl
 80064de:	3001      	adds	r0, #1
 80064e0:	d0ad      	beq.n	800643e <_printf_i+0x15a>
 80064e2:	6823      	ldr	r3, [r4, #0]
 80064e4:	079b      	lsls	r3, r3, #30
 80064e6:	d413      	bmi.n	8006510 <_printf_i+0x22c>
 80064e8:	68e0      	ldr	r0, [r4, #12]
 80064ea:	9b03      	ldr	r3, [sp, #12]
 80064ec:	4298      	cmp	r0, r3
 80064ee:	bfb8      	it	lt
 80064f0:	4618      	movlt	r0, r3
 80064f2:	e7a6      	b.n	8006442 <_printf_i+0x15e>
 80064f4:	2301      	movs	r3, #1
 80064f6:	4632      	mov	r2, r6
 80064f8:	4649      	mov	r1, r9
 80064fa:	4640      	mov	r0, r8
 80064fc:	47d0      	blx	sl
 80064fe:	3001      	adds	r0, #1
 8006500:	d09d      	beq.n	800643e <_printf_i+0x15a>
 8006502:	3501      	adds	r5, #1
 8006504:	68e3      	ldr	r3, [r4, #12]
 8006506:	9903      	ldr	r1, [sp, #12]
 8006508:	1a5b      	subs	r3, r3, r1
 800650a:	42ab      	cmp	r3, r5
 800650c:	dcf2      	bgt.n	80064f4 <_printf_i+0x210>
 800650e:	e7eb      	b.n	80064e8 <_printf_i+0x204>
 8006510:	2500      	movs	r5, #0
 8006512:	f104 0619 	add.w	r6, r4, #25
 8006516:	e7f5      	b.n	8006504 <_printf_i+0x220>
 8006518:	08009952 	.word	0x08009952
 800651c:	08009963 	.word	0x08009963

08006520 <std>:
 8006520:	2300      	movs	r3, #0
 8006522:	b510      	push	{r4, lr}
 8006524:	4604      	mov	r4, r0
 8006526:	e9c0 3300 	strd	r3, r3, [r0]
 800652a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800652e:	6083      	str	r3, [r0, #8]
 8006530:	8181      	strh	r1, [r0, #12]
 8006532:	6643      	str	r3, [r0, #100]	@ 0x64
 8006534:	81c2      	strh	r2, [r0, #14]
 8006536:	6183      	str	r3, [r0, #24]
 8006538:	4619      	mov	r1, r3
 800653a:	2208      	movs	r2, #8
 800653c:	305c      	adds	r0, #92	@ 0x5c
 800653e:	f000 f9ab 	bl	8006898 <memset>
 8006542:	4b0d      	ldr	r3, [pc, #52]	@ (8006578 <std+0x58>)
 8006544:	6263      	str	r3, [r4, #36]	@ 0x24
 8006546:	4b0d      	ldr	r3, [pc, #52]	@ (800657c <std+0x5c>)
 8006548:	62a3      	str	r3, [r4, #40]	@ 0x28
 800654a:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <std+0x60>)
 800654c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800654e:	4b0d      	ldr	r3, [pc, #52]	@ (8006584 <std+0x64>)
 8006550:	6323      	str	r3, [r4, #48]	@ 0x30
 8006552:	4b0d      	ldr	r3, [pc, #52]	@ (8006588 <std+0x68>)
 8006554:	6224      	str	r4, [r4, #32]
 8006556:	429c      	cmp	r4, r3
 8006558:	d006      	beq.n	8006568 <std+0x48>
 800655a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800655e:	4294      	cmp	r4, r2
 8006560:	d002      	beq.n	8006568 <std+0x48>
 8006562:	33d0      	adds	r3, #208	@ 0xd0
 8006564:	429c      	cmp	r4, r3
 8006566:	d105      	bne.n	8006574 <std+0x54>
 8006568:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800656c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006570:	f000 ba0e 	b.w	8006990 <__retarget_lock_init_recursive>
 8006574:	bd10      	pop	{r4, pc}
 8006576:	bf00      	nop
 8006578:	080066e9 	.word	0x080066e9
 800657c:	0800670b 	.word	0x0800670b
 8006580:	08006743 	.word	0x08006743
 8006584:	08006767 	.word	0x08006767
 8006588:	200003dc 	.word	0x200003dc

0800658c <stdio_exit_handler>:
 800658c:	4a02      	ldr	r2, [pc, #8]	@ (8006598 <stdio_exit_handler+0xc>)
 800658e:	4903      	ldr	r1, [pc, #12]	@ (800659c <stdio_exit_handler+0x10>)
 8006590:	4803      	ldr	r0, [pc, #12]	@ (80065a0 <stdio_exit_handler+0x14>)
 8006592:	f000 b869 	b.w	8006668 <_fwalk_sglue>
 8006596:	bf00      	nop
 8006598:	20000080 	.word	0x20000080
 800659c:	080085d1 	.word	0x080085d1
 80065a0:	20000090 	.word	0x20000090

080065a4 <cleanup_stdio>:
 80065a4:	6841      	ldr	r1, [r0, #4]
 80065a6:	4b0c      	ldr	r3, [pc, #48]	@ (80065d8 <cleanup_stdio+0x34>)
 80065a8:	4299      	cmp	r1, r3
 80065aa:	b510      	push	{r4, lr}
 80065ac:	4604      	mov	r4, r0
 80065ae:	d001      	beq.n	80065b4 <cleanup_stdio+0x10>
 80065b0:	f002 f80e 	bl	80085d0 <_fflush_r>
 80065b4:	68a1      	ldr	r1, [r4, #8]
 80065b6:	4b09      	ldr	r3, [pc, #36]	@ (80065dc <cleanup_stdio+0x38>)
 80065b8:	4299      	cmp	r1, r3
 80065ba:	d002      	beq.n	80065c2 <cleanup_stdio+0x1e>
 80065bc:	4620      	mov	r0, r4
 80065be:	f002 f807 	bl	80085d0 <_fflush_r>
 80065c2:	68e1      	ldr	r1, [r4, #12]
 80065c4:	4b06      	ldr	r3, [pc, #24]	@ (80065e0 <cleanup_stdio+0x3c>)
 80065c6:	4299      	cmp	r1, r3
 80065c8:	d004      	beq.n	80065d4 <cleanup_stdio+0x30>
 80065ca:	4620      	mov	r0, r4
 80065cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065d0:	f001 bffe 	b.w	80085d0 <_fflush_r>
 80065d4:	bd10      	pop	{r4, pc}
 80065d6:	bf00      	nop
 80065d8:	200003dc 	.word	0x200003dc
 80065dc:	20000444 	.word	0x20000444
 80065e0:	200004ac 	.word	0x200004ac

080065e4 <global_stdio_init.part.0>:
 80065e4:	b510      	push	{r4, lr}
 80065e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006614 <global_stdio_init.part.0+0x30>)
 80065e8:	4c0b      	ldr	r4, [pc, #44]	@ (8006618 <global_stdio_init.part.0+0x34>)
 80065ea:	4a0c      	ldr	r2, [pc, #48]	@ (800661c <global_stdio_init.part.0+0x38>)
 80065ec:	601a      	str	r2, [r3, #0]
 80065ee:	4620      	mov	r0, r4
 80065f0:	2200      	movs	r2, #0
 80065f2:	2104      	movs	r1, #4
 80065f4:	f7ff ff94 	bl	8006520 <std>
 80065f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80065fc:	2201      	movs	r2, #1
 80065fe:	2109      	movs	r1, #9
 8006600:	f7ff ff8e 	bl	8006520 <std>
 8006604:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006608:	2202      	movs	r2, #2
 800660a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800660e:	2112      	movs	r1, #18
 8006610:	f7ff bf86 	b.w	8006520 <std>
 8006614:	20000514 	.word	0x20000514
 8006618:	200003dc 	.word	0x200003dc
 800661c:	0800658d 	.word	0x0800658d

08006620 <__sfp_lock_acquire>:
 8006620:	4801      	ldr	r0, [pc, #4]	@ (8006628 <__sfp_lock_acquire+0x8>)
 8006622:	f000 b9b6 	b.w	8006992 <__retarget_lock_acquire_recursive>
 8006626:	bf00      	nop
 8006628:	2000051d 	.word	0x2000051d

0800662c <__sfp_lock_release>:
 800662c:	4801      	ldr	r0, [pc, #4]	@ (8006634 <__sfp_lock_release+0x8>)
 800662e:	f000 b9b1 	b.w	8006994 <__retarget_lock_release_recursive>
 8006632:	bf00      	nop
 8006634:	2000051d 	.word	0x2000051d

08006638 <__sinit>:
 8006638:	b510      	push	{r4, lr}
 800663a:	4604      	mov	r4, r0
 800663c:	f7ff fff0 	bl	8006620 <__sfp_lock_acquire>
 8006640:	6a23      	ldr	r3, [r4, #32]
 8006642:	b11b      	cbz	r3, 800664c <__sinit+0x14>
 8006644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006648:	f7ff bff0 	b.w	800662c <__sfp_lock_release>
 800664c:	4b04      	ldr	r3, [pc, #16]	@ (8006660 <__sinit+0x28>)
 800664e:	6223      	str	r3, [r4, #32]
 8006650:	4b04      	ldr	r3, [pc, #16]	@ (8006664 <__sinit+0x2c>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1f5      	bne.n	8006644 <__sinit+0xc>
 8006658:	f7ff ffc4 	bl	80065e4 <global_stdio_init.part.0>
 800665c:	e7f2      	b.n	8006644 <__sinit+0xc>
 800665e:	bf00      	nop
 8006660:	080065a5 	.word	0x080065a5
 8006664:	20000514 	.word	0x20000514

08006668 <_fwalk_sglue>:
 8006668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800666c:	4607      	mov	r7, r0
 800666e:	4688      	mov	r8, r1
 8006670:	4614      	mov	r4, r2
 8006672:	2600      	movs	r6, #0
 8006674:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006678:	f1b9 0901 	subs.w	r9, r9, #1
 800667c:	d505      	bpl.n	800668a <_fwalk_sglue+0x22>
 800667e:	6824      	ldr	r4, [r4, #0]
 8006680:	2c00      	cmp	r4, #0
 8006682:	d1f7      	bne.n	8006674 <_fwalk_sglue+0xc>
 8006684:	4630      	mov	r0, r6
 8006686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800668a:	89ab      	ldrh	r3, [r5, #12]
 800668c:	2b01      	cmp	r3, #1
 800668e:	d907      	bls.n	80066a0 <_fwalk_sglue+0x38>
 8006690:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006694:	3301      	adds	r3, #1
 8006696:	d003      	beq.n	80066a0 <_fwalk_sglue+0x38>
 8006698:	4629      	mov	r1, r5
 800669a:	4638      	mov	r0, r7
 800669c:	47c0      	blx	r8
 800669e:	4306      	orrs	r6, r0
 80066a0:	3568      	adds	r5, #104	@ 0x68
 80066a2:	e7e9      	b.n	8006678 <_fwalk_sglue+0x10>

080066a4 <siprintf>:
 80066a4:	b40e      	push	{r1, r2, r3}
 80066a6:	b510      	push	{r4, lr}
 80066a8:	b09d      	sub	sp, #116	@ 0x74
 80066aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80066ac:	9002      	str	r0, [sp, #8]
 80066ae:	9006      	str	r0, [sp, #24]
 80066b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80066b4:	480a      	ldr	r0, [pc, #40]	@ (80066e0 <siprintf+0x3c>)
 80066b6:	9107      	str	r1, [sp, #28]
 80066b8:	9104      	str	r1, [sp, #16]
 80066ba:	490a      	ldr	r1, [pc, #40]	@ (80066e4 <siprintf+0x40>)
 80066bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80066c0:	9105      	str	r1, [sp, #20]
 80066c2:	2400      	movs	r4, #0
 80066c4:	a902      	add	r1, sp, #8
 80066c6:	6800      	ldr	r0, [r0, #0]
 80066c8:	9301      	str	r3, [sp, #4]
 80066ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80066cc:	f001 fcbe 	bl	800804c <_svfiprintf_r>
 80066d0:	9b02      	ldr	r3, [sp, #8]
 80066d2:	701c      	strb	r4, [r3, #0]
 80066d4:	b01d      	add	sp, #116	@ 0x74
 80066d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066da:	b003      	add	sp, #12
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	2000008c 	.word	0x2000008c
 80066e4:	ffff0208 	.word	0xffff0208

080066e8 <__sread>:
 80066e8:	b510      	push	{r4, lr}
 80066ea:	460c      	mov	r4, r1
 80066ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066f0:	f000 f900 	bl	80068f4 <_read_r>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	bfab      	itete	ge
 80066f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066fa:	89a3      	ldrhlt	r3, [r4, #12]
 80066fc:	181b      	addge	r3, r3, r0
 80066fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006702:	bfac      	ite	ge
 8006704:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006706:	81a3      	strhlt	r3, [r4, #12]
 8006708:	bd10      	pop	{r4, pc}

0800670a <__swrite>:
 800670a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800670e:	461f      	mov	r7, r3
 8006710:	898b      	ldrh	r3, [r1, #12]
 8006712:	05db      	lsls	r3, r3, #23
 8006714:	4605      	mov	r5, r0
 8006716:	460c      	mov	r4, r1
 8006718:	4616      	mov	r6, r2
 800671a:	d505      	bpl.n	8006728 <__swrite+0x1e>
 800671c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006720:	2302      	movs	r3, #2
 8006722:	2200      	movs	r2, #0
 8006724:	f000 f8d4 	bl	80068d0 <_lseek_r>
 8006728:	89a3      	ldrh	r3, [r4, #12]
 800672a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800672e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006732:	81a3      	strh	r3, [r4, #12]
 8006734:	4632      	mov	r2, r6
 8006736:	463b      	mov	r3, r7
 8006738:	4628      	mov	r0, r5
 800673a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800673e:	f000 b8eb 	b.w	8006918 <_write_r>

08006742 <__sseek>:
 8006742:	b510      	push	{r4, lr}
 8006744:	460c      	mov	r4, r1
 8006746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800674a:	f000 f8c1 	bl	80068d0 <_lseek_r>
 800674e:	1c43      	adds	r3, r0, #1
 8006750:	89a3      	ldrh	r3, [r4, #12]
 8006752:	bf15      	itete	ne
 8006754:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006756:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800675a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800675e:	81a3      	strheq	r3, [r4, #12]
 8006760:	bf18      	it	ne
 8006762:	81a3      	strhne	r3, [r4, #12]
 8006764:	bd10      	pop	{r4, pc}

08006766 <__sclose>:
 8006766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800676a:	f000 b8a1 	b.w	80068b0 <_close_r>

0800676e <__swbuf_r>:
 800676e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006770:	460e      	mov	r6, r1
 8006772:	4614      	mov	r4, r2
 8006774:	4605      	mov	r5, r0
 8006776:	b118      	cbz	r0, 8006780 <__swbuf_r+0x12>
 8006778:	6a03      	ldr	r3, [r0, #32]
 800677a:	b90b      	cbnz	r3, 8006780 <__swbuf_r+0x12>
 800677c:	f7ff ff5c 	bl	8006638 <__sinit>
 8006780:	69a3      	ldr	r3, [r4, #24]
 8006782:	60a3      	str	r3, [r4, #8]
 8006784:	89a3      	ldrh	r3, [r4, #12]
 8006786:	071a      	lsls	r2, r3, #28
 8006788:	d501      	bpl.n	800678e <__swbuf_r+0x20>
 800678a:	6923      	ldr	r3, [r4, #16]
 800678c:	b943      	cbnz	r3, 80067a0 <__swbuf_r+0x32>
 800678e:	4621      	mov	r1, r4
 8006790:	4628      	mov	r0, r5
 8006792:	f000 f82b 	bl	80067ec <__swsetup_r>
 8006796:	b118      	cbz	r0, 80067a0 <__swbuf_r+0x32>
 8006798:	f04f 37ff 	mov.w	r7, #4294967295
 800679c:	4638      	mov	r0, r7
 800679e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067a0:	6823      	ldr	r3, [r4, #0]
 80067a2:	6922      	ldr	r2, [r4, #16]
 80067a4:	1a98      	subs	r0, r3, r2
 80067a6:	6963      	ldr	r3, [r4, #20]
 80067a8:	b2f6      	uxtb	r6, r6
 80067aa:	4283      	cmp	r3, r0
 80067ac:	4637      	mov	r7, r6
 80067ae:	dc05      	bgt.n	80067bc <__swbuf_r+0x4e>
 80067b0:	4621      	mov	r1, r4
 80067b2:	4628      	mov	r0, r5
 80067b4:	f001 ff0c 	bl	80085d0 <_fflush_r>
 80067b8:	2800      	cmp	r0, #0
 80067ba:	d1ed      	bne.n	8006798 <__swbuf_r+0x2a>
 80067bc:	68a3      	ldr	r3, [r4, #8]
 80067be:	3b01      	subs	r3, #1
 80067c0:	60a3      	str	r3, [r4, #8]
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	6022      	str	r2, [r4, #0]
 80067c8:	701e      	strb	r6, [r3, #0]
 80067ca:	6962      	ldr	r2, [r4, #20]
 80067cc:	1c43      	adds	r3, r0, #1
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d004      	beq.n	80067dc <__swbuf_r+0x6e>
 80067d2:	89a3      	ldrh	r3, [r4, #12]
 80067d4:	07db      	lsls	r3, r3, #31
 80067d6:	d5e1      	bpl.n	800679c <__swbuf_r+0x2e>
 80067d8:	2e0a      	cmp	r6, #10
 80067da:	d1df      	bne.n	800679c <__swbuf_r+0x2e>
 80067dc:	4621      	mov	r1, r4
 80067de:	4628      	mov	r0, r5
 80067e0:	f001 fef6 	bl	80085d0 <_fflush_r>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	d0d9      	beq.n	800679c <__swbuf_r+0x2e>
 80067e8:	e7d6      	b.n	8006798 <__swbuf_r+0x2a>
	...

080067ec <__swsetup_r>:
 80067ec:	b538      	push	{r3, r4, r5, lr}
 80067ee:	4b29      	ldr	r3, [pc, #164]	@ (8006894 <__swsetup_r+0xa8>)
 80067f0:	4605      	mov	r5, r0
 80067f2:	6818      	ldr	r0, [r3, #0]
 80067f4:	460c      	mov	r4, r1
 80067f6:	b118      	cbz	r0, 8006800 <__swsetup_r+0x14>
 80067f8:	6a03      	ldr	r3, [r0, #32]
 80067fa:	b90b      	cbnz	r3, 8006800 <__swsetup_r+0x14>
 80067fc:	f7ff ff1c 	bl	8006638 <__sinit>
 8006800:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006804:	0719      	lsls	r1, r3, #28
 8006806:	d422      	bmi.n	800684e <__swsetup_r+0x62>
 8006808:	06da      	lsls	r2, r3, #27
 800680a:	d407      	bmi.n	800681c <__swsetup_r+0x30>
 800680c:	2209      	movs	r2, #9
 800680e:	602a      	str	r2, [r5, #0]
 8006810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006814:	81a3      	strh	r3, [r4, #12]
 8006816:	f04f 30ff 	mov.w	r0, #4294967295
 800681a:	e033      	b.n	8006884 <__swsetup_r+0x98>
 800681c:	0758      	lsls	r0, r3, #29
 800681e:	d512      	bpl.n	8006846 <__swsetup_r+0x5a>
 8006820:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006822:	b141      	cbz	r1, 8006836 <__swsetup_r+0x4a>
 8006824:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006828:	4299      	cmp	r1, r3
 800682a:	d002      	beq.n	8006832 <__swsetup_r+0x46>
 800682c:	4628      	mov	r0, r5
 800682e:	f000 ff37 	bl	80076a0 <_free_r>
 8006832:	2300      	movs	r3, #0
 8006834:	6363      	str	r3, [r4, #52]	@ 0x34
 8006836:	89a3      	ldrh	r3, [r4, #12]
 8006838:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800683c:	81a3      	strh	r3, [r4, #12]
 800683e:	2300      	movs	r3, #0
 8006840:	6063      	str	r3, [r4, #4]
 8006842:	6923      	ldr	r3, [r4, #16]
 8006844:	6023      	str	r3, [r4, #0]
 8006846:	89a3      	ldrh	r3, [r4, #12]
 8006848:	f043 0308 	orr.w	r3, r3, #8
 800684c:	81a3      	strh	r3, [r4, #12]
 800684e:	6923      	ldr	r3, [r4, #16]
 8006850:	b94b      	cbnz	r3, 8006866 <__swsetup_r+0x7a>
 8006852:	89a3      	ldrh	r3, [r4, #12]
 8006854:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800685c:	d003      	beq.n	8006866 <__swsetup_r+0x7a>
 800685e:	4621      	mov	r1, r4
 8006860:	4628      	mov	r0, r5
 8006862:	f001 ff15 	bl	8008690 <__smakebuf_r>
 8006866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800686a:	f013 0201 	ands.w	r2, r3, #1
 800686e:	d00a      	beq.n	8006886 <__swsetup_r+0x9a>
 8006870:	2200      	movs	r2, #0
 8006872:	60a2      	str	r2, [r4, #8]
 8006874:	6962      	ldr	r2, [r4, #20]
 8006876:	4252      	negs	r2, r2
 8006878:	61a2      	str	r2, [r4, #24]
 800687a:	6922      	ldr	r2, [r4, #16]
 800687c:	b942      	cbnz	r2, 8006890 <__swsetup_r+0xa4>
 800687e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006882:	d1c5      	bne.n	8006810 <__swsetup_r+0x24>
 8006884:	bd38      	pop	{r3, r4, r5, pc}
 8006886:	0799      	lsls	r1, r3, #30
 8006888:	bf58      	it	pl
 800688a:	6962      	ldrpl	r2, [r4, #20]
 800688c:	60a2      	str	r2, [r4, #8]
 800688e:	e7f4      	b.n	800687a <__swsetup_r+0x8e>
 8006890:	2000      	movs	r0, #0
 8006892:	e7f7      	b.n	8006884 <__swsetup_r+0x98>
 8006894:	2000008c 	.word	0x2000008c

08006898 <memset>:
 8006898:	4402      	add	r2, r0
 800689a:	4603      	mov	r3, r0
 800689c:	4293      	cmp	r3, r2
 800689e:	d100      	bne.n	80068a2 <memset+0xa>
 80068a0:	4770      	bx	lr
 80068a2:	f803 1b01 	strb.w	r1, [r3], #1
 80068a6:	e7f9      	b.n	800689c <memset+0x4>

080068a8 <_localeconv_r>:
 80068a8:	4800      	ldr	r0, [pc, #0]	@ (80068ac <_localeconv_r+0x4>)
 80068aa:	4770      	bx	lr
 80068ac:	200001cc 	.word	0x200001cc

080068b0 <_close_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4d06      	ldr	r5, [pc, #24]	@ (80068cc <_close_r+0x1c>)
 80068b4:	2300      	movs	r3, #0
 80068b6:	4604      	mov	r4, r0
 80068b8:	4608      	mov	r0, r1
 80068ba:	602b      	str	r3, [r5, #0]
 80068bc:	f7fb fb19 	bl	8001ef2 <_close>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	d102      	bne.n	80068ca <_close_r+0x1a>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	b103      	cbz	r3, 80068ca <_close_r+0x1a>
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	20000518 	.word	0x20000518

080068d0 <_lseek_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	4d07      	ldr	r5, [pc, #28]	@ (80068f0 <_lseek_r+0x20>)
 80068d4:	4604      	mov	r4, r0
 80068d6:	4608      	mov	r0, r1
 80068d8:	4611      	mov	r1, r2
 80068da:	2200      	movs	r2, #0
 80068dc:	602a      	str	r2, [r5, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	f7fb faef 	bl	8001ec2 <_lseek>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_lseek_r+0x1e>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_lseek_r+0x1e>
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	20000518 	.word	0x20000518

080068f4 <_read_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4d07      	ldr	r5, [pc, #28]	@ (8006914 <_read_r+0x20>)
 80068f8:	4604      	mov	r4, r0
 80068fa:	4608      	mov	r0, r1
 80068fc:	4611      	mov	r1, r2
 80068fe:	2200      	movs	r2, #0
 8006900:	602a      	str	r2, [r5, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	f7fb fac4 	bl	8001e90 <_read>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d102      	bne.n	8006912 <_read_r+0x1e>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	b103      	cbz	r3, 8006912 <_read_r+0x1e>
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	bd38      	pop	{r3, r4, r5, pc}
 8006914:	20000518 	.word	0x20000518

08006918 <_write_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4d07      	ldr	r5, [pc, #28]	@ (8006938 <_write_r+0x20>)
 800691c:	4604      	mov	r4, r0
 800691e:	4608      	mov	r0, r1
 8006920:	4611      	mov	r1, r2
 8006922:	2200      	movs	r2, #0
 8006924:	602a      	str	r2, [r5, #0]
 8006926:	461a      	mov	r2, r3
 8006928:	f002 fbd4 	bl	80090d4 <_write>
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	d102      	bne.n	8006936 <_write_r+0x1e>
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	b103      	cbz	r3, 8006936 <_write_r+0x1e>
 8006934:	6023      	str	r3, [r4, #0]
 8006936:	bd38      	pop	{r3, r4, r5, pc}
 8006938:	20000518 	.word	0x20000518

0800693c <__errno>:
 800693c:	4b01      	ldr	r3, [pc, #4]	@ (8006944 <__errno+0x8>)
 800693e:	6818      	ldr	r0, [r3, #0]
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	2000008c 	.word	0x2000008c

08006948 <__libc_init_array>:
 8006948:	b570      	push	{r4, r5, r6, lr}
 800694a:	4d0d      	ldr	r5, [pc, #52]	@ (8006980 <__libc_init_array+0x38>)
 800694c:	4c0d      	ldr	r4, [pc, #52]	@ (8006984 <__libc_init_array+0x3c>)
 800694e:	1b64      	subs	r4, r4, r5
 8006950:	10a4      	asrs	r4, r4, #2
 8006952:	2600      	movs	r6, #0
 8006954:	42a6      	cmp	r6, r4
 8006956:	d109      	bne.n	800696c <__libc_init_array+0x24>
 8006958:	4d0b      	ldr	r5, [pc, #44]	@ (8006988 <__libc_init_array+0x40>)
 800695a:	4c0c      	ldr	r4, [pc, #48]	@ (800698c <__libc_init_array+0x44>)
 800695c:	f002 fbc4 	bl	80090e8 <_init>
 8006960:	1b64      	subs	r4, r4, r5
 8006962:	10a4      	asrs	r4, r4, #2
 8006964:	2600      	movs	r6, #0
 8006966:	42a6      	cmp	r6, r4
 8006968:	d105      	bne.n	8006976 <__libc_init_array+0x2e>
 800696a:	bd70      	pop	{r4, r5, r6, pc}
 800696c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006970:	4798      	blx	r3
 8006972:	3601      	adds	r6, #1
 8006974:	e7ee      	b.n	8006954 <__libc_init_array+0xc>
 8006976:	f855 3b04 	ldr.w	r3, [r5], #4
 800697a:	4798      	blx	r3
 800697c:	3601      	adds	r6, #1
 800697e:	e7f2      	b.n	8006966 <__libc_init_array+0x1e>
 8006980:	08009cd4 	.word	0x08009cd4
 8006984:	08009cd4 	.word	0x08009cd4
 8006988:	08009cd4 	.word	0x08009cd4
 800698c:	08009cd8 	.word	0x08009cd8

08006990 <__retarget_lock_init_recursive>:
 8006990:	4770      	bx	lr

08006992 <__retarget_lock_acquire_recursive>:
 8006992:	4770      	bx	lr

08006994 <__retarget_lock_release_recursive>:
 8006994:	4770      	bx	lr

08006996 <memcpy>:
 8006996:	440a      	add	r2, r1
 8006998:	4291      	cmp	r1, r2
 800699a:	f100 33ff 	add.w	r3, r0, #4294967295
 800699e:	d100      	bne.n	80069a2 <memcpy+0xc>
 80069a0:	4770      	bx	lr
 80069a2:	b510      	push	{r4, lr}
 80069a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069ac:	4291      	cmp	r1, r2
 80069ae:	d1f9      	bne.n	80069a4 <memcpy+0xe>
 80069b0:	bd10      	pop	{r4, pc}
	...

080069b4 <__assert_func>:
 80069b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80069b6:	4614      	mov	r4, r2
 80069b8:	461a      	mov	r2, r3
 80069ba:	4b09      	ldr	r3, [pc, #36]	@ (80069e0 <__assert_func+0x2c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4605      	mov	r5, r0
 80069c0:	68d8      	ldr	r0, [r3, #12]
 80069c2:	b14c      	cbz	r4, 80069d8 <__assert_func+0x24>
 80069c4:	4b07      	ldr	r3, [pc, #28]	@ (80069e4 <__assert_func+0x30>)
 80069c6:	9100      	str	r1, [sp, #0]
 80069c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069cc:	4906      	ldr	r1, [pc, #24]	@ (80069e8 <__assert_func+0x34>)
 80069ce:	462b      	mov	r3, r5
 80069d0:	f001 fe26 	bl	8008620 <fiprintf>
 80069d4:	f001 fee4 	bl	80087a0 <abort>
 80069d8:	4b04      	ldr	r3, [pc, #16]	@ (80069ec <__assert_func+0x38>)
 80069da:	461c      	mov	r4, r3
 80069dc:	e7f3      	b.n	80069c6 <__assert_func+0x12>
 80069de:	bf00      	nop
 80069e0:	2000008c 	.word	0x2000008c
 80069e4:	08009974 	.word	0x08009974
 80069e8:	08009981 	.word	0x08009981
 80069ec:	080099af 	.word	0x080099af

080069f0 <quorem>:
 80069f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f4:	6903      	ldr	r3, [r0, #16]
 80069f6:	690c      	ldr	r4, [r1, #16]
 80069f8:	42a3      	cmp	r3, r4
 80069fa:	4607      	mov	r7, r0
 80069fc:	db7e      	blt.n	8006afc <quorem+0x10c>
 80069fe:	3c01      	subs	r4, #1
 8006a00:	f101 0814 	add.w	r8, r1, #20
 8006a04:	00a3      	lsls	r3, r4, #2
 8006a06:	f100 0514 	add.w	r5, r0, #20
 8006a0a:	9300      	str	r3, [sp, #0]
 8006a0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a10:	9301      	str	r3, [sp, #4]
 8006a12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a22:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a26:	d32e      	bcc.n	8006a86 <quorem+0x96>
 8006a28:	f04f 0a00 	mov.w	sl, #0
 8006a2c:	46c4      	mov	ip, r8
 8006a2e:	46ae      	mov	lr, r5
 8006a30:	46d3      	mov	fp, sl
 8006a32:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a36:	b298      	uxth	r0, r3
 8006a38:	fb06 a000 	mla	r0, r6, r0, sl
 8006a3c:	0c02      	lsrs	r2, r0, #16
 8006a3e:	0c1b      	lsrs	r3, r3, #16
 8006a40:	fb06 2303 	mla	r3, r6, r3, r2
 8006a44:	f8de 2000 	ldr.w	r2, [lr]
 8006a48:	b280      	uxth	r0, r0
 8006a4a:	b292      	uxth	r2, r2
 8006a4c:	1a12      	subs	r2, r2, r0
 8006a4e:	445a      	add	r2, fp
 8006a50:	f8de 0000 	ldr.w	r0, [lr]
 8006a54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a5e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a62:	b292      	uxth	r2, r2
 8006a64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a68:	45e1      	cmp	r9, ip
 8006a6a:	f84e 2b04 	str.w	r2, [lr], #4
 8006a6e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a72:	d2de      	bcs.n	8006a32 <quorem+0x42>
 8006a74:	9b00      	ldr	r3, [sp, #0]
 8006a76:	58eb      	ldr	r3, [r5, r3]
 8006a78:	b92b      	cbnz	r3, 8006a86 <quorem+0x96>
 8006a7a:	9b01      	ldr	r3, [sp, #4]
 8006a7c:	3b04      	subs	r3, #4
 8006a7e:	429d      	cmp	r5, r3
 8006a80:	461a      	mov	r2, r3
 8006a82:	d32f      	bcc.n	8006ae4 <quorem+0xf4>
 8006a84:	613c      	str	r4, [r7, #16]
 8006a86:	4638      	mov	r0, r7
 8006a88:	f001 f97c 	bl	8007d84 <__mcmp>
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	db25      	blt.n	8006adc <quorem+0xec>
 8006a90:	4629      	mov	r1, r5
 8006a92:	2000      	movs	r0, #0
 8006a94:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a98:	f8d1 c000 	ldr.w	ip, [r1]
 8006a9c:	fa1f fe82 	uxth.w	lr, r2
 8006aa0:	fa1f f38c 	uxth.w	r3, ip
 8006aa4:	eba3 030e 	sub.w	r3, r3, lr
 8006aa8:	4403      	add	r3, r0
 8006aaa:	0c12      	lsrs	r2, r2, #16
 8006aac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006ab0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006aba:	45c1      	cmp	r9, r8
 8006abc:	f841 3b04 	str.w	r3, [r1], #4
 8006ac0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006ac4:	d2e6      	bcs.n	8006a94 <quorem+0xa4>
 8006ac6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006aca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ace:	b922      	cbnz	r2, 8006ada <quorem+0xea>
 8006ad0:	3b04      	subs	r3, #4
 8006ad2:	429d      	cmp	r5, r3
 8006ad4:	461a      	mov	r2, r3
 8006ad6:	d30b      	bcc.n	8006af0 <quorem+0x100>
 8006ad8:	613c      	str	r4, [r7, #16]
 8006ada:	3601      	adds	r6, #1
 8006adc:	4630      	mov	r0, r6
 8006ade:	b003      	add	sp, #12
 8006ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ae4:	6812      	ldr	r2, [r2, #0]
 8006ae6:	3b04      	subs	r3, #4
 8006ae8:	2a00      	cmp	r2, #0
 8006aea:	d1cb      	bne.n	8006a84 <quorem+0x94>
 8006aec:	3c01      	subs	r4, #1
 8006aee:	e7c6      	b.n	8006a7e <quorem+0x8e>
 8006af0:	6812      	ldr	r2, [r2, #0]
 8006af2:	3b04      	subs	r3, #4
 8006af4:	2a00      	cmp	r2, #0
 8006af6:	d1ef      	bne.n	8006ad8 <quorem+0xe8>
 8006af8:	3c01      	subs	r4, #1
 8006afa:	e7ea      	b.n	8006ad2 <quorem+0xe2>
 8006afc:	2000      	movs	r0, #0
 8006afe:	e7ee      	b.n	8006ade <quorem+0xee>

08006b00 <_dtoa_r>:
 8006b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b04:	69c7      	ldr	r7, [r0, #28]
 8006b06:	b097      	sub	sp, #92	@ 0x5c
 8006b08:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006b0c:	ec55 4b10 	vmov	r4, r5, d0
 8006b10:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006b12:	9107      	str	r1, [sp, #28]
 8006b14:	4681      	mov	r9, r0
 8006b16:	920c      	str	r2, [sp, #48]	@ 0x30
 8006b18:	9311      	str	r3, [sp, #68]	@ 0x44
 8006b1a:	b97f      	cbnz	r7, 8006b3c <_dtoa_r+0x3c>
 8006b1c:	2010      	movs	r0, #16
 8006b1e:	f000 fe09 	bl	8007734 <malloc>
 8006b22:	4602      	mov	r2, r0
 8006b24:	f8c9 001c 	str.w	r0, [r9, #28]
 8006b28:	b920      	cbnz	r0, 8006b34 <_dtoa_r+0x34>
 8006b2a:	4ba9      	ldr	r3, [pc, #676]	@ (8006dd0 <_dtoa_r+0x2d0>)
 8006b2c:	21ef      	movs	r1, #239	@ 0xef
 8006b2e:	48a9      	ldr	r0, [pc, #676]	@ (8006dd4 <_dtoa_r+0x2d4>)
 8006b30:	f7ff ff40 	bl	80069b4 <__assert_func>
 8006b34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b38:	6007      	str	r7, [r0, #0]
 8006b3a:	60c7      	str	r7, [r0, #12]
 8006b3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b40:	6819      	ldr	r1, [r3, #0]
 8006b42:	b159      	cbz	r1, 8006b5c <_dtoa_r+0x5c>
 8006b44:	685a      	ldr	r2, [r3, #4]
 8006b46:	604a      	str	r2, [r1, #4]
 8006b48:	2301      	movs	r3, #1
 8006b4a:	4093      	lsls	r3, r2
 8006b4c:	608b      	str	r3, [r1, #8]
 8006b4e:	4648      	mov	r0, r9
 8006b50:	f000 fee6 	bl	8007920 <_Bfree>
 8006b54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	601a      	str	r2, [r3, #0]
 8006b5c:	1e2b      	subs	r3, r5, #0
 8006b5e:	bfb9      	ittee	lt
 8006b60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b64:	9305      	strlt	r3, [sp, #20]
 8006b66:	2300      	movge	r3, #0
 8006b68:	6033      	strge	r3, [r6, #0]
 8006b6a:	9f05      	ldr	r7, [sp, #20]
 8006b6c:	4b9a      	ldr	r3, [pc, #616]	@ (8006dd8 <_dtoa_r+0x2d8>)
 8006b6e:	bfbc      	itt	lt
 8006b70:	2201      	movlt	r2, #1
 8006b72:	6032      	strlt	r2, [r6, #0]
 8006b74:	43bb      	bics	r3, r7
 8006b76:	d112      	bne.n	8006b9e <_dtoa_r+0x9e>
 8006b78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006b7e:	6013      	str	r3, [r2, #0]
 8006b80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b84:	4323      	orrs	r3, r4
 8006b86:	f000 855a 	beq.w	800763e <_dtoa_r+0xb3e>
 8006b8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b8c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006dec <_dtoa_r+0x2ec>
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f000 855c 	beq.w	800764e <_dtoa_r+0xb4e>
 8006b96:	f10a 0303 	add.w	r3, sl, #3
 8006b9a:	f000 bd56 	b.w	800764a <_dtoa_r+0xb4a>
 8006b9e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	ec51 0b17 	vmov	r0, r1, d7
 8006ba8:	2300      	movs	r3, #0
 8006baa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006bae:	f7f9 ffbb 	bl	8000b28 <__aeabi_dcmpeq>
 8006bb2:	4680      	mov	r8, r0
 8006bb4:	b158      	cbz	r0, 8006bce <_dtoa_r+0xce>
 8006bb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006bb8:	2301      	movs	r3, #1
 8006bba:	6013      	str	r3, [r2, #0]
 8006bbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006bbe:	b113      	cbz	r3, 8006bc6 <_dtoa_r+0xc6>
 8006bc0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006bc2:	4b86      	ldr	r3, [pc, #536]	@ (8006ddc <_dtoa_r+0x2dc>)
 8006bc4:	6013      	str	r3, [r2, #0]
 8006bc6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006df0 <_dtoa_r+0x2f0>
 8006bca:	f000 bd40 	b.w	800764e <_dtoa_r+0xb4e>
 8006bce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006bd2:	aa14      	add	r2, sp, #80	@ 0x50
 8006bd4:	a915      	add	r1, sp, #84	@ 0x54
 8006bd6:	4648      	mov	r0, r9
 8006bd8:	f001 f984 	bl	8007ee4 <__d2b>
 8006bdc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006be0:	9002      	str	r0, [sp, #8]
 8006be2:	2e00      	cmp	r6, #0
 8006be4:	d078      	beq.n	8006cd8 <_dtoa_r+0x1d8>
 8006be6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006be8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006bec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006bf4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006bf8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006bfc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006c00:	4619      	mov	r1, r3
 8006c02:	2200      	movs	r2, #0
 8006c04:	4b76      	ldr	r3, [pc, #472]	@ (8006de0 <_dtoa_r+0x2e0>)
 8006c06:	f7f9 fb6f 	bl	80002e8 <__aeabi_dsub>
 8006c0a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006db8 <_dtoa_r+0x2b8>)
 8006c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c10:	f7f9 fd22 	bl	8000658 <__aeabi_dmul>
 8006c14:	a36a      	add	r3, pc, #424	@ (adr r3, 8006dc0 <_dtoa_r+0x2c0>)
 8006c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1a:	f7f9 fb67 	bl	80002ec <__adddf3>
 8006c1e:	4604      	mov	r4, r0
 8006c20:	4630      	mov	r0, r6
 8006c22:	460d      	mov	r5, r1
 8006c24:	f7f9 fcae 	bl	8000584 <__aeabi_i2d>
 8006c28:	a367      	add	r3, pc, #412	@ (adr r3, 8006dc8 <_dtoa_r+0x2c8>)
 8006c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2e:	f7f9 fd13 	bl	8000658 <__aeabi_dmul>
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	4620      	mov	r0, r4
 8006c38:	4629      	mov	r1, r5
 8006c3a:	f7f9 fb57 	bl	80002ec <__adddf3>
 8006c3e:	4604      	mov	r4, r0
 8006c40:	460d      	mov	r5, r1
 8006c42:	f7f9 ffb9 	bl	8000bb8 <__aeabi_d2iz>
 8006c46:	2200      	movs	r2, #0
 8006c48:	4607      	mov	r7, r0
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	4629      	mov	r1, r5
 8006c50:	f7f9 ff74 	bl	8000b3c <__aeabi_dcmplt>
 8006c54:	b140      	cbz	r0, 8006c68 <_dtoa_r+0x168>
 8006c56:	4638      	mov	r0, r7
 8006c58:	f7f9 fc94 	bl	8000584 <__aeabi_i2d>
 8006c5c:	4622      	mov	r2, r4
 8006c5e:	462b      	mov	r3, r5
 8006c60:	f7f9 ff62 	bl	8000b28 <__aeabi_dcmpeq>
 8006c64:	b900      	cbnz	r0, 8006c68 <_dtoa_r+0x168>
 8006c66:	3f01      	subs	r7, #1
 8006c68:	2f16      	cmp	r7, #22
 8006c6a:	d852      	bhi.n	8006d12 <_dtoa_r+0x212>
 8006c6c:	4b5d      	ldr	r3, [pc, #372]	@ (8006de4 <_dtoa_r+0x2e4>)
 8006c6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c7a:	f7f9 ff5f 	bl	8000b3c <__aeabi_dcmplt>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	d049      	beq.n	8006d16 <_dtoa_r+0x216>
 8006c82:	3f01      	subs	r7, #1
 8006c84:	2300      	movs	r3, #0
 8006c86:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c8a:	1b9b      	subs	r3, r3, r6
 8006c8c:	1e5a      	subs	r2, r3, #1
 8006c8e:	bf45      	ittet	mi
 8006c90:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c94:	9300      	strmi	r3, [sp, #0]
 8006c96:	2300      	movpl	r3, #0
 8006c98:	2300      	movmi	r3, #0
 8006c9a:	9206      	str	r2, [sp, #24]
 8006c9c:	bf54      	ite	pl
 8006c9e:	9300      	strpl	r3, [sp, #0]
 8006ca0:	9306      	strmi	r3, [sp, #24]
 8006ca2:	2f00      	cmp	r7, #0
 8006ca4:	db39      	blt.n	8006d1a <_dtoa_r+0x21a>
 8006ca6:	9b06      	ldr	r3, [sp, #24]
 8006ca8:	970d      	str	r7, [sp, #52]	@ 0x34
 8006caa:	443b      	add	r3, r7
 8006cac:	9306      	str	r3, [sp, #24]
 8006cae:	2300      	movs	r3, #0
 8006cb0:	9308      	str	r3, [sp, #32]
 8006cb2:	9b07      	ldr	r3, [sp, #28]
 8006cb4:	2b09      	cmp	r3, #9
 8006cb6:	d863      	bhi.n	8006d80 <_dtoa_r+0x280>
 8006cb8:	2b05      	cmp	r3, #5
 8006cba:	bfc4      	itt	gt
 8006cbc:	3b04      	subgt	r3, #4
 8006cbe:	9307      	strgt	r3, [sp, #28]
 8006cc0:	9b07      	ldr	r3, [sp, #28]
 8006cc2:	f1a3 0302 	sub.w	r3, r3, #2
 8006cc6:	bfcc      	ite	gt
 8006cc8:	2400      	movgt	r4, #0
 8006cca:	2401      	movle	r4, #1
 8006ccc:	2b03      	cmp	r3, #3
 8006cce:	d863      	bhi.n	8006d98 <_dtoa_r+0x298>
 8006cd0:	e8df f003 	tbb	[pc, r3]
 8006cd4:	2b375452 	.word	0x2b375452
 8006cd8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006cdc:	441e      	add	r6, r3
 8006cde:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006ce2:	2b20      	cmp	r3, #32
 8006ce4:	bfc1      	itttt	gt
 8006ce6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006cea:	409f      	lslgt	r7, r3
 8006cec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006cf0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006cf4:	bfd6      	itet	le
 8006cf6:	f1c3 0320 	rsble	r3, r3, #32
 8006cfa:	ea47 0003 	orrgt.w	r0, r7, r3
 8006cfe:	fa04 f003 	lslle.w	r0, r4, r3
 8006d02:	f7f9 fc2f 	bl	8000564 <__aeabi_ui2d>
 8006d06:	2201      	movs	r2, #1
 8006d08:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006d0c:	3e01      	subs	r6, #1
 8006d0e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006d10:	e776      	b.n	8006c00 <_dtoa_r+0x100>
 8006d12:	2301      	movs	r3, #1
 8006d14:	e7b7      	b.n	8006c86 <_dtoa_r+0x186>
 8006d16:	9010      	str	r0, [sp, #64]	@ 0x40
 8006d18:	e7b6      	b.n	8006c88 <_dtoa_r+0x188>
 8006d1a:	9b00      	ldr	r3, [sp, #0]
 8006d1c:	1bdb      	subs	r3, r3, r7
 8006d1e:	9300      	str	r3, [sp, #0]
 8006d20:	427b      	negs	r3, r7
 8006d22:	9308      	str	r3, [sp, #32]
 8006d24:	2300      	movs	r3, #0
 8006d26:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d28:	e7c3      	b.n	8006cb2 <_dtoa_r+0x1b2>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d30:	eb07 0b03 	add.w	fp, r7, r3
 8006d34:	f10b 0301 	add.w	r3, fp, #1
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	9303      	str	r3, [sp, #12]
 8006d3c:	bfb8      	it	lt
 8006d3e:	2301      	movlt	r3, #1
 8006d40:	e006      	b.n	8006d50 <_dtoa_r+0x250>
 8006d42:	2301      	movs	r3, #1
 8006d44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	dd28      	ble.n	8006d9e <_dtoa_r+0x29e>
 8006d4c:	469b      	mov	fp, r3
 8006d4e:	9303      	str	r3, [sp, #12]
 8006d50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006d54:	2100      	movs	r1, #0
 8006d56:	2204      	movs	r2, #4
 8006d58:	f102 0514 	add.w	r5, r2, #20
 8006d5c:	429d      	cmp	r5, r3
 8006d5e:	d926      	bls.n	8006dae <_dtoa_r+0x2ae>
 8006d60:	6041      	str	r1, [r0, #4]
 8006d62:	4648      	mov	r0, r9
 8006d64:	f000 fd9c 	bl	80078a0 <_Balloc>
 8006d68:	4682      	mov	sl, r0
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	d142      	bne.n	8006df4 <_dtoa_r+0x2f4>
 8006d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006de8 <_dtoa_r+0x2e8>)
 8006d70:	4602      	mov	r2, r0
 8006d72:	f240 11af 	movw	r1, #431	@ 0x1af
 8006d76:	e6da      	b.n	8006b2e <_dtoa_r+0x2e>
 8006d78:	2300      	movs	r3, #0
 8006d7a:	e7e3      	b.n	8006d44 <_dtoa_r+0x244>
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	e7d5      	b.n	8006d2c <_dtoa_r+0x22c>
 8006d80:	2401      	movs	r4, #1
 8006d82:	2300      	movs	r3, #0
 8006d84:	9307      	str	r3, [sp, #28]
 8006d86:	9409      	str	r4, [sp, #36]	@ 0x24
 8006d88:	f04f 3bff 	mov.w	fp, #4294967295
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d92:	2312      	movs	r3, #18
 8006d94:	920c      	str	r2, [sp, #48]	@ 0x30
 8006d96:	e7db      	b.n	8006d50 <_dtoa_r+0x250>
 8006d98:	2301      	movs	r3, #1
 8006d9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d9c:	e7f4      	b.n	8006d88 <_dtoa_r+0x288>
 8006d9e:	f04f 0b01 	mov.w	fp, #1
 8006da2:	f8cd b00c 	str.w	fp, [sp, #12]
 8006da6:	465b      	mov	r3, fp
 8006da8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006dac:	e7d0      	b.n	8006d50 <_dtoa_r+0x250>
 8006dae:	3101      	adds	r1, #1
 8006db0:	0052      	lsls	r2, r2, #1
 8006db2:	e7d1      	b.n	8006d58 <_dtoa_r+0x258>
 8006db4:	f3af 8000 	nop.w
 8006db8:	636f4361 	.word	0x636f4361
 8006dbc:	3fd287a7 	.word	0x3fd287a7
 8006dc0:	8b60c8b3 	.word	0x8b60c8b3
 8006dc4:	3fc68a28 	.word	0x3fc68a28
 8006dc8:	509f79fb 	.word	0x509f79fb
 8006dcc:	3fd34413 	.word	0x3fd34413
 8006dd0:	080099bd 	.word	0x080099bd
 8006dd4:	080099d4 	.word	0x080099d4
 8006dd8:	7ff00000 	.word	0x7ff00000
 8006ddc:	08009951 	.word	0x08009951
 8006de0:	3ff80000 	.word	0x3ff80000
 8006de4:	08009ae8 	.word	0x08009ae8
 8006de8:	08009a2c 	.word	0x08009a2c
 8006dec:	080099b9 	.word	0x080099b9
 8006df0:	08009950 	.word	0x08009950
 8006df4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006df8:	6018      	str	r0, [r3, #0]
 8006dfa:	9b03      	ldr	r3, [sp, #12]
 8006dfc:	2b0e      	cmp	r3, #14
 8006dfe:	f200 80a1 	bhi.w	8006f44 <_dtoa_r+0x444>
 8006e02:	2c00      	cmp	r4, #0
 8006e04:	f000 809e 	beq.w	8006f44 <_dtoa_r+0x444>
 8006e08:	2f00      	cmp	r7, #0
 8006e0a:	dd33      	ble.n	8006e74 <_dtoa_r+0x374>
 8006e0c:	4b9c      	ldr	r3, [pc, #624]	@ (8007080 <_dtoa_r+0x580>)
 8006e0e:	f007 020f 	and.w	r2, r7, #15
 8006e12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e16:	ed93 7b00 	vldr	d7, [r3]
 8006e1a:	05f8      	lsls	r0, r7, #23
 8006e1c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006e20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006e24:	d516      	bpl.n	8006e54 <_dtoa_r+0x354>
 8006e26:	4b97      	ldr	r3, [pc, #604]	@ (8007084 <_dtoa_r+0x584>)
 8006e28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e30:	f7f9 fd3c 	bl	80008ac <__aeabi_ddiv>
 8006e34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e38:	f004 040f 	and.w	r4, r4, #15
 8006e3c:	2603      	movs	r6, #3
 8006e3e:	4d91      	ldr	r5, [pc, #580]	@ (8007084 <_dtoa_r+0x584>)
 8006e40:	b954      	cbnz	r4, 8006e58 <_dtoa_r+0x358>
 8006e42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006e46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e4a:	f7f9 fd2f 	bl	80008ac <__aeabi_ddiv>
 8006e4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e52:	e028      	b.n	8006ea6 <_dtoa_r+0x3a6>
 8006e54:	2602      	movs	r6, #2
 8006e56:	e7f2      	b.n	8006e3e <_dtoa_r+0x33e>
 8006e58:	07e1      	lsls	r1, r4, #31
 8006e5a:	d508      	bpl.n	8006e6e <_dtoa_r+0x36e>
 8006e5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006e60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e64:	f7f9 fbf8 	bl	8000658 <__aeabi_dmul>
 8006e68:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e6c:	3601      	adds	r6, #1
 8006e6e:	1064      	asrs	r4, r4, #1
 8006e70:	3508      	adds	r5, #8
 8006e72:	e7e5      	b.n	8006e40 <_dtoa_r+0x340>
 8006e74:	f000 80af 	beq.w	8006fd6 <_dtoa_r+0x4d6>
 8006e78:	427c      	negs	r4, r7
 8006e7a:	4b81      	ldr	r3, [pc, #516]	@ (8007080 <_dtoa_r+0x580>)
 8006e7c:	4d81      	ldr	r5, [pc, #516]	@ (8007084 <_dtoa_r+0x584>)
 8006e7e:	f004 020f 	and.w	r2, r4, #15
 8006e82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e8e:	f7f9 fbe3 	bl	8000658 <__aeabi_dmul>
 8006e92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e96:	1124      	asrs	r4, r4, #4
 8006e98:	2300      	movs	r3, #0
 8006e9a:	2602      	movs	r6, #2
 8006e9c:	2c00      	cmp	r4, #0
 8006e9e:	f040 808f 	bne.w	8006fc0 <_dtoa_r+0x4c0>
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1d3      	bne.n	8006e4e <_dtoa_r+0x34e>
 8006ea6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ea8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f000 8094 	beq.w	8006fda <_dtoa_r+0x4da>
 8006eb2:	4b75      	ldr	r3, [pc, #468]	@ (8007088 <_dtoa_r+0x588>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	4629      	mov	r1, r5
 8006eba:	f7f9 fe3f 	bl	8000b3c <__aeabi_dcmplt>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	f000 808b 	beq.w	8006fda <_dtoa_r+0x4da>
 8006ec4:	9b03      	ldr	r3, [sp, #12]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f000 8087 	beq.w	8006fda <_dtoa_r+0x4da>
 8006ecc:	f1bb 0f00 	cmp.w	fp, #0
 8006ed0:	dd34      	ble.n	8006f3c <_dtoa_r+0x43c>
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	4b6d      	ldr	r3, [pc, #436]	@ (800708c <_dtoa_r+0x58c>)
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	4629      	mov	r1, r5
 8006eda:	f7f9 fbbd 	bl	8000658 <__aeabi_dmul>
 8006ede:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ee2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006ee6:	3601      	adds	r6, #1
 8006ee8:	465c      	mov	r4, fp
 8006eea:	4630      	mov	r0, r6
 8006eec:	f7f9 fb4a 	bl	8000584 <__aeabi_i2d>
 8006ef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ef4:	f7f9 fbb0 	bl	8000658 <__aeabi_dmul>
 8006ef8:	4b65      	ldr	r3, [pc, #404]	@ (8007090 <_dtoa_r+0x590>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	f7f9 f9f6 	bl	80002ec <__adddf3>
 8006f00:	4605      	mov	r5, r0
 8006f02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006f06:	2c00      	cmp	r4, #0
 8006f08:	d16a      	bne.n	8006fe0 <_dtoa_r+0x4e0>
 8006f0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f0e:	4b61      	ldr	r3, [pc, #388]	@ (8007094 <_dtoa_r+0x594>)
 8006f10:	2200      	movs	r2, #0
 8006f12:	f7f9 f9e9 	bl	80002e8 <__aeabi_dsub>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006f1e:	462a      	mov	r2, r5
 8006f20:	4633      	mov	r3, r6
 8006f22:	f7f9 fe29 	bl	8000b78 <__aeabi_dcmpgt>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	f040 8298 	bne.w	800745c <_dtoa_r+0x95c>
 8006f2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f30:	462a      	mov	r2, r5
 8006f32:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f36:	f7f9 fe01 	bl	8000b3c <__aeabi_dcmplt>
 8006f3a:	bb38      	cbnz	r0, 8006f8c <_dtoa_r+0x48c>
 8006f3c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006f40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	f2c0 8157 	blt.w	80071fa <_dtoa_r+0x6fa>
 8006f4c:	2f0e      	cmp	r7, #14
 8006f4e:	f300 8154 	bgt.w	80071fa <_dtoa_r+0x6fa>
 8006f52:	4b4b      	ldr	r3, [pc, #300]	@ (8007080 <_dtoa_r+0x580>)
 8006f54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f58:	ed93 7b00 	vldr	d7, [r3]
 8006f5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	ed8d 7b00 	vstr	d7, [sp]
 8006f64:	f280 80e5 	bge.w	8007132 <_dtoa_r+0x632>
 8006f68:	9b03      	ldr	r3, [sp, #12]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f300 80e1 	bgt.w	8007132 <_dtoa_r+0x632>
 8006f70:	d10c      	bne.n	8006f8c <_dtoa_r+0x48c>
 8006f72:	4b48      	ldr	r3, [pc, #288]	@ (8007094 <_dtoa_r+0x594>)
 8006f74:	2200      	movs	r2, #0
 8006f76:	ec51 0b17 	vmov	r0, r1, d7
 8006f7a:	f7f9 fb6d 	bl	8000658 <__aeabi_dmul>
 8006f7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f82:	f7f9 fdef 	bl	8000b64 <__aeabi_dcmpge>
 8006f86:	2800      	cmp	r0, #0
 8006f88:	f000 8266 	beq.w	8007458 <_dtoa_r+0x958>
 8006f8c:	2400      	movs	r4, #0
 8006f8e:	4625      	mov	r5, r4
 8006f90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f92:	4656      	mov	r6, sl
 8006f94:	ea6f 0803 	mvn.w	r8, r3
 8006f98:	2700      	movs	r7, #0
 8006f9a:	4621      	mov	r1, r4
 8006f9c:	4648      	mov	r0, r9
 8006f9e:	f000 fcbf 	bl	8007920 <_Bfree>
 8006fa2:	2d00      	cmp	r5, #0
 8006fa4:	f000 80bd 	beq.w	8007122 <_dtoa_r+0x622>
 8006fa8:	b12f      	cbz	r7, 8006fb6 <_dtoa_r+0x4b6>
 8006faa:	42af      	cmp	r7, r5
 8006fac:	d003      	beq.n	8006fb6 <_dtoa_r+0x4b6>
 8006fae:	4639      	mov	r1, r7
 8006fb0:	4648      	mov	r0, r9
 8006fb2:	f000 fcb5 	bl	8007920 <_Bfree>
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	4648      	mov	r0, r9
 8006fba:	f000 fcb1 	bl	8007920 <_Bfree>
 8006fbe:	e0b0      	b.n	8007122 <_dtoa_r+0x622>
 8006fc0:	07e2      	lsls	r2, r4, #31
 8006fc2:	d505      	bpl.n	8006fd0 <_dtoa_r+0x4d0>
 8006fc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fc8:	f7f9 fb46 	bl	8000658 <__aeabi_dmul>
 8006fcc:	3601      	adds	r6, #1
 8006fce:	2301      	movs	r3, #1
 8006fd0:	1064      	asrs	r4, r4, #1
 8006fd2:	3508      	adds	r5, #8
 8006fd4:	e762      	b.n	8006e9c <_dtoa_r+0x39c>
 8006fd6:	2602      	movs	r6, #2
 8006fd8:	e765      	b.n	8006ea6 <_dtoa_r+0x3a6>
 8006fda:	9c03      	ldr	r4, [sp, #12]
 8006fdc:	46b8      	mov	r8, r7
 8006fde:	e784      	b.n	8006eea <_dtoa_r+0x3ea>
 8006fe0:	4b27      	ldr	r3, [pc, #156]	@ (8007080 <_dtoa_r+0x580>)
 8006fe2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fe4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fe8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fec:	4454      	add	r4, sl
 8006fee:	2900      	cmp	r1, #0
 8006ff0:	d054      	beq.n	800709c <_dtoa_r+0x59c>
 8006ff2:	4929      	ldr	r1, [pc, #164]	@ (8007098 <_dtoa_r+0x598>)
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	f7f9 fc59 	bl	80008ac <__aeabi_ddiv>
 8006ffa:	4633      	mov	r3, r6
 8006ffc:	462a      	mov	r2, r5
 8006ffe:	f7f9 f973 	bl	80002e8 <__aeabi_dsub>
 8007002:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007006:	4656      	mov	r6, sl
 8007008:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800700c:	f7f9 fdd4 	bl	8000bb8 <__aeabi_d2iz>
 8007010:	4605      	mov	r5, r0
 8007012:	f7f9 fab7 	bl	8000584 <__aeabi_i2d>
 8007016:	4602      	mov	r2, r0
 8007018:	460b      	mov	r3, r1
 800701a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800701e:	f7f9 f963 	bl	80002e8 <__aeabi_dsub>
 8007022:	3530      	adds	r5, #48	@ 0x30
 8007024:	4602      	mov	r2, r0
 8007026:	460b      	mov	r3, r1
 8007028:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800702c:	f806 5b01 	strb.w	r5, [r6], #1
 8007030:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007034:	f7f9 fd82 	bl	8000b3c <__aeabi_dcmplt>
 8007038:	2800      	cmp	r0, #0
 800703a:	d172      	bne.n	8007122 <_dtoa_r+0x622>
 800703c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007040:	4911      	ldr	r1, [pc, #68]	@ (8007088 <_dtoa_r+0x588>)
 8007042:	2000      	movs	r0, #0
 8007044:	f7f9 f950 	bl	80002e8 <__aeabi_dsub>
 8007048:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800704c:	f7f9 fd76 	bl	8000b3c <__aeabi_dcmplt>
 8007050:	2800      	cmp	r0, #0
 8007052:	f040 80b4 	bne.w	80071be <_dtoa_r+0x6be>
 8007056:	42a6      	cmp	r6, r4
 8007058:	f43f af70 	beq.w	8006f3c <_dtoa_r+0x43c>
 800705c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007060:	4b0a      	ldr	r3, [pc, #40]	@ (800708c <_dtoa_r+0x58c>)
 8007062:	2200      	movs	r2, #0
 8007064:	f7f9 faf8 	bl	8000658 <__aeabi_dmul>
 8007068:	4b08      	ldr	r3, [pc, #32]	@ (800708c <_dtoa_r+0x58c>)
 800706a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800706e:	2200      	movs	r2, #0
 8007070:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007074:	f7f9 faf0 	bl	8000658 <__aeabi_dmul>
 8007078:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800707c:	e7c4      	b.n	8007008 <_dtoa_r+0x508>
 800707e:	bf00      	nop
 8007080:	08009ae8 	.word	0x08009ae8
 8007084:	08009ac0 	.word	0x08009ac0
 8007088:	3ff00000 	.word	0x3ff00000
 800708c:	40240000 	.word	0x40240000
 8007090:	401c0000 	.word	0x401c0000
 8007094:	40140000 	.word	0x40140000
 8007098:	3fe00000 	.word	0x3fe00000
 800709c:	4631      	mov	r1, r6
 800709e:	4628      	mov	r0, r5
 80070a0:	f7f9 fada 	bl	8000658 <__aeabi_dmul>
 80070a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80070a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80070aa:	4656      	mov	r6, sl
 80070ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070b0:	f7f9 fd82 	bl	8000bb8 <__aeabi_d2iz>
 80070b4:	4605      	mov	r5, r0
 80070b6:	f7f9 fa65 	bl	8000584 <__aeabi_i2d>
 80070ba:	4602      	mov	r2, r0
 80070bc:	460b      	mov	r3, r1
 80070be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070c2:	f7f9 f911 	bl	80002e8 <__aeabi_dsub>
 80070c6:	3530      	adds	r5, #48	@ 0x30
 80070c8:	f806 5b01 	strb.w	r5, [r6], #1
 80070cc:	4602      	mov	r2, r0
 80070ce:	460b      	mov	r3, r1
 80070d0:	42a6      	cmp	r6, r4
 80070d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070d6:	f04f 0200 	mov.w	r2, #0
 80070da:	d124      	bne.n	8007126 <_dtoa_r+0x626>
 80070dc:	4baf      	ldr	r3, [pc, #700]	@ (800739c <_dtoa_r+0x89c>)
 80070de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80070e2:	f7f9 f903 	bl	80002ec <__adddf3>
 80070e6:	4602      	mov	r2, r0
 80070e8:	460b      	mov	r3, r1
 80070ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070ee:	f7f9 fd43 	bl	8000b78 <__aeabi_dcmpgt>
 80070f2:	2800      	cmp	r0, #0
 80070f4:	d163      	bne.n	80071be <_dtoa_r+0x6be>
 80070f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80070fa:	49a8      	ldr	r1, [pc, #672]	@ (800739c <_dtoa_r+0x89c>)
 80070fc:	2000      	movs	r0, #0
 80070fe:	f7f9 f8f3 	bl	80002e8 <__aeabi_dsub>
 8007102:	4602      	mov	r2, r0
 8007104:	460b      	mov	r3, r1
 8007106:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800710a:	f7f9 fd17 	bl	8000b3c <__aeabi_dcmplt>
 800710e:	2800      	cmp	r0, #0
 8007110:	f43f af14 	beq.w	8006f3c <_dtoa_r+0x43c>
 8007114:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007116:	1e73      	subs	r3, r6, #1
 8007118:	9313      	str	r3, [sp, #76]	@ 0x4c
 800711a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800711e:	2b30      	cmp	r3, #48	@ 0x30
 8007120:	d0f8      	beq.n	8007114 <_dtoa_r+0x614>
 8007122:	4647      	mov	r7, r8
 8007124:	e03b      	b.n	800719e <_dtoa_r+0x69e>
 8007126:	4b9e      	ldr	r3, [pc, #632]	@ (80073a0 <_dtoa_r+0x8a0>)
 8007128:	f7f9 fa96 	bl	8000658 <__aeabi_dmul>
 800712c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007130:	e7bc      	b.n	80070ac <_dtoa_r+0x5ac>
 8007132:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007136:	4656      	mov	r6, sl
 8007138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800713c:	4620      	mov	r0, r4
 800713e:	4629      	mov	r1, r5
 8007140:	f7f9 fbb4 	bl	80008ac <__aeabi_ddiv>
 8007144:	f7f9 fd38 	bl	8000bb8 <__aeabi_d2iz>
 8007148:	4680      	mov	r8, r0
 800714a:	f7f9 fa1b 	bl	8000584 <__aeabi_i2d>
 800714e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007152:	f7f9 fa81 	bl	8000658 <__aeabi_dmul>
 8007156:	4602      	mov	r2, r0
 8007158:	460b      	mov	r3, r1
 800715a:	4620      	mov	r0, r4
 800715c:	4629      	mov	r1, r5
 800715e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007162:	f7f9 f8c1 	bl	80002e8 <__aeabi_dsub>
 8007166:	f806 4b01 	strb.w	r4, [r6], #1
 800716a:	9d03      	ldr	r5, [sp, #12]
 800716c:	eba6 040a 	sub.w	r4, r6, sl
 8007170:	42a5      	cmp	r5, r4
 8007172:	4602      	mov	r2, r0
 8007174:	460b      	mov	r3, r1
 8007176:	d133      	bne.n	80071e0 <_dtoa_r+0x6e0>
 8007178:	f7f9 f8b8 	bl	80002ec <__adddf3>
 800717c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007180:	4604      	mov	r4, r0
 8007182:	460d      	mov	r5, r1
 8007184:	f7f9 fcf8 	bl	8000b78 <__aeabi_dcmpgt>
 8007188:	b9c0      	cbnz	r0, 80071bc <_dtoa_r+0x6bc>
 800718a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800718e:	4620      	mov	r0, r4
 8007190:	4629      	mov	r1, r5
 8007192:	f7f9 fcc9 	bl	8000b28 <__aeabi_dcmpeq>
 8007196:	b110      	cbz	r0, 800719e <_dtoa_r+0x69e>
 8007198:	f018 0f01 	tst.w	r8, #1
 800719c:	d10e      	bne.n	80071bc <_dtoa_r+0x6bc>
 800719e:	9902      	ldr	r1, [sp, #8]
 80071a0:	4648      	mov	r0, r9
 80071a2:	f000 fbbd 	bl	8007920 <_Bfree>
 80071a6:	2300      	movs	r3, #0
 80071a8:	7033      	strb	r3, [r6, #0]
 80071aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80071ac:	3701      	adds	r7, #1
 80071ae:	601f      	str	r7, [r3, #0]
 80071b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 824b 	beq.w	800764e <_dtoa_r+0xb4e>
 80071b8:	601e      	str	r6, [r3, #0]
 80071ba:	e248      	b.n	800764e <_dtoa_r+0xb4e>
 80071bc:	46b8      	mov	r8, r7
 80071be:	4633      	mov	r3, r6
 80071c0:	461e      	mov	r6, r3
 80071c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071c6:	2a39      	cmp	r2, #57	@ 0x39
 80071c8:	d106      	bne.n	80071d8 <_dtoa_r+0x6d8>
 80071ca:	459a      	cmp	sl, r3
 80071cc:	d1f8      	bne.n	80071c0 <_dtoa_r+0x6c0>
 80071ce:	2230      	movs	r2, #48	@ 0x30
 80071d0:	f108 0801 	add.w	r8, r8, #1
 80071d4:	f88a 2000 	strb.w	r2, [sl]
 80071d8:	781a      	ldrb	r2, [r3, #0]
 80071da:	3201      	adds	r2, #1
 80071dc:	701a      	strb	r2, [r3, #0]
 80071de:	e7a0      	b.n	8007122 <_dtoa_r+0x622>
 80071e0:	4b6f      	ldr	r3, [pc, #444]	@ (80073a0 <_dtoa_r+0x8a0>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	f7f9 fa38 	bl	8000658 <__aeabi_dmul>
 80071e8:	2200      	movs	r2, #0
 80071ea:	2300      	movs	r3, #0
 80071ec:	4604      	mov	r4, r0
 80071ee:	460d      	mov	r5, r1
 80071f0:	f7f9 fc9a 	bl	8000b28 <__aeabi_dcmpeq>
 80071f4:	2800      	cmp	r0, #0
 80071f6:	d09f      	beq.n	8007138 <_dtoa_r+0x638>
 80071f8:	e7d1      	b.n	800719e <_dtoa_r+0x69e>
 80071fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071fc:	2a00      	cmp	r2, #0
 80071fe:	f000 80ea 	beq.w	80073d6 <_dtoa_r+0x8d6>
 8007202:	9a07      	ldr	r2, [sp, #28]
 8007204:	2a01      	cmp	r2, #1
 8007206:	f300 80cd 	bgt.w	80073a4 <_dtoa_r+0x8a4>
 800720a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800720c:	2a00      	cmp	r2, #0
 800720e:	f000 80c1 	beq.w	8007394 <_dtoa_r+0x894>
 8007212:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007216:	9c08      	ldr	r4, [sp, #32]
 8007218:	9e00      	ldr	r6, [sp, #0]
 800721a:	9a00      	ldr	r2, [sp, #0]
 800721c:	441a      	add	r2, r3
 800721e:	9200      	str	r2, [sp, #0]
 8007220:	9a06      	ldr	r2, [sp, #24]
 8007222:	2101      	movs	r1, #1
 8007224:	441a      	add	r2, r3
 8007226:	4648      	mov	r0, r9
 8007228:	9206      	str	r2, [sp, #24]
 800722a:	f000 fc2d 	bl	8007a88 <__i2b>
 800722e:	4605      	mov	r5, r0
 8007230:	b166      	cbz	r6, 800724c <_dtoa_r+0x74c>
 8007232:	9b06      	ldr	r3, [sp, #24]
 8007234:	2b00      	cmp	r3, #0
 8007236:	dd09      	ble.n	800724c <_dtoa_r+0x74c>
 8007238:	42b3      	cmp	r3, r6
 800723a:	9a00      	ldr	r2, [sp, #0]
 800723c:	bfa8      	it	ge
 800723e:	4633      	movge	r3, r6
 8007240:	1ad2      	subs	r2, r2, r3
 8007242:	9200      	str	r2, [sp, #0]
 8007244:	9a06      	ldr	r2, [sp, #24]
 8007246:	1af6      	subs	r6, r6, r3
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	9306      	str	r3, [sp, #24]
 800724c:	9b08      	ldr	r3, [sp, #32]
 800724e:	b30b      	cbz	r3, 8007294 <_dtoa_r+0x794>
 8007250:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007252:	2b00      	cmp	r3, #0
 8007254:	f000 80c6 	beq.w	80073e4 <_dtoa_r+0x8e4>
 8007258:	2c00      	cmp	r4, #0
 800725a:	f000 80c0 	beq.w	80073de <_dtoa_r+0x8de>
 800725e:	4629      	mov	r1, r5
 8007260:	4622      	mov	r2, r4
 8007262:	4648      	mov	r0, r9
 8007264:	f000 fcc8 	bl	8007bf8 <__pow5mult>
 8007268:	9a02      	ldr	r2, [sp, #8]
 800726a:	4601      	mov	r1, r0
 800726c:	4605      	mov	r5, r0
 800726e:	4648      	mov	r0, r9
 8007270:	f000 fc20 	bl	8007ab4 <__multiply>
 8007274:	9902      	ldr	r1, [sp, #8]
 8007276:	4680      	mov	r8, r0
 8007278:	4648      	mov	r0, r9
 800727a:	f000 fb51 	bl	8007920 <_Bfree>
 800727e:	9b08      	ldr	r3, [sp, #32]
 8007280:	1b1b      	subs	r3, r3, r4
 8007282:	9308      	str	r3, [sp, #32]
 8007284:	f000 80b1 	beq.w	80073ea <_dtoa_r+0x8ea>
 8007288:	9a08      	ldr	r2, [sp, #32]
 800728a:	4641      	mov	r1, r8
 800728c:	4648      	mov	r0, r9
 800728e:	f000 fcb3 	bl	8007bf8 <__pow5mult>
 8007292:	9002      	str	r0, [sp, #8]
 8007294:	2101      	movs	r1, #1
 8007296:	4648      	mov	r0, r9
 8007298:	f000 fbf6 	bl	8007a88 <__i2b>
 800729c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800729e:	4604      	mov	r4, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f000 81d8 	beq.w	8007656 <_dtoa_r+0xb56>
 80072a6:	461a      	mov	r2, r3
 80072a8:	4601      	mov	r1, r0
 80072aa:	4648      	mov	r0, r9
 80072ac:	f000 fca4 	bl	8007bf8 <__pow5mult>
 80072b0:	9b07      	ldr	r3, [sp, #28]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	4604      	mov	r4, r0
 80072b6:	f300 809f 	bgt.w	80073f8 <_dtoa_r+0x8f8>
 80072ba:	9b04      	ldr	r3, [sp, #16]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	f040 8097 	bne.w	80073f0 <_dtoa_r+0x8f0>
 80072c2:	9b05      	ldr	r3, [sp, #20]
 80072c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f040 8093 	bne.w	80073f4 <_dtoa_r+0x8f4>
 80072ce:	9b05      	ldr	r3, [sp, #20]
 80072d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80072d4:	0d1b      	lsrs	r3, r3, #20
 80072d6:	051b      	lsls	r3, r3, #20
 80072d8:	b133      	cbz	r3, 80072e8 <_dtoa_r+0x7e8>
 80072da:	9b00      	ldr	r3, [sp, #0]
 80072dc:	3301      	adds	r3, #1
 80072de:	9300      	str	r3, [sp, #0]
 80072e0:	9b06      	ldr	r3, [sp, #24]
 80072e2:	3301      	adds	r3, #1
 80072e4:	9306      	str	r3, [sp, #24]
 80072e6:	2301      	movs	r3, #1
 80072e8:	9308      	str	r3, [sp, #32]
 80072ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f000 81b8 	beq.w	8007662 <_dtoa_r+0xb62>
 80072f2:	6923      	ldr	r3, [r4, #16]
 80072f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072f8:	6918      	ldr	r0, [r3, #16]
 80072fa:	f000 fb79 	bl	80079f0 <__hi0bits>
 80072fe:	f1c0 0020 	rsb	r0, r0, #32
 8007302:	9b06      	ldr	r3, [sp, #24]
 8007304:	4418      	add	r0, r3
 8007306:	f010 001f 	ands.w	r0, r0, #31
 800730a:	f000 8082 	beq.w	8007412 <_dtoa_r+0x912>
 800730e:	f1c0 0320 	rsb	r3, r0, #32
 8007312:	2b04      	cmp	r3, #4
 8007314:	dd73      	ble.n	80073fe <_dtoa_r+0x8fe>
 8007316:	9b00      	ldr	r3, [sp, #0]
 8007318:	f1c0 001c 	rsb	r0, r0, #28
 800731c:	4403      	add	r3, r0
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	9b06      	ldr	r3, [sp, #24]
 8007322:	4403      	add	r3, r0
 8007324:	4406      	add	r6, r0
 8007326:	9306      	str	r3, [sp, #24]
 8007328:	9b00      	ldr	r3, [sp, #0]
 800732a:	2b00      	cmp	r3, #0
 800732c:	dd05      	ble.n	800733a <_dtoa_r+0x83a>
 800732e:	9902      	ldr	r1, [sp, #8]
 8007330:	461a      	mov	r2, r3
 8007332:	4648      	mov	r0, r9
 8007334:	f000 fcba 	bl	8007cac <__lshift>
 8007338:	9002      	str	r0, [sp, #8]
 800733a:	9b06      	ldr	r3, [sp, #24]
 800733c:	2b00      	cmp	r3, #0
 800733e:	dd05      	ble.n	800734c <_dtoa_r+0x84c>
 8007340:	4621      	mov	r1, r4
 8007342:	461a      	mov	r2, r3
 8007344:	4648      	mov	r0, r9
 8007346:	f000 fcb1 	bl	8007cac <__lshift>
 800734a:	4604      	mov	r4, r0
 800734c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800734e:	2b00      	cmp	r3, #0
 8007350:	d061      	beq.n	8007416 <_dtoa_r+0x916>
 8007352:	9802      	ldr	r0, [sp, #8]
 8007354:	4621      	mov	r1, r4
 8007356:	f000 fd15 	bl	8007d84 <__mcmp>
 800735a:	2800      	cmp	r0, #0
 800735c:	da5b      	bge.n	8007416 <_dtoa_r+0x916>
 800735e:	2300      	movs	r3, #0
 8007360:	9902      	ldr	r1, [sp, #8]
 8007362:	220a      	movs	r2, #10
 8007364:	4648      	mov	r0, r9
 8007366:	f000 fafd 	bl	8007964 <__multadd>
 800736a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800736c:	9002      	str	r0, [sp, #8]
 800736e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 8177 	beq.w	8007666 <_dtoa_r+0xb66>
 8007378:	4629      	mov	r1, r5
 800737a:	2300      	movs	r3, #0
 800737c:	220a      	movs	r2, #10
 800737e:	4648      	mov	r0, r9
 8007380:	f000 faf0 	bl	8007964 <__multadd>
 8007384:	f1bb 0f00 	cmp.w	fp, #0
 8007388:	4605      	mov	r5, r0
 800738a:	dc6f      	bgt.n	800746c <_dtoa_r+0x96c>
 800738c:	9b07      	ldr	r3, [sp, #28]
 800738e:	2b02      	cmp	r3, #2
 8007390:	dc49      	bgt.n	8007426 <_dtoa_r+0x926>
 8007392:	e06b      	b.n	800746c <_dtoa_r+0x96c>
 8007394:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007396:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800739a:	e73c      	b.n	8007216 <_dtoa_r+0x716>
 800739c:	3fe00000 	.word	0x3fe00000
 80073a0:	40240000 	.word	0x40240000
 80073a4:	9b03      	ldr	r3, [sp, #12]
 80073a6:	1e5c      	subs	r4, r3, #1
 80073a8:	9b08      	ldr	r3, [sp, #32]
 80073aa:	42a3      	cmp	r3, r4
 80073ac:	db09      	blt.n	80073c2 <_dtoa_r+0x8c2>
 80073ae:	1b1c      	subs	r4, r3, r4
 80073b0:	9b03      	ldr	r3, [sp, #12]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f6bf af30 	bge.w	8007218 <_dtoa_r+0x718>
 80073b8:	9b00      	ldr	r3, [sp, #0]
 80073ba:	9a03      	ldr	r2, [sp, #12]
 80073bc:	1a9e      	subs	r6, r3, r2
 80073be:	2300      	movs	r3, #0
 80073c0:	e72b      	b.n	800721a <_dtoa_r+0x71a>
 80073c2:	9b08      	ldr	r3, [sp, #32]
 80073c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80073c6:	9408      	str	r4, [sp, #32]
 80073c8:	1ae3      	subs	r3, r4, r3
 80073ca:	441a      	add	r2, r3
 80073cc:	9e00      	ldr	r6, [sp, #0]
 80073ce:	9b03      	ldr	r3, [sp, #12]
 80073d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80073d2:	2400      	movs	r4, #0
 80073d4:	e721      	b.n	800721a <_dtoa_r+0x71a>
 80073d6:	9c08      	ldr	r4, [sp, #32]
 80073d8:	9e00      	ldr	r6, [sp, #0]
 80073da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80073dc:	e728      	b.n	8007230 <_dtoa_r+0x730>
 80073de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80073e2:	e751      	b.n	8007288 <_dtoa_r+0x788>
 80073e4:	9a08      	ldr	r2, [sp, #32]
 80073e6:	9902      	ldr	r1, [sp, #8]
 80073e8:	e750      	b.n	800728c <_dtoa_r+0x78c>
 80073ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80073ee:	e751      	b.n	8007294 <_dtoa_r+0x794>
 80073f0:	2300      	movs	r3, #0
 80073f2:	e779      	b.n	80072e8 <_dtoa_r+0x7e8>
 80073f4:	9b04      	ldr	r3, [sp, #16]
 80073f6:	e777      	b.n	80072e8 <_dtoa_r+0x7e8>
 80073f8:	2300      	movs	r3, #0
 80073fa:	9308      	str	r3, [sp, #32]
 80073fc:	e779      	b.n	80072f2 <_dtoa_r+0x7f2>
 80073fe:	d093      	beq.n	8007328 <_dtoa_r+0x828>
 8007400:	9a00      	ldr	r2, [sp, #0]
 8007402:	331c      	adds	r3, #28
 8007404:	441a      	add	r2, r3
 8007406:	9200      	str	r2, [sp, #0]
 8007408:	9a06      	ldr	r2, [sp, #24]
 800740a:	441a      	add	r2, r3
 800740c:	441e      	add	r6, r3
 800740e:	9206      	str	r2, [sp, #24]
 8007410:	e78a      	b.n	8007328 <_dtoa_r+0x828>
 8007412:	4603      	mov	r3, r0
 8007414:	e7f4      	b.n	8007400 <_dtoa_r+0x900>
 8007416:	9b03      	ldr	r3, [sp, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	46b8      	mov	r8, r7
 800741c:	dc20      	bgt.n	8007460 <_dtoa_r+0x960>
 800741e:	469b      	mov	fp, r3
 8007420:	9b07      	ldr	r3, [sp, #28]
 8007422:	2b02      	cmp	r3, #2
 8007424:	dd1e      	ble.n	8007464 <_dtoa_r+0x964>
 8007426:	f1bb 0f00 	cmp.w	fp, #0
 800742a:	f47f adb1 	bne.w	8006f90 <_dtoa_r+0x490>
 800742e:	4621      	mov	r1, r4
 8007430:	465b      	mov	r3, fp
 8007432:	2205      	movs	r2, #5
 8007434:	4648      	mov	r0, r9
 8007436:	f000 fa95 	bl	8007964 <__multadd>
 800743a:	4601      	mov	r1, r0
 800743c:	4604      	mov	r4, r0
 800743e:	9802      	ldr	r0, [sp, #8]
 8007440:	f000 fca0 	bl	8007d84 <__mcmp>
 8007444:	2800      	cmp	r0, #0
 8007446:	f77f ada3 	ble.w	8006f90 <_dtoa_r+0x490>
 800744a:	4656      	mov	r6, sl
 800744c:	2331      	movs	r3, #49	@ 0x31
 800744e:	f806 3b01 	strb.w	r3, [r6], #1
 8007452:	f108 0801 	add.w	r8, r8, #1
 8007456:	e59f      	b.n	8006f98 <_dtoa_r+0x498>
 8007458:	9c03      	ldr	r4, [sp, #12]
 800745a:	46b8      	mov	r8, r7
 800745c:	4625      	mov	r5, r4
 800745e:	e7f4      	b.n	800744a <_dtoa_r+0x94a>
 8007460:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007466:	2b00      	cmp	r3, #0
 8007468:	f000 8101 	beq.w	800766e <_dtoa_r+0xb6e>
 800746c:	2e00      	cmp	r6, #0
 800746e:	dd05      	ble.n	800747c <_dtoa_r+0x97c>
 8007470:	4629      	mov	r1, r5
 8007472:	4632      	mov	r2, r6
 8007474:	4648      	mov	r0, r9
 8007476:	f000 fc19 	bl	8007cac <__lshift>
 800747a:	4605      	mov	r5, r0
 800747c:	9b08      	ldr	r3, [sp, #32]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d05c      	beq.n	800753c <_dtoa_r+0xa3c>
 8007482:	6869      	ldr	r1, [r5, #4]
 8007484:	4648      	mov	r0, r9
 8007486:	f000 fa0b 	bl	80078a0 <_Balloc>
 800748a:	4606      	mov	r6, r0
 800748c:	b928      	cbnz	r0, 800749a <_dtoa_r+0x99a>
 800748e:	4b82      	ldr	r3, [pc, #520]	@ (8007698 <_dtoa_r+0xb98>)
 8007490:	4602      	mov	r2, r0
 8007492:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007496:	f7ff bb4a 	b.w	8006b2e <_dtoa_r+0x2e>
 800749a:	692a      	ldr	r2, [r5, #16]
 800749c:	3202      	adds	r2, #2
 800749e:	0092      	lsls	r2, r2, #2
 80074a0:	f105 010c 	add.w	r1, r5, #12
 80074a4:	300c      	adds	r0, #12
 80074a6:	f7ff fa76 	bl	8006996 <memcpy>
 80074aa:	2201      	movs	r2, #1
 80074ac:	4631      	mov	r1, r6
 80074ae:	4648      	mov	r0, r9
 80074b0:	f000 fbfc 	bl	8007cac <__lshift>
 80074b4:	f10a 0301 	add.w	r3, sl, #1
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	eb0a 030b 	add.w	r3, sl, fp
 80074be:	9308      	str	r3, [sp, #32]
 80074c0:	9b04      	ldr	r3, [sp, #16]
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	462f      	mov	r7, r5
 80074c8:	9306      	str	r3, [sp, #24]
 80074ca:	4605      	mov	r5, r0
 80074cc:	9b00      	ldr	r3, [sp, #0]
 80074ce:	9802      	ldr	r0, [sp, #8]
 80074d0:	4621      	mov	r1, r4
 80074d2:	f103 3bff 	add.w	fp, r3, #4294967295
 80074d6:	f7ff fa8b 	bl	80069f0 <quorem>
 80074da:	4603      	mov	r3, r0
 80074dc:	3330      	adds	r3, #48	@ 0x30
 80074de:	9003      	str	r0, [sp, #12]
 80074e0:	4639      	mov	r1, r7
 80074e2:	9802      	ldr	r0, [sp, #8]
 80074e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074e6:	f000 fc4d 	bl	8007d84 <__mcmp>
 80074ea:	462a      	mov	r2, r5
 80074ec:	9004      	str	r0, [sp, #16]
 80074ee:	4621      	mov	r1, r4
 80074f0:	4648      	mov	r0, r9
 80074f2:	f000 fc63 	bl	8007dbc <__mdiff>
 80074f6:	68c2      	ldr	r2, [r0, #12]
 80074f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074fa:	4606      	mov	r6, r0
 80074fc:	bb02      	cbnz	r2, 8007540 <_dtoa_r+0xa40>
 80074fe:	4601      	mov	r1, r0
 8007500:	9802      	ldr	r0, [sp, #8]
 8007502:	f000 fc3f 	bl	8007d84 <__mcmp>
 8007506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007508:	4602      	mov	r2, r0
 800750a:	4631      	mov	r1, r6
 800750c:	4648      	mov	r0, r9
 800750e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007510:	9309      	str	r3, [sp, #36]	@ 0x24
 8007512:	f000 fa05 	bl	8007920 <_Bfree>
 8007516:	9b07      	ldr	r3, [sp, #28]
 8007518:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800751a:	9e00      	ldr	r6, [sp, #0]
 800751c:	ea42 0103 	orr.w	r1, r2, r3
 8007520:	9b06      	ldr	r3, [sp, #24]
 8007522:	4319      	orrs	r1, r3
 8007524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007526:	d10d      	bne.n	8007544 <_dtoa_r+0xa44>
 8007528:	2b39      	cmp	r3, #57	@ 0x39
 800752a:	d027      	beq.n	800757c <_dtoa_r+0xa7c>
 800752c:	9a04      	ldr	r2, [sp, #16]
 800752e:	2a00      	cmp	r2, #0
 8007530:	dd01      	ble.n	8007536 <_dtoa_r+0xa36>
 8007532:	9b03      	ldr	r3, [sp, #12]
 8007534:	3331      	adds	r3, #49	@ 0x31
 8007536:	f88b 3000 	strb.w	r3, [fp]
 800753a:	e52e      	b.n	8006f9a <_dtoa_r+0x49a>
 800753c:	4628      	mov	r0, r5
 800753e:	e7b9      	b.n	80074b4 <_dtoa_r+0x9b4>
 8007540:	2201      	movs	r2, #1
 8007542:	e7e2      	b.n	800750a <_dtoa_r+0xa0a>
 8007544:	9904      	ldr	r1, [sp, #16]
 8007546:	2900      	cmp	r1, #0
 8007548:	db04      	blt.n	8007554 <_dtoa_r+0xa54>
 800754a:	9807      	ldr	r0, [sp, #28]
 800754c:	4301      	orrs	r1, r0
 800754e:	9806      	ldr	r0, [sp, #24]
 8007550:	4301      	orrs	r1, r0
 8007552:	d120      	bne.n	8007596 <_dtoa_r+0xa96>
 8007554:	2a00      	cmp	r2, #0
 8007556:	ddee      	ble.n	8007536 <_dtoa_r+0xa36>
 8007558:	9902      	ldr	r1, [sp, #8]
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	2201      	movs	r2, #1
 800755e:	4648      	mov	r0, r9
 8007560:	f000 fba4 	bl	8007cac <__lshift>
 8007564:	4621      	mov	r1, r4
 8007566:	9002      	str	r0, [sp, #8]
 8007568:	f000 fc0c 	bl	8007d84 <__mcmp>
 800756c:	2800      	cmp	r0, #0
 800756e:	9b00      	ldr	r3, [sp, #0]
 8007570:	dc02      	bgt.n	8007578 <_dtoa_r+0xa78>
 8007572:	d1e0      	bne.n	8007536 <_dtoa_r+0xa36>
 8007574:	07da      	lsls	r2, r3, #31
 8007576:	d5de      	bpl.n	8007536 <_dtoa_r+0xa36>
 8007578:	2b39      	cmp	r3, #57	@ 0x39
 800757a:	d1da      	bne.n	8007532 <_dtoa_r+0xa32>
 800757c:	2339      	movs	r3, #57	@ 0x39
 800757e:	f88b 3000 	strb.w	r3, [fp]
 8007582:	4633      	mov	r3, r6
 8007584:	461e      	mov	r6, r3
 8007586:	3b01      	subs	r3, #1
 8007588:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800758c:	2a39      	cmp	r2, #57	@ 0x39
 800758e:	d04e      	beq.n	800762e <_dtoa_r+0xb2e>
 8007590:	3201      	adds	r2, #1
 8007592:	701a      	strb	r2, [r3, #0]
 8007594:	e501      	b.n	8006f9a <_dtoa_r+0x49a>
 8007596:	2a00      	cmp	r2, #0
 8007598:	dd03      	ble.n	80075a2 <_dtoa_r+0xaa2>
 800759a:	2b39      	cmp	r3, #57	@ 0x39
 800759c:	d0ee      	beq.n	800757c <_dtoa_r+0xa7c>
 800759e:	3301      	adds	r3, #1
 80075a0:	e7c9      	b.n	8007536 <_dtoa_r+0xa36>
 80075a2:	9a00      	ldr	r2, [sp, #0]
 80075a4:	9908      	ldr	r1, [sp, #32]
 80075a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80075aa:	428a      	cmp	r2, r1
 80075ac:	d028      	beq.n	8007600 <_dtoa_r+0xb00>
 80075ae:	9902      	ldr	r1, [sp, #8]
 80075b0:	2300      	movs	r3, #0
 80075b2:	220a      	movs	r2, #10
 80075b4:	4648      	mov	r0, r9
 80075b6:	f000 f9d5 	bl	8007964 <__multadd>
 80075ba:	42af      	cmp	r7, r5
 80075bc:	9002      	str	r0, [sp, #8]
 80075be:	f04f 0300 	mov.w	r3, #0
 80075c2:	f04f 020a 	mov.w	r2, #10
 80075c6:	4639      	mov	r1, r7
 80075c8:	4648      	mov	r0, r9
 80075ca:	d107      	bne.n	80075dc <_dtoa_r+0xadc>
 80075cc:	f000 f9ca 	bl	8007964 <__multadd>
 80075d0:	4607      	mov	r7, r0
 80075d2:	4605      	mov	r5, r0
 80075d4:	9b00      	ldr	r3, [sp, #0]
 80075d6:	3301      	adds	r3, #1
 80075d8:	9300      	str	r3, [sp, #0]
 80075da:	e777      	b.n	80074cc <_dtoa_r+0x9cc>
 80075dc:	f000 f9c2 	bl	8007964 <__multadd>
 80075e0:	4629      	mov	r1, r5
 80075e2:	4607      	mov	r7, r0
 80075e4:	2300      	movs	r3, #0
 80075e6:	220a      	movs	r2, #10
 80075e8:	4648      	mov	r0, r9
 80075ea:	f000 f9bb 	bl	8007964 <__multadd>
 80075ee:	4605      	mov	r5, r0
 80075f0:	e7f0      	b.n	80075d4 <_dtoa_r+0xad4>
 80075f2:	f1bb 0f00 	cmp.w	fp, #0
 80075f6:	bfcc      	ite	gt
 80075f8:	465e      	movgt	r6, fp
 80075fa:	2601      	movle	r6, #1
 80075fc:	4456      	add	r6, sl
 80075fe:	2700      	movs	r7, #0
 8007600:	9902      	ldr	r1, [sp, #8]
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	2201      	movs	r2, #1
 8007606:	4648      	mov	r0, r9
 8007608:	f000 fb50 	bl	8007cac <__lshift>
 800760c:	4621      	mov	r1, r4
 800760e:	9002      	str	r0, [sp, #8]
 8007610:	f000 fbb8 	bl	8007d84 <__mcmp>
 8007614:	2800      	cmp	r0, #0
 8007616:	dcb4      	bgt.n	8007582 <_dtoa_r+0xa82>
 8007618:	d102      	bne.n	8007620 <_dtoa_r+0xb20>
 800761a:	9b00      	ldr	r3, [sp, #0]
 800761c:	07db      	lsls	r3, r3, #31
 800761e:	d4b0      	bmi.n	8007582 <_dtoa_r+0xa82>
 8007620:	4633      	mov	r3, r6
 8007622:	461e      	mov	r6, r3
 8007624:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007628:	2a30      	cmp	r2, #48	@ 0x30
 800762a:	d0fa      	beq.n	8007622 <_dtoa_r+0xb22>
 800762c:	e4b5      	b.n	8006f9a <_dtoa_r+0x49a>
 800762e:	459a      	cmp	sl, r3
 8007630:	d1a8      	bne.n	8007584 <_dtoa_r+0xa84>
 8007632:	2331      	movs	r3, #49	@ 0x31
 8007634:	f108 0801 	add.w	r8, r8, #1
 8007638:	f88a 3000 	strb.w	r3, [sl]
 800763c:	e4ad      	b.n	8006f9a <_dtoa_r+0x49a>
 800763e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007640:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800769c <_dtoa_r+0xb9c>
 8007644:	b11b      	cbz	r3, 800764e <_dtoa_r+0xb4e>
 8007646:	f10a 0308 	add.w	r3, sl, #8
 800764a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800764c:	6013      	str	r3, [r2, #0]
 800764e:	4650      	mov	r0, sl
 8007650:	b017      	add	sp, #92	@ 0x5c
 8007652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007656:	9b07      	ldr	r3, [sp, #28]
 8007658:	2b01      	cmp	r3, #1
 800765a:	f77f ae2e 	ble.w	80072ba <_dtoa_r+0x7ba>
 800765e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007660:	9308      	str	r3, [sp, #32]
 8007662:	2001      	movs	r0, #1
 8007664:	e64d      	b.n	8007302 <_dtoa_r+0x802>
 8007666:	f1bb 0f00 	cmp.w	fp, #0
 800766a:	f77f aed9 	ble.w	8007420 <_dtoa_r+0x920>
 800766e:	4656      	mov	r6, sl
 8007670:	9802      	ldr	r0, [sp, #8]
 8007672:	4621      	mov	r1, r4
 8007674:	f7ff f9bc 	bl	80069f0 <quorem>
 8007678:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800767c:	f806 3b01 	strb.w	r3, [r6], #1
 8007680:	eba6 020a 	sub.w	r2, r6, sl
 8007684:	4593      	cmp	fp, r2
 8007686:	ddb4      	ble.n	80075f2 <_dtoa_r+0xaf2>
 8007688:	9902      	ldr	r1, [sp, #8]
 800768a:	2300      	movs	r3, #0
 800768c:	220a      	movs	r2, #10
 800768e:	4648      	mov	r0, r9
 8007690:	f000 f968 	bl	8007964 <__multadd>
 8007694:	9002      	str	r0, [sp, #8]
 8007696:	e7eb      	b.n	8007670 <_dtoa_r+0xb70>
 8007698:	08009a2c 	.word	0x08009a2c
 800769c:	080099b0 	.word	0x080099b0

080076a0 <_free_r>:
 80076a0:	b538      	push	{r3, r4, r5, lr}
 80076a2:	4605      	mov	r5, r0
 80076a4:	2900      	cmp	r1, #0
 80076a6:	d041      	beq.n	800772c <_free_r+0x8c>
 80076a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076ac:	1f0c      	subs	r4, r1, #4
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	bfb8      	it	lt
 80076b2:	18e4      	addlt	r4, r4, r3
 80076b4:	f000 f8e8 	bl	8007888 <__malloc_lock>
 80076b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007730 <_free_r+0x90>)
 80076ba:	6813      	ldr	r3, [r2, #0]
 80076bc:	b933      	cbnz	r3, 80076cc <_free_r+0x2c>
 80076be:	6063      	str	r3, [r4, #4]
 80076c0:	6014      	str	r4, [r2, #0]
 80076c2:	4628      	mov	r0, r5
 80076c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076c8:	f000 b8e4 	b.w	8007894 <__malloc_unlock>
 80076cc:	42a3      	cmp	r3, r4
 80076ce:	d908      	bls.n	80076e2 <_free_r+0x42>
 80076d0:	6820      	ldr	r0, [r4, #0]
 80076d2:	1821      	adds	r1, r4, r0
 80076d4:	428b      	cmp	r3, r1
 80076d6:	bf01      	itttt	eq
 80076d8:	6819      	ldreq	r1, [r3, #0]
 80076da:	685b      	ldreq	r3, [r3, #4]
 80076dc:	1809      	addeq	r1, r1, r0
 80076de:	6021      	streq	r1, [r4, #0]
 80076e0:	e7ed      	b.n	80076be <_free_r+0x1e>
 80076e2:	461a      	mov	r2, r3
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	b10b      	cbz	r3, 80076ec <_free_r+0x4c>
 80076e8:	42a3      	cmp	r3, r4
 80076ea:	d9fa      	bls.n	80076e2 <_free_r+0x42>
 80076ec:	6811      	ldr	r1, [r2, #0]
 80076ee:	1850      	adds	r0, r2, r1
 80076f0:	42a0      	cmp	r0, r4
 80076f2:	d10b      	bne.n	800770c <_free_r+0x6c>
 80076f4:	6820      	ldr	r0, [r4, #0]
 80076f6:	4401      	add	r1, r0
 80076f8:	1850      	adds	r0, r2, r1
 80076fa:	4283      	cmp	r3, r0
 80076fc:	6011      	str	r1, [r2, #0]
 80076fe:	d1e0      	bne.n	80076c2 <_free_r+0x22>
 8007700:	6818      	ldr	r0, [r3, #0]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	6053      	str	r3, [r2, #4]
 8007706:	4408      	add	r0, r1
 8007708:	6010      	str	r0, [r2, #0]
 800770a:	e7da      	b.n	80076c2 <_free_r+0x22>
 800770c:	d902      	bls.n	8007714 <_free_r+0x74>
 800770e:	230c      	movs	r3, #12
 8007710:	602b      	str	r3, [r5, #0]
 8007712:	e7d6      	b.n	80076c2 <_free_r+0x22>
 8007714:	6820      	ldr	r0, [r4, #0]
 8007716:	1821      	adds	r1, r4, r0
 8007718:	428b      	cmp	r3, r1
 800771a:	bf04      	itt	eq
 800771c:	6819      	ldreq	r1, [r3, #0]
 800771e:	685b      	ldreq	r3, [r3, #4]
 8007720:	6063      	str	r3, [r4, #4]
 8007722:	bf04      	itt	eq
 8007724:	1809      	addeq	r1, r1, r0
 8007726:	6021      	streq	r1, [r4, #0]
 8007728:	6054      	str	r4, [r2, #4]
 800772a:	e7ca      	b.n	80076c2 <_free_r+0x22>
 800772c:	bd38      	pop	{r3, r4, r5, pc}
 800772e:	bf00      	nop
 8007730:	20000524 	.word	0x20000524

08007734 <malloc>:
 8007734:	4b02      	ldr	r3, [pc, #8]	@ (8007740 <malloc+0xc>)
 8007736:	4601      	mov	r1, r0
 8007738:	6818      	ldr	r0, [r3, #0]
 800773a:	f000 b825 	b.w	8007788 <_malloc_r>
 800773e:	bf00      	nop
 8007740:	2000008c 	.word	0x2000008c

08007744 <sbrk_aligned>:
 8007744:	b570      	push	{r4, r5, r6, lr}
 8007746:	4e0f      	ldr	r6, [pc, #60]	@ (8007784 <sbrk_aligned+0x40>)
 8007748:	460c      	mov	r4, r1
 800774a:	6831      	ldr	r1, [r6, #0]
 800774c:	4605      	mov	r5, r0
 800774e:	b911      	cbnz	r1, 8007756 <sbrk_aligned+0x12>
 8007750:	f001 f816 	bl	8008780 <_sbrk_r>
 8007754:	6030      	str	r0, [r6, #0]
 8007756:	4621      	mov	r1, r4
 8007758:	4628      	mov	r0, r5
 800775a:	f001 f811 	bl	8008780 <_sbrk_r>
 800775e:	1c43      	adds	r3, r0, #1
 8007760:	d103      	bne.n	800776a <sbrk_aligned+0x26>
 8007762:	f04f 34ff 	mov.w	r4, #4294967295
 8007766:	4620      	mov	r0, r4
 8007768:	bd70      	pop	{r4, r5, r6, pc}
 800776a:	1cc4      	adds	r4, r0, #3
 800776c:	f024 0403 	bic.w	r4, r4, #3
 8007770:	42a0      	cmp	r0, r4
 8007772:	d0f8      	beq.n	8007766 <sbrk_aligned+0x22>
 8007774:	1a21      	subs	r1, r4, r0
 8007776:	4628      	mov	r0, r5
 8007778:	f001 f802 	bl	8008780 <_sbrk_r>
 800777c:	3001      	adds	r0, #1
 800777e:	d1f2      	bne.n	8007766 <sbrk_aligned+0x22>
 8007780:	e7ef      	b.n	8007762 <sbrk_aligned+0x1e>
 8007782:	bf00      	nop
 8007784:	20000520 	.word	0x20000520

08007788 <_malloc_r>:
 8007788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800778c:	1ccd      	adds	r5, r1, #3
 800778e:	f025 0503 	bic.w	r5, r5, #3
 8007792:	3508      	adds	r5, #8
 8007794:	2d0c      	cmp	r5, #12
 8007796:	bf38      	it	cc
 8007798:	250c      	movcc	r5, #12
 800779a:	2d00      	cmp	r5, #0
 800779c:	4606      	mov	r6, r0
 800779e:	db01      	blt.n	80077a4 <_malloc_r+0x1c>
 80077a0:	42a9      	cmp	r1, r5
 80077a2:	d904      	bls.n	80077ae <_malloc_r+0x26>
 80077a4:	230c      	movs	r3, #12
 80077a6:	6033      	str	r3, [r6, #0]
 80077a8:	2000      	movs	r0, #0
 80077aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007884 <_malloc_r+0xfc>
 80077b2:	f000 f869 	bl	8007888 <__malloc_lock>
 80077b6:	f8d8 3000 	ldr.w	r3, [r8]
 80077ba:	461c      	mov	r4, r3
 80077bc:	bb44      	cbnz	r4, 8007810 <_malloc_r+0x88>
 80077be:	4629      	mov	r1, r5
 80077c0:	4630      	mov	r0, r6
 80077c2:	f7ff ffbf 	bl	8007744 <sbrk_aligned>
 80077c6:	1c43      	adds	r3, r0, #1
 80077c8:	4604      	mov	r4, r0
 80077ca:	d158      	bne.n	800787e <_malloc_r+0xf6>
 80077cc:	f8d8 4000 	ldr.w	r4, [r8]
 80077d0:	4627      	mov	r7, r4
 80077d2:	2f00      	cmp	r7, #0
 80077d4:	d143      	bne.n	800785e <_malloc_r+0xd6>
 80077d6:	2c00      	cmp	r4, #0
 80077d8:	d04b      	beq.n	8007872 <_malloc_r+0xea>
 80077da:	6823      	ldr	r3, [r4, #0]
 80077dc:	4639      	mov	r1, r7
 80077de:	4630      	mov	r0, r6
 80077e0:	eb04 0903 	add.w	r9, r4, r3
 80077e4:	f000 ffcc 	bl	8008780 <_sbrk_r>
 80077e8:	4581      	cmp	r9, r0
 80077ea:	d142      	bne.n	8007872 <_malloc_r+0xea>
 80077ec:	6821      	ldr	r1, [r4, #0]
 80077ee:	1a6d      	subs	r5, r5, r1
 80077f0:	4629      	mov	r1, r5
 80077f2:	4630      	mov	r0, r6
 80077f4:	f7ff ffa6 	bl	8007744 <sbrk_aligned>
 80077f8:	3001      	adds	r0, #1
 80077fa:	d03a      	beq.n	8007872 <_malloc_r+0xea>
 80077fc:	6823      	ldr	r3, [r4, #0]
 80077fe:	442b      	add	r3, r5
 8007800:	6023      	str	r3, [r4, #0]
 8007802:	f8d8 3000 	ldr.w	r3, [r8]
 8007806:	685a      	ldr	r2, [r3, #4]
 8007808:	bb62      	cbnz	r2, 8007864 <_malloc_r+0xdc>
 800780a:	f8c8 7000 	str.w	r7, [r8]
 800780e:	e00f      	b.n	8007830 <_malloc_r+0xa8>
 8007810:	6822      	ldr	r2, [r4, #0]
 8007812:	1b52      	subs	r2, r2, r5
 8007814:	d420      	bmi.n	8007858 <_malloc_r+0xd0>
 8007816:	2a0b      	cmp	r2, #11
 8007818:	d917      	bls.n	800784a <_malloc_r+0xc2>
 800781a:	1961      	adds	r1, r4, r5
 800781c:	42a3      	cmp	r3, r4
 800781e:	6025      	str	r5, [r4, #0]
 8007820:	bf18      	it	ne
 8007822:	6059      	strne	r1, [r3, #4]
 8007824:	6863      	ldr	r3, [r4, #4]
 8007826:	bf08      	it	eq
 8007828:	f8c8 1000 	streq.w	r1, [r8]
 800782c:	5162      	str	r2, [r4, r5]
 800782e:	604b      	str	r3, [r1, #4]
 8007830:	4630      	mov	r0, r6
 8007832:	f000 f82f 	bl	8007894 <__malloc_unlock>
 8007836:	f104 000b 	add.w	r0, r4, #11
 800783a:	1d23      	adds	r3, r4, #4
 800783c:	f020 0007 	bic.w	r0, r0, #7
 8007840:	1ac2      	subs	r2, r0, r3
 8007842:	bf1c      	itt	ne
 8007844:	1a1b      	subne	r3, r3, r0
 8007846:	50a3      	strne	r3, [r4, r2]
 8007848:	e7af      	b.n	80077aa <_malloc_r+0x22>
 800784a:	6862      	ldr	r2, [r4, #4]
 800784c:	42a3      	cmp	r3, r4
 800784e:	bf0c      	ite	eq
 8007850:	f8c8 2000 	streq.w	r2, [r8]
 8007854:	605a      	strne	r2, [r3, #4]
 8007856:	e7eb      	b.n	8007830 <_malloc_r+0xa8>
 8007858:	4623      	mov	r3, r4
 800785a:	6864      	ldr	r4, [r4, #4]
 800785c:	e7ae      	b.n	80077bc <_malloc_r+0x34>
 800785e:	463c      	mov	r4, r7
 8007860:	687f      	ldr	r7, [r7, #4]
 8007862:	e7b6      	b.n	80077d2 <_malloc_r+0x4a>
 8007864:	461a      	mov	r2, r3
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	42a3      	cmp	r3, r4
 800786a:	d1fb      	bne.n	8007864 <_malloc_r+0xdc>
 800786c:	2300      	movs	r3, #0
 800786e:	6053      	str	r3, [r2, #4]
 8007870:	e7de      	b.n	8007830 <_malloc_r+0xa8>
 8007872:	230c      	movs	r3, #12
 8007874:	6033      	str	r3, [r6, #0]
 8007876:	4630      	mov	r0, r6
 8007878:	f000 f80c 	bl	8007894 <__malloc_unlock>
 800787c:	e794      	b.n	80077a8 <_malloc_r+0x20>
 800787e:	6005      	str	r5, [r0, #0]
 8007880:	e7d6      	b.n	8007830 <_malloc_r+0xa8>
 8007882:	bf00      	nop
 8007884:	20000524 	.word	0x20000524

08007888 <__malloc_lock>:
 8007888:	4801      	ldr	r0, [pc, #4]	@ (8007890 <__malloc_lock+0x8>)
 800788a:	f7ff b882 	b.w	8006992 <__retarget_lock_acquire_recursive>
 800788e:	bf00      	nop
 8007890:	2000051c 	.word	0x2000051c

08007894 <__malloc_unlock>:
 8007894:	4801      	ldr	r0, [pc, #4]	@ (800789c <__malloc_unlock+0x8>)
 8007896:	f7ff b87d 	b.w	8006994 <__retarget_lock_release_recursive>
 800789a:	bf00      	nop
 800789c:	2000051c 	.word	0x2000051c

080078a0 <_Balloc>:
 80078a0:	b570      	push	{r4, r5, r6, lr}
 80078a2:	69c6      	ldr	r6, [r0, #28]
 80078a4:	4604      	mov	r4, r0
 80078a6:	460d      	mov	r5, r1
 80078a8:	b976      	cbnz	r6, 80078c8 <_Balloc+0x28>
 80078aa:	2010      	movs	r0, #16
 80078ac:	f7ff ff42 	bl	8007734 <malloc>
 80078b0:	4602      	mov	r2, r0
 80078b2:	61e0      	str	r0, [r4, #28]
 80078b4:	b920      	cbnz	r0, 80078c0 <_Balloc+0x20>
 80078b6:	4b18      	ldr	r3, [pc, #96]	@ (8007918 <_Balloc+0x78>)
 80078b8:	4818      	ldr	r0, [pc, #96]	@ (800791c <_Balloc+0x7c>)
 80078ba:	216b      	movs	r1, #107	@ 0x6b
 80078bc:	f7ff f87a 	bl	80069b4 <__assert_func>
 80078c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078c4:	6006      	str	r6, [r0, #0]
 80078c6:	60c6      	str	r6, [r0, #12]
 80078c8:	69e6      	ldr	r6, [r4, #28]
 80078ca:	68f3      	ldr	r3, [r6, #12]
 80078cc:	b183      	cbz	r3, 80078f0 <_Balloc+0x50>
 80078ce:	69e3      	ldr	r3, [r4, #28]
 80078d0:	68db      	ldr	r3, [r3, #12]
 80078d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078d6:	b9b8      	cbnz	r0, 8007908 <_Balloc+0x68>
 80078d8:	2101      	movs	r1, #1
 80078da:	fa01 f605 	lsl.w	r6, r1, r5
 80078de:	1d72      	adds	r2, r6, #5
 80078e0:	0092      	lsls	r2, r2, #2
 80078e2:	4620      	mov	r0, r4
 80078e4:	f000 ff63 	bl	80087ae <_calloc_r>
 80078e8:	b160      	cbz	r0, 8007904 <_Balloc+0x64>
 80078ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078ee:	e00e      	b.n	800790e <_Balloc+0x6e>
 80078f0:	2221      	movs	r2, #33	@ 0x21
 80078f2:	2104      	movs	r1, #4
 80078f4:	4620      	mov	r0, r4
 80078f6:	f000 ff5a 	bl	80087ae <_calloc_r>
 80078fa:	69e3      	ldr	r3, [r4, #28]
 80078fc:	60f0      	str	r0, [r6, #12]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d1e4      	bne.n	80078ce <_Balloc+0x2e>
 8007904:	2000      	movs	r0, #0
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	6802      	ldr	r2, [r0, #0]
 800790a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800790e:	2300      	movs	r3, #0
 8007910:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007914:	e7f7      	b.n	8007906 <_Balloc+0x66>
 8007916:	bf00      	nop
 8007918:	080099bd 	.word	0x080099bd
 800791c:	08009a3d 	.word	0x08009a3d

08007920 <_Bfree>:
 8007920:	b570      	push	{r4, r5, r6, lr}
 8007922:	69c6      	ldr	r6, [r0, #28]
 8007924:	4605      	mov	r5, r0
 8007926:	460c      	mov	r4, r1
 8007928:	b976      	cbnz	r6, 8007948 <_Bfree+0x28>
 800792a:	2010      	movs	r0, #16
 800792c:	f7ff ff02 	bl	8007734 <malloc>
 8007930:	4602      	mov	r2, r0
 8007932:	61e8      	str	r0, [r5, #28]
 8007934:	b920      	cbnz	r0, 8007940 <_Bfree+0x20>
 8007936:	4b09      	ldr	r3, [pc, #36]	@ (800795c <_Bfree+0x3c>)
 8007938:	4809      	ldr	r0, [pc, #36]	@ (8007960 <_Bfree+0x40>)
 800793a:	218f      	movs	r1, #143	@ 0x8f
 800793c:	f7ff f83a 	bl	80069b4 <__assert_func>
 8007940:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007944:	6006      	str	r6, [r0, #0]
 8007946:	60c6      	str	r6, [r0, #12]
 8007948:	b13c      	cbz	r4, 800795a <_Bfree+0x3a>
 800794a:	69eb      	ldr	r3, [r5, #28]
 800794c:	6862      	ldr	r2, [r4, #4]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007954:	6021      	str	r1, [r4, #0]
 8007956:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800795a:	bd70      	pop	{r4, r5, r6, pc}
 800795c:	080099bd 	.word	0x080099bd
 8007960:	08009a3d 	.word	0x08009a3d

08007964 <__multadd>:
 8007964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007968:	690d      	ldr	r5, [r1, #16]
 800796a:	4607      	mov	r7, r0
 800796c:	460c      	mov	r4, r1
 800796e:	461e      	mov	r6, r3
 8007970:	f101 0c14 	add.w	ip, r1, #20
 8007974:	2000      	movs	r0, #0
 8007976:	f8dc 3000 	ldr.w	r3, [ip]
 800797a:	b299      	uxth	r1, r3
 800797c:	fb02 6101 	mla	r1, r2, r1, r6
 8007980:	0c1e      	lsrs	r6, r3, #16
 8007982:	0c0b      	lsrs	r3, r1, #16
 8007984:	fb02 3306 	mla	r3, r2, r6, r3
 8007988:	b289      	uxth	r1, r1
 800798a:	3001      	adds	r0, #1
 800798c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007990:	4285      	cmp	r5, r0
 8007992:	f84c 1b04 	str.w	r1, [ip], #4
 8007996:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800799a:	dcec      	bgt.n	8007976 <__multadd+0x12>
 800799c:	b30e      	cbz	r6, 80079e2 <__multadd+0x7e>
 800799e:	68a3      	ldr	r3, [r4, #8]
 80079a0:	42ab      	cmp	r3, r5
 80079a2:	dc19      	bgt.n	80079d8 <__multadd+0x74>
 80079a4:	6861      	ldr	r1, [r4, #4]
 80079a6:	4638      	mov	r0, r7
 80079a8:	3101      	adds	r1, #1
 80079aa:	f7ff ff79 	bl	80078a0 <_Balloc>
 80079ae:	4680      	mov	r8, r0
 80079b0:	b928      	cbnz	r0, 80079be <__multadd+0x5a>
 80079b2:	4602      	mov	r2, r0
 80079b4:	4b0c      	ldr	r3, [pc, #48]	@ (80079e8 <__multadd+0x84>)
 80079b6:	480d      	ldr	r0, [pc, #52]	@ (80079ec <__multadd+0x88>)
 80079b8:	21ba      	movs	r1, #186	@ 0xba
 80079ba:	f7fe fffb 	bl	80069b4 <__assert_func>
 80079be:	6922      	ldr	r2, [r4, #16]
 80079c0:	3202      	adds	r2, #2
 80079c2:	f104 010c 	add.w	r1, r4, #12
 80079c6:	0092      	lsls	r2, r2, #2
 80079c8:	300c      	adds	r0, #12
 80079ca:	f7fe ffe4 	bl	8006996 <memcpy>
 80079ce:	4621      	mov	r1, r4
 80079d0:	4638      	mov	r0, r7
 80079d2:	f7ff ffa5 	bl	8007920 <_Bfree>
 80079d6:	4644      	mov	r4, r8
 80079d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079dc:	3501      	adds	r5, #1
 80079de:	615e      	str	r6, [r3, #20]
 80079e0:	6125      	str	r5, [r4, #16]
 80079e2:	4620      	mov	r0, r4
 80079e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079e8:	08009a2c 	.word	0x08009a2c
 80079ec:	08009a3d 	.word	0x08009a3d

080079f0 <__hi0bits>:
 80079f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80079f4:	4603      	mov	r3, r0
 80079f6:	bf36      	itet	cc
 80079f8:	0403      	lslcc	r3, r0, #16
 80079fa:	2000      	movcs	r0, #0
 80079fc:	2010      	movcc	r0, #16
 80079fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a02:	bf3c      	itt	cc
 8007a04:	021b      	lslcc	r3, r3, #8
 8007a06:	3008      	addcc	r0, #8
 8007a08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a0c:	bf3c      	itt	cc
 8007a0e:	011b      	lslcc	r3, r3, #4
 8007a10:	3004      	addcc	r0, #4
 8007a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a16:	bf3c      	itt	cc
 8007a18:	009b      	lslcc	r3, r3, #2
 8007a1a:	3002      	addcc	r0, #2
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	db05      	blt.n	8007a2c <__hi0bits+0x3c>
 8007a20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a24:	f100 0001 	add.w	r0, r0, #1
 8007a28:	bf08      	it	eq
 8007a2a:	2020      	moveq	r0, #32
 8007a2c:	4770      	bx	lr

08007a2e <__lo0bits>:
 8007a2e:	6803      	ldr	r3, [r0, #0]
 8007a30:	4602      	mov	r2, r0
 8007a32:	f013 0007 	ands.w	r0, r3, #7
 8007a36:	d00b      	beq.n	8007a50 <__lo0bits+0x22>
 8007a38:	07d9      	lsls	r1, r3, #31
 8007a3a:	d421      	bmi.n	8007a80 <__lo0bits+0x52>
 8007a3c:	0798      	lsls	r0, r3, #30
 8007a3e:	bf49      	itett	mi
 8007a40:	085b      	lsrmi	r3, r3, #1
 8007a42:	089b      	lsrpl	r3, r3, #2
 8007a44:	2001      	movmi	r0, #1
 8007a46:	6013      	strmi	r3, [r2, #0]
 8007a48:	bf5c      	itt	pl
 8007a4a:	6013      	strpl	r3, [r2, #0]
 8007a4c:	2002      	movpl	r0, #2
 8007a4e:	4770      	bx	lr
 8007a50:	b299      	uxth	r1, r3
 8007a52:	b909      	cbnz	r1, 8007a58 <__lo0bits+0x2a>
 8007a54:	0c1b      	lsrs	r3, r3, #16
 8007a56:	2010      	movs	r0, #16
 8007a58:	b2d9      	uxtb	r1, r3
 8007a5a:	b909      	cbnz	r1, 8007a60 <__lo0bits+0x32>
 8007a5c:	3008      	adds	r0, #8
 8007a5e:	0a1b      	lsrs	r3, r3, #8
 8007a60:	0719      	lsls	r1, r3, #28
 8007a62:	bf04      	itt	eq
 8007a64:	091b      	lsreq	r3, r3, #4
 8007a66:	3004      	addeq	r0, #4
 8007a68:	0799      	lsls	r1, r3, #30
 8007a6a:	bf04      	itt	eq
 8007a6c:	089b      	lsreq	r3, r3, #2
 8007a6e:	3002      	addeq	r0, #2
 8007a70:	07d9      	lsls	r1, r3, #31
 8007a72:	d403      	bmi.n	8007a7c <__lo0bits+0x4e>
 8007a74:	085b      	lsrs	r3, r3, #1
 8007a76:	f100 0001 	add.w	r0, r0, #1
 8007a7a:	d003      	beq.n	8007a84 <__lo0bits+0x56>
 8007a7c:	6013      	str	r3, [r2, #0]
 8007a7e:	4770      	bx	lr
 8007a80:	2000      	movs	r0, #0
 8007a82:	4770      	bx	lr
 8007a84:	2020      	movs	r0, #32
 8007a86:	4770      	bx	lr

08007a88 <__i2b>:
 8007a88:	b510      	push	{r4, lr}
 8007a8a:	460c      	mov	r4, r1
 8007a8c:	2101      	movs	r1, #1
 8007a8e:	f7ff ff07 	bl	80078a0 <_Balloc>
 8007a92:	4602      	mov	r2, r0
 8007a94:	b928      	cbnz	r0, 8007aa2 <__i2b+0x1a>
 8007a96:	4b05      	ldr	r3, [pc, #20]	@ (8007aac <__i2b+0x24>)
 8007a98:	4805      	ldr	r0, [pc, #20]	@ (8007ab0 <__i2b+0x28>)
 8007a9a:	f240 1145 	movw	r1, #325	@ 0x145
 8007a9e:	f7fe ff89 	bl	80069b4 <__assert_func>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	6144      	str	r4, [r0, #20]
 8007aa6:	6103      	str	r3, [r0, #16]
 8007aa8:	bd10      	pop	{r4, pc}
 8007aaa:	bf00      	nop
 8007aac:	08009a2c 	.word	0x08009a2c
 8007ab0:	08009a3d 	.word	0x08009a3d

08007ab4 <__multiply>:
 8007ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab8:	4617      	mov	r7, r2
 8007aba:	690a      	ldr	r2, [r1, #16]
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	bfa8      	it	ge
 8007ac2:	463b      	movge	r3, r7
 8007ac4:	4689      	mov	r9, r1
 8007ac6:	bfa4      	itt	ge
 8007ac8:	460f      	movge	r7, r1
 8007aca:	4699      	movge	r9, r3
 8007acc:	693d      	ldr	r5, [r7, #16]
 8007ace:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	6879      	ldr	r1, [r7, #4]
 8007ad6:	eb05 060a 	add.w	r6, r5, sl
 8007ada:	42b3      	cmp	r3, r6
 8007adc:	b085      	sub	sp, #20
 8007ade:	bfb8      	it	lt
 8007ae0:	3101      	addlt	r1, #1
 8007ae2:	f7ff fedd 	bl	80078a0 <_Balloc>
 8007ae6:	b930      	cbnz	r0, 8007af6 <__multiply+0x42>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	4b41      	ldr	r3, [pc, #260]	@ (8007bf0 <__multiply+0x13c>)
 8007aec:	4841      	ldr	r0, [pc, #260]	@ (8007bf4 <__multiply+0x140>)
 8007aee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007af2:	f7fe ff5f 	bl	80069b4 <__assert_func>
 8007af6:	f100 0414 	add.w	r4, r0, #20
 8007afa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007afe:	4623      	mov	r3, r4
 8007b00:	2200      	movs	r2, #0
 8007b02:	4573      	cmp	r3, lr
 8007b04:	d320      	bcc.n	8007b48 <__multiply+0x94>
 8007b06:	f107 0814 	add.w	r8, r7, #20
 8007b0a:	f109 0114 	add.w	r1, r9, #20
 8007b0e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007b12:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007b16:	9302      	str	r3, [sp, #8]
 8007b18:	1beb      	subs	r3, r5, r7
 8007b1a:	3b15      	subs	r3, #21
 8007b1c:	f023 0303 	bic.w	r3, r3, #3
 8007b20:	3304      	adds	r3, #4
 8007b22:	3715      	adds	r7, #21
 8007b24:	42bd      	cmp	r5, r7
 8007b26:	bf38      	it	cc
 8007b28:	2304      	movcc	r3, #4
 8007b2a:	9301      	str	r3, [sp, #4]
 8007b2c:	9b02      	ldr	r3, [sp, #8]
 8007b2e:	9103      	str	r1, [sp, #12]
 8007b30:	428b      	cmp	r3, r1
 8007b32:	d80c      	bhi.n	8007b4e <__multiply+0x9a>
 8007b34:	2e00      	cmp	r6, #0
 8007b36:	dd03      	ble.n	8007b40 <__multiply+0x8c>
 8007b38:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d055      	beq.n	8007bec <__multiply+0x138>
 8007b40:	6106      	str	r6, [r0, #16]
 8007b42:	b005      	add	sp, #20
 8007b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b48:	f843 2b04 	str.w	r2, [r3], #4
 8007b4c:	e7d9      	b.n	8007b02 <__multiply+0x4e>
 8007b4e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b52:	f1ba 0f00 	cmp.w	sl, #0
 8007b56:	d01f      	beq.n	8007b98 <__multiply+0xe4>
 8007b58:	46c4      	mov	ip, r8
 8007b5a:	46a1      	mov	r9, r4
 8007b5c:	2700      	movs	r7, #0
 8007b5e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007b62:	f8d9 3000 	ldr.w	r3, [r9]
 8007b66:	fa1f fb82 	uxth.w	fp, r2
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b70:	443b      	add	r3, r7
 8007b72:	f8d9 7000 	ldr.w	r7, [r9]
 8007b76:	0c12      	lsrs	r2, r2, #16
 8007b78:	0c3f      	lsrs	r7, r7, #16
 8007b7a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007b7e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b88:	4565      	cmp	r5, ip
 8007b8a:	f849 3b04 	str.w	r3, [r9], #4
 8007b8e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007b92:	d8e4      	bhi.n	8007b5e <__multiply+0xaa>
 8007b94:	9b01      	ldr	r3, [sp, #4]
 8007b96:	50e7      	str	r7, [r4, r3]
 8007b98:	9b03      	ldr	r3, [sp, #12]
 8007b9a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b9e:	3104      	adds	r1, #4
 8007ba0:	f1b9 0f00 	cmp.w	r9, #0
 8007ba4:	d020      	beq.n	8007be8 <__multiply+0x134>
 8007ba6:	6823      	ldr	r3, [r4, #0]
 8007ba8:	4647      	mov	r7, r8
 8007baa:	46a4      	mov	ip, r4
 8007bac:	f04f 0a00 	mov.w	sl, #0
 8007bb0:	f8b7 b000 	ldrh.w	fp, [r7]
 8007bb4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007bb8:	fb09 220b 	mla	r2, r9, fp, r2
 8007bbc:	4452      	add	r2, sl
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bc4:	f84c 3b04 	str.w	r3, [ip], #4
 8007bc8:	f857 3b04 	ldr.w	r3, [r7], #4
 8007bcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bd0:	f8bc 3000 	ldrh.w	r3, [ip]
 8007bd4:	fb09 330a 	mla	r3, r9, sl, r3
 8007bd8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007bdc:	42bd      	cmp	r5, r7
 8007bde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007be2:	d8e5      	bhi.n	8007bb0 <__multiply+0xfc>
 8007be4:	9a01      	ldr	r2, [sp, #4]
 8007be6:	50a3      	str	r3, [r4, r2]
 8007be8:	3404      	adds	r4, #4
 8007bea:	e79f      	b.n	8007b2c <__multiply+0x78>
 8007bec:	3e01      	subs	r6, #1
 8007bee:	e7a1      	b.n	8007b34 <__multiply+0x80>
 8007bf0:	08009a2c 	.word	0x08009a2c
 8007bf4:	08009a3d 	.word	0x08009a3d

08007bf8 <__pow5mult>:
 8007bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bfc:	4615      	mov	r5, r2
 8007bfe:	f012 0203 	ands.w	r2, r2, #3
 8007c02:	4607      	mov	r7, r0
 8007c04:	460e      	mov	r6, r1
 8007c06:	d007      	beq.n	8007c18 <__pow5mult+0x20>
 8007c08:	4c25      	ldr	r4, [pc, #148]	@ (8007ca0 <__pow5mult+0xa8>)
 8007c0a:	3a01      	subs	r2, #1
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c12:	f7ff fea7 	bl	8007964 <__multadd>
 8007c16:	4606      	mov	r6, r0
 8007c18:	10ad      	asrs	r5, r5, #2
 8007c1a:	d03d      	beq.n	8007c98 <__pow5mult+0xa0>
 8007c1c:	69fc      	ldr	r4, [r7, #28]
 8007c1e:	b97c      	cbnz	r4, 8007c40 <__pow5mult+0x48>
 8007c20:	2010      	movs	r0, #16
 8007c22:	f7ff fd87 	bl	8007734 <malloc>
 8007c26:	4602      	mov	r2, r0
 8007c28:	61f8      	str	r0, [r7, #28]
 8007c2a:	b928      	cbnz	r0, 8007c38 <__pow5mult+0x40>
 8007c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ca4 <__pow5mult+0xac>)
 8007c2e:	481e      	ldr	r0, [pc, #120]	@ (8007ca8 <__pow5mult+0xb0>)
 8007c30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c34:	f7fe febe 	bl	80069b4 <__assert_func>
 8007c38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c3c:	6004      	str	r4, [r0, #0]
 8007c3e:	60c4      	str	r4, [r0, #12]
 8007c40:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c48:	b94c      	cbnz	r4, 8007c5e <__pow5mult+0x66>
 8007c4a:	f240 2171 	movw	r1, #625	@ 0x271
 8007c4e:	4638      	mov	r0, r7
 8007c50:	f7ff ff1a 	bl	8007a88 <__i2b>
 8007c54:	2300      	movs	r3, #0
 8007c56:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c5a:	4604      	mov	r4, r0
 8007c5c:	6003      	str	r3, [r0, #0]
 8007c5e:	f04f 0900 	mov.w	r9, #0
 8007c62:	07eb      	lsls	r3, r5, #31
 8007c64:	d50a      	bpl.n	8007c7c <__pow5mult+0x84>
 8007c66:	4631      	mov	r1, r6
 8007c68:	4622      	mov	r2, r4
 8007c6a:	4638      	mov	r0, r7
 8007c6c:	f7ff ff22 	bl	8007ab4 <__multiply>
 8007c70:	4631      	mov	r1, r6
 8007c72:	4680      	mov	r8, r0
 8007c74:	4638      	mov	r0, r7
 8007c76:	f7ff fe53 	bl	8007920 <_Bfree>
 8007c7a:	4646      	mov	r6, r8
 8007c7c:	106d      	asrs	r5, r5, #1
 8007c7e:	d00b      	beq.n	8007c98 <__pow5mult+0xa0>
 8007c80:	6820      	ldr	r0, [r4, #0]
 8007c82:	b938      	cbnz	r0, 8007c94 <__pow5mult+0x9c>
 8007c84:	4622      	mov	r2, r4
 8007c86:	4621      	mov	r1, r4
 8007c88:	4638      	mov	r0, r7
 8007c8a:	f7ff ff13 	bl	8007ab4 <__multiply>
 8007c8e:	6020      	str	r0, [r4, #0]
 8007c90:	f8c0 9000 	str.w	r9, [r0]
 8007c94:	4604      	mov	r4, r0
 8007c96:	e7e4      	b.n	8007c62 <__pow5mult+0x6a>
 8007c98:	4630      	mov	r0, r6
 8007c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c9e:	bf00      	nop
 8007ca0:	08009ab4 	.word	0x08009ab4
 8007ca4:	080099bd 	.word	0x080099bd
 8007ca8:	08009a3d 	.word	0x08009a3d

08007cac <__lshift>:
 8007cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb0:	460c      	mov	r4, r1
 8007cb2:	6849      	ldr	r1, [r1, #4]
 8007cb4:	6923      	ldr	r3, [r4, #16]
 8007cb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cba:	68a3      	ldr	r3, [r4, #8]
 8007cbc:	4607      	mov	r7, r0
 8007cbe:	4691      	mov	r9, r2
 8007cc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cc4:	f108 0601 	add.w	r6, r8, #1
 8007cc8:	42b3      	cmp	r3, r6
 8007cca:	db0b      	blt.n	8007ce4 <__lshift+0x38>
 8007ccc:	4638      	mov	r0, r7
 8007cce:	f7ff fde7 	bl	80078a0 <_Balloc>
 8007cd2:	4605      	mov	r5, r0
 8007cd4:	b948      	cbnz	r0, 8007cea <__lshift+0x3e>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	4b28      	ldr	r3, [pc, #160]	@ (8007d7c <__lshift+0xd0>)
 8007cda:	4829      	ldr	r0, [pc, #164]	@ (8007d80 <__lshift+0xd4>)
 8007cdc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007ce0:	f7fe fe68 	bl	80069b4 <__assert_func>
 8007ce4:	3101      	adds	r1, #1
 8007ce6:	005b      	lsls	r3, r3, #1
 8007ce8:	e7ee      	b.n	8007cc8 <__lshift+0x1c>
 8007cea:	2300      	movs	r3, #0
 8007cec:	f100 0114 	add.w	r1, r0, #20
 8007cf0:	f100 0210 	add.w	r2, r0, #16
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	4553      	cmp	r3, sl
 8007cf8:	db33      	blt.n	8007d62 <__lshift+0xb6>
 8007cfa:	6920      	ldr	r0, [r4, #16]
 8007cfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d00:	f104 0314 	add.w	r3, r4, #20
 8007d04:	f019 091f 	ands.w	r9, r9, #31
 8007d08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d10:	d02b      	beq.n	8007d6a <__lshift+0xbe>
 8007d12:	f1c9 0e20 	rsb	lr, r9, #32
 8007d16:	468a      	mov	sl, r1
 8007d18:	2200      	movs	r2, #0
 8007d1a:	6818      	ldr	r0, [r3, #0]
 8007d1c:	fa00 f009 	lsl.w	r0, r0, r9
 8007d20:	4310      	orrs	r0, r2
 8007d22:	f84a 0b04 	str.w	r0, [sl], #4
 8007d26:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d2a:	459c      	cmp	ip, r3
 8007d2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d30:	d8f3      	bhi.n	8007d1a <__lshift+0x6e>
 8007d32:	ebac 0304 	sub.w	r3, ip, r4
 8007d36:	3b15      	subs	r3, #21
 8007d38:	f023 0303 	bic.w	r3, r3, #3
 8007d3c:	3304      	adds	r3, #4
 8007d3e:	f104 0015 	add.w	r0, r4, #21
 8007d42:	4560      	cmp	r0, ip
 8007d44:	bf88      	it	hi
 8007d46:	2304      	movhi	r3, #4
 8007d48:	50ca      	str	r2, [r1, r3]
 8007d4a:	b10a      	cbz	r2, 8007d50 <__lshift+0xa4>
 8007d4c:	f108 0602 	add.w	r6, r8, #2
 8007d50:	3e01      	subs	r6, #1
 8007d52:	4638      	mov	r0, r7
 8007d54:	612e      	str	r6, [r5, #16]
 8007d56:	4621      	mov	r1, r4
 8007d58:	f7ff fde2 	bl	8007920 <_Bfree>
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d62:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d66:	3301      	adds	r3, #1
 8007d68:	e7c5      	b.n	8007cf6 <__lshift+0x4a>
 8007d6a:	3904      	subs	r1, #4
 8007d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d70:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d74:	459c      	cmp	ip, r3
 8007d76:	d8f9      	bhi.n	8007d6c <__lshift+0xc0>
 8007d78:	e7ea      	b.n	8007d50 <__lshift+0xa4>
 8007d7a:	bf00      	nop
 8007d7c:	08009a2c 	.word	0x08009a2c
 8007d80:	08009a3d 	.word	0x08009a3d

08007d84 <__mcmp>:
 8007d84:	690a      	ldr	r2, [r1, #16]
 8007d86:	4603      	mov	r3, r0
 8007d88:	6900      	ldr	r0, [r0, #16]
 8007d8a:	1a80      	subs	r0, r0, r2
 8007d8c:	b530      	push	{r4, r5, lr}
 8007d8e:	d10e      	bne.n	8007dae <__mcmp+0x2a>
 8007d90:	3314      	adds	r3, #20
 8007d92:	3114      	adds	r1, #20
 8007d94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007da0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007da4:	4295      	cmp	r5, r2
 8007da6:	d003      	beq.n	8007db0 <__mcmp+0x2c>
 8007da8:	d205      	bcs.n	8007db6 <__mcmp+0x32>
 8007daa:	f04f 30ff 	mov.w	r0, #4294967295
 8007dae:	bd30      	pop	{r4, r5, pc}
 8007db0:	42a3      	cmp	r3, r4
 8007db2:	d3f3      	bcc.n	8007d9c <__mcmp+0x18>
 8007db4:	e7fb      	b.n	8007dae <__mcmp+0x2a>
 8007db6:	2001      	movs	r0, #1
 8007db8:	e7f9      	b.n	8007dae <__mcmp+0x2a>
	...

08007dbc <__mdiff>:
 8007dbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc0:	4689      	mov	r9, r1
 8007dc2:	4606      	mov	r6, r0
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	4648      	mov	r0, r9
 8007dc8:	4614      	mov	r4, r2
 8007dca:	f7ff ffdb 	bl	8007d84 <__mcmp>
 8007dce:	1e05      	subs	r5, r0, #0
 8007dd0:	d112      	bne.n	8007df8 <__mdiff+0x3c>
 8007dd2:	4629      	mov	r1, r5
 8007dd4:	4630      	mov	r0, r6
 8007dd6:	f7ff fd63 	bl	80078a0 <_Balloc>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	b928      	cbnz	r0, 8007dea <__mdiff+0x2e>
 8007dde:	4b3f      	ldr	r3, [pc, #252]	@ (8007edc <__mdiff+0x120>)
 8007de0:	f240 2137 	movw	r1, #567	@ 0x237
 8007de4:	483e      	ldr	r0, [pc, #248]	@ (8007ee0 <__mdiff+0x124>)
 8007de6:	f7fe fde5 	bl	80069b4 <__assert_func>
 8007dea:	2301      	movs	r3, #1
 8007dec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007df0:	4610      	mov	r0, r2
 8007df2:	b003      	add	sp, #12
 8007df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df8:	bfbc      	itt	lt
 8007dfa:	464b      	movlt	r3, r9
 8007dfc:	46a1      	movlt	r9, r4
 8007dfe:	4630      	mov	r0, r6
 8007e00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e04:	bfba      	itte	lt
 8007e06:	461c      	movlt	r4, r3
 8007e08:	2501      	movlt	r5, #1
 8007e0a:	2500      	movge	r5, #0
 8007e0c:	f7ff fd48 	bl	80078a0 <_Balloc>
 8007e10:	4602      	mov	r2, r0
 8007e12:	b918      	cbnz	r0, 8007e1c <__mdiff+0x60>
 8007e14:	4b31      	ldr	r3, [pc, #196]	@ (8007edc <__mdiff+0x120>)
 8007e16:	f240 2145 	movw	r1, #581	@ 0x245
 8007e1a:	e7e3      	b.n	8007de4 <__mdiff+0x28>
 8007e1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e20:	6926      	ldr	r6, [r4, #16]
 8007e22:	60c5      	str	r5, [r0, #12]
 8007e24:	f109 0310 	add.w	r3, r9, #16
 8007e28:	f109 0514 	add.w	r5, r9, #20
 8007e2c:	f104 0e14 	add.w	lr, r4, #20
 8007e30:	f100 0b14 	add.w	fp, r0, #20
 8007e34:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e38:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e3c:	9301      	str	r3, [sp, #4]
 8007e3e:	46d9      	mov	r9, fp
 8007e40:	f04f 0c00 	mov.w	ip, #0
 8007e44:	9b01      	ldr	r3, [sp, #4]
 8007e46:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e4e:	9301      	str	r3, [sp, #4]
 8007e50:	fa1f f38a 	uxth.w	r3, sl
 8007e54:	4619      	mov	r1, r3
 8007e56:	b283      	uxth	r3, r0
 8007e58:	1acb      	subs	r3, r1, r3
 8007e5a:	0c00      	lsrs	r0, r0, #16
 8007e5c:	4463      	add	r3, ip
 8007e5e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e62:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e6c:	4576      	cmp	r6, lr
 8007e6e:	f849 3b04 	str.w	r3, [r9], #4
 8007e72:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e76:	d8e5      	bhi.n	8007e44 <__mdiff+0x88>
 8007e78:	1b33      	subs	r3, r6, r4
 8007e7a:	3b15      	subs	r3, #21
 8007e7c:	f023 0303 	bic.w	r3, r3, #3
 8007e80:	3415      	adds	r4, #21
 8007e82:	3304      	adds	r3, #4
 8007e84:	42a6      	cmp	r6, r4
 8007e86:	bf38      	it	cc
 8007e88:	2304      	movcc	r3, #4
 8007e8a:	441d      	add	r5, r3
 8007e8c:	445b      	add	r3, fp
 8007e8e:	461e      	mov	r6, r3
 8007e90:	462c      	mov	r4, r5
 8007e92:	4544      	cmp	r4, r8
 8007e94:	d30e      	bcc.n	8007eb4 <__mdiff+0xf8>
 8007e96:	f108 0103 	add.w	r1, r8, #3
 8007e9a:	1b49      	subs	r1, r1, r5
 8007e9c:	f021 0103 	bic.w	r1, r1, #3
 8007ea0:	3d03      	subs	r5, #3
 8007ea2:	45a8      	cmp	r8, r5
 8007ea4:	bf38      	it	cc
 8007ea6:	2100      	movcc	r1, #0
 8007ea8:	440b      	add	r3, r1
 8007eaa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007eae:	b191      	cbz	r1, 8007ed6 <__mdiff+0x11a>
 8007eb0:	6117      	str	r7, [r2, #16]
 8007eb2:	e79d      	b.n	8007df0 <__mdiff+0x34>
 8007eb4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007eb8:	46e6      	mov	lr, ip
 8007eba:	0c08      	lsrs	r0, r1, #16
 8007ebc:	fa1c fc81 	uxtah	ip, ip, r1
 8007ec0:	4471      	add	r1, lr
 8007ec2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007ec6:	b289      	uxth	r1, r1
 8007ec8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ecc:	f846 1b04 	str.w	r1, [r6], #4
 8007ed0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ed4:	e7dd      	b.n	8007e92 <__mdiff+0xd6>
 8007ed6:	3f01      	subs	r7, #1
 8007ed8:	e7e7      	b.n	8007eaa <__mdiff+0xee>
 8007eda:	bf00      	nop
 8007edc:	08009a2c 	.word	0x08009a2c
 8007ee0:	08009a3d 	.word	0x08009a3d

08007ee4 <__d2b>:
 8007ee4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ee8:	460f      	mov	r7, r1
 8007eea:	2101      	movs	r1, #1
 8007eec:	ec59 8b10 	vmov	r8, r9, d0
 8007ef0:	4616      	mov	r6, r2
 8007ef2:	f7ff fcd5 	bl	80078a0 <_Balloc>
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	b930      	cbnz	r0, 8007f08 <__d2b+0x24>
 8007efa:	4602      	mov	r2, r0
 8007efc:	4b23      	ldr	r3, [pc, #140]	@ (8007f8c <__d2b+0xa8>)
 8007efe:	4824      	ldr	r0, [pc, #144]	@ (8007f90 <__d2b+0xac>)
 8007f00:	f240 310f 	movw	r1, #783	@ 0x30f
 8007f04:	f7fe fd56 	bl	80069b4 <__assert_func>
 8007f08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007f0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f10:	b10d      	cbz	r5, 8007f16 <__d2b+0x32>
 8007f12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f16:	9301      	str	r3, [sp, #4]
 8007f18:	f1b8 0300 	subs.w	r3, r8, #0
 8007f1c:	d023      	beq.n	8007f66 <__d2b+0x82>
 8007f1e:	4668      	mov	r0, sp
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	f7ff fd84 	bl	8007a2e <__lo0bits>
 8007f26:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f2a:	b1d0      	cbz	r0, 8007f62 <__d2b+0x7e>
 8007f2c:	f1c0 0320 	rsb	r3, r0, #32
 8007f30:	fa02 f303 	lsl.w	r3, r2, r3
 8007f34:	430b      	orrs	r3, r1
 8007f36:	40c2      	lsrs	r2, r0
 8007f38:	6163      	str	r3, [r4, #20]
 8007f3a:	9201      	str	r2, [sp, #4]
 8007f3c:	9b01      	ldr	r3, [sp, #4]
 8007f3e:	61a3      	str	r3, [r4, #24]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	bf0c      	ite	eq
 8007f44:	2201      	moveq	r2, #1
 8007f46:	2202      	movne	r2, #2
 8007f48:	6122      	str	r2, [r4, #16]
 8007f4a:	b1a5      	cbz	r5, 8007f76 <__d2b+0x92>
 8007f4c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f50:	4405      	add	r5, r0
 8007f52:	603d      	str	r5, [r7, #0]
 8007f54:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f58:	6030      	str	r0, [r6, #0]
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	b003      	add	sp, #12
 8007f5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f62:	6161      	str	r1, [r4, #20]
 8007f64:	e7ea      	b.n	8007f3c <__d2b+0x58>
 8007f66:	a801      	add	r0, sp, #4
 8007f68:	f7ff fd61 	bl	8007a2e <__lo0bits>
 8007f6c:	9b01      	ldr	r3, [sp, #4]
 8007f6e:	6163      	str	r3, [r4, #20]
 8007f70:	3020      	adds	r0, #32
 8007f72:	2201      	movs	r2, #1
 8007f74:	e7e8      	b.n	8007f48 <__d2b+0x64>
 8007f76:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007f7e:	6038      	str	r0, [r7, #0]
 8007f80:	6918      	ldr	r0, [r3, #16]
 8007f82:	f7ff fd35 	bl	80079f0 <__hi0bits>
 8007f86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f8a:	e7e5      	b.n	8007f58 <__d2b+0x74>
 8007f8c:	08009a2c 	.word	0x08009a2c
 8007f90:	08009a3d 	.word	0x08009a3d

08007f94 <__ssputs_r>:
 8007f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f98:	688e      	ldr	r6, [r1, #8]
 8007f9a:	461f      	mov	r7, r3
 8007f9c:	42be      	cmp	r6, r7
 8007f9e:	680b      	ldr	r3, [r1, #0]
 8007fa0:	4682      	mov	sl, r0
 8007fa2:	460c      	mov	r4, r1
 8007fa4:	4690      	mov	r8, r2
 8007fa6:	d82d      	bhi.n	8008004 <__ssputs_r+0x70>
 8007fa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007fac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007fb0:	d026      	beq.n	8008000 <__ssputs_r+0x6c>
 8007fb2:	6965      	ldr	r5, [r4, #20]
 8007fb4:	6909      	ldr	r1, [r1, #16]
 8007fb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007fba:	eba3 0901 	sub.w	r9, r3, r1
 8007fbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007fc2:	1c7b      	adds	r3, r7, #1
 8007fc4:	444b      	add	r3, r9
 8007fc6:	106d      	asrs	r5, r5, #1
 8007fc8:	429d      	cmp	r5, r3
 8007fca:	bf38      	it	cc
 8007fcc:	461d      	movcc	r5, r3
 8007fce:	0553      	lsls	r3, r2, #21
 8007fd0:	d527      	bpl.n	8008022 <__ssputs_r+0x8e>
 8007fd2:	4629      	mov	r1, r5
 8007fd4:	f7ff fbd8 	bl	8007788 <_malloc_r>
 8007fd8:	4606      	mov	r6, r0
 8007fda:	b360      	cbz	r0, 8008036 <__ssputs_r+0xa2>
 8007fdc:	6921      	ldr	r1, [r4, #16]
 8007fde:	464a      	mov	r2, r9
 8007fe0:	f7fe fcd9 	bl	8006996 <memcpy>
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007fea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fee:	81a3      	strh	r3, [r4, #12]
 8007ff0:	6126      	str	r6, [r4, #16]
 8007ff2:	6165      	str	r5, [r4, #20]
 8007ff4:	444e      	add	r6, r9
 8007ff6:	eba5 0509 	sub.w	r5, r5, r9
 8007ffa:	6026      	str	r6, [r4, #0]
 8007ffc:	60a5      	str	r5, [r4, #8]
 8007ffe:	463e      	mov	r6, r7
 8008000:	42be      	cmp	r6, r7
 8008002:	d900      	bls.n	8008006 <__ssputs_r+0x72>
 8008004:	463e      	mov	r6, r7
 8008006:	6820      	ldr	r0, [r4, #0]
 8008008:	4632      	mov	r2, r6
 800800a:	4641      	mov	r1, r8
 800800c:	f000 fb7c 	bl	8008708 <memmove>
 8008010:	68a3      	ldr	r3, [r4, #8]
 8008012:	1b9b      	subs	r3, r3, r6
 8008014:	60a3      	str	r3, [r4, #8]
 8008016:	6823      	ldr	r3, [r4, #0]
 8008018:	4433      	add	r3, r6
 800801a:	6023      	str	r3, [r4, #0]
 800801c:	2000      	movs	r0, #0
 800801e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008022:	462a      	mov	r2, r5
 8008024:	f000 fbe9 	bl	80087fa <_realloc_r>
 8008028:	4606      	mov	r6, r0
 800802a:	2800      	cmp	r0, #0
 800802c:	d1e0      	bne.n	8007ff0 <__ssputs_r+0x5c>
 800802e:	6921      	ldr	r1, [r4, #16]
 8008030:	4650      	mov	r0, sl
 8008032:	f7ff fb35 	bl	80076a0 <_free_r>
 8008036:	230c      	movs	r3, #12
 8008038:	f8ca 3000 	str.w	r3, [sl]
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008042:	81a3      	strh	r3, [r4, #12]
 8008044:	f04f 30ff 	mov.w	r0, #4294967295
 8008048:	e7e9      	b.n	800801e <__ssputs_r+0x8a>
	...

0800804c <_svfiprintf_r>:
 800804c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008050:	4698      	mov	r8, r3
 8008052:	898b      	ldrh	r3, [r1, #12]
 8008054:	061b      	lsls	r3, r3, #24
 8008056:	b09d      	sub	sp, #116	@ 0x74
 8008058:	4607      	mov	r7, r0
 800805a:	460d      	mov	r5, r1
 800805c:	4614      	mov	r4, r2
 800805e:	d510      	bpl.n	8008082 <_svfiprintf_r+0x36>
 8008060:	690b      	ldr	r3, [r1, #16]
 8008062:	b973      	cbnz	r3, 8008082 <_svfiprintf_r+0x36>
 8008064:	2140      	movs	r1, #64	@ 0x40
 8008066:	f7ff fb8f 	bl	8007788 <_malloc_r>
 800806a:	6028      	str	r0, [r5, #0]
 800806c:	6128      	str	r0, [r5, #16]
 800806e:	b930      	cbnz	r0, 800807e <_svfiprintf_r+0x32>
 8008070:	230c      	movs	r3, #12
 8008072:	603b      	str	r3, [r7, #0]
 8008074:	f04f 30ff 	mov.w	r0, #4294967295
 8008078:	b01d      	add	sp, #116	@ 0x74
 800807a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800807e:	2340      	movs	r3, #64	@ 0x40
 8008080:	616b      	str	r3, [r5, #20]
 8008082:	2300      	movs	r3, #0
 8008084:	9309      	str	r3, [sp, #36]	@ 0x24
 8008086:	2320      	movs	r3, #32
 8008088:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800808c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008090:	2330      	movs	r3, #48	@ 0x30
 8008092:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008230 <_svfiprintf_r+0x1e4>
 8008096:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800809a:	f04f 0901 	mov.w	r9, #1
 800809e:	4623      	mov	r3, r4
 80080a0:	469a      	mov	sl, r3
 80080a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080a6:	b10a      	cbz	r2, 80080ac <_svfiprintf_r+0x60>
 80080a8:	2a25      	cmp	r2, #37	@ 0x25
 80080aa:	d1f9      	bne.n	80080a0 <_svfiprintf_r+0x54>
 80080ac:	ebba 0b04 	subs.w	fp, sl, r4
 80080b0:	d00b      	beq.n	80080ca <_svfiprintf_r+0x7e>
 80080b2:	465b      	mov	r3, fp
 80080b4:	4622      	mov	r2, r4
 80080b6:	4629      	mov	r1, r5
 80080b8:	4638      	mov	r0, r7
 80080ba:	f7ff ff6b 	bl	8007f94 <__ssputs_r>
 80080be:	3001      	adds	r0, #1
 80080c0:	f000 80a7 	beq.w	8008212 <_svfiprintf_r+0x1c6>
 80080c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080c6:	445a      	add	r2, fp
 80080c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80080ca:	f89a 3000 	ldrb.w	r3, [sl]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f000 809f 	beq.w	8008212 <_svfiprintf_r+0x1c6>
 80080d4:	2300      	movs	r3, #0
 80080d6:	f04f 32ff 	mov.w	r2, #4294967295
 80080da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080de:	f10a 0a01 	add.w	sl, sl, #1
 80080e2:	9304      	str	r3, [sp, #16]
 80080e4:	9307      	str	r3, [sp, #28]
 80080e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80080ec:	4654      	mov	r4, sl
 80080ee:	2205      	movs	r2, #5
 80080f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080f4:	484e      	ldr	r0, [pc, #312]	@ (8008230 <_svfiprintf_r+0x1e4>)
 80080f6:	f7f8 f89b 	bl	8000230 <memchr>
 80080fa:	9a04      	ldr	r2, [sp, #16]
 80080fc:	b9d8      	cbnz	r0, 8008136 <_svfiprintf_r+0xea>
 80080fe:	06d0      	lsls	r0, r2, #27
 8008100:	bf44      	itt	mi
 8008102:	2320      	movmi	r3, #32
 8008104:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008108:	0711      	lsls	r1, r2, #28
 800810a:	bf44      	itt	mi
 800810c:	232b      	movmi	r3, #43	@ 0x2b
 800810e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008112:	f89a 3000 	ldrb.w	r3, [sl]
 8008116:	2b2a      	cmp	r3, #42	@ 0x2a
 8008118:	d015      	beq.n	8008146 <_svfiprintf_r+0xfa>
 800811a:	9a07      	ldr	r2, [sp, #28]
 800811c:	4654      	mov	r4, sl
 800811e:	2000      	movs	r0, #0
 8008120:	f04f 0c0a 	mov.w	ip, #10
 8008124:	4621      	mov	r1, r4
 8008126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800812a:	3b30      	subs	r3, #48	@ 0x30
 800812c:	2b09      	cmp	r3, #9
 800812e:	d94b      	bls.n	80081c8 <_svfiprintf_r+0x17c>
 8008130:	b1b0      	cbz	r0, 8008160 <_svfiprintf_r+0x114>
 8008132:	9207      	str	r2, [sp, #28]
 8008134:	e014      	b.n	8008160 <_svfiprintf_r+0x114>
 8008136:	eba0 0308 	sub.w	r3, r0, r8
 800813a:	fa09 f303 	lsl.w	r3, r9, r3
 800813e:	4313      	orrs	r3, r2
 8008140:	9304      	str	r3, [sp, #16]
 8008142:	46a2      	mov	sl, r4
 8008144:	e7d2      	b.n	80080ec <_svfiprintf_r+0xa0>
 8008146:	9b03      	ldr	r3, [sp, #12]
 8008148:	1d19      	adds	r1, r3, #4
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	9103      	str	r1, [sp, #12]
 800814e:	2b00      	cmp	r3, #0
 8008150:	bfbb      	ittet	lt
 8008152:	425b      	neglt	r3, r3
 8008154:	f042 0202 	orrlt.w	r2, r2, #2
 8008158:	9307      	strge	r3, [sp, #28]
 800815a:	9307      	strlt	r3, [sp, #28]
 800815c:	bfb8      	it	lt
 800815e:	9204      	strlt	r2, [sp, #16]
 8008160:	7823      	ldrb	r3, [r4, #0]
 8008162:	2b2e      	cmp	r3, #46	@ 0x2e
 8008164:	d10a      	bne.n	800817c <_svfiprintf_r+0x130>
 8008166:	7863      	ldrb	r3, [r4, #1]
 8008168:	2b2a      	cmp	r3, #42	@ 0x2a
 800816a:	d132      	bne.n	80081d2 <_svfiprintf_r+0x186>
 800816c:	9b03      	ldr	r3, [sp, #12]
 800816e:	1d1a      	adds	r2, r3, #4
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	9203      	str	r2, [sp, #12]
 8008174:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008178:	3402      	adds	r4, #2
 800817a:	9305      	str	r3, [sp, #20]
 800817c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008240 <_svfiprintf_r+0x1f4>
 8008180:	7821      	ldrb	r1, [r4, #0]
 8008182:	2203      	movs	r2, #3
 8008184:	4650      	mov	r0, sl
 8008186:	f7f8 f853 	bl	8000230 <memchr>
 800818a:	b138      	cbz	r0, 800819c <_svfiprintf_r+0x150>
 800818c:	9b04      	ldr	r3, [sp, #16]
 800818e:	eba0 000a 	sub.w	r0, r0, sl
 8008192:	2240      	movs	r2, #64	@ 0x40
 8008194:	4082      	lsls	r2, r0
 8008196:	4313      	orrs	r3, r2
 8008198:	3401      	adds	r4, #1
 800819a:	9304      	str	r3, [sp, #16]
 800819c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081a0:	4824      	ldr	r0, [pc, #144]	@ (8008234 <_svfiprintf_r+0x1e8>)
 80081a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80081a6:	2206      	movs	r2, #6
 80081a8:	f7f8 f842 	bl	8000230 <memchr>
 80081ac:	2800      	cmp	r0, #0
 80081ae:	d036      	beq.n	800821e <_svfiprintf_r+0x1d2>
 80081b0:	4b21      	ldr	r3, [pc, #132]	@ (8008238 <_svfiprintf_r+0x1ec>)
 80081b2:	bb1b      	cbnz	r3, 80081fc <_svfiprintf_r+0x1b0>
 80081b4:	9b03      	ldr	r3, [sp, #12]
 80081b6:	3307      	adds	r3, #7
 80081b8:	f023 0307 	bic.w	r3, r3, #7
 80081bc:	3308      	adds	r3, #8
 80081be:	9303      	str	r3, [sp, #12]
 80081c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081c2:	4433      	add	r3, r6
 80081c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081c6:	e76a      	b.n	800809e <_svfiprintf_r+0x52>
 80081c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80081cc:	460c      	mov	r4, r1
 80081ce:	2001      	movs	r0, #1
 80081d0:	e7a8      	b.n	8008124 <_svfiprintf_r+0xd8>
 80081d2:	2300      	movs	r3, #0
 80081d4:	3401      	adds	r4, #1
 80081d6:	9305      	str	r3, [sp, #20]
 80081d8:	4619      	mov	r1, r3
 80081da:	f04f 0c0a 	mov.w	ip, #10
 80081de:	4620      	mov	r0, r4
 80081e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081e4:	3a30      	subs	r2, #48	@ 0x30
 80081e6:	2a09      	cmp	r2, #9
 80081e8:	d903      	bls.n	80081f2 <_svfiprintf_r+0x1a6>
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d0c6      	beq.n	800817c <_svfiprintf_r+0x130>
 80081ee:	9105      	str	r1, [sp, #20]
 80081f0:	e7c4      	b.n	800817c <_svfiprintf_r+0x130>
 80081f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80081f6:	4604      	mov	r4, r0
 80081f8:	2301      	movs	r3, #1
 80081fa:	e7f0      	b.n	80081de <_svfiprintf_r+0x192>
 80081fc:	ab03      	add	r3, sp, #12
 80081fe:	9300      	str	r3, [sp, #0]
 8008200:	462a      	mov	r2, r5
 8008202:	4b0e      	ldr	r3, [pc, #56]	@ (800823c <_svfiprintf_r+0x1f0>)
 8008204:	a904      	add	r1, sp, #16
 8008206:	4638      	mov	r0, r7
 8008208:	f7fd fdd4 	bl	8005db4 <_printf_float>
 800820c:	1c42      	adds	r2, r0, #1
 800820e:	4606      	mov	r6, r0
 8008210:	d1d6      	bne.n	80081c0 <_svfiprintf_r+0x174>
 8008212:	89ab      	ldrh	r3, [r5, #12]
 8008214:	065b      	lsls	r3, r3, #25
 8008216:	f53f af2d 	bmi.w	8008074 <_svfiprintf_r+0x28>
 800821a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800821c:	e72c      	b.n	8008078 <_svfiprintf_r+0x2c>
 800821e:	ab03      	add	r3, sp, #12
 8008220:	9300      	str	r3, [sp, #0]
 8008222:	462a      	mov	r2, r5
 8008224:	4b05      	ldr	r3, [pc, #20]	@ (800823c <_svfiprintf_r+0x1f0>)
 8008226:	a904      	add	r1, sp, #16
 8008228:	4638      	mov	r0, r7
 800822a:	f7fe f85b 	bl	80062e4 <_printf_i>
 800822e:	e7ed      	b.n	800820c <_svfiprintf_r+0x1c0>
 8008230:	08009a96 	.word	0x08009a96
 8008234:	08009aa0 	.word	0x08009aa0
 8008238:	08005db5 	.word	0x08005db5
 800823c:	08007f95 	.word	0x08007f95
 8008240:	08009a9c 	.word	0x08009a9c

08008244 <__sfputc_r>:
 8008244:	6893      	ldr	r3, [r2, #8]
 8008246:	3b01      	subs	r3, #1
 8008248:	2b00      	cmp	r3, #0
 800824a:	b410      	push	{r4}
 800824c:	6093      	str	r3, [r2, #8]
 800824e:	da08      	bge.n	8008262 <__sfputc_r+0x1e>
 8008250:	6994      	ldr	r4, [r2, #24]
 8008252:	42a3      	cmp	r3, r4
 8008254:	db01      	blt.n	800825a <__sfputc_r+0x16>
 8008256:	290a      	cmp	r1, #10
 8008258:	d103      	bne.n	8008262 <__sfputc_r+0x1e>
 800825a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800825e:	f7fe ba86 	b.w	800676e <__swbuf_r>
 8008262:	6813      	ldr	r3, [r2, #0]
 8008264:	1c58      	adds	r0, r3, #1
 8008266:	6010      	str	r0, [r2, #0]
 8008268:	7019      	strb	r1, [r3, #0]
 800826a:	4608      	mov	r0, r1
 800826c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008270:	4770      	bx	lr

08008272 <__sfputs_r>:
 8008272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008274:	4606      	mov	r6, r0
 8008276:	460f      	mov	r7, r1
 8008278:	4614      	mov	r4, r2
 800827a:	18d5      	adds	r5, r2, r3
 800827c:	42ac      	cmp	r4, r5
 800827e:	d101      	bne.n	8008284 <__sfputs_r+0x12>
 8008280:	2000      	movs	r0, #0
 8008282:	e007      	b.n	8008294 <__sfputs_r+0x22>
 8008284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008288:	463a      	mov	r2, r7
 800828a:	4630      	mov	r0, r6
 800828c:	f7ff ffda 	bl	8008244 <__sfputc_r>
 8008290:	1c43      	adds	r3, r0, #1
 8008292:	d1f3      	bne.n	800827c <__sfputs_r+0xa>
 8008294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008298 <_vfiprintf_r>:
 8008298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800829c:	460d      	mov	r5, r1
 800829e:	b09d      	sub	sp, #116	@ 0x74
 80082a0:	4614      	mov	r4, r2
 80082a2:	4698      	mov	r8, r3
 80082a4:	4606      	mov	r6, r0
 80082a6:	b118      	cbz	r0, 80082b0 <_vfiprintf_r+0x18>
 80082a8:	6a03      	ldr	r3, [r0, #32]
 80082aa:	b90b      	cbnz	r3, 80082b0 <_vfiprintf_r+0x18>
 80082ac:	f7fe f9c4 	bl	8006638 <__sinit>
 80082b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082b2:	07d9      	lsls	r1, r3, #31
 80082b4:	d405      	bmi.n	80082c2 <_vfiprintf_r+0x2a>
 80082b6:	89ab      	ldrh	r3, [r5, #12]
 80082b8:	059a      	lsls	r2, r3, #22
 80082ba:	d402      	bmi.n	80082c2 <_vfiprintf_r+0x2a>
 80082bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082be:	f7fe fb68 	bl	8006992 <__retarget_lock_acquire_recursive>
 80082c2:	89ab      	ldrh	r3, [r5, #12]
 80082c4:	071b      	lsls	r3, r3, #28
 80082c6:	d501      	bpl.n	80082cc <_vfiprintf_r+0x34>
 80082c8:	692b      	ldr	r3, [r5, #16]
 80082ca:	b99b      	cbnz	r3, 80082f4 <_vfiprintf_r+0x5c>
 80082cc:	4629      	mov	r1, r5
 80082ce:	4630      	mov	r0, r6
 80082d0:	f7fe fa8c 	bl	80067ec <__swsetup_r>
 80082d4:	b170      	cbz	r0, 80082f4 <_vfiprintf_r+0x5c>
 80082d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082d8:	07dc      	lsls	r4, r3, #31
 80082da:	d504      	bpl.n	80082e6 <_vfiprintf_r+0x4e>
 80082dc:	f04f 30ff 	mov.w	r0, #4294967295
 80082e0:	b01d      	add	sp, #116	@ 0x74
 80082e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082e6:	89ab      	ldrh	r3, [r5, #12]
 80082e8:	0598      	lsls	r0, r3, #22
 80082ea:	d4f7      	bmi.n	80082dc <_vfiprintf_r+0x44>
 80082ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082ee:	f7fe fb51 	bl	8006994 <__retarget_lock_release_recursive>
 80082f2:	e7f3      	b.n	80082dc <_vfiprintf_r+0x44>
 80082f4:	2300      	movs	r3, #0
 80082f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80082f8:	2320      	movs	r3, #32
 80082fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008302:	2330      	movs	r3, #48	@ 0x30
 8008304:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80084b4 <_vfiprintf_r+0x21c>
 8008308:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800830c:	f04f 0901 	mov.w	r9, #1
 8008310:	4623      	mov	r3, r4
 8008312:	469a      	mov	sl, r3
 8008314:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008318:	b10a      	cbz	r2, 800831e <_vfiprintf_r+0x86>
 800831a:	2a25      	cmp	r2, #37	@ 0x25
 800831c:	d1f9      	bne.n	8008312 <_vfiprintf_r+0x7a>
 800831e:	ebba 0b04 	subs.w	fp, sl, r4
 8008322:	d00b      	beq.n	800833c <_vfiprintf_r+0xa4>
 8008324:	465b      	mov	r3, fp
 8008326:	4622      	mov	r2, r4
 8008328:	4629      	mov	r1, r5
 800832a:	4630      	mov	r0, r6
 800832c:	f7ff ffa1 	bl	8008272 <__sfputs_r>
 8008330:	3001      	adds	r0, #1
 8008332:	f000 80a7 	beq.w	8008484 <_vfiprintf_r+0x1ec>
 8008336:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008338:	445a      	add	r2, fp
 800833a:	9209      	str	r2, [sp, #36]	@ 0x24
 800833c:	f89a 3000 	ldrb.w	r3, [sl]
 8008340:	2b00      	cmp	r3, #0
 8008342:	f000 809f 	beq.w	8008484 <_vfiprintf_r+0x1ec>
 8008346:	2300      	movs	r3, #0
 8008348:	f04f 32ff 	mov.w	r2, #4294967295
 800834c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008350:	f10a 0a01 	add.w	sl, sl, #1
 8008354:	9304      	str	r3, [sp, #16]
 8008356:	9307      	str	r3, [sp, #28]
 8008358:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800835c:	931a      	str	r3, [sp, #104]	@ 0x68
 800835e:	4654      	mov	r4, sl
 8008360:	2205      	movs	r2, #5
 8008362:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008366:	4853      	ldr	r0, [pc, #332]	@ (80084b4 <_vfiprintf_r+0x21c>)
 8008368:	f7f7 ff62 	bl	8000230 <memchr>
 800836c:	9a04      	ldr	r2, [sp, #16]
 800836e:	b9d8      	cbnz	r0, 80083a8 <_vfiprintf_r+0x110>
 8008370:	06d1      	lsls	r1, r2, #27
 8008372:	bf44      	itt	mi
 8008374:	2320      	movmi	r3, #32
 8008376:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800837a:	0713      	lsls	r3, r2, #28
 800837c:	bf44      	itt	mi
 800837e:	232b      	movmi	r3, #43	@ 0x2b
 8008380:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008384:	f89a 3000 	ldrb.w	r3, [sl]
 8008388:	2b2a      	cmp	r3, #42	@ 0x2a
 800838a:	d015      	beq.n	80083b8 <_vfiprintf_r+0x120>
 800838c:	9a07      	ldr	r2, [sp, #28]
 800838e:	4654      	mov	r4, sl
 8008390:	2000      	movs	r0, #0
 8008392:	f04f 0c0a 	mov.w	ip, #10
 8008396:	4621      	mov	r1, r4
 8008398:	f811 3b01 	ldrb.w	r3, [r1], #1
 800839c:	3b30      	subs	r3, #48	@ 0x30
 800839e:	2b09      	cmp	r3, #9
 80083a0:	d94b      	bls.n	800843a <_vfiprintf_r+0x1a2>
 80083a2:	b1b0      	cbz	r0, 80083d2 <_vfiprintf_r+0x13a>
 80083a4:	9207      	str	r2, [sp, #28]
 80083a6:	e014      	b.n	80083d2 <_vfiprintf_r+0x13a>
 80083a8:	eba0 0308 	sub.w	r3, r0, r8
 80083ac:	fa09 f303 	lsl.w	r3, r9, r3
 80083b0:	4313      	orrs	r3, r2
 80083b2:	9304      	str	r3, [sp, #16]
 80083b4:	46a2      	mov	sl, r4
 80083b6:	e7d2      	b.n	800835e <_vfiprintf_r+0xc6>
 80083b8:	9b03      	ldr	r3, [sp, #12]
 80083ba:	1d19      	adds	r1, r3, #4
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	9103      	str	r1, [sp, #12]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	bfbb      	ittet	lt
 80083c4:	425b      	neglt	r3, r3
 80083c6:	f042 0202 	orrlt.w	r2, r2, #2
 80083ca:	9307      	strge	r3, [sp, #28]
 80083cc:	9307      	strlt	r3, [sp, #28]
 80083ce:	bfb8      	it	lt
 80083d0:	9204      	strlt	r2, [sp, #16]
 80083d2:	7823      	ldrb	r3, [r4, #0]
 80083d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80083d6:	d10a      	bne.n	80083ee <_vfiprintf_r+0x156>
 80083d8:	7863      	ldrb	r3, [r4, #1]
 80083da:	2b2a      	cmp	r3, #42	@ 0x2a
 80083dc:	d132      	bne.n	8008444 <_vfiprintf_r+0x1ac>
 80083de:	9b03      	ldr	r3, [sp, #12]
 80083e0:	1d1a      	adds	r2, r3, #4
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	9203      	str	r2, [sp, #12]
 80083e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083ea:	3402      	adds	r4, #2
 80083ec:	9305      	str	r3, [sp, #20]
 80083ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80084c4 <_vfiprintf_r+0x22c>
 80083f2:	7821      	ldrb	r1, [r4, #0]
 80083f4:	2203      	movs	r2, #3
 80083f6:	4650      	mov	r0, sl
 80083f8:	f7f7 ff1a 	bl	8000230 <memchr>
 80083fc:	b138      	cbz	r0, 800840e <_vfiprintf_r+0x176>
 80083fe:	9b04      	ldr	r3, [sp, #16]
 8008400:	eba0 000a 	sub.w	r0, r0, sl
 8008404:	2240      	movs	r2, #64	@ 0x40
 8008406:	4082      	lsls	r2, r0
 8008408:	4313      	orrs	r3, r2
 800840a:	3401      	adds	r4, #1
 800840c:	9304      	str	r3, [sp, #16]
 800840e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008412:	4829      	ldr	r0, [pc, #164]	@ (80084b8 <_vfiprintf_r+0x220>)
 8008414:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008418:	2206      	movs	r2, #6
 800841a:	f7f7 ff09 	bl	8000230 <memchr>
 800841e:	2800      	cmp	r0, #0
 8008420:	d03f      	beq.n	80084a2 <_vfiprintf_r+0x20a>
 8008422:	4b26      	ldr	r3, [pc, #152]	@ (80084bc <_vfiprintf_r+0x224>)
 8008424:	bb1b      	cbnz	r3, 800846e <_vfiprintf_r+0x1d6>
 8008426:	9b03      	ldr	r3, [sp, #12]
 8008428:	3307      	adds	r3, #7
 800842a:	f023 0307 	bic.w	r3, r3, #7
 800842e:	3308      	adds	r3, #8
 8008430:	9303      	str	r3, [sp, #12]
 8008432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008434:	443b      	add	r3, r7
 8008436:	9309      	str	r3, [sp, #36]	@ 0x24
 8008438:	e76a      	b.n	8008310 <_vfiprintf_r+0x78>
 800843a:	fb0c 3202 	mla	r2, ip, r2, r3
 800843e:	460c      	mov	r4, r1
 8008440:	2001      	movs	r0, #1
 8008442:	e7a8      	b.n	8008396 <_vfiprintf_r+0xfe>
 8008444:	2300      	movs	r3, #0
 8008446:	3401      	adds	r4, #1
 8008448:	9305      	str	r3, [sp, #20]
 800844a:	4619      	mov	r1, r3
 800844c:	f04f 0c0a 	mov.w	ip, #10
 8008450:	4620      	mov	r0, r4
 8008452:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008456:	3a30      	subs	r2, #48	@ 0x30
 8008458:	2a09      	cmp	r2, #9
 800845a:	d903      	bls.n	8008464 <_vfiprintf_r+0x1cc>
 800845c:	2b00      	cmp	r3, #0
 800845e:	d0c6      	beq.n	80083ee <_vfiprintf_r+0x156>
 8008460:	9105      	str	r1, [sp, #20]
 8008462:	e7c4      	b.n	80083ee <_vfiprintf_r+0x156>
 8008464:	fb0c 2101 	mla	r1, ip, r1, r2
 8008468:	4604      	mov	r4, r0
 800846a:	2301      	movs	r3, #1
 800846c:	e7f0      	b.n	8008450 <_vfiprintf_r+0x1b8>
 800846e:	ab03      	add	r3, sp, #12
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	462a      	mov	r2, r5
 8008474:	4b12      	ldr	r3, [pc, #72]	@ (80084c0 <_vfiprintf_r+0x228>)
 8008476:	a904      	add	r1, sp, #16
 8008478:	4630      	mov	r0, r6
 800847a:	f7fd fc9b 	bl	8005db4 <_printf_float>
 800847e:	4607      	mov	r7, r0
 8008480:	1c78      	adds	r0, r7, #1
 8008482:	d1d6      	bne.n	8008432 <_vfiprintf_r+0x19a>
 8008484:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008486:	07d9      	lsls	r1, r3, #31
 8008488:	d405      	bmi.n	8008496 <_vfiprintf_r+0x1fe>
 800848a:	89ab      	ldrh	r3, [r5, #12]
 800848c:	059a      	lsls	r2, r3, #22
 800848e:	d402      	bmi.n	8008496 <_vfiprintf_r+0x1fe>
 8008490:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008492:	f7fe fa7f 	bl	8006994 <__retarget_lock_release_recursive>
 8008496:	89ab      	ldrh	r3, [r5, #12]
 8008498:	065b      	lsls	r3, r3, #25
 800849a:	f53f af1f 	bmi.w	80082dc <_vfiprintf_r+0x44>
 800849e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084a0:	e71e      	b.n	80082e0 <_vfiprintf_r+0x48>
 80084a2:	ab03      	add	r3, sp, #12
 80084a4:	9300      	str	r3, [sp, #0]
 80084a6:	462a      	mov	r2, r5
 80084a8:	4b05      	ldr	r3, [pc, #20]	@ (80084c0 <_vfiprintf_r+0x228>)
 80084aa:	a904      	add	r1, sp, #16
 80084ac:	4630      	mov	r0, r6
 80084ae:	f7fd ff19 	bl	80062e4 <_printf_i>
 80084b2:	e7e4      	b.n	800847e <_vfiprintf_r+0x1e6>
 80084b4:	08009a96 	.word	0x08009a96
 80084b8:	08009aa0 	.word	0x08009aa0
 80084bc:	08005db5 	.word	0x08005db5
 80084c0:	08008273 	.word	0x08008273
 80084c4:	08009a9c 	.word	0x08009a9c

080084c8 <__sflush_r>:
 80084c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084d0:	0716      	lsls	r6, r2, #28
 80084d2:	4605      	mov	r5, r0
 80084d4:	460c      	mov	r4, r1
 80084d6:	d454      	bmi.n	8008582 <__sflush_r+0xba>
 80084d8:	684b      	ldr	r3, [r1, #4]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	dc02      	bgt.n	80084e4 <__sflush_r+0x1c>
 80084de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	dd48      	ble.n	8008576 <__sflush_r+0xae>
 80084e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084e6:	2e00      	cmp	r6, #0
 80084e8:	d045      	beq.n	8008576 <__sflush_r+0xae>
 80084ea:	2300      	movs	r3, #0
 80084ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80084f0:	682f      	ldr	r7, [r5, #0]
 80084f2:	6a21      	ldr	r1, [r4, #32]
 80084f4:	602b      	str	r3, [r5, #0]
 80084f6:	d030      	beq.n	800855a <__sflush_r+0x92>
 80084f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	0759      	lsls	r1, r3, #29
 80084fe:	d505      	bpl.n	800850c <__sflush_r+0x44>
 8008500:	6863      	ldr	r3, [r4, #4]
 8008502:	1ad2      	subs	r2, r2, r3
 8008504:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008506:	b10b      	cbz	r3, 800850c <__sflush_r+0x44>
 8008508:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800850a:	1ad2      	subs	r2, r2, r3
 800850c:	2300      	movs	r3, #0
 800850e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008510:	6a21      	ldr	r1, [r4, #32]
 8008512:	4628      	mov	r0, r5
 8008514:	47b0      	blx	r6
 8008516:	1c43      	adds	r3, r0, #1
 8008518:	89a3      	ldrh	r3, [r4, #12]
 800851a:	d106      	bne.n	800852a <__sflush_r+0x62>
 800851c:	6829      	ldr	r1, [r5, #0]
 800851e:	291d      	cmp	r1, #29
 8008520:	d82b      	bhi.n	800857a <__sflush_r+0xb2>
 8008522:	4a2a      	ldr	r2, [pc, #168]	@ (80085cc <__sflush_r+0x104>)
 8008524:	40ca      	lsrs	r2, r1
 8008526:	07d6      	lsls	r6, r2, #31
 8008528:	d527      	bpl.n	800857a <__sflush_r+0xb2>
 800852a:	2200      	movs	r2, #0
 800852c:	6062      	str	r2, [r4, #4]
 800852e:	04d9      	lsls	r1, r3, #19
 8008530:	6922      	ldr	r2, [r4, #16]
 8008532:	6022      	str	r2, [r4, #0]
 8008534:	d504      	bpl.n	8008540 <__sflush_r+0x78>
 8008536:	1c42      	adds	r2, r0, #1
 8008538:	d101      	bne.n	800853e <__sflush_r+0x76>
 800853a:	682b      	ldr	r3, [r5, #0]
 800853c:	b903      	cbnz	r3, 8008540 <__sflush_r+0x78>
 800853e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008540:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008542:	602f      	str	r7, [r5, #0]
 8008544:	b1b9      	cbz	r1, 8008576 <__sflush_r+0xae>
 8008546:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800854a:	4299      	cmp	r1, r3
 800854c:	d002      	beq.n	8008554 <__sflush_r+0x8c>
 800854e:	4628      	mov	r0, r5
 8008550:	f7ff f8a6 	bl	80076a0 <_free_r>
 8008554:	2300      	movs	r3, #0
 8008556:	6363      	str	r3, [r4, #52]	@ 0x34
 8008558:	e00d      	b.n	8008576 <__sflush_r+0xae>
 800855a:	2301      	movs	r3, #1
 800855c:	4628      	mov	r0, r5
 800855e:	47b0      	blx	r6
 8008560:	4602      	mov	r2, r0
 8008562:	1c50      	adds	r0, r2, #1
 8008564:	d1c9      	bne.n	80084fa <__sflush_r+0x32>
 8008566:	682b      	ldr	r3, [r5, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d0c6      	beq.n	80084fa <__sflush_r+0x32>
 800856c:	2b1d      	cmp	r3, #29
 800856e:	d001      	beq.n	8008574 <__sflush_r+0xac>
 8008570:	2b16      	cmp	r3, #22
 8008572:	d11e      	bne.n	80085b2 <__sflush_r+0xea>
 8008574:	602f      	str	r7, [r5, #0]
 8008576:	2000      	movs	r0, #0
 8008578:	e022      	b.n	80085c0 <__sflush_r+0xf8>
 800857a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800857e:	b21b      	sxth	r3, r3
 8008580:	e01b      	b.n	80085ba <__sflush_r+0xf2>
 8008582:	690f      	ldr	r7, [r1, #16]
 8008584:	2f00      	cmp	r7, #0
 8008586:	d0f6      	beq.n	8008576 <__sflush_r+0xae>
 8008588:	0793      	lsls	r3, r2, #30
 800858a:	680e      	ldr	r6, [r1, #0]
 800858c:	bf08      	it	eq
 800858e:	694b      	ldreq	r3, [r1, #20]
 8008590:	600f      	str	r7, [r1, #0]
 8008592:	bf18      	it	ne
 8008594:	2300      	movne	r3, #0
 8008596:	eba6 0807 	sub.w	r8, r6, r7
 800859a:	608b      	str	r3, [r1, #8]
 800859c:	f1b8 0f00 	cmp.w	r8, #0
 80085a0:	dde9      	ble.n	8008576 <__sflush_r+0xae>
 80085a2:	6a21      	ldr	r1, [r4, #32]
 80085a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80085a6:	4643      	mov	r3, r8
 80085a8:	463a      	mov	r2, r7
 80085aa:	4628      	mov	r0, r5
 80085ac:	47b0      	blx	r6
 80085ae:	2800      	cmp	r0, #0
 80085b0:	dc08      	bgt.n	80085c4 <__sflush_r+0xfc>
 80085b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085ba:	81a3      	strh	r3, [r4, #12]
 80085bc:	f04f 30ff 	mov.w	r0, #4294967295
 80085c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085c4:	4407      	add	r7, r0
 80085c6:	eba8 0800 	sub.w	r8, r8, r0
 80085ca:	e7e7      	b.n	800859c <__sflush_r+0xd4>
 80085cc:	20400001 	.word	0x20400001

080085d0 <_fflush_r>:
 80085d0:	b538      	push	{r3, r4, r5, lr}
 80085d2:	690b      	ldr	r3, [r1, #16]
 80085d4:	4605      	mov	r5, r0
 80085d6:	460c      	mov	r4, r1
 80085d8:	b913      	cbnz	r3, 80085e0 <_fflush_r+0x10>
 80085da:	2500      	movs	r5, #0
 80085dc:	4628      	mov	r0, r5
 80085de:	bd38      	pop	{r3, r4, r5, pc}
 80085e0:	b118      	cbz	r0, 80085ea <_fflush_r+0x1a>
 80085e2:	6a03      	ldr	r3, [r0, #32]
 80085e4:	b90b      	cbnz	r3, 80085ea <_fflush_r+0x1a>
 80085e6:	f7fe f827 	bl	8006638 <__sinit>
 80085ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f3      	beq.n	80085da <_fflush_r+0xa>
 80085f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80085f4:	07d0      	lsls	r0, r2, #31
 80085f6:	d404      	bmi.n	8008602 <_fflush_r+0x32>
 80085f8:	0599      	lsls	r1, r3, #22
 80085fa:	d402      	bmi.n	8008602 <_fflush_r+0x32>
 80085fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085fe:	f7fe f9c8 	bl	8006992 <__retarget_lock_acquire_recursive>
 8008602:	4628      	mov	r0, r5
 8008604:	4621      	mov	r1, r4
 8008606:	f7ff ff5f 	bl	80084c8 <__sflush_r>
 800860a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800860c:	07da      	lsls	r2, r3, #31
 800860e:	4605      	mov	r5, r0
 8008610:	d4e4      	bmi.n	80085dc <_fflush_r+0xc>
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	059b      	lsls	r3, r3, #22
 8008616:	d4e1      	bmi.n	80085dc <_fflush_r+0xc>
 8008618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800861a:	f7fe f9bb 	bl	8006994 <__retarget_lock_release_recursive>
 800861e:	e7dd      	b.n	80085dc <_fflush_r+0xc>

08008620 <fiprintf>:
 8008620:	b40e      	push	{r1, r2, r3}
 8008622:	b503      	push	{r0, r1, lr}
 8008624:	4601      	mov	r1, r0
 8008626:	ab03      	add	r3, sp, #12
 8008628:	4805      	ldr	r0, [pc, #20]	@ (8008640 <fiprintf+0x20>)
 800862a:	f853 2b04 	ldr.w	r2, [r3], #4
 800862e:	6800      	ldr	r0, [r0, #0]
 8008630:	9301      	str	r3, [sp, #4]
 8008632:	f7ff fe31 	bl	8008298 <_vfiprintf_r>
 8008636:	b002      	add	sp, #8
 8008638:	f85d eb04 	ldr.w	lr, [sp], #4
 800863c:	b003      	add	sp, #12
 800863e:	4770      	bx	lr
 8008640:	2000008c 	.word	0x2000008c

08008644 <__swhatbuf_r>:
 8008644:	b570      	push	{r4, r5, r6, lr}
 8008646:	460c      	mov	r4, r1
 8008648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800864c:	2900      	cmp	r1, #0
 800864e:	b096      	sub	sp, #88	@ 0x58
 8008650:	4615      	mov	r5, r2
 8008652:	461e      	mov	r6, r3
 8008654:	da0d      	bge.n	8008672 <__swhatbuf_r+0x2e>
 8008656:	89a3      	ldrh	r3, [r4, #12]
 8008658:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800865c:	f04f 0100 	mov.w	r1, #0
 8008660:	bf14      	ite	ne
 8008662:	2340      	movne	r3, #64	@ 0x40
 8008664:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008668:	2000      	movs	r0, #0
 800866a:	6031      	str	r1, [r6, #0]
 800866c:	602b      	str	r3, [r5, #0]
 800866e:	b016      	add	sp, #88	@ 0x58
 8008670:	bd70      	pop	{r4, r5, r6, pc}
 8008672:	466a      	mov	r2, sp
 8008674:	f000 f862 	bl	800873c <_fstat_r>
 8008678:	2800      	cmp	r0, #0
 800867a:	dbec      	blt.n	8008656 <__swhatbuf_r+0x12>
 800867c:	9901      	ldr	r1, [sp, #4]
 800867e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008682:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008686:	4259      	negs	r1, r3
 8008688:	4159      	adcs	r1, r3
 800868a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800868e:	e7eb      	b.n	8008668 <__swhatbuf_r+0x24>

08008690 <__smakebuf_r>:
 8008690:	898b      	ldrh	r3, [r1, #12]
 8008692:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008694:	079d      	lsls	r5, r3, #30
 8008696:	4606      	mov	r6, r0
 8008698:	460c      	mov	r4, r1
 800869a:	d507      	bpl.n	80086ac <__smakebuf_r+0x1c>
 800869c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	6123      	str	r3, [r4, #16]
 80086a4:	2301      	movs	r3, #1
 80086a6:	6163      	str	r3, [r4, #20]
 80086a8:	b003      	add	sp, #12
 80086aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086ac:	ab01      	add	r3, sp, #4
 80086ae:	466a      	mov	r2, sp
 80086b0:	f7ff ffc8 	bl	8008644 <__swhatbuf_r>
 80086b4:	9f00      	ldr	r7, [sp, #0]
 80086b6:	4605      	mov	r5, r0
 80086b8:	4639      	mov	r1, r7
 80086ba:	4630      	mov	r0, r6
 80086bc:	f7ff f864 	bl	8007788 <_malloc_r>
 80086c0:	b948      	cbnz	r0, 80086d6 <__smakebuf_r+0x46>
 80086c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086c6:	059a      	lsls	r2, r3, #22
 80086c8:	d4ee      	bmi.n	80086a8 <__smakebuf_r+0x18>
 80086ca:	f023 0303 	bic.w	r3, r3, #3
 80086ce:	f043 0302 	orr.w	r3, r3, #2
 80086d2:	81a3      	strh	r3, [r4, #12]
 80086d4:	e7e2      	b.n	800869c <__smakebuf_r+0xc>
 80086d6:	89a3      	ldrh	r3, [r4, #12]
 80086d8:	6020      	str	r0, [r4, #0]
 80086da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086de:	81a3      	strh	r3, [r4, #12]
 80086e0:	9b01      	ldr	r3, [sp, #4]
 80086e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086e6:	b15b      	cbz	r3, 8008700 <__smakebuf_r+0x70>
 80086e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086ec:	4630      	mov	r0, r6
 80086ee:	f000 f837 	bl	8008760 <_isatty_r>
 80086f2:	b128      	cbz	r0, 8008700 <__smakebuf_r+0x70>
 80086f4:	89a3      	ldrh	r3, [r4, #12]
 80086f6:	f023 0303 	bic.w	r3, r3, #3
 80086fa:	f043 0301 	orr.w	r3, r3, #1
 80086fe:	81a3      	strh	r3, [r4, #12]
 8008700:	89a3      	ldrh	r3, [r4, #12]
 8008702:	431d      	orrs	r5, r3
 8008704:	81a5      	strh	r5, [r4, #12]
 8008706:	e7cf      	b.n	80086a8 <__smakebuf_r+0x18>

08008708 <memmove>:
 8008708:	4288      	cmp	r0, r1
 800870a:	b510      	push	{r4, lr}
 800870c:	eb01 0402 	add.w	r4, r1, r2
 8008710:	d902      	bls.n	8008718 <memmove+0x10>
 8008712:	4284      	cmp	r4, r0
 8008714:	4623      	mov	r3, r4
 8008716:	d807      	bhi.n	8008728 <memmove+0x20>
 8008718:	1e43      	subs	r3, r0, #1
 800871a:	42a1      	cmp	r1, r4
 800871c:	d008      	beq.n	8008730 <memmove+0x28>
 800871e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008722:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008726:	e7f8      	b.n	800871a <memmove+0x12>
 8008728:	4402      	add	r2, r0
 800872a:	4601      	mov	r1, r0
 800872c:	428a      	cmp	r2, r1
 800872e:	d100      	bne.n	8008732 <memmove+0x2a>
 8008730:	bd10      	pop	{r4, pc}
 8008732:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008736:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800873a:	e7f7      	b.n	800872c <memmove+0x24>

0800873c <_fstat_r>:
 800873c:	b538      	push	{r3, r4, r5, lr}
 800873e:	4d07      	ldr	r5, [pc, #28]	@ (800875c <_fstat_r+0x20>)
 8008740:	2300      	movs	r3, #0
 8008742:	4604      	mov	r4, r0
 8008744:	4608      	mov	r0, r1
 8008746:	4611      	mov	r1, r2
 8008748:	602b      	str	r3, [r5, #0]
 800874a:	f7f9 fbae 	bl	8001eaa <_fstat>
 800874e:	1c43      	adds	r3, r0, #1
 8008750:	d102      	bne.n	8008758 <_fstat_r+0x1c>
 8008752:	682b      	ldr	r3, [r5, #0]
 8008754:	b103      	cbz	r3, 8008758 <_fstat_r+0x1c>
 8008756:	6023      	str	r3, [r4, #0]
 8008758:	bd38      	pop	{r3, r4, r5, pc}
 800875a:	bf00      	nop
 800875c:	20000518 	.word	0x20000518

08008760 <_isatty_r>:
 8008760:	b538      	push	{r3, r4, r5, lr}
 8008762:	4d06      	ldr	r5, [pc, #24]	@ (800877c <_isatty_r+0x1c>)
 8008764:	2300      	movs	r3, #0
 8008766:	4604      	mov	r4, r0
 8008768:	4608      	mov	r0, r1
 800876a:	602b      	str	r3, [r5, #0]
 800876c:	f7f9 fbb6 	bl	8001edc <_isatty>
 8008770:	1c43      	adds	r3, r0, #1
 8008772:	d102      	bne.n	800877a <_isatty_r+0x1a>
 8008774:	682b      	ldr	r3, [r5, #0]
 8008776:	b103      	cbz	r3, 800877a <_isatty_r+0x1a>
 8008778:	6023      	str	r3, [r4, #0]
 800877a:	bd38      	pop	{r3, r4, r5, pc}
 800877c:	20000518 	.word	0x20000518

08008780 <_sbrk_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	4d06      	ldr	r5, [pc, #24]	@ (800879c <_sbrk_r+0x1c>)
 8008784:	2300      	movs	r3, #0
 8008786:	4604      	mov	r4, r0
 8008788:	4608      	mov	r0, r1
 800878a:	602b      	str	r3, [r5, #0]
 800878c:	f7f9 fc52 	bl	8002034 <_sbrk>
 8008790:	1c43      	adds	r3, r0, #1
 8008792:	d102      	bne.n	800879a <_sbrk_r+0x1a>
 8008794:	682b      	ldr	r3, [r5, #0]
 8008796:	b103      	cbz	r3, 800879a <_sbrk_r+0x1a>
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	bd38      	pop	{r3, r4, r5, pc}
 800879c:	20000518 	.word	0x20000518

080087a0 <abort>:
 80087a0:	b508      	push	{r3, lr}
 80087a2:	2006      	movs	r0, #6
 80087a4:	f000 f88c 	bl	80088c0 <raise>
 80087a8:	2001      	movs	r0, #1
 80087aa:	f000 fc9b 	bl	80090e4 <_exit>

080087ae <_calloc_r>:
 80087ae:	b570      	push	{r4, r5, r6, lr}
 80087b0:	fba1 5402 	umull	r5, r4, r1, r2
 80087b4:	b934      	cbnz	r4, 80087c4 <_calloc_r+0x16>
 80087b6:	4629      	mov	r1, r5
 80087b8:	f7fe ffe6 	bl	8007788 <_malloc_r>
 80087bc:	4606      	mov	r6, r0
 80087be:	b928      	cbnz	r0, 80087cc <_calloc_r+0x1e>
 80087c0:	4630      	mov	r0, r6
 80087c2:	bd70      	pop	{r4, r5, r6, pc}
 80087c4:	220c      	movs	r2, #12
 80087c6:	6002      	str	r2, [r0, #0]
 80087c8:	2600      	movs	r6, #0
 80087ca:	e7f9      	b.n	80087c0 <_calloc_r+0x12>
 80087cc:	462a      	mov	r2, r5
 80087ce:	4621      	mov	r1, r4
 80087d0:	f7fe f862 	bl	8006898 <memset>
 80087d4:	e7f4      	b.n	80087c0 <_calloc_r+0x12>

080087d6 <__ascii_mbtowc>:
 80087d6:	b082      	sub	sp, #8
 80087d8:	b901      	cbnz	r1, 80087dc <__ascii_mbtowc+0x6>
 80087da:	a901      	add	r1, sp, #4
 80087dc:	b142      	cbz	r2, 80087f0 <__ascii_mbtowc+0x1a>
 80087de:	b14b      	cbz	r3, 80087f4 <__ascii_mbtowc+0x1e>
 80087e0:	7813      	ldrb	r3, [r2, #0]
 80087e2:	600b      	str	r3, [r1, #0]
 80087e4:	7812      	ldrb	r2, [r2, #0]
 80087e6:	1e10      	subs	r0, r2, #0
 80087e8:	bf18      	it	ne
 80087ea:	2001      	movne	r0, #1
 80087ec:	b002      	add	sp, #8
 80087ee:	4770      	bx	lr
 80087f0:	4610      	mov	r0, r2
 80087f2:	e7fb      	b.n	80087ec <__ascii_mbtowc+0x16>
 80087f4:	f06f 0001 	mvn.w	r0, #1
 80087f8:	e7f8      	b.n	80087ec <__ascii_mbtowc+0x16>

080087fa <_realloc_r>:
 80087fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087fe:	4607      	mov	r7, r0
 8008800:	4614      	mov	r4, r2
 8008802:	460d      	mov	r5, r1
 8008804:	b921      	cbnz	r1, 8008810 <_realloc_r+0x16>
 8008806:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800880a:	4611      	mov	r1, r2
 800880c:	f7fe bfbc 	b.w	8007788 <_malloc_r>
 8008810:	b92a      	cbnz	r2, 800881e <_realloc_r+0x24>
 8008812:	f7fe ff45 	bl	80076a0 <_free_r>
 8008816:	4625      	mov	r5, r4
 8008818:	4628      	mov	r0, r5
 800881a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800881e:	f000 f86b 	bl	80088f8 <_malloc_usable_size_r>
 8008822:	4284      	cmp	r4, r0
 8008824:	4606      	mov	r6, r0
 8008826:	d802      	bhi.n	800882e <_realloc_r+0x34>
 8008828:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800882c:	d8f4      	bhi.n	8008818 <_realloc_r+0x1e>
 800882e:	4621      	mov	r1, r4
 8008830:	4638      	mov	r0, r7
 8008832:	f7fe ffa9 	bl	8007788 <_malloc_r>
 8008836:	4680      	mov	r8, r0
 8008838:	b908      	cbnz	r0, 800883e <_realloc_r+0x44>
 800883a:	4645      	mov	r5, r8
 800883c:	e7ec      	b.n	8008818 <_realloc_r+0x1e>
 800883e:	42b4      	cmp	r4, r6
 8008840:	4622      	mov	r2, r4
 8008842:	4629      	mov	r1, r5
 8008844:	bf28      	it	cs
 8008846:	4632      	movcs	r2, r6
 8008848:	f7fe f8a5 	bl	8006996 <memcpy>
 800884c:	4629      	mov	r1, r5
 800884e:	4638      	mov	r0, r7
 8008850:	f7fe ff26 	bl	80076a0 <_free_r>
 8008854:	e7f1      	b.n	800883a <_realloc_r+0x40>

08008856 <__ascii_wctomb>:
 8008856:	4603      	mov	r3, r0
 8008858:	4608      	mov	r0, r1
 800885a:	b141      	cbz	r1, 800886e <__ascii_wctomb+0x18>
 800885c:	2aff      	cmp	r2, #255	@ 0xff
 800885e:	d904      	bls.n	800886a <__ascii_wctomb+0x14>
 8008860:	228a      	movs	r2, #138	@ 0x8a
 8008862:	601a      	str	r2, [r3, #0]
 8008864:	f04f 30ff 	mov.w	r0, #4294967295
 8008868:	4770      	bx	lr
 800886a:	700a      	strb	r2, [r1, #0]
 800886c:	2001      	movs	r0, #1
 800886e:	4770      	bx	lr

08008870 <_raise_r>:
 8008870:	291f      	cmp	r1, #31
 8008872:	b538      	push	{r3, r4, r5, lr}
 8008874:	4605      	mov	r5, r0
 8008876:	460c      	mov	r4, r1
 8008878:	d904      	bls.n	8008884 <_raise_r+0x14>
 800887a:	2316      	movs	r3, #22
 800887c:	6003      	str	r3, [r0, #0]
 800887e:	f04f 30ff 	mov.w	r0, #4294967295
 8008882:	bd38      	pop	{r3, r4, r5, pc}
 8008884:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008886:	b112      	cbz	r2, 800888e <_raise_r+0x1e>
 8008888:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800888c:	b94b      	cbnz	r3, 80088a2 <_raise_r+0x32>
 800888e:	4628      	mov	r0, r5
 8008890:	f000 f830 	bl	80088f4 <_getpid_r>
 8008894:	4622      	mov	r2, r4
 8008896:	4601      	mov	r1, r0
 8008898:	4628      	mov	r0, r5
 800889a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800889e:	f000 b817 	b.w	80088d0 <_kill_r>
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d00a      	beq.n	80088bc <_raise_r+0x4c>
 80088a6:	1c59      	adds	r1, r3, #1
 80088a8:	d103      	bne.n	80088b2 <_raise_r+0x42>
 80088aa:	2316      	movs	r3, #22
 80088ac:	6003      	str	r3, [r0, #0]
 80088ae:	2001      	movs	r0, #1
 80088b0:	e7e7      	b.n	8008882 <_raise_r+0x12>
 80088b2:	2100      	movs	r1, #0
 80088b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80088b8:	4620      	mov	r0, r4
 80088ba:	4798      	blx	r3
 80088bc:	2000      	movs	r0, #0
 80088be:	e7e0      	b.n	8008882 <_raise_r+0x12>

080088c0 <raise>:
 80088c0:	4b02      	ldr	r3, [pc, #8]	@ (80088cc <raise+0xc>)
 80088c2:	4601      	mov	r1, r0
 80088c4:	6818      	ldr	r0, [r3, #0]
 80088c6:	f7ff bfd3 	b.w	8008870 <_raise_r>
 80088ca:	bf00      	nop
 80088cc:	2000008c 	.word	0x2000008c

080088d0 <_kill_r>:
 80088d0:	b538      	push	{r3, r4, r5, lr}
 80088d2:	4d07      	ldr	r5, [pc, #28]	@ (80088f0 <_kill_r+0x20>)
 80088d4:	2300      	movs	r3, #0
 80088d6:	4604      	mov	r4, r0
 80088d8:	4608      	mov	r0, r1
 80088da:	4611      	mov	r1, r2
 80088dc:	602b      	str	r3, [r5, #0]
 80088de:	f7f9 fb1c 	bl	8001f1a <_kill>
 80088e2:	1c43      	adds	r3, r0, #1
 80088e4:	d102      	bne.n	80088ec <_kill_r+0x1c>
 80088e6:	682b      	ldr	r3, [r5, #0]
 80088e8:	b103      	cbz	r3, 80088ec <_kill_r+0x1c>
 80088ea:	6023      	str	r3, [r4, #0]
 80088ec:	bd38      	pop	{r3, r4, r5, pc}
 80088ee:	bf00      	nop
 80088f0:	20000518 	.word	0x20000518

080088f4 <_getpid_r>:
 80088f4:	f7f9 bb09 	b.w	8001f0a <_getpid>

080088f8 <_malloc_usable_size_r>:
 80088f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088fc:	1f18      	subs	r0, r3, #4
 80088fe:	2b00      	cmp	r3, #0
 8008900:	bfbc      	itt	lt
 8008902:	580b      	ldrlt	r3, [r1, r0]
 8008904:	18c0      	addlt	r0, r0, r3
 8008906:	4770      	bx	lr

08008908 <powf>:
 8008908:	b508      	push	{r3, lr}
 800890a:	ed2d 8b04 	vpush	{d8-d9}
 800890e:	eeb0 8a60 	vmov.f32	s16, s1
 8008912:	eeb0 9a40 	vmov.f32	s18, s0
 8008916:	f000 f87b 	bl	8008a10 <__ieee754_powf>
 800891a:	eeb4 8a48 	vcmp.f32	s16, s16
 800891e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008922:	eef0 8a40 	vmov.f32	s17, s0
 8008926:	d63e      	bvs.n	80089a6 <powf+0x9e>
 8008928:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800892c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008930:	d112      	bne.n	8008958 <powf+0x50>
 8008932:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800893a:	d039      	beq.n	80089b0 <powf+0xa8>
 800893c:	eeb0 0a48 	vmov.f32	s0, s16
 8008940:	f000 f858 	bl	80089f4 <finitef>
 8008944:	b378      	cbz	r0, 80089a6 <powf+0x9e>
 8008946:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800894a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800894e:	d52a      	bpl.n	80089a6 <powf+0x9e>
 8008950:	f7fd fff4 	bl	800693c <__errno>
 8008954:	2322      	movs	r3, #34	@ 0x22
 8008956:	e014      	b.n	8008982 <powf+0x7a>
 8008958:	f000 f84c 	bl	80089f4 <finitef>
 800895c:	b998      	cbnz	r0, 8008986 <powf+0x7e>
 800895e:	eeb0 0a49 	vmov.f32	s0, s18
 8008962:	f000 f847 	bl	80089f4 <finitef>
 8008966:	b170      	cbz	r0, 8008986 <powf+0x7e>
 8008968:	eeb0 0a48 	vmov.f32	s0, s16
 800896c:	f000 f842 	bl	80089f4 <finitef>
 8008970:	b148      	cbz	r0, 8008986 <powf+0x7e>
 8008972:	eef4 8a68 	vcmp.f32	s17, s17
 8008976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800897a:	d7e9      	bvc.n	8008950 <powf+0x48>
 800897c:	f7fd ffde 	bl	800693c <__errno>
 8008980:	2321      	movs	r3, #33	@ 0x21
 8008982:	6003      	str	r3, [r0, #0]
 8008984:	e00f      	b.n	80089a6 <powf+0x9e>
 8008986:	eef5 8a40 	vcmp.f32	s17, #0.0
 800898a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800898e:	d10a      	bne.n	80089a6 <powf+0x9e>
 8008990:	eeb0 0a49 	vmov.f32	s0, s18
 8008994:	f000 f82e 	bl	80089f4 <finitef>
 8008998:	b128      	cbz	r0, 80089a6 <powf+0x9e>
 800899a:	eeb0 0a48 	vmov.f32	s0, s16
 800899e:	f000 f829 	bl	80089f4 <finitef>
 80089a2:	2800      	cmp	r0, #0
 80089a4:	d1d4      	bne.n	8008950 <powf+0x48>
 80089a6:	eeb0 0a68 	vmov.f32	s0, s17
 80089aa:	ecbd 8b04 	vpop	{d8-d9}
 80089ae:	bd08      	pop	{r3, pc}
 80089b0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80089b4:	e7f7      	b.n	80089a6 <powf+0x9e>
	...

080089b8 <sqrtf>:
 80089b8:	b508      	push	{r3, lr}
 80089ba:	ed2d 8b02 	vpush	{d8}
 80089be:	eeb0 8a40 	vmov.f32	s16, s0
 80089c2:	f000 f821 	bl	8008a08 <__ieee754_sqrtf>
 80089c6:	eeb4 8a48 	vcmp.f32	s16, s16
 80089ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ce:	d60c      	bvs.n	80089ea <sqrtf+0x32>
 80089d0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80089f0 <sqrtf+0x38>
 80089d4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80089d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089dc:	d505      	bpl.n	80089ea <sqrtf+0x32>
 80089de:	f7fd ffad 	bl	800693c <__errno>
 80089e2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80089e6:	2321      	movs	r3, #33	@ 0x21
 80089e8:	6003      	str	r3, [r0, #0]
 80089ea:	ecbd 8b02 	vpop	{d8}
 80089ee:	bd08      	pop	{r3, pc}
 80089f0:	00000000 	.word	0x00000000

080089f4 <finitef>:
 80089f4:	ee10 3a10 	vmov	r3, s0
 80089f8:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80089fc:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008a00:	bfac      	ite	ge
 8008a02:	2000      	movge	r0, #0
 8008a04:	2001      	movlt	r0, #1
 8008a06:	4770      	bx	lr

08008a08 <__ieee754_sqrtf>:
 8008a08:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008a0c:	4770      	bx	lr
	...

08008a10 <__ieee754_powf>:
 8008a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a14:	ee10 4a90 	vmov	r4, s1
 8008a18:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8008a1c:	ed2d 8b02 	vpush	{d8}
 8008a20:	ee10 6a10 	vmov	r6, s0
 8008a24:	eeb0 8a40 	vmov.f32	s16, s0
 8008a28:	eef0 8a60 	vmov.f32	s17, s1
 8008a2c:	d10c      	bne.n	8008a48 <__ieee754_powf+0x38>
 8008a2e:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8008a32:	0076      	lsls	r6, r6, #1
 8008a34:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8008a38:	f240 8274 	bls.w	8008f24 <__ieee754_powf+0x514>
 8008a3c:	ee38 0a28 	vadd.f32	s0, s16, s17
 8008a40:	ecbd 8b02 	vpop	{d8}
 8008a44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a48:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8008a4c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8008a50:	d802      	bhi.n	8008a58 <__ieee754_powf+0x48>
 8008a52:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008a56:	d908      	bls.n	8008a6a <__ieee754_powf+0x5a>
 8008a58:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8008a5c:	d1ee      	bne.n	8008a3c <__ieee754_powf+0x2c>
 8008a5e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8008a62:	0064      	lsls	r4, r4, #1
 8008a64:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8008a68:	e7e6      	b.n	8008a38 <__ieee754_powf+0x28>
 8008a6a:	2e00      	cmp	r6, #0
 8008a6c:	da1f      	bge.n	8008aae <__ieee754_powf+0x9e>
 8008a6e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8008a72:	f080 8260 	bcs.w	8008f36 <__ieee754_powf+0x526>
 8008a76:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8008a7a:	d32f      	bcc.n	8008adc <__ieee754_powf+0xcc>
 8008a7c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8008a80:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8008a84:	fa49 f503 	asr.w	r5, r9, r3
 8008a88:	fa05 f303 	lsl.w	r3, r5, r3
 8008a8c:	454b      	cmp	r3, r9
 8008a8e:	d123      	bne.n	8008ad8 <__ieee754_powf+0xc8>
 8008a90:	f005 0501 	and.w	r5, r5, #1
 8008a94:	f1c5 0502 	rsb	r5, r5, #2
 8008a98:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8008a9c:	d11f      	bne.n	8008ade <__ieee754_powf+0xce>
 8008a9e:	2c00      	cmp	r4, #0
 8008aa0:	f280 8246 	bge.w	8008f30 <__ieee754_powf+0x520>
 8008aa4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008aa8:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8008aac:	e7c8      	b.n	8008a40 <__ieee754_powf+0x30>
 8008aae:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008ab2:	d111      	bne.n	8008ad8 <__ieee754_powf+0xc8>
 8008ab4:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8008ab8:	f000 8234 	beq.w	8008f24 <__ieee754_powf+0x514>
 8008abc:	d906      	bls.n	8008acc <__ieee754_powf+0xbc>
 8008abe:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8008dd4 <__ieee754_powf+0x3c4>
 8008ac2:	2c00      	cmp	r4, #0
 8008ac4:	bfa8      	it	ge
 8008ac6:	eeb0 0a68 	vmovge.f32	s0, s17
 8008aca:	e7b9      	b.n	8008a40 <__ieee754_powf+0x30>
 8008acc:	2c00      	cmp	r4, #0
 8008ace:	f280 822c 	bge.w	8008f2a <__ieee754_powf+0x51a>
 8008ad2:	eeb1 0a68 	vneg.f32	s0, s17
 8008ad6:	e7b3      	b.n	8008a40 <__ieee754_powf+0x30>
 8008ad8:	2500      	movs	r5, #0
 8008ada:	e7dd      	b.n	8008a98 <__ieee754_powf+0x88>
 8008adc:	2500      	movs	r5, #0
 8008ade:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8008ae2:	d102      	bne.n	8008aea <__ieee754_powf+0xda>
 8008ae4:	ee28 0a08 	vmul.f32	s0, s16, s16
 8008ae8:	e7aa      	b.n	8008a40 <__ieee754_powf+0x30>
 8008aea:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8008aee:	f040 8227 	bne.w	8008f40 <__ieee754_powf+0x530>
 8008af2:	2e00      	cmp	r6, #0
 8008af4:	f2c0 8224 	blt.w	8008f40 <__ieee754_powf+0x530>
 8008af8:	eeb0 0a48 	vmov.f32	s0, s16
 8008afc:	ecbd 8b02 	vpop	{d8}
 8008b00:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b04:	f7ff bf80 	b.w	8008a08 <__ieee754_sqrtf>
 8008b08:	2d01      	cmp	r5, #1
 8008b0a:	d199      	bne.n	8008a40 <__ieee754_powf+0x30>
 8008b0c:	eeb1 0a40 	vneg.f32	s0, s0
 8008b10:	e796      	b.n	8008a40 <__ieee754_powf+0x30>
 8008b12:	0ff0      	lsrs	r0, r6, #31
 8008b14:	3801      	subs	r0, #1
 8008b16:	ea55 0300 	orrs.w	r3, r5, r0
 8008b1a:	d104      	bne.n	8008b26 <__ieee754_powf+0x116>
 8008b1c:	ee38 8a48 	vsub.f32	s16, s16, s16
 8008b20:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8008b24:	e78c      	b.n	8008a40 <__ieee754_powf+0x30>
 8008b26:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8008b2a:	d96d      	bls.n	8008c08 <__ieee754_powf+0x1f8>
 8008b2c:	4baa      	ldr	r3, [pc, #680]	@ (8008dd8 <__ieee754_powf+0x3c8>)
 8008b2e:	4598      	cmp	r8, r3
 8008b30:	d808      	bhi.n	8008b44 <__ieee754_powf+0x134>
 8008b32:	2c00      	cmp	r4, #0
 8008b34:	da0b      	bge.n	8008b4e <__ieee754_powf+0x13e>
 8008b36:	2000      	movs	r0, #0
 8008b38:	ecbd 8b02 	vpop	{d8}
 8008b3c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b40:	f000 bac2 	b.w	80090c8 <__math_oflowf>
 8008b44:	4ba5      	ldr	r3, [pc, #660]	@ (8008ddc <__ieee754_powf+0x3cc>)
 8008b46:	4598      	cmp	r8, r3
 8008b48:	d908      	bls.n	8008b5c <__ieee754_powf+0x14c>
 8008b4a:	2c00      	cmp	r4, #0
 8008b4c:	dcf3      	bgt.n	8008b36 <__ieee754_powf+0x126>
 8008b4e:	2000      	movs	r0, #0
 8008b50:	ecbd 8b02 	vpop	{d8}
 8008b54:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b58:	f000 bab0 	b.w	80090bc <__math_uflowf>
 8008b5c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008b60:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008b64:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8008de0 <__ieee754_powf+0x3d0>
 8008b68:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8008b6c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8008b70:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008b74:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8008b78:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008b7c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8008de4 <__ieee754_powf+0x3d4>
 8008b80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008b84:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8008de8 <__ieee754_powf+0x3d8>
 8008b88:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8008b8c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8008dec <__ieee754_powf+0x3dc>
 8008b90:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008b94:	eeb0 7a67 	vmov.f32	s14, s15
 8008b98:	eea0 7a26 	vfma.f32	s14, s0, s13
 8008b9c:	ee17 3a10 	vmov	r3, s14
 8008ba0:	f36f 030b 	bfc	r3, #0, #12
 8008ba4:	ee07 3a10 	vmov	s14, r3
 8008ba8:	eeb0 6a47 	vmov.f32	s12, s14
 8008bac:	eea0 6a66 	vfms.f32	s12, s0, s13
 8008bb0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008bb4:	3d01      	subs	r5, #1
 8008bb6:	4305      	orrs	r5, r0
 8008bb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bbc:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8008bc0:	f36f 040b 	bfc	r4, #0, #12
 8008bc4:	bf18      	it	ne
 8008bc6:	eeb0 8a66 	vmovne.f32	s16, s13
 8008bca:	ee06 4a90 	vmov	s13, r4
 8008bce:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8008bd2:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8008bd6:	ee67 7a26 	vmul.f32	s15, s14, s13
 8008bda:	eee6 0a07 	vfma.f32	s1, s12, s14
 8008bde:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8008be2:	ee17 1a10 	vmov	r1, s14
 8008be6:	2900      	cmp	r1, #0
 8008be8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008bec:	f340 80dd 	ble.w	8008daa <__ieee754_powf+0x39a>
 8008bf0:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8008bf4:	f240 80ca 	bls.w	8008d8c <__ieee754_powf+0x37c>
 8008bf8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c00:	bf4c      	ite	mi
 8008c02:	2001      	movmi	r0, #1
 8008c04:	2000      	movpl	r0, #0
 8008c06:	e797      	b.n	8008b38 <__ieee754_powf+0x128>
 8008c08:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8008c0c:	bf01      	itttt	eq
 8008c0e:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8008df0 <__ieee754_powf+0x3e0>
 8008c12:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8008c16:	f06f 0317 	mvneq.w	r3, #23
 8008c1a:	ee17 7a90 	vmoveq	r7, s15
 8008c1e:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8008c22:	bf18      	it	ne
 8008c24:	2300      	movne	r3, #0
 8008c26:	3a7f      	subs	r2, #127	@ 0x7f
 8008c28:	441a      	add	r2, r3
 8008c2a:	4b72      	ldr	r3, [pc, #456]	@ (8008df4 <__ieee754_powf+0x3e4>)
 8008c2c:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8008c30:	429f      	cmp	r7, r3
 8008c32:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8008c36:	dd06      	ble.n	8008c46 <__ieee754_powf+0x236>
 8008c38:	4b6f      	ldr	r3, [pc, #444]	@ (8008df8 <__ieee754_powf+0x3e8>)
 8008c3a:	429f      	cmp	r7, r3
 8008c3c:	f340 80a4 	ble.w	8008d88 <__ieee754_powf+0x378>
 8008c40:	3201      	adds	r2, #1
 8008c42:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8008c46:	2600      	movs	r6, #0
 8008c48:	4b6c      	ldr	r3, [pc, #432]	@ (8008dfc <__ieee754_powf+0x3ec>)
 8008c4a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008c4e:	ee07 1a10 	vmov	s14, r1
 8008c52:	edd3 5a00 	vldr	s11, [r3]
 8008c56:	4b6a      	ldr	r3, [pc, #424]	@ (8008e00 <__ieee754_powf+0x3f0>)
 8008c58:	ee75 7a87 	vadd.f32	s15, s11, s14
 8008c5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c60:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8008c64:	1049      	asrs	r1, r1, #1
 8008c66:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8008c6a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8008c6e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8008c72:	ee37 6a65 	vsub.f32	s12, s14, s11
 8008c76:	ee07 1a90 	vmov	s15, r1
 8008c7a:	ee26 5a24 	vmul.f32	s10, s12, s9
 8008c7e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8008c82:	ee15 7a10 	vmov	r7, s10
 8008c86:	401f      	ands	r7, r3
 8008c88:	ee06 7a90 	vmov	s13, r7
 8008c8c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8008c90:	ee37 7a65 	vsub.f32	s14, s14, s11
 8008c94:	ee65 7a05 	vmul.f32	s15, s10, s10
 8008c98:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8008c9c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8008e04 <__ieee754_powf+0x3f4>
 8008ca0:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8008e08 <__ieee754_powf+0x3f8>
 8008ca4:	eee7 5a87 	vfma.f32	s11, s15, s14
 8008ca8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8008e0c <__ieee754_powf+0x3fc>
 8008cac:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8008cb0:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8008de0 <__ieee754_powf+0x3d0>
 8008cb4:	eee7 5a27 	vfma.f32	s11, s14, s15
 8008cb8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8008e10 <__ieee754_powf+0x400>
 8008cbc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8008cc0:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8008e14 <__ieee754_powf+0x404>
 8008cc4:	ee26 6a24 	vmul.f32	s12, s12, s9
 8008cc8:	eee7 5a27 	vfma.f32	s11, s14, s15
 8008ccc:	ee35 7a26 	vadd.f32	s14, s10, s13
 8008cd0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8008cd4:	ee27 7a06 	vmul.f32	s14, s14, s12
 8008cd8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8008cdc:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8008ce0:	eef0 5a67 	vmov.f32	s11, s15
 8008ce4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8008ce8:	ee75 5a87 	vadd.f32	s11, s11, s14
 8008cec:	ee15 1a90 	vmov	r1, s11
 8008cf0:	4019      	ands	r1, r3
 8008cf2:	ee05 1a90 	vmov	s11, r1
 8008cf6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8008cfa:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8008cfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d02:	ee67 7a85 	vmul.f32	s15, s15, s10
 8008d06:	eee6 7a25 	vfma.f32	s15, s12, s11
 8008d0a:	eeb0 6a67 	vmov.f32	s12, s15
 8008d0e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8008d12:	ee16 1a10 	vmov	r1, s12
 8008d16:	4019      	ands	r1, r3
 8008d18:	ee06 1a10 	vmov	s12, r1
 8008d1c:	eeb0 7a46 	vmov.f32	s14, s12
 8008d20:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8008d24:	493c      	ldr	r1, [pc, #240]	@ (8008e18 <__ieee754_powf+0x408>)
 8008d26:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8008d2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d2e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8008e1c <__ieee754_powf+0x40c>
 8008d32:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8008e20 <__ieee754_powf+0x410>
 8008d36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008d3a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8008e24 <__ieee754_powf+0x414>
 8008d3e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008d42:	ed91 7a00 	vldr	s14, [r1]
 8008d46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d4a:	ee07 2a10 	vmov	s14, r2
 8008d4e:	4a36      	ldr	r2, [pc, #216]	@ (8008e28 <__ieee754_powf+0x418>)
 8008d50:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8008d54:	eeb0 7a67 	vmov.f32	s14, s15
 8008d58:	eea6 7a25 	vfma.f32	s14, s12, s11
 8008d5c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8008d60:	ed92 5a00 	vldr	s10, [r2]
 8008d64:	ee37 7a05 	vadd.f32	s14, s14, s10
 8008d68:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008d6c:	ee17 2a10 	vmov	r2, s14
 8008d70:	401a      	ands	r2, r3
 8008d72:	ee07 2a10 	vmov	s14, r2
 8008d76:	ee77 6a66 	vsub.f32	s13, s14, s13
 8008d7a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8008d7e:	eee6 6a65 	vfms.f32	s13, s12, s11
 8008d82:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008d86:	e715      	b.n	8008bb4 <__ieee754_powf+0x1a4>
 8008d88:	2601      	movs	r6, #1
 8008d8a:	e75d      	b.n	8008c48 <__ieee754_powf+0x238>
 8008d8c:	d152      	bne.n	8008e34 <__ieee754_powf+0x424>
 8008d8e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8008e2c <__ieee754_powf+0x41c>
 8008d92:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008d96:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8008d9a:	eef4 6ac7 	vcmpe.f32	s13, s14
 8008d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008da2:	f73f af29 	bgt.w	8008bf8 <__ieee754_powf+0x1e8>
 8008da6:	2386      	movs	r3, #134	@ 0x86
 8008da8:	e048      	b.n	8008e3c <__ieee754_powf+0x42c>
 8008daa:	4a21      	ldr	r2, [pc, #132]	@ (8008e30 <__ieee754_powf+0x420>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d907      	bls.n	8008dc0 <__ieee754_powf+0x3b0>
 8008db0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008db8:	bf4c      	ite	mi
 8008dba:	2001      	movmi	r0, #1
 8008dbc:	2000      	movpl	r0, #0
 8008dbe:	e6c7      	b.n	8008b50 <__ieee754_powf+0x140>
 8008dc0:	d138      	bne.n	8008e34 <__ieee754_powf+0x424>
 8008dc2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008dc6:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8008dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dce:	dbea      	blt.n	8008da6 <__ieee754_powf+0x396>
 8008dd0:	e7ee      	b.n	8008db0 <__ieee754_powf+0x3a0>
 8008dd2:	bf00      	nop
 8008dd4:	00000000 	.word	0x00000000
 8008dd8:	3f7ffff3 	.word	0x3f7ffff3
 8008ddc:	3f800007 	.word	0x3f800007
 8008de0:	3eaaaaab 	.word	0x3eaaaaab
 8008de4:	3fb8aa00 	.word	0x3fb8aa00
 8008de8:	3fb8aa3b 	.word	0x3fb8aa3b
 8008dec:	36eca570 	.word	0x36eca570
 8008df0:	4b800000 	.word	0x4b800000
 8008df4:	001cc471 	.word	0x001cc471
 8008df8:	005db3d6 	.word	0x005db3d6
 8008dfc:	08009cc4 	.word	0x08009cc4
 8008e00:	fffff000 	.word	0xfffff000
 8008e04:	3e6c3255 	.word	0x3e6c3255
 8008e08:	3e53f142 	.word	0x3e53f142
 8008e0c:	3e8ba305 	.word	0x3e8ba305
 8008e10:	3edb6db7 	.word	0x3edb6db7
 8008e14:	3f19999a 	.word	0x3f19999a
 8008e18:	08009cb4 	.word	0x08009cb4
 8008e1c:	3f76384f 	.word	0x3f76384f
 8008e20:	3f763800 	.word	0x3f763800
 8008e24:	369dc3a0 	.word	0x369dc3a0
 8008e28:	08009cbc 	.word	0x08009cbc
 8008e2c:	3338aa3c 	.word	0x3338aa3c
 8008e30:	43160000 	.word	0x43160000
 8008e34:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8008e38:	d96f      	bls.n	8008f1a <__ieee754_powf+0x50a>
 8008e3a:	15db      	asrs	r3, r3, #23
 8008e3c:	3b7e      	subs	r3, #126	@ 0x7e
 8008e3e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8008e42:	4118      	asrs	r0, r3
 8008e44:	4408      	add	r0, r1
 8008e46:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008e4a:	4a4e      	ldr	r2, [pc, #312]	@ (8008f84 <__ieee754_powf+0x574>)
 8008e4c:	3b7f      	subs	r3, #127	@ 0x7f
 8008e4e:	411a      	asrs	r2, r3
 8008e50:	4002      	ands	r2, r0
 8008e52:	ee07 2a10 	vmov	s14, r2
 8008e56:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8008e5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8008e5e:	f1c3 0317 	rsb	r3, r3, #23
 8008e62:	4118      	asrs	r0, r3
 8008e64:	2900      	cmp	r1, #0
 8008e66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008e6a:	bfb8      	it	lt
 8008e6c:	4240      	neglt	r0, r0
 8008e6e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8008e72:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8008f88 <__ieee754_powf+0x578>
 8008e76:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8008f8c <__ieee754_powf+0x57c>
 8008e7a:	ee16 3a90 	vmov	r3, s13
 8008e7e:	f36f 030b 	bfc	r3, #0, #12
 8008e82:	ee06 3a90 	vmov	s13, r3
 8008e86:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008e8a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008e8e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8008e92:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8008f90 <__ieee754_powf+0x580>
 8008e96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e9a:	eee0 7a87 	vfma.f32	s15, s1, s14
 8008e9e:	eeb0 7a67 	vmov.f32	s14, s15
 8008ea2:	eea6 7a86 	vfma.f32	s14, s13, s12
 8008ea6:	eef0 5a47 	vmov.f32	s11, s14
 8008eaa:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8008eae:	ee67 6a07 	vmul.f32	s13, s14, s14
 8008eb2:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008eb6:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8008f94 <__ieee754_powf+0x584>
 8008eba:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8008f98 <__ieee754_powf+0x588>
 8008ebe:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8008ec2:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8008f9c <__ieee754_powf+0x58c>
 8008ec6:	eee6 5a26 	vfma.f32	s11, s12, s13
 8008eca:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8008fa0 <__ieee754_powf+0x590>
 8008ece:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8008ed2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008fa4 <__ieee754_powf+0x594>
 8008ed6:	eee6 5a26 	vfma.f32	s11, s12, s13
 8008eda:	eeb0 6a47 	vmov.f32	s12, s14
 8008ede:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8008ee2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008ee6:	ee67 5a06 	vmul.f32	s11, s14, s12
 8008eea:	ee36 6a66 	vsub.f32	s12, s12, s13
 8008eee:	eee7 7a27 	vfma.f32	s15, s14, s15
 8008ef2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8008ef6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008efa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008efe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008f02:	ee10 3a10 	vmov	r3, s0
 8008f06:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8008f0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f0e:	da06      	bge.n	8008f1e <__ieee754_powf+0x50e>
 8008f10:	f000 f854 	bl	8008fbc <scalbnf>
 8008f14:	ee20 0a08 	vmul.f32	s0, s0, s16
 8008f18:	e592      	b.n	8008a40 <__ieee754_powf+0x30>
 8008f1a:	2000      	movs	r0, #0
 8008f1c:	e7a7      	b.n	8008e6e <__ieee754_powf+0x45e>
 8008f1e:	ee00 3a10 	vmov	s0, r3
 8008f22:	e7f7      	b.n	8008f14 <__ieee754_powf+0x504>
 8008f24:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008f28:	e58a      	b.n	8008a40 <__ieee754_powf+0x30>
 8008f2a:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8008fa8 <__ieee754_powf+0x598>
 8008f2e:	e587      	b.n	8008a40 <__ieee754_powf+0x30>
 8008f30:	eeb0 0a48 	vmov.f32	s0, s16
 8008f34:	e584      	b.n	8008a40 <__ieee754_powf+0x30>
 8008f36:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008f3a:	f43f adbb 	beq.w	8008ab4 <__ieee754_powf+0xa4>
 8008f3e:	2502      	movs	r5, #2
 8008f40:	eeb0 0a48 	vmov.f32	s0, s16
 8008f44:	f000 f832 	bl	8008fac <fabsf>
 8008f48:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8008f4c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8008f50:	4647      	mov	r7, r8
 8008f52:	d003      	beq.n	8008f5c <__ieee754_powf+0x54c>
 8008f54:	f1b8 0f00 	cmp.w	r8, #0
 8008f58:	f47f addb 	bne.w	8008b12 <__ieee754_powf+0x102>
 8008f5c:	2c00      	cmp	r4, #0
 8008f5e:	bfbc      	itt	lt
 8008f60:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8008f64:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8008f68:	2e00      	cmp	r6, #0
 8008f6a:	f6bf ad69 	bge.w	8008a40 <__ieee754_powf+0x30>
 8008f6e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8008f72:	ea58 0805 	orrs.w	r8, r8, r5
 8008f76:	f47f adc7 	bne.w	8008b08 <__ieee754_powf+0xf8>
 8008f7a:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008f7e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8008f82:	e55d      	b.n	8008a40 <__ieee754_powf+0x30>
 8008f84:	ff800000 	.word	0xff800000
 8008f88:	3f317218 	.word	0x3f317218
 8008f8c:	3f317200 	.word	0x3f317200
 8008f90:	35bfbe8c 	.word	0x35bfbe8c
 8008f94:	b5ddea0e 	.word	0xb5ddea0e
 8008f98:	3331bb4c 	.word	0x3331bb4c
 8008f9c:	388ab355 	.word	0x388ab355
 8008fa0:	bb360b61 	.word	0xbb360b61
 8008fa4:	3e2aaaab 	.word	0x3e2aaaab
 8008fa8:	00000000 	.word	0x00000000

08008fac <fabsf>:
 8008fac:	ee10 3a10 	vmov	r3, s0
 8008fb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008fb4:	ee00 3a10 	vmov	s0, r3
 8008fb8:	4770      	bx	lr
	...

08008fbc <scalbnf>:
 8008fbc:	ee10 3a10 	vmov	r3, s0
 8008fc0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8008fc4:	d02b      	beq.n	800901e <scalbnf+0x62>
 8008fc6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008fca:	d302      	bcc.n	8008fd2 <scalbnf+0x16>
 8008fcc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008fd0:	4770      	bx	lr
 8008fd2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8008fd6:	d123      	bne.n	8009020 <scalbnf+0x64>
 8008fd8:	4b24      	ldr	r3, [pc, #144]	@ (800906c <scalbnf+0xb0>)
 8008fda:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8009070 <scalbnf+0xb4>
 8008fde:	4298      	cmp	r0, r3
 8008fe0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008fe4:	db17      	blt.n	8009016 <scalbnf+0x5a>
 8008fe6:	ee10 3a10 	vmov	r3, s0
 8008fea:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008fee:	3a19      	subs	r2, #25
 8008ff0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008ff4:	4288      	cmp	r0, r1
 8008ff6:	dd15      	ble.n	8009024 <scalbnf+0x68>
 8008ff8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8009074 <scalbnf+0xb8>
 8008ffc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8009078 <scalbnf+0xbc>
 8009000:	ee10 3a10 	vmov	r3, s0
 8009004:	eeb0 7a67 	vmov.f32	s14, s15
 8009008:	2b00      	cmp	r3, #0
 800900a:	bfb8      	it	lt
 800900c:	eef0 7a66 	vmovlt.f32	s15, s13
 8009010:	ee27 0a87 	vmul.f32	s0, s15, s14
 8009014:	4770      	bx	lr
 8009016:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800907c <scalbnf+0xc0>
 800901a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800901e:	4770      	bx	lr
 8009020:	0dd2      	lsrs	r2, r2, #23
 8009022:	e7e5      	b.n	8008ff0 <scalbnf+0x34>
 8009024:	4410      	add	r0, r2
 8009026:	28fe      	cmp	r0, #254	@ 0xfe
 8009028:	dce6      	bgt.n	8008ff8 <scalbnf+0x3c>
 800902a:	2800      	cmp	r0, #0
 800902c:	dd06      	ble.n	800903c <scalbnf+0x80>
 800902e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009032:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009036:	ee00 3a10 	vmov	s0, r3
 800903a:	4770      	bx	lr
 800903c:	f110 0f16 	cmn.w	r0, #22
 8009040:	da09      	bge.n	8009056 <scalbnf+0x9a>
 8009042:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800907c <scalbnf+0xc0>
 8009046:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8009080 <scalbnf+0xc4>
 800904a:	ee10 3a10 	vmov	r3, s0
 800904e:	eeb0 7a67 	vmov.f32	s14, s15
 8009052:	2b00      	cmp	r3, #0
 8009054:	e7d9      	b.n	800900a <scalbnf+0x4e>
 8009056:	3019      	adds	r0, #25
 8009058:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800905c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009060:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8009084 <scalbnf+0xc8>
 8009064:	ee07 3a90 	vmov	s15, r3
 8009068:	e7d7      	b.n	800901a <scalbnf+0x5e>
 800906a:	bf00      	nop
 800906c:	ffff3cb0 	.word	0xffff3cb0
 8009070:	4c000000 	.word	0x4c000000
 8009074:	7149f2ca 	.word	0x7149f2ca
 8009078:	f149f2ca 	.word	0xf149f2ca
 800907c:	0da24260 	.word	0x0da24260
 8009080:	8da24260 	.word	0x8da24260
 8009084:	33000000 	.word	0x33000000

08009088 <with_errnof>:
 8009088:	b510      	push	{r4, lr}
 800908a:	ed2d 8b02 	vpush	{d8}
 800908e:	eeb0 8a40 	vmov.f32	s16, s0
 8009092:	4604      	mov	r4, r0
 8009094:	f7fd fc52 	bl	800693c <__errno>
 8009098:	eeb0 0a48 	vmov.f32	s0, s16
 800909c:	ecbd 8b02 	vpop	{d8}
 80090a0:	6004      	str	r4, [r0, #0]
 80090a2:	bd10      	pop	{r4, pc}

080090a4 <xflowf>:
 80090a4:	b130      	cbz	r0, 80090b4 <xflowf+0x10>
 80090a6:	eef1 7a40 	vneg.f32	s15, s0
 80090aa:	ee27 0a80 	vmul.f32	s0, s15, s0
 80090ae:	2022      	movs	r0, #34	@ 0x22
 80090b0:	f7ff bfea 	b.w	8009088 <with_errnof>
 80090b4:	eef0 7a40 	vmov.f32	s15, s0
 80090b8:	e7f7      	b.n	80090aa <xflowf+0x6>
	...

080090bc <__math_uflowf>:
 80090bc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80090c4 <__math_uflowf+0x8>
 80090c0:	f7ff bff0 	b.w	80090a4 <xflowf>
 80090c4:	10000000 	.word	0x10000000

080090c8 <__math_oflowf>:
 80090c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80090d0 <__math_oflowf+0x8>
 80090cc:	f7ff bfea 	b.w	80090a4 <xflowf>
 80090d0:	70000000 	.word	0x70000000

080090d4 <_write>:
 80090d4:	4b02      	ldr	r3, [pc, #8]	@ (80090e0 <_write+0xc>)
 80090d6:	2258      	movs	r2, #88	@ 0x58
 80090d8:	601a      	str	r2, [r3, #0]
 80090da:	f04f 30ff 	mov.w	r0, #4294967295
 80090de:	4770      	bx	lr
 80090e0:	20000518 	.word	0x20000518

080090e4 <_exit>:
 80090e4:	e7fe      	b.n	80090e4 <_exit>
	...

080090e8 <_init>:
 80090e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ea:	bf00      	nop
 80090ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ee:	bc08      	pop	{r3}
 80090f0:	469e      	mov	lr, r3
 80090f2:	4770      	bx	lr

080090f4 <_fini>:
 80090f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090f6:	bf00      	nop
 80090f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090fa:	bc08      	pop	{r3}
 80090fc:	469e      	mov	lr, r3
 80090fe:	4770      	bx	lr
