{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 16:12:37 2019 " "Info: Processing started: Fri Oct 18 16:12:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[24\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[24\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[25\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[25\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[26\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[26\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[27\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[27\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[28\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[28\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[29\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[29\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[30\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[30\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[31\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[31\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[0\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[0\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[1\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[1\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[2\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[2\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[3\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[3\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[4\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[4\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[5\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[5\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[6\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[6\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[7\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[7\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[0\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[0\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[1\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[1\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[2\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[2\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[3\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[3\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[4\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[4\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[5\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[5\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[6\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[6\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[7\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[7\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[28\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[28\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[30\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[30\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[16\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[16\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[17\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[17\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[18\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[18\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[19\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[19\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[20\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[20\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[21\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[21\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[22\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[22\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[23\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[23\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[26\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[26\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[27\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[27\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[29\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[29\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[31\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[31\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[24\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[24\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[25\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[25\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[22\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[22\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[20\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[20\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[23\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[23\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[21\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[21\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[18\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[18\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[19\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[19\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[8\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[8\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[9\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[9\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[10\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[10\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[11\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[11\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[12\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[12\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[13\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[13\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[14\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[14\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[15\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[15\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[17\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[17\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[16\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[16\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[24\] " "Warning: Node \"loadSize:inst29\|lsOut\[24\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[15\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[15\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[14\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[14\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[12\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[12\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[25\] " "Warning: Node \"loadSize:inst29\|lsOut\[25\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[26\] " "Warning: Node \"loadSize:inst29\|lsOut\[26\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[27\] " "Warning: Node \"loadSize:inst29\|lsOut\[27\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[28\] " "Warning: Node \"loadSize:inst29\|lsOut\[28\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[29\] " "Warning: Node \"loadSize:inst29\|lsOut\[29\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[30\] " "Warning: Node \"loadSize:inst29\|lsOut\[30\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[31\] " "Warning: Node \"loadSize:inst29\|lsOut\[31\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[1\] " "Warning: Node \"loadSize:inst29\|lsOut\[1\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[2\] " "Warning: Node \"loadSize:inst29\|lsOut\[2\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[3\] " "Warning: Node \"loadSize:inst29\|lsOut\[3\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[4\] " "Warning: Node \"loadSize:inst29\|lsOut\[4\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[5\] " "Warning: Node \"loadSize:inst29\|lsOut\[5\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[6\] " "Warning: Node \"loadSize:inst29\|lsOut\[6\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[7\] " "Warning: Node \"loadSize:inst29\|lsOut\[7\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[13\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[13\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[10\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[10\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[11\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[11\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[8\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[8\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[0\] " "Warning: Node \"loadSize:inst29\|lsOut\[0\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[9\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[9\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[16\] " "Warning: Node \"loadSize:inst29\|lsOut\[16\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[17\] " "Warning: Node \"loadSize:inst29\|lsOut\[17\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[18\] " "Warning: Node \"loadSize:inst29\|lsOut\[18\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[19\] " "Warning: Node \"loadSize:inst29\|lsOut\[19\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[20\] " "Warning: Node \"loadSize:inst29\|lsOut\[20\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[21\] " "Warning: Node \"loadSize:inst29\|lsOut\[21\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[22\] " "Warning: Node \"loadSize:inst29\|lsOut\[22\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[23\] " "Warning: Node \"loadSize:inst29\|lsOut\[23\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[8\] " "Warning: Node \"loadSize:inst29\|lsOut\[8\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[9\] " "Warning: Node \"loadSize:inst29\|lsOut\[9\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[10\] " "Warning: Node \"loadSize:inst29\|lsOut\[10\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[11\] " "Warning: Node \"loadSize:inst29\|lsOut\[11\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[12\] " "Warning: Node \"loadSize:inst29\|lsOut\[12\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[13\] " "Warning: Node \"loadSize:inst29\|lsOut\[13\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[14\] " "Warning: Node \"loadSize:inst29\|lsOut\[14\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[15\] " "Warning: Node \"loadSize:inst29\|lsOut\[15\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadSize:inst29\|lsOut\[31\]~1 " "Info: Detected gated clock \"loadSize:inst29\|lsOut\[31\]~1\" as buffer" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "loadSize:inst29\|lsOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst25\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 63 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aluSrcA:inst\|Mux32~0 " "Info: Detected gated clock \"aluSrcA:inst\|Mux32~0\" as buffer" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aluSrcA:inst\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "setSize:inst30\|saidaSetSize\[31\]~1 " "Info: Detected gated clock \"setSize:inst30\|saidaSetSize\[31\]~1\" as buffer" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "setSize:inst30\|saidaSetSize\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register aluSrcA:inst\|aluSrcAOut\[4\] register Registrador:PC\|Saida\[12\] 40.45 MHz 24.722 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.45 MHz between source register \"aluSrcA:inst\|aluSrcAOut\[4\]\" and destination register \"Registrador:PC\|Saida\[12\]\" (period= 24.722 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.468 ns + Longest register register " "Info: + Longest register to register delay is 8.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[4\] 1 REG LCCOMB_X21_Y33_N12 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y33_N12; Fanout = 6; REG Node = 'aluSrcA:inst\|aluSrcAOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.272 ns) 0.556 ns Ula32:inst3\|carry_temp\[5\]~27 2 COMB LCCOMB_X21_Y33_N24 1 " "Info: 2: + IC(0.284 ns) + CELL(0.272 ns) = 0.556 ns; Loc. = LCCOMB_X21_Y33_N24; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.272 ns) 1.166 ns Ula32:inst3\|carry_temp\[5\]~6 3 COMB LCCOMB_X20_Y33_N14 5 " "Info: 3: + IC(0.338 ns) + CELL(0.272 ns) = 1.166 ns; Loc. = LCCOMB_X20_Y33_N14; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.610 ns" { Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.434 ns Ula32:inst3\|carry_temp\[7\]~7 4 COMB LCCOMB_X20_Y33_N0 4 " "Info: 4: + IC(0.215 ns) + CELL(0.053 ns) = 1.434 ns; Loc. = LCCOMB_X20_Y33_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.706 ns Ula32:inst3\|carry_temp\[9\]~8 5 COMB LCCOMB_X20_Y33_N4 4 " "Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 1.706 ns; Loc. = LCCOMB_X20_Y33_N4; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 1.984 ns Ula32:inst3\|carry_temp\[11\]~9 6 COMB LCCOMB_X20_Y33_N26 4 " "Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 1.984 ns; Loc. = LCCOMB_X20_Y33_N26; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.252 ns Ula32:inst3\|carry_temp\[13\]~10 7 COMB LCCOMB_X20_Y33_N28 5 " "Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 2.252 ns; Loc. = LCCOMB_X20_Y33_N28; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.053 ns) 2.816 ns Ula32:inst3\|carry_temp\[15\]~11 8 COMB LCCOMB_X24_Y33_N0 3 " "Info: 8: + IC(0.511 ns) + CELL(0.053 ns) = 2.816 ns; Loc. = LCCOMB_X24_Y33_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.053 ns) 3.430 ns Ula32:inst3\|carry_temp\[17\]~12 9 COMB LCCOMB_X25_Y34_N16 5 " "Info: 9: + IC(0.561 ns) + CELL(0.053 ns) = 3.430 ns; Loc. = LCCOMB_X25_Y34_N16; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.614 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.053 ns) 3.725 ns Ula32:inst3\|carry_temp\[19\]~13 10 COMB LCCOMB_X25_Y34_N4 3 " "Info: 10: + IC(0.242 ns) + CELL(0.053 ns) = 3.725 ns; Loc. = LCCOMB_X25_Y34_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.295 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.990 ns Ula32:inst3\|carry_temp\[21\]~14 11 COMB LCCOMB_X25_Y34_N10 4 " "Info: 11: + IC(0.212 ns) + CELL(0.053 ns) = 3.990 ns; Loc. = LCCOMB_X25_Y34_N10; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.255 ns Ula32:inst3\|carry_temp\[23\]~15 12 COMB LCCOMB_X25_Y34_N14 6 " "Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 4.255 ns; Loc. = LCCOMB_X25_Y34_N14; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.523 ns Ula32:inst3\|carry_temp\[25\]~16 13 COMB LCCOMB_X25_Y34_N0 6 " "Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 4.523 ns; Loc. = LCCOMB_X25_Y34_N0; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.802 ns Ula32:inst3\|carry_temp\[27\]~17 14 COMB LCCOMB_X25_Y34_N22 6 " "Info: 14: + IC(0.226 ns) + CELL(0.053 ns) = 4.802 ns; Loc. = LCCOMB_X25_Y34_N22; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 5.178 ns Ula32:inst3\|carry_temp\[29\]~18 15 COMB LCCOMB_X25_Y34_N24 9 " "Info: 15: + IC(0.323 ns) + CELL(0.053 ns) = 5.178 ns; Loc. = LCCOMB_X25_Y34_N24; Fanout = 9; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.376 ns" { Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.053 ns) 5.556 ns Ula32:inst3\|carry_temp\[30\]~19 16 COMB LCCOMB_X25_Y34_N20 2 " "Info: 16: + IC(0.325 ns) + CELL(0.053 ns) = 5.556 ns; Loc. = LCCOMB_X25_Y34_N20; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[30\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.378 ns" { Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 6.031 ns Ula32:inst3\|Maior~0 17 COMB LCCOMB_X25_Y34_N28 1 " "Info: 17: + IC(0.247 ns) + CELL(0.228 ns) = 6.031 ns; Loc. = LCCOMB_X25_Y34_N28; Fanout = 1; COMB Node = 'Ula32:inst3\|Maior~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.475 ns" { Ula32:inst3|carry_temp[30]~19 Ula32:inst3|Maior~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.154 ns) 6.489 ns inst24~1 18 COMB LCCOMB_X24_Y34_N28 2 " "Info: 18: + IC(0.304 ns) + CELL(0.154 ns) = 6.489 ns; Loc. = LCCOMB_X24_Y34_N28; Fanout = 2; COMB Node = 'inst24~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { Ula32:inst3|Maior~0 inst24~1 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -1064 1752 1816 -1016 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.154 ns) 6.857 ns inst24~DUPLICATE 19 COMB LCCOMB_X24_Y34_N22 12 " "Info: 19: + IC(0.214 ns) + CELL(0.154 ns) = 6.857 ns; Loc. = LCCOMB_X24_Y34_N22; Fanout = 12; COMB Node = 'inst24~DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.368 ns" { inst24~1 inst24~DUPLICATE } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -1064 1752 1816 -1016 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.746 ns) 8.468 ns Registrador:PC\|Saida\[12\] 20 REG LCFF_X26_Y36_N7 3 " "Info: 20: + IC(0.865 ns) + CELL(0.746 ns) = 8.468 ns; Loc. = LCFF_X26_Y36_N7; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[12\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.611 ns" { inst24~DUPLICATE Registrador:PC|Saida[12] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.515 ns ( 29.70 % ) " "Info: Total cell delay = 2.515 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.953 ns ( 70.30 % ) " "Info: Total interconnect delay = 5.953 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.468 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 Ula32:inst3|Maior~0 inst24~1 inst24~DUPLICATE Registrador:PC|Saida[12] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.468 ns" { aluSrcA:inst|aluSrcAOut[4] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~19 {} Ula32:inst3|Maior~0 {} inst24~1 {} inst24~DUPLICATE {} Registrador:PC|Saida[12] {} } { 0.000ns 0.284ns 0.338ns 0.215ns 0.219ns 0.225ns 0.215ns 0.511ns 0.561ns 0.242ns 0.212ns 0.212ns 0.215ns 0.226ns 0.323ns 0.325ns 0.247ns 0.304ns 0.214ns 0.865ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.154ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.803 ns - Smallest " "Info: - Smallest clock skew is -3.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.096 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1683 " "Info: 2: + IC(0.313 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1683; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.313 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.618 ns) 3.096 ns Registrador:PC\|Saida\[12\] 3 REG LCFF_X26_Y36_N7 3 " "Info: 3: + IC(1.281 ns) + CELL(0.618 ns) = 3.096 ns; Loc. = LCFF_X26_Y36_N7; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[12\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.899 ns" { clk~clkctrl Registrador:PC|Saida[12] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 48.51 % ) " "Info: Total cell delay = 1.502 ns ( 48.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 51.49 % ) " "Info: Total interconnect delay = 1.594 ns ( 51.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.096 ns" { clk clk~clkctrl Registrador:PC|Saida[12] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.096 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[12] {} } { 0.000ns 0.000ns 0.313ns 1.281ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.899 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.712 ns) 2.681 ns unidadeControle:inst25\|muxalusrca\[0\] 2 REG LCFF_X13_Y31_N9 34 " "Info: 2: + IC(1.085 ns) + CELL(0.712 ns) = 2.681 ns; Loc. = LCFF_X13_Y31_N9; Fanout = 34; REG Node = 'unidadeControle:inst25\|muxalusrca\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.797 ns" { clk unidadeControle:inst25|muxalusrca[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.225 ns) 3.718 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X17_Y34_N20 1 " "Info: 3: + IC(0.812 ns) + CELL(0.225 ns) = 3.718 ns; Loc. = LCCOMB_X17_Y34_N20; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.037 ns" { unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 5.307 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.589 ns) + CELL(0.000 ns) = 5.307 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.053 ns) 6.899 ns aluSrcA:inst\|aluSrcAOut\[4\] 5 REG LCCOMB_X21_Y33_N12 6 " "Info: 5: + IC(1.539 ns) + CELL(0.053 ns) = 6.899 ns; Loc. = LCCOMB_X21_Y33_N12; Fanout = 6; REG Node = 'aluSrcA:inst\|aluSrcAOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.592 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 27.16 % ) " "Info: Total cell delay = 1.874 ns ( 27.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.025 ns ( 72.84 % ) " "Info: Total interconnect delay = 5.025 ns ( 72.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.899 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.899 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.085ns 0.812ns 1.589ns 1.539ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.096 ns" { clk clk~clkctrl Registrador:PC|Saida[12] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.096 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[12] {} } { 0.000ns 0.000ns 0.313ns 1.281ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.899 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.899 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.085ns 0.812ns 1.589ns 1.539ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.468 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 Ula32:inst3|Maior~0 inst24~1 inst24~DUPLICATE Registrador:PC|Saida[12] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.468 ns" { aluSrcA:inst|aluSrcAOut[4] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~19 {} Ula32:inst3|Maior~0 {} inst24~1 {} inst24~DUPLICATE {} Registrador:PC|Saida[12] {} } { 0.000ns 0.284ns 0.338ns 0.215ns 0.219ns 0.225ns 0.215ns 0.511ns 0.561ns 0.242ns 0.212ns 0.212ns 0.215ns 0.226ns 0.323ns 0.325ns 0.247ns 0.304ns 0.214ns 0.865ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.154ns 0.154ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.096 ns" { clk clk~clkctrl Registrador:PC|Saida[12] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.096 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[12] {} } { 0.000ns 0.000ns 0.313ns 1.281ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.899 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.899 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.085ns 0.812ns 1.589ns 1.539ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:B\|Saida\[4\] setSize:inst30\|saidaSetSize\[4\] clk 4.403 ns " "Info: Found hold time violation between source  pin or register \"Registrador:B\|Saida\[4\]\" and destination pin or register \"setSize:inst30\|saidaSetSize\[4\]\" for clock \"clk\" (Hold time is 4.403 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.946 ns + Largest " "Info: + Largest clock skew is 4.946 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.053 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.712 ns) 3.040 ns unidadeControle:inst25\|sscontrol\[1\] 2 REG LCFF_X19_Y35_N11 26 " "Info: 2: + IC(1.444 ns) + CELL(0.712 ns) = 3.040 ns; Loc. = LCFF_X19_Y35_N11; Fanout = 26; REG Node = 'unidadeControle:inst25\|sscontrol\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.156 ns" { clk unidadeControle:inst25|sscontrol[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.272 ns) 3.865 ns setSize:inst30\|saidaSetSize\[31\]~1 3 COMB LCCOMB_X24_Y35_N24 1 " "Info: 3: + IC(0.553 ns) + CELL(0.272 ns) = 3.865 ns; Loc. = LCCOMB_X24_Y35_N24; Fanout = 1; COMB Node = 'setSize:inst30\|saidaSetSize\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.825 ns" { unidadeControle:inst25|sscontrol[1] setSize:inst30|saidaSetSize[31]~1 } "NODE_NAME" } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.617 ns) + CELL(0.000 ns) 6.482 ns setSize:inst30\|saidaSetSize\[31\]~1clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(2.617 ns) + CELL(0.000 ns) = 6.482 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'setSize:inst30\|saidaSetSize\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.617 ns" { setSize:inst30|saidaSetSize[31]~1 setSize:inst30|saidaSetSize[31]~1clkctrl } "NODE_NAME" } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.053 ns) 8.053 ns setSize:inst30\|saidaSetSize\[4\] 5 REG LCCOMB_X45_Y37_N16 2 " "Info: 5: + IC(1.518 ns) + CELL(0.053 ns) = 8.053 ns; Loc. = LCCOMB_X45_Y37_N16; Fanout = 2; REG Node = 'setSize:inst30\|saidaSetSize\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.571 ns" { setSize:inst30|saidaSetSize[31]~1clkctrl setSize:inst30|saidaSetSize[4] } "NODE_NAME" } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.921 ns ( 23.85 % ) " "Info: Total cell delay = 1.921 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.132 ns ( 76.15 % ) " "Info: Total interconnect delay = 6.132 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.053 ns" { clk unidadeControle:inst25|sscontrol[1] setSize:inst30|saidaSetSize[31]~1 setSize:inst30|saidaSetSize[31]~1clkctrl setSize:inst30|saidaSetSize[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.053 ns" { clk {} clk~combout {} unidadeControle:inst25|sscontrol[1] {} setSize:inst30|saidaSetSize[31]~1 {} setSize:inst30|saidaSetSize[31]~1clkctrl {} setSize:inst30|saidaSetSize[4] {} } { 0.000ns 0.000ns 1.444ns 0.553ns 2.617ns 1.518ns } { 0.000ns 0.884ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.107 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1683 " "Info: 2: + IC(0.313 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1683; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.313 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.618 ns) 3.107 ns Registrador:B\|Saida\[4\] 3 REG LCFF_X45_Y37_N19 7 " "Info: 3: + IC(1.292 ns) + CELL(0.618 ns) = 3.107 ns; Loc. = LCFF_X45_Y37_N19; Fanout = 7; REG Node = 'Registrador:B\|Saida\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.910 ns" { clk~clkctrl Registrador:B|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 48.34 % ) " "Info: Total cell delay = 1.502 ns ( 48.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.605 ns ( 51.66 % ) " "Info: Total interconnect delay = 1.605 ns ( 51.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.107 ns" { clk clk~clkctrl Registrador:B|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.107 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B|Saida[4] {} } { 0.000ns 0.000ns 0.313ns 1.292ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.053 ns" { clk unidadeControle:inst25|sscontrol[1] setSize:inst30|saidaSetSize[31]~1 setSize:inst30|saidaSetSize[31]~1clkctrl setSize:inst30|saidaSetSize[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.053 ns" { clk {} clk~combout {} unidadeControle:inst25|sscontrol[1] {} setSize:inst30|saidaSetSize[31]~1 {} setSize:inst30|saidaSetSize[31]~1clkctrl {} setSize:inst30|saidaSetSize[4] {} } { 0.000ns 0.000ns 1.444ns 0.553ns 2.617ns 1.518ns } { 0.000ns 0.884ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.107 ns" { clk clk~clkctrl Registrador:B|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.107 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B|Saida[4] {} } { 0.000ns 0.000ns 0.313ns 1.292ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.449 ns - Shortest register register " "Info: - Shortest register to register delay is 0.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:B\|Saida\[4\] 1 REG LCFF_X45_Y37_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y37_N19; Fanout = 7; REG Node = 'Registrador:B\|Saida\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:B|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.225 ns) 0.449 ns setSize:inst30\|saidaSetSize\[4\] 2 REG LCCOMB_X45_Y37_N16 2 " "Info: 2: + IC(0.224 ns) + CELL(0.225 ns) = 0.449 ns; Loc. = LCCOMB_X45_Y37_N16; Fanout = 2; REG Node = 'setSize:inst30\|saidaSetSize\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.449 ns" { Registrador:B|Saida[4] setSize:inst30|saidaSetSize[4] } "NODE_NAME" } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 50.11 % ) " "Info: Total cell delay = 0.225 ns ( 50.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.224 ns ( 49.89 % ) " "Info: Total interconnect delay = 0.224 ns ( 49.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.449 ns" { Registrador:B|Saida[4] setSize:inst30|saidaSetSize[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.449 ns" { Registrador:B|Saida[4] {} setSize:inst30|saidaSetSize[4] {} } { 0.000ns 0.224ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.053 ns" { clk unidadeControle:inst25|sscontrol[1] setSize:inst30|saidaSetSize[31]~1 setSize:inst30|saidaSetSize[31]~1clkctrl setSize:inst30|saidaSetSize[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.053 ns" { clk {} clk~combout {} unidadeControle:inst25|sscontrol[1] {} setSize:inst30|saidaSetSize[31]~1 {} setSize:inst30|saidaSetSize[31]~1clkctrl {} setSize:inst30|saidaSetSize[4] {} } { 0.000ns 0.000ns 1.444ns 0.553ns 2.617ns 1.518ns } { 0.000ns 0.884ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.107 ns" { clk clk~clkctrl Registrador:B|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.107 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B|Saida[4] {} } { 0.000ns 0.000ns 0.313ns 1.292ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.449 ns" { Registrador:B|Saida[4] setSize:inst30|saidaSetSize[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.449 ns" { Registrador:B|Saida[4] {} setSize:inst30|saidaSetSize[4] {} } { 0.000ns 0.224ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "unidadeControle:inst25\|functOut\[5\] reset clk 5.860 ns register " "Info: tsu for register \"unidadeControle:inst25\|functOut\[5\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.860 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.882 ns + Longest pin register " "Info: + Longest pin to register delay is 8.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns reset 1 PIN PIN_W37 90 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W37; Fanout = 90; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.832 ns) + CELL(0.366 ns) 7.082 ns unidadeControle:inst25\|functOut\[5\]~0 2 COMB LCCOMB_X16_Y34_N24 6 " "Info: 2: + IC(5.832 ns) + CELL(0.366 ns) = 7.082 ns; Loc. = LCCOMB_X16_Y34_N24; Fanout = 6; COMB Node = 'unidadeControle:inst25\|functOut\[5\]~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { reset unidadeControle:inst25|functOut[5]~0 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.228 ns) 8.727 ns unidadeControle:inst25\|functOut\[5\]~1 3 COMB LCCOMB_X28_Y33_N10 1 " "Info: 3: + IC(1.417 ns) + CELL(0.228 ns) = 8.727 ns; Loc. = LCCOMB_X28_Y33_N10; Fanout = 1; COMB Node = 'unidadeControle:inst25\|functOut\[5\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.645 ns" { unidadeControle:inst25|functOut[5]~0 unidadeControle:inst25|functOut[5]~1 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.882 ns unidadeControle:inst25\|functOut\[5\] 4 REG LCFF_X28_Y33_N11 8 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 8.882 ns; Loc. = LCFF_X28_Y33_N11; Fanout = 8; REG Node = 'unidadeControle:inst25\|functOut\[5\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { unidadeControle:inst25|functOut[5]~1 unidadeControle:inst25|functOut[5] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 18.39 % ) " "Info: Total cell delay = 1.633 ns ( 18.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.249 ns ( 81.61 % ) " "Info: Total interconnect delay = 7.249 ns ( 81.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.882 ns" { reset unidadeControle:inst25|functOut[5]~0 unidadeControle:inst25|functOut[5]~1 unidadeControle:inst25|functOut[5] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.882 ns" { reset {} reset~combout {} unidadeControle:inst25|functOut[5]~0 {} unidadeControle:inst25|functOut[5]~1 {} unidadeControle:inst25|functOut[5] {} } { 0.000ns 0.000ns 5.832ns 1.417ns 0.000ns } { 0.000ns 0.884ns 0.366ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.112 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1683 " "Info: 2: + IC(0.313 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1683; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.313 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.618 ns) 3.112 ns unidadeControle:inst25\|functOut\[5\] 3 REG LCFF_X28_Y33_N11 8 " "Info: 3: + IC(1.297 ns) + CELL(0.618 ns) = 3.112 ns; Loc. = LCFF_X28_Y33_N11; Fanout = 8; REG Node = 'unidadeControle:inst25\|functOut\[5\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.915 ns" { clk~clkctrl unidadeControle:inst25|functOut[5] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 48.26 % ) " "Info: Total cell delay = 1.502 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.610 ns ( 51.74 % ) " "Info: Total interconnect delay = 1.610 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.112 ns" { clk clk~clkctrl unidadeControle:inst25|functOut[5] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.112 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|functOut[5] {} } { 0.000ns 0.000ns 0.313ns 1.297ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.882 ns" { reset unidadeControle:inst25|functOut[5]~0 unidadeControle:inst25|functOut[5]~1 unidadeControle:inst25|functOut[5] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.882 ns" { reset {} reset~combout {} unidadeControle:inst25|functOut[5]~0 {} unidadeControle:inst25|functOut[5]~1 {} unidadeControle:inst25|functOut[5] {} } { 0.000ns 0.000ns 5.832ns 1.417ns 0.000ns } { 0.000ns 0.884ns 0.366ns 0.228ns 0.155ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.112 ns" { clk clk~clkctrl unidadeControle:inst25|functOut[5] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.112 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|functOut[5] {} } { 0.000ns 0.000ns 0.313ns 1.297ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluresult\[30\] aluSrcA:inst\|aluSrcAOut\[4\] 19.901 ns register " "Info: tco from clock \"clk\" to destination pin \"aluresult\[30\]\" through register \"aluSrcA:inst\|aluSrcAOut\[4\]\" is 19.901 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.899 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.712 ns) 2.681 ns unidadeControle:inst25\|muxalusrca\[0\] 2 REG LCFF_X13_Y31_N9 34 " "Info: 2: + IC(1.085 ns) + CELL(0.712 ns) = 2.681 ns; Loc. = LCFF_X13_Y31_N9; Fanout = 34; REG Node = 'unidadeControle:inst25\|muxalusrca\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.797 ns" { clk unidadeControle:inst25|muxalusrca[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.225 ns) 3.718 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X17_Y34_N20 1 " "Info: 3: + IC(0.812 ns) + CELL(0.225 ns) = 3.718 ns; Loc. = LCCOMB_X17_Y34_N20; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.037 ns" { unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 5.307 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.589 ns) + CELL(0.000 ns) = 5.307 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.053 ns) 6.899 ns aluSrcA:inst\|aluSrcAOut\[4\] 5 REG LCCOMB_X21_Y33_N12 6 " "Info: 5: + IC(1.539 ns) + CELL(0.053 ns) = 6.899 ns; Loc. = LCCOMB_X21_Y33_N12; Fanout = 6; REG Node = 'aluSrcA:inst\|aluSrcAOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.592 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 27.16 % ) " "Info: Total cell delay = 1.874 ns ( 27.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.025 ns ( 72.84 % ) " "Info: Total interconnect delay = 5.025 ns ( 72.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.899 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.899 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.085ns 0.812ns 1.589ns 1.539ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.002 ns + Longest register pin " "Info: + Longest register to pin delay is 13.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[4\] 1 REG LCCOMB_X21_Y33_N12 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y33_N12; Fanout = 6; REG Node = 'aluSrcA:inst\|aluSrcAOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.272 ns) 0.556 ns Ula32:inst3\|carry_temp\[5\]~27 2 COMB LCCOMB_X21_Y33_N24 1 " "Info: 2: + IC(0.284 ns) + CELL(0.272 ns) = 0.556 ns; Loc. = LCCOMB_X21_Y33_N24; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.272 ns) 1.166 ns Ula32:inst3\|carry_temp\[5\]~6 3 COMB LCCOMB_X20_Y33_N14 5 " "Info: 3: + IC(0.338 ns) + CELL(0.272 ns) = 1.166 ns; Loc. = LCCOMB_X20_Y33_N14; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.610 ns" { Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.434 ns Ula32:inst3\|carry_temp\[7\]~7 4 COMB LCCOMB_X20_Y33_N0 4 " "Info: 4: + IC(0.215 ns) + CELL(0.053 ns) = 1.434 ns; Loc. = LCCOMB_X20_Y33_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.706 ns Ula32:inst3\|carry_temp\[9\]~8 5 COMB LCCOMB_X20_Y33_N4 4 " "Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 1.706 ns; Loc. = LCCOMB_X20_Y33_N4; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 1.984 ns Ula32:inst3\|carry_temp\[11\]~9 6 COMB LCCOMB_X20_Y33_N26 4 " "Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 1.984 ns; Loc. = LCCOMB_X20_Y33_N26; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.252 ns Ula32:inst3\|carry_temp\[13\]~10 7 COMB LCCOMB_X20_Y33_N28 5 " "Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 2.252 ns; Loc. = LCCOMB_X20_Y33_N28; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.053 ns) 2.816 ns Ula32:inst3\|carry_temp\[15\]~11 8 COMB LCCOMB_X24_Y33_N0 3 " "Info: 8: + IC(0.511 ns) + CELL(0.053 ns) = 2.816 ns; Loc. = LCCOMB_X24_Y33_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.053 ns) 3.430 ns Ula32:inst3\|carry_temp\[17\]~12 9 COMB LCCOMB_X25_Y34_N16 5 " "Info: 9: + IC(0.561 ns) + CELL(0.053 ns) = 3.430 ns; Loc. = LCCOMB_X25_Y34_N16; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.614 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.053 ns) 3.725 ns Ula32:inst3\|carry_temp\[19\]~13 10 COMB LCCOMB_X25_Y34_N4 3 " "Info: 10: + IC(0.242 ns) + CELL(0.053 ns) = 3.725 ns; Loc. = LCCOMB_X25_Y34_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.295 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.990 ns Ula32:inst3\|carry_temp\[21\]~14 11 COMB LCCOMB_X25_Y34_N10 4 " "Info: 11: + IC(0.212 ns) + CELL(0.053 ns) = 3.990 ns; Loc. = LCCOMB_X25_Y34_N10; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.255 ns Ula32:inst3\|carry_temp\[23\]~15 12 COMB LCCOMB_X25_Y34_N14 6 " "Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 4.255 ns; Loc. = LCCOMB_X25_Y34_N14; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.523 ns Ula32:inst3\|carry_temp\[25\]~16 13 COMB LCCOMB_X25_Y34_N0 6 " "Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 4.523 ns; Loc. = LCCOMB_X25_Y34_N0; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.802 ns Ula32:inst3\|carry_temp\[27\]~17 14 COMB LCCOMB_X25_Y34_N22 6 " "Info: 14: + IC(0.226 ns) + CELL(0.053 ns) = 4.802 ns; Loc. = LCCOMB_X25_Y34_N22; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 5.178 ns Ula32:inst3\|carry_temp\[29\]~18 15 COMB LCCOMB_X25_Y34_N24 9 " "Info: 15: + IC(0.323 ns) + CELL(0.053 ns) = 5.178 ns; Loc. = LCCOMB_X25_Y34_N24; Fanout = 9; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.376 ns" { Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.053 ns) 5.781 ns Ula32:inst3\|Mux1~0DUPLICATE 16 COMB LCCOMB_X29_Y34_N18 3 " "Info: 16: + IC(0.550 ns) + CELL(0.053 ns) = 5.781 ns; Loc. = LCCOMB_X29_Y34_N18; Fanout = 3; COMB Node = 'Ula32:inst3\|Mux1~0DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.603 ns" { Ula32:inst3|carry_temp[29]~18 Ula32:inst3|Mux1~0DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.077 ns) + CELL(2.144 ns) 13.002 ns aluresult\[30\] 17 PIN PIN_AE7 0 " "Info: 17: + IC(5.077 ns) + CELL(2.144 ns) = 13.002 ns; Loc. = PIN_AE7; Fanout = 0; PIN Node = 'aluresult\[30\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.221 ns" { Ula32:inst3|Mux1~0DUPLICATE aluresult[30] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 128 3344 3520 144 "aluresult\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.377 ns ( 25.97 % ) " "Info: Total cell delay = 3.377 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.625 ns ( 74.03 % ) " "Info: Total interconnect delay = 9.625 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.002 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|Mux1~0DUPLICATE aluresult[30] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.002 ns" { aluSrcA:inst|aluSrcAOut[4] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|Mux1~0DUPLICATE {} aluresult[30] {} } { 0.000ns 0.284ns 0.338ns 0.215ns 0.219ns 0.225ns 0.215ns 0.511ns 0.561ns 0.242ns 0.212ns 0.212ns 0.215ns 0.226ns 0.323ns 0.550ns 5.077ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.899 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.899 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.085ns 0.812ns 1.589ns 1.539ns } { 0.000ns 0.884ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.002 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|Mux1~0DUPLICATE aluresult[30] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.002 ns" { aluSrcA:inst|aluSrcAOut[4] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|Mux1~0DUPLICATE {} aluresult[30] {} } { 0.000ns 0.284ns 0.338ns 0.215ns 0.219ns 0.225ns 0.215ns 0.511ns 0.561ns 0.242ns 0.212ns 0.212ns 0.215ns 0.226ns 0.323ns 0.550ns 5.077ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset resetD2 7.722 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"resetD2\" is 7.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns reset 1 PIN PIN_W37 90 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W37; Fanout = 90; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(2.154 ns) 7.722 ns resetD2 2 PIN PIN_AD35 0 " "Info: 2: + IC(4.684 ns) + CELL(2.154 ns) = 7.722 ns; Loc. = PIN_AD35; Fanout = 0; PIN Node = 'resetD2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.838 ns" { reset resetD2 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 304 1760 1936 320 "resetD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.038 ns ( 39.34 % ) " "Info: Total cell delay = 3.038 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.684 ns ( 60.66 % ) " "Info: Total interconnect delay = 4.684 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.722 ns" { reset resetD2 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.722 ns" { reset {} reset~combout {} resetD2 {} } { 0.000ns 0.000ns 4.684ns } { 0.000ns 0.884ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst25\|alucontrol\[2\] reset clk 0.413 ns register " "Info: th for register \"unidadeControle:inst25\|alucontrol\[2\]\" (data pin = \"reset\", clock pin = \"clk\") is 0.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.114 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1683 " "Info: 2: + IC(0.313 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1683; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.313 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.618 ns) 3.114 ns unidadeControle:inst25\|alucontrol\[2\] 3 REG LCFF_X9_Y32_N25 46 " "Info: 3: + IC(1.299 ns) + CELL(0.618 ns) = 3.114 ns; Loc. = LCFF_X9_Y32_N25; Fanout = 46; REG Node = 'unidadeControle:inst25\|alucontrol\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.917 ns" { clk~clkctrl unidadeControle:inst25|alucontrol[2] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 48.23 % ) " "Info: Total cell delay = 1.502 ns ( 48.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.612 ns ( 51.77 % ) " "Info: Total interconnect delay = 1.612 ns ( 51.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.114 ns" { clk clk~clkctrl unidadeControle:inst25|alucontrol[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.114 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|alucontrol[2] {} } { 0.000ns 0.000ns 0.313ns 1.299ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.850 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns reset 1 PIN PIN_W37 90 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W37; Fanout = 90; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.397 ns) 2.850 ns unidadeControle:inst25\|alucontrol\[2\] 2 REG LCFF_X9_Y32_N25 46 " "Info: 2: + IC(1.569 ns) + CELL(0.397 ns) = 2.850 ns; Loc. = LCFF_X9_Y32_N25; Fanout = 46; REG Node = 'unidadeControle:inst25\|alucontrol\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.966 ns" { reset unidadeControle:inst25|alucontrol[2] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.281 ns ( 44.95 % ) " "Info: Total cell delay = 1.281 ns ( 44.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.569 ns ( 55.05 % ) " "Info: Total interconnect delay = 1.569 ns ( 55.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { reset unidadeControle:inst25|alucontrol[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.850 ns" { reset {} reset~combout {} unidadeControle:inst25|alucontrol[2] {} } { 0.000ns 0.000ns 1.569ns } { 0.000ns 0.884ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.114 ns" { clk clk~clkctrl unidadeControle:inst25|alucontrol[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.114 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|alucontrol[2] {} } { 0.000ns 0.000ns 0.313ns 1.299ns } { 0.000ns 0.884ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { reset unidadeControle:inst25|alucontrol[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.850 ns" { reset {} reset~combout {} unidadeControle:inst25|alucontrol[2] {} } { 0.000ns 0.000ns 1.569ns } { 0.000ns 0.884ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 137 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4414 " "Info: Peak virtual memory: 4414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 16:12:38 2019 " "Info: Processing ended: Fri Oct 18 16:12:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
