* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 13 2023 19:34:30

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uut.N_11_i_m
T_11_14_wire_logic_cluster/lc_7/out
T_9_14_sp12_h_l_1
T_8_2_sp12_v_t_22
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_11_9_sp12_v_t_22
T_0_9_span12_horz_2
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_0/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_9_14_sp4_h_l_11
T_8_14_sp4_v_t_40
T_7_15_lc_trk_g3_0
T_7_15_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_11_9_sp12_v_t_22
T_11_11_lc_trk_g3_5
T_11_11_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : uut.seq.counter.T_1_fastZ0Z_3
T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_7/in_0

T_8_16_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_1/in_1

End 

Net : uut.seq.counter.T_1_fast_RNI6J9SZ0Z_3
T_8_16_wire_logic_cluster/lc_7/out
T_9_14_sp4_v_t_42
T_10_14_sp4_h_l_7
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_2/in_0

End 

Net : uut.ROM_OE
T_11_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_7/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_41
T_12_10_sp4_h_l_9
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_7/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_40
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_12_sp12_v_t_23
T_0_12_span12_horz_3
T_6_12_lc_trk_g0_7
T_6_12_wire_logic_cluster/lc_6/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_41
T_12_10_sp4_h_l_9
T_12_10_lc_trk_g1_4
T_12_10_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_11_12_sp12_v_t_23
T_0_12_span12_horz_3
T_7_12_lc_trk_g0_0
T_7_12_input_2_6
T_7_12_wire_logic_cluster/lc_6/in_2

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_11_sp4_h_l_3
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_6/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_12_sp12_v_t_23
T_0_12_span12_horz_3
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_2/out
T_6_14_sp12_h_l_0
T_6_14_lc_trk_g0_3
T_6_14_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_40
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_11_sp4_h_l_3
T_7_7_sp4_v_t_45
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_2/out
T_11_4_sp12_v_t_23
T_11_8_sp4_v_t_41
T_8_8_sp4_h_l_4
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_15_sp4_h_l_9
T_7_11_sp4_v_t_44
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_40
T_9_14_sp4_h_l_10
T_8_10_sp4_v_t_38
T_8_13_lc_trk_g0_6
T_8_13_input_2_4
T_8_13_wire_logic_cluster/lc_4/in_2

T_11_14_wire_logic_cluster/lc_2/out
T_11_12_sp12_v_t_23
T_0_12_span12_horz_3
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_15_sp4_h_l_9
T_7_11_sp4_v_t_39
T_6_13_lc_trk_g0_2
T_6_13_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_11_sp4_h_l_3
T_7_7_sp4_v_t_45
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_15_sp4_h_l_9
T_7_11_sp4_v_t_44
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_15_sp4_h_l_9
T_7_11_sp4_v_t_44
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_6_14_sp12_h_l_0
T_5_2_sp12_v_t_23
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_12_sp12_v_t_23
T_0_12_span12_horz_3
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_15_sp4_h_l_9
T_7_15_lc_trk_g0_1
T_7_15_wire_logic_cluster/lc_0/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_8_11_sp4_h_l_3
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_40
T_9_10_sp4_h_l_5
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_0/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_5/in_3

End 

Net : uut.un1_ROM_OE_0
T_12_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_4/in_1

End 

Net : uut.seq.counter.T_1_fastZ0Z_1
T_9_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g0_6
T_8_16_wire_logic_cluster/lc_7/in_3

T_9_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_45
T_11_14_sp4_h_l_8
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_2/in_3

End 

Net : uut.seq.counter.T_4
T_9_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_4/in_0

T_9_15_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_3/in_3

T_9_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g1_1
T_8_16_wire_logic_cluster/lc_1/in_3

End 

Net : uut.un13_ACC_LD
T_8_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g2_1
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

T_8_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_38
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_39
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_38
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_39
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_10
T_6_10_sp4_v_t_38
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_7/in_3

End 

Net : uut.un1_A_cry_0_c_RNI3CH45
T_9_12_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_5/in_3

T_9_12_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_45
T_11_9_sp4_h_l_1
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : uut.ALU_main.un1_A_axb_0_l_ofxZ0
T_9_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g0_5
T_9_12_input_2_1
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : uut.ALU_main.un1_A_cry_0
T_9_12_wire_logic_cluster/lc_1/cout
T_9_12_wire_logic_cluster/lc_2/in_3

Net : uut.pc.program_counter_0_1_1
T_9_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_4/in_3

End 

Net : uut.pc.g1_0_cascade_
T_9_11_wire_logic_cluster/lc_5/ltout
T_9_11_wire_logic_cluster/lc_6/in_2

End 

Net : uut.q_ret_1_fast_0
T_8_15_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_7/in_1

T_8_15_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g0_4
T_8_15_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_0/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_1/in_3

End 

Net : uut.ir_out_fast_4
T_8_15_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g1_6
T_8_16_input_2_7
T_8_16_wire_logic_cluster/lc_7/in_2

T_8_15_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_5/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_0/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_2/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_8_9_sp12_v_t_23
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_8_9_sp12_v_t_23
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_3/in_0

End 

Net : uut.un7_ACC_LD
T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_1/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_7/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_37
T_6_12_sp4_h_l_6
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_7/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_input_2_2
T_9_13_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_40
T_6_13_sp4_h_l_5
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_7/in_1

End 

Net : uut.seq.counter.T_fastZ0Z_2
T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g0_5
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

T_9_15_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_4/in_3

End 

Net : uut.pc.program_counter_4_1_2
T_11_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_1
T_7_10_lc_trk_g0_6
T_7_10_wire_logic_cluster/lc_7/in_1

End 

Net : uut.q_ret_1_fast
T_8_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_39
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g0_3
T_8_15_wire_logic_cluster/lc_2/in_3

End 

Net : uut.D_1_3
T_9_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_6
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g2_3
T_8_13_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_6
T_9_14_sp4_v_t_37
T_8_16_lc_trk_g0_0
T_8_16_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_5_sp12_v_t_22
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_2/in_3

End 

Net : uut.B_LD_0_2_tz
T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_13_14_span4_horz_0
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_0/in_0

End 

Net : uut.seq.D_4
T_8_15_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g2_5
T_9_14_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_3/in_1

End 

Net : uut.q_0_fast_0
T_8_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g2_1
T_8_15_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_0/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_0/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_6/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g2_1
T_8_15_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_1/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : uut.seq.counter.T_1_fastZ0Z_0
T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_1/in_3

End 

Net : uut.q_0_fast
T_8_14_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g0_7
T_8_15_input_2_5
T_8_15_wire_logic_cluster/lc_5/in_2

T_8_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g0_7
T_8_13_input_2_5
T_8_13_wire_logic_cluster/lc_5/in_2

End 

Net : uut.ALU_main.un1_A_cry_1_c_RNI7KLZ0Z45
T_9_12_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_3/out
T_9_12_sp4_h_l_11
T_8_8_sp4_v_t_41
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_2/in_3

End 

Net : uut.alu_out_m_0_2
T_8_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_39
T_10_10_sp4_h_l_2
T_12_10_lc_trk_g2_7
T_12_10_wire_logic_cluster/lc_2/in_3

End 

Net : uut.ALU_main.un1_A_cry_1
T_9_12_wire_logic_cluster/lc_2/cout
T_9_12_wire_logic_cluster/lc_3/in_3

Net : uut.seq.counter.T_1_fast_RNI4JTR1_0Z0Z_0
T_9_15_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_41
T_10_11_sp4_h_l_9
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_7/in_1

End 

Net : uut.un1_ALU_en_0
T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_13_11_span4_horz_6
T_12_11_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_12_11_sp4_v_t_38
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_5_11_sp4_h_l_3
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_9_11_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_43
T_6_13_sp4_h_l_11
T_6_13_lc_trk_g1_6
T_6_13_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_38
T_6_12_sp4_h_l_3
T_6_12_lc_trk_g0_6
T_6_12_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_12_7_sp4_v_t_44
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_12_11_sp4_v_t_38
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_7/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_38
T_6_12_sp4_h_l_3
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_3/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g0_7
T_9_10_input_2_7
T_9_10_wire_logic_cluster/lc_7/in_2

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_8_7_sp4_v_t_45
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_2/in_0

End 

Net : uut.pc.N_11
T_8_11_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/in_1

End 

Net : uut.seq.D_2_1
T_9_16_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_2/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_11_14_lc_trk_g1_4
T_11_14_wire_logic_cluster/lc_1/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g3_0
T_8_16_input_2_1
T_8_16_wire_logic_cluster/lc_1/in_2

End 

Net : uut.pc.N_4_i_1_cascade_
T_8_10_wire_logic_cluster/lc_5/ltout
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : uut.ir_out_i_2_6
T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_15_lc_trk_g3_0
T_9_15_input_2_3
T_9_15_wire_logic_cluster/lc_3/in_2

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_16_lc_trk_g1_5
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_8_14_wire_logic_cluster/lc_6/out
T_8_8_sp12_v_t_23
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_7_14_sp12_h_l_0
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_40
T_9_8_sp4_v_t_36
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_8_sp12_v_t_23
T_9_8_sp12_h_l_0
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_44
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_44
T_8_16_lc_trk_g1_4
T_8_16_wire_logic_cluster/lc_1/in_0

End 

Net : uut.out_1_1_iv_3dup_1
T_8_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_sp4_h_l_9
T_7_9_sp4_v_t_38
T_7_13_sp4_v_t_43
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_sp4_h_l_9
T_11_9_sp4_v_t_44
T_11_13_sp4_v_t_44
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_sp4_h_l_9
T_11_9_sp4_v_t_44
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_6_9_sp4_h_l_1
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_0/in_3

End 

Net : uut.seq.counter.T_2_rep1_RNIV9NUZ0
T_9_15_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_5/in_0

End 

Net : uut.un5_MAR_LD
T_9_14_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_42
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_10
T_8_9_lc_trk_g2_7
T_8_9_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_9_7_sp12_v_t_22
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_42
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_10
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_38
T_11_12_sp4_h_l_3
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_3/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_46
T_11_10_sp4_h_l_4
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_5/out
T_8_14_sp4_h_l_2
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_42
T_10_13_sp4_h_l_0
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_0/in_3

End 

Net : uut.AR_BUF.g0_1_0_4_0
T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_2/in_1

End 

Net : uut.un1_A_cry_2_c_RNIBSP45
T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_8
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_8
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_8
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_7/in_0

End 

Net : uut.ALU_main.un1_A_cry_2_cZ0
T_9_12_wire_logic_cluster/lc_3/cout
T_9_12_wire_logic_cluster/lc_4/in_3

Net : uut.pc.alu_out_m_0_3_cascade_
T_11_12_wire_logic_cluster/lc_2/ltout
T_11_12_wire_logic_cluster/lc_3/in_2

End 

Net : uut.ALU_main.un1_A_axb_1_l_ofxZ0
T_9_13_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g0_1
T_9_12_wire_logic_cluster/lc_2/in_1

End 

Net : uut.un1_A_cry_0_s
T_9_12_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_5/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_42
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_6/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_42
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_7/in_0

End 

Net : uut.ALU_main.un1_A_axb_2_l_ofxZ0
T_9_13_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_3/in_1

End 

Net : uut.S0_0_i
T_8_15_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_42
T_9_12_lc_trk_g3_2
T_9_12_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_42
T_9_12_lc_trk_g2_2
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

End 

Net : uut.ir_out_i_2_5
T_8_16_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_3/in_0

T_8_16_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_2/in_3

T_8_16_wire_logic_cluster/lc_6/out
T_8_10_sp12_v_t_23
T_8_0_span12_vert_19
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_6/in_3

T_8_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_4/in_0

T_8_16_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_40
T_10_14_sp4_h_l_5
T_11_14_lc_trk_g3_5
T_11_14_wire_logic_cluster/lc_1/in_3

T_8_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_2/in_3

T_8_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g2_6
T_8_16_wire_logic_cluster/lc_1/in_1

End 

Net : uut.ALU_main.un1_A_cry_0_c_THRU_CO
T_9_12_wire_logic_cluster/lc_0/cout
T_9_12_wire_logic_cluster/lc_1/in_3

Net : uut.q_0_fast_1
T_9_15_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_37
T_9_14_lc_trk_g3_5
T_9_14_input_2_6
T_9_14_wire_logic_cluster/lc_6/in_2

T_9_15_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_37
T_9_14_lc_trk_g3_5
T_9_14_input_2_2
T_9_14_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g2_4
T_8_14_input_2_2
T_8_14_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g3_4
T_8_15_wire_logic_cluster/lc_3/in_0

End 

Net : uut.B_LD_0_1_tz_cascade_
T_11_14_wire_logic_cluster/lc_1/ltout
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : uut.seq.D_2
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_11_14_lc_trk_g3_4
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

End 

Net : uut.T_2_rep1
T_8_14_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

T_8_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_44
T_9_6_sp4_v_t_44
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_44
T_8_12_lc_trk_g0_2
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_8_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_2/in_3

End 

Net : uut.pc.G_26_i_a4_5
T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_5/in_3

End 

Net : uut.ir_out_m_c_c_0
T_9_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_4/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_47
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_1/in_0

T_9_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_47
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_4/in_3

End 

Net : uut.ALU_main.un1_A_axb_3_l_ofxZ0
T_9_11_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_4/in_1

End 

Net : uut.T_1_fast_RNI28LI1_0
T_9_16_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_44
T_9_9_sp4_v_t_44
T_8_11_lc_trk_g2_1
T_8_11_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_44
T_9_9_sp4_v_t_44
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_44
T_9_9_sp4_v_t_44
T_8_11_lc_trk_g2_1
T_8_11_wire_logic_cluster/lc_2/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_40
T_11_12_sp4_h_l_10
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_44
T_9_9_sp4_v_t_44
T_10_9_sp4_h_l_2
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_7/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_sp4_h_l_9
T_8_12_sp4_v_t_44
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_4/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_40
T_7_12_sp4_h_l_5
T_6_8_sp4_v_t_47
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_3/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_44
T_9_9_sp4_v_t_44
T_10_9_sp4_h_l_2
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_0/in_0

T_9_16_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_40
T_7_12_sp4_h_l_5
T_6_12_lc_trk_g0_5
T_6_12_wire_logic_cluster/lc_4/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_sp4_h_l_9
T_8_12_sp4_v_t_44
T_8_8_sp4_v_t_37
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_0/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_40
T_11_12_sp4_h_l_10
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_6/in_0

T_9_16_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_44
T_6_13_sp4_h_l_9
T_6_13_lc_trk_g1_4
T_6_13_wire_logic_cluster/lc_7/in_0

T_9_16_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_40
T_7_12_sp4_h_l_5
T_7_12_lc_trk_g1_0
T_7_12_wire_logic_cluster/lc_2/in_3

End 

Net : uut.T_1_fast_RNIVM0N3_0
T_8_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_8
T_12_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_8
T_12_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_6/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_37
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g2_5
T_6_13_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_0
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_0
T_6_11_sp4_v_t_37
T_6_12_lc_trk_g3_5
T_6_12_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_8
T_12_7_sp4_v_t_45
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_8
T_12_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g2_4
T_7_10_input_2_2
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : uut.seq.un13_ACC_LD_xZ0Z1_cascade_
T_8_14_wire_logic_cluster/lc_0/ltout
T_8_14_wire_logic_cluster/lc_1/in_2

End 

Net : uut.ir_out_6
T_7_13_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_5/in_0

T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_13_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_7/in_0

T_7_13_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_36
T_8_7_sp4_v_t_41
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_4/in_3

T_7_13_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_36
T_8_7_sp4_v_t_41
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_45
T_8_9_sp4_h_l_8
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_1/in_3

T_7_13_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_7/in_0

End 

Net : uut.g0_0
T_12_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_3/in_1

End 

Net : uut.ir_out_7
T_7_13_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g3_5
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_38
T_8_7_sp4_v_t_43
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g2_5
T_8_12_input_2_7
T_8_12_wire_logic_cluster/lc_7/in_2

T_7_13_wire_logic_cluster/lc_5/out
T_7_6_sp12_v_t_22
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_2/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_4/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_7_6_sp12_v_t_22
T_7_16_lc_trk_g3_5
T_7_16_wire_logic_cluster/lc_1/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_38
T_8_7_sp4_v_t_38
T_8_9_lc_trk_g2_3
T_8_9_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_47
T_8_9_sp4_h_l_10
T_9_9_lc_trk_g2_2
T_9_9_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_38
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_1/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g0_5
T_6_14_wire_logic_cluster/lc_4/in_1

End 

Net : uut.pc.G_26_i_a4_1
T_9_16_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_36
T_9_9_sp4_v_t_41
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_3/in_3

End 

Net : uut.pc.G_26_i_a4_5_sx_cascade_
T_9_10_wire_logic_cluster/lc_3/ltout
T_9_10_wire_logic_cluster/lc_4/in_2

End 

Net : uut.un11_MAR_LD
T_9_14_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_47
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_38
T_11_10_sp4_h_l_8
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_47
T_9_8_sp4_v_t_47
T_9_9_lc_trk_g2_7
T_9_9_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_10
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_7/in_3

End 

Net : uut.seq.counter.T_2_rep1_RNIJDGJZ0_cascade_
T_9_14_wire_logic_cluster/lc_0/ltout
T_9_14_wire_logic_cluster/lc_1/in_2

End 

Net : uut.ir_out_4_rep1
T_8_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_2/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_4/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_input_2_5
T_8_14_wire_logic_cluster/lc_5/in_2

T_8_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_2/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_37
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_1/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g3_0
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

T_8_15_wire_logic_cluster/lc_0/out
T_8_3_sp12_v_t_23
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_5/in_3

End 

Net : uut.D_1_3_cascade_
T_9_14_wire_logic_cluster/lc_3/ltout
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : uut.ir_out_5
T_8_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_41
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_4/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_8_5_sp12_v_t_23
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_8_12_sp4_v_t_40
T_7_16_lc_trk_g1_5
T_7_16_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_8_5_sp12_v_t_23
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_5/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_8_12_sp4_v_t_40
T_5_12_sp4_h_l_11
T_6_12_lc_trk_g3_3
T_6_12_wire_logic_cluster/lc_7/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_41
T_9_15_lc_trk_g0_1
T_9_15_wire_logic_cluster/lc_4/in_1

End 

Net : uut.B_LD_0_1_tz
T_11_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_0/in_3

End 

Net : uut.N_7_i_m
T_12_14_wire_logic_cluster/lc_4/out
T_12_10_sp4_v_t_45
T_9_10_sp4_h_l_2
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_12_10_sp4_v_t_45
T_9_10_sp4_h_l_2
T_8_6_sp4_v_t_39
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_7/in_3

End 

Net : uut.seq.counter.T_4_cascade_
T_9_15_wire_logic_cluster/lc_1/ltout
T_9_15_wire_logic_cluster/lc_2/in_2

End 

Net : uut.seq.un10_ACC_LD_xZ0Z1_cascade_
T_9_16_wire_logic_cluster/lc_1/ltout
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : uut.out_1_0_ivdup_2_cascade_
T_7_10_wire_logic_cluster/lc_6/ltout
T_7_10_wire_logic_cluster/lc_7/in_2

End 

Net : uut.AR_BUF.N_8
T_7_9_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g0_4
T_7_10_wire_logic_cluster/lc_6/in_0

End 

Net : uut.out_1_iv_2
T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_4/in_3

T_12_11_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_1/in_3

End 

Net : uut.program_counter_m_3
T_12_12_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_5/in_0

End 

Net : uut.D_6
T_8_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_4
T_12_10_sp4_v_t_41
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_10_10_sp4_h_l_10
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_2/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_6_10_sp4_h_l_5
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_6_10_sp4_h_l_5
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_6_10_sp4_h_l_5
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_6_10_sp4_h_l_5
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_4
T_12_10_sp4_v_t_41
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_10_10_sp4_h_l_10
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_0/in_0

End 

Net : uut.pc.g0_sn
T_12_11_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_3/in_3

End 

Net : uut.ir_out_m_c_d_3
T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_5/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_9_13_sp4_h_l_4
T_12_13_sp4_v_t_41
T_12_9_sp4_v_t_37
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_2/out
T_9_13_sp4_h_l_4
T_12_13_sp4_v_t_41
T_12_14_lc_trk_g2_1
T_12_14_wire_logic_cluster/lc_0/in_3

End 

Net : uut.pc.un1_inc_0_0
T_11_10_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_4/in_1

End 

Net : uut.T_2_rep1_RNI6BLF1
T_8_12_wire_logic_cluster/lc_5/out
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_5/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_46
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_47
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_46
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_47
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_46
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_5/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_46
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_7_12_sp4_h_l_2
T_6_8_sp4_v_t_42
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_2/in_3

End 

Net : uut.seq.counter.T_2_rep1_RNIGC8CZ0Z1
T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/in_3

End 

Net : uut.pc.un1_inc_0_cascade_
T_11_10_wire_logic_cluster/lc_6/ltout
T_11_10_wire_logic_cluster/lc_7/in_2

End 

Net : uut.PC_LD_0_0
T_11_10_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g2_5
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : uut.un17_IR_OE
T_8_14_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_46
T_10_10_sp4_h_l_11
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_46
T_8_12_lc_trk_g0_0
T_8_12_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_8_7_sp12_v_t_22
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_3/in_0

End 

Net : uut.pc.un1_inc_0
T_11_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_9
T_8_6_sp4_v_t_44
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_9
T_8_10_lc_trk_g1_1
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

End 

Net : uut.pc.g0_rn_1
T_11_10_wire_logic_cluster/lc_3/out
T_11_9_sp4_v_t_38
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_3/in_0

End 

Net : uut.pc.un1_inc_0_0_cascade_
T_11_10_wire_logic_cluster/lc_2/ltout
T_11_10_wire_logic_cluster/lc_3/in_2

End 

Net : uut.un1_HLT_1
T_7_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_1
T_8_10_sp4_v_t_42
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_7/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g1_2
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_1
T_8_10_sp4_v_t_42
T_8_6_sp4_v_t_38
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : uut.N_41
T_9_16_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_46
T_9_9_sp4_v_t_46
T_8_11_lc_trk_g0_0
T_8_11_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_46
T_9_9_sp4_v_t_46
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_6/in_0

T_9_16_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_46
T_9_9_sp4_v_t_46
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_7/in_1

End 

Net : uut.T_1_fast_RNIVM0N3_0_cascade_
T_8_11_wire_logic_cluster/lc_4/ltout
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : uut.T_1_fast_RNI28LI1_0_cascade_
T_9_16_wire_logic_cluster/lc_2/ltout
T_9_16_wire_logic_cluster/lc_3/in_2

End 

Net : uut.seq.D_2_0_x_cascade_
T_8_15_wire_logic_cluster/lc_2/ltout
T_8_15_wire_logic_cluster/lc_3/in_2

End 

Net : uut.mem.N_7_i_m_sx_cascade_
T_12_14_wire_logic_cluster/lc_3/ltout
T_12_14_wire_logic_cluster/lc_4/in_2

End 

Net : uut.un1_ROM_OE_0_cascade_
T_12_14_wire_logic_cluster/lc_2/ltout
T_12_14_wire_logic_cluster/lc_3/in_2

End 

Net : uut.pc.program_counter_4_a1_0_0_1_cascade_
T_9_11_wire_logic_cluster/lc_4/ltout
T_9_11_wire_logic_cluster/lc_5/in_2

End 

Net : uut.IR.ir_out_m_c_d_1_3_cascade_
T_8_13_wire_logic_cluster/lc_1/ltout
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : uut.pc.g2_0
T_8_10_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_6/in_0

End 

Net : uut.un17_IR_OE_0
T_8_12_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_42
T_6_10_sp4_h_l_7
T_8_10_lc_trk_g3_2
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

End 

Net : uut.seq.counter.T_fast_RNIH09PZ0Z_2_cascade_
T_9_16_wire_logic_cluster/lc_4/ltout
T_9_16_wire_logic_cluster/lc_5/in_2

End 

Net : uut.OUT_LD_cascade_
T_9_16_wire_logic_cluster/lc_5/ltout
T_9_16_wire_logic_cluster/lc_6/in_2

End 

Net : uut.b_reg_out_0
T_11_15_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_45
T_8_13_sp4_h_l_2
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_8
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : uut.AR_BUF.out_1_ivdupZ0Z_0_cascade_
T_12_12_wire_logic_cluster/lc_3/ltout
T_12_12_wire_logic_cluster/lc_4/in_2

End 

Net : uut.un1_IR_OE_4_1
T_8_12_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_37
T_10_11_sp4_h_l_5
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/in_3

T_8_12_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_3/in_3

T_8_12_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_37
T_9_7_sp4_v_t_38
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_44
T_8_13_sp4_v_t_37
T_7_14_lc_trk_g2_5
T_7_14_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_4/in_0

End 

Net : uut.ir_out_m_d_3_cascade_
T_12_11_wire_logic_cluster/lc_3/ltout
T_12_11_wire_logic_cluster/lc_4/in_2

End 

Net : uut.out_1_2_iv_3_cascade_
T_7_8_wire_logic_cluster/lc_6/ltout
T_7_8_wire_logic_cluster/lc_7/in_2

End 

Net : uut.AR_BUF.out_1_2_ivZ0Z_1
T_9_8_wire_logic_cluster/lc_4/out
T_8_8_sp4_h_l_0
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_6/in_1

End 

Net : uut.program_counter_0
T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_3/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_37
T_10_11_sp4_h_l_6
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_7_10_sp12_h_l_0
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_2/in_0

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_6/in_0

End 

Net : uut.program_counter_m_0
T_8_10_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_0/in_3

End 

Net : uut.AR_BUF.out_1_2_ivZ0Z_2
T_9_9_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_4/in_0

End 

Net : uut.bus_7
T_6_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_1/in_0

End 

Net : uut.ALU_main.un1_A_cry_6_c_RNINIMNZ0Z4
T_9_13_wire_logic_cluster/lc_0/out
T_6_13_sp12_h_l_0
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_0/in_0

End 

Net : uut.alu_out_m_7
T_6_13_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g0_0
T_6_14_wire_logic_cluster/lc_3/in_1

T_6_13_wire_logic_cluster/lc_0/out
T_3_13_sp12_h_l_0
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_2/in_3

T_6_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_9_13_0_
T_9_13_wire_logic_cluster/carry_in_mux/cout
T_9_13_wire_logic_cluster/lc_0/in_3

End 

Net : uut.ALU_main.un1_A_axb_4_l_ofxZ0
T_7_12_wire_logic_cluster/lc_7/out
T_7_12_sp4_h_l_3
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_5/in_1

End 

Net : uut.AR_BUF.g0_1_0Z0Z_1
T_8_8_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_2/in_3

End 

Net : uut.AR_BUF.g0_1_a10_3_cascade_
T_8_8_wire_logic_cluster/lc_6/ltout
T_8_8_wire_logic_cluster/lc_7/in_2

End 

Net : uut.AR_BUF.N_7
T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g0_7
T_8_8_wire_logic_cluster/lc_0/in_3

End 

Net : uut.m6
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/in_3

T_12_14_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_47
T_12_8_sp4_v_t_36
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_8_14_sp12_h_l_1
T_7_14_sp12_v_t_22
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_39
T_9_10_sp4_h_l_8
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g0_1
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

End 

Net : uut.mar_out_1
T_11_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_46
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g2_7
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

T_11_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_46
T_12_13_sp4_v_t_39
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_0/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_46
T_12_13_sp4_v_t_39
T_11_14_lc_trk_g2_7
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_4/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_46
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/in_1

End 

Net : uut.bus_6_cascade_
T_7_11_wire_logic_cluster/lc_6/ltout
T_7_11_wire_logic_cluster/lc_7/in_2

End 

Net : uut.N_5_0
T_7_11_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_47
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_47
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_2/in_0

End 

Net : uut.ALU_main.un1_A_cry_5_c_RNINKZ0Z655
T_9_12_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_46
T_6_11_sp4_h_l_5
T_6_11_lc_trk_g0_0
T_6_11_wire_logic_cluster/lc_4/in_0

End 

Net : uut.alu_out_m_6
T_6_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_41
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_44
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_6_10_sp4_v_t_40
T_5_13_lc_trk_g3_0
T_5_13_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_41
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_4/in_1

End 

Net : uut.ALU_main.un1_A_cry_5
T_9_12_wire_logic_cluster/lc_6/cout
T_9_12_wire_logic_cluster/lc_7/in_3

Net : uut.T_1_RNIVVKI3_3
T_8_12_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_37
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_37
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : uut.T_2_rep1_RNI6BLF1_cascade_
T_8_12_wire_logic_cluster/lc_5/ltout
T_8_12_wire_logic_cluster/lc_6/in_2

End 

Net : uut.AR_BUF.g0_1_0Z0Z_5_cascade_
T_8_9_wire_logic_cluster/lc_1/ltout
T_8_9_wire_logic_cluster/lc_2/in_2

End 

Net : uut.OUT_LD
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_sp12_h_l_1
T_8_4_sp12_v_t_22
T_8_9_lc_trk_g2_6
T_8_9_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_9_sp12_v_t_22
T_0_9_span12_horz_6
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_2/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_46
T_11_12_sp4_h_l_11
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_3/in_0

T_9_16_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_46
T_7_12_sp4_h_l_11
T_6_8_sp4_v_t_46
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_2/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_39
T_6_14_sp4_h_l_2
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_6/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_39
T_9_10_sp4_v_t_47
T_9_6_sp4_v_t_43
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_46
T_7_12_sp4_h_l_11
T_7_12_lc_trk_g1_6
T_7_12_wire_logic_cluster/lc_0/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_39
T_6_14_sp4_h_l_2
T_6_14_lc_trk_g0_7
T_6_14_wire_logic_cluster/lc_2/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_39
T_9_10_sp4_v_t_47
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_0/in_0

T_9_16_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_46
T_7_12_sp4_h_l_11
T_6_8_sp4_v_t_46
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_2/in_1

T_9_16_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_46
T_7_12_sp4_h_l_11
T_6_8_sp4_v_t_46
T_7_8_sp4_h_l_11
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_7/in_1

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_sp12_h_l_1
T_9_16_sp4_h_l_0
T_12_12_sp4_v_t_43
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_2/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_sp12_h_l_1
T_9_16_sp4_h_l_0
T_12_12_sp4_v_t_43
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_4/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_39
T_6_14_sp4_h_l_2
T_6_14_lc_trk_g0_7
T_6_14_wire_logic_cluster/lc_7/in_0

End 

Net : uut.AR_BUF.N_10
T_8_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_1/in_1

End 

Net : uut.bus_6
T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_8_14_sp4_h_l_9
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_7/in_1

End 

Net : uut.ALU_main.N_43_0_cascade_
T_8_11_wire_logic_cluster/lc_2/ltout
T_8_11_wire_logic_cluster/lc_3/in_2

End 

Net : uut.AR_BUF.g0_0_o5_0Z0Z_0
T_8_8_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_4/in_1

End 

Net : uut.ir_out_1
T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_37
T_8_8_lc_trk_g3_5
T_8_8_input_2_6
T_8_8_wire_logic_cluster/lc_6/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_7_7_sp12_v_t_23
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_37
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_37
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_37
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_40
T_7_11_lc_trk_g1_5
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_7_7_sp12_v_t_23
T_7_9_sp4_v_t_43
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_3/in_3

End 

Net : uut.seq.counter.T_2_rep1_RNI8TEZ0Z81_cascade_
T_8_12_wire_logic_cluster/lc_0/ltout
T_8_12_wire_logic_cluster/lc_1/in_2

End 

Net : uut.seq.counter.un2_MAR_LD_cascade_
T_8_12_wire_logic_cluster/lc_1/ltout
T_8_12_wire_logic_cluster/lc_2/in_2

End 

Net : uut.un8_MAR_LD
T_9_14_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_38
T_6_11_sp4_h_l_3
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_38
T_10_11_sp4_h_l_8
T_12_11_lc_trk_g3_5
T_12_11_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_8_14_sp4_h_l_6
T_11_10_sp4_v_t_37
T_12_10_sp4_h_l_0
T_12_10_lc_trk_g1_5
T_12_10_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_7/out
T_8_14_sp4_h_l_6
T_7_14_lc_trk_g1_6
T_7_14_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_38
T_6_11_sp4_h_l_3
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_4/in_1

End 

Net : uut.ir_out_m_d_0
T_7_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_input_2_5
T_8_10_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_43
T_7_8_lc_trk_g2_3
T_7_8_wire_logic_cluster/lc_6/in_3

End 

Net : uut.b_reg_out_1
T_11_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_47
T_8_13_sp4_h_l_10
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_8_11_sp4_h_l_8
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_4/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_11_4_sp12_v_t_22
T_11_9_lc_trk_g3_6
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : uut.AR_BUF.g0_1_0_0_0
T_8_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_2/in_0

End 

Net : uut.AR_BUF.g0_1_a10_4Z0Z_1
T_9_9_wire_logic_cluster/lc_7/out
T_9_9_sp4_h_l_3
T_8_9_lc_trk_g1_3
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

End 

Net : uut.AR_BUF.N_13_cascade_
T_8_9_wire_logic_cluster/lc_0/ltout
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : uut.PC_LD_0_0_cascade_
T_11_10_wire_logic_cluster/lc_5/ltout
T_11_10_wire_logic_cluster/lc_6/in_2

End 

Net : uut.T_2
T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_9_12_sp4_h_l_3
T_13_12_span4_horz_6
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_7/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_9_12_sp4_h_l_3
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g2_7
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

T_8_15_wire_logic_cluster/lc_7/out
T_8_13_sp4_v_t_43
T_8_9_sp4_v_t_39
T_8_10_lc_trk_g2_7
T_8_10_input_2_3
T_8_10_wire_logic_cluster/lc_3/in_2

T_8_15_wire_logic_cluster/lc_7/out
T_8_13_sp4_v_t_43
T_8_9_sp4_v_t_39
T_8_10_lc_trk_g2_7
T_8_10_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g0_7
T_7_16_input_2_1
T_7_16_wire_logic_cluster/lc_1/in_2

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_8_8_sp4_v_t_38
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_0/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_8_8_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_5/in_1

T_8_15_wire_logic_cluster/lc_7/out
T_8_13_sp4_v_t_43
T_8_9_sp4_v_t_39
T_9_9_sp4_h_l_2
T_9_9_lc_trk_g0_7
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_9_12_sp4_h_l_3
T_13_12_span4_horz_6
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_9_12_sp4_h_l_3
T_12_8_sp4_v_t_38
T_12_10_lc_trk_g2_3
T_12_10_wire_logic_cluster/lc_0/in_3

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_9_12_sp4_h_l_3
T_12_12_sp4_v_t_45
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g1_7
T_8_16_wire_logic_cluster/lc_0/in_0

End 

Net : uut.AR_BUF.g0_3Z0Z_6
T_9_10_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_42
T_9_11_sp4_v_t_47
T_10_15_sp4_h_l_4
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_38
T_10_10_sp4_v_t_43
T_11_14_sp4_h_l_6
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_42
T_9_11_sp4_v_t_47
T_6_15_sp4_h_l_3
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_0/in_3

T_9_10_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_42
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/in_0

End 

Net : uut.AR_BUF.g0_3Z0Z_2_cascade_
T_9_10_wire_logic_cluster/lc_0/ltout
T_9_10_wire_logic_cluster/lc_1/in_2

End 

Net : uut.ir_out_0
T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_10_15_sp4_v_t_47
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_10_11_sp4_v_t_40
T_10_7_sp4_v_t_40
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_10_11_sp4_v_t_40
T_7_11_sp4_h_l_5
T_7_11_lc_trk_g0_0
T_7_11_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_41
T_8_8_sp4_v_t_42
T_8_9_lc_trk_g2_2
T_8_9_wire_logic_cluster/lc_5/in_3

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_10_11_sp4_v_t_40
T_10_7_sp4_v_t_40
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_10_11_sp4_v_t_40
T_10_7_sp4_v_t_40
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_10_11_sp4_v_t_40
T_10_7_sp4_v_t_40
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_1/in_0

End 

Net : uut.D_1_0_cascade_
T_8_12_wire_logic_cluster/lc_3/ltout
T_8_12_wire_logic_cluster/lc_4/in_2

End 

Net : uut.un14_MAR_LD
T_8_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_8
T_12_8_sp4_v_t_45
T_12_11_lc_trk_g0_5
T_12_11_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_45
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g3_4
T_7_11_input_2_3
T_7_11_wire_logic_cluster/lc_3/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_8
T_12_8_sp4_v_t_45
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_8
T_8_12_sp4_v_t_45
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_4/in_3

End 

Net : uut.AR_BUF.out_1_0_iv_2Z0Z_0
T_7_10_wire_logic_cluster/lc_1/out
T_7_7_sp12_v_t_22
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_1/in_1

End 

Net : uut.program_counter_m_2_cascade_
T_7_10_wire_logic_cluster/lc_0/ltout
T_7_10_wire_logic_cluster/lc_1/in_2

End 

Net : uut.out_1_0_iv_2_1
T_7_14_wire_logic_cluster/lc_1/out
T_3_14_sp12_h_l_1
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_4/in_1

End 

Net : uut.program_counter_2
T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_39
T_9_11_sp4_h_l_2
T_11_11_lc_trk_g2_7
T_11_11_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_7/out
T_5_10_sp12_h_l_1
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_1/in_0

End 

Net : uut.seq.q_ret_RNI52E81Z0Z_0
T_7_13_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_6/in_0

End 

Net : uut.ir_out_4
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_3/in_0

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_9_14_sp4_h_l_2
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_7_3_sp12_v_t_23
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_2/in_0

T_7_13_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_2/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_37
T_8_15_lc_trk_g0_5
T_8_15_wire_logic_cluster/lc_6/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_37
T_8_15_lc_trk_g0_5
T_8_15_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_5/in_0

End 

Net : uut.acc_out_0
T_9_8_wire_logic_cluster/lc_2/out
T_9_6_sp12_v_t_23
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_6_sp12_v_t_23
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_6_sp12_v_t_23
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g1_2
T_9_8_input_2_1
T_9_8_wire_logic_cluster/lc_1/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_6_sp12_v_t_23
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_5/in_0

End 

Net : uut.b_reg_out_2
T_8_11_wire_logic_cluster/lc_1/out
T_8_9_sp4_v_t_47
T_9_13_sp4_h_l_10
T_9_13_lc_trk_g0_7
T_9_13_wire_logic_cluster/lc_7/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g0_1
T_8_11_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_0/in_1

End 

Net : uut.AR_BUF.g0_0_0Z0Z_1
T_7_9_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_6/in_3

End 

Net : uut.ir_out_3
T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_3/out
T_9_12_sp4_v_t_39
T_10_12_sp4_h_l_2
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_6
T_12_9_sp4_v_t_43
T_12_11_lc_trk_g3_6
T_12_11_input_2_3
T_12_11_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g1_3
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_6
T_12_9_sp4_v_t_43
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : uut.T_3
T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_11_9_sp4_v_t_42
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_11_9_sp4_v_t_42
T_8_9_sp4_h_l_7
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_7/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_39
T_8_12_sp4_h_l_2
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_39
T_11_8_sp4_v_t_47
T_8_8_sp4_h_l_10
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_39
T_8_12_sp4_h_l_2
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_6/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_8_10_sp4_h_l_10
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_39
T_8_16_sp4_h_l_2
T_8_16_lc_trk_g0_7
T_8_16_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_0/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_39
T_11_8_sp4_v_t_47
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_6/in_3

End 

Net : uut.ALU_main.un1_A_cry_4_c_RNIJCZ0Z255
T_9_12_wire_logic_cluster/lc_6/out
T_7_12_sp4_h_l_9
T_6_12_lc_trk_g0_1
T_6_12_wire_logic_cluster/lc_5/in_0

End 

Net : uut.ALU_main.un1_A_cry_4
T_9_12_wire_logic_cluster/lc_5/cout
T_9_12_wire_logic_cluster/lc_6/in_3

Net : uut.bus_5_cascade_
T_6_12_wire_logic_cluster/lc_6/ltout
T_6_12_wire_logic_cluster/lc_7/in_2

End 

Net : uut.alu_out_m_5_cascade_
T_6_12_wire_logic_cluster/lc_5/ltout
T_6_12_wire_logic_cluster/lc_6/in_2

End 

Net : uut.N_2_0
T_6_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_47
T_8_15_sp4_h_l_4
T_8_15_lc_trk_g0_1
T_8_15_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_5_12_sp4_h_l_6
T_8_12_sp4_v_t_46
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_6/in_3

T_6_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_47
T_7_14_lc_trk_g0_7
T_7_14_wire_logic_cluster/lc_2/in_3

T_6_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g3_7
T_6_12_wire_logic_cluster/lc_1/in_3

End 

Net : uut.out_1_0_iv_3
T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_9_13_sp4_h_l_1
T_12_13_sp4_v_t_43
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_4/in_0

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_36
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_0/in_0

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_6/in_1

End 

Net : uut.AR_BUF.g0Z0Z_5
T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_9_13_sp4_h_l_3
T_8_13_lc_trk_g0_3
T_8_13_wire_logic_cluster/lc_3/in_0

T_12_11_wire_logic_cluster/lc_1/out
T_8_11_sp12_h_l_1
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp12_v_t_22
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_0/in_0

End 

Net : uut.alu_out_m_1_3
T_11_12_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_38
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_1/in_3

End 

Net : uut.AR_BUF.g0_1_a10_3Z0Z_2
T_7_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g0_2
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

End 

Net : uut.ALU_main.un1_A_axb_5_l_ofxZ0
T_9_13_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_6/in_1

End 

Net : uut.alu_out_m_5
T_6_12_wire_logic_cluster/lc_5/out
T_5_12_sp4_h_l_2
T_9_12_sp4_h_l_2
T_12_12_sp4_v_t_39
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_3/in_0

T_6_12_wire_logic_cluster/lc_5/out
T_5_12_sp4_h_l_2
T_8_12_sp4_v_t_39
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_1/in_1

End 

Net : uut.bus_5
T_6_12_wire_logic_cluster/lc_6/out
T_7_11_sp4_v_t_45
T_8_15_sp4_h_l_2
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_4/in_0

End 

Net : uut.ALU_main.un1_A_axb_6_l_ofxZ0
T_9_13_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_7/in_1

End 

Net : uut.mar_out_2
T_12_13_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g3_6
T_11_12_wire_logic_cluster/lc_0/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_36
T_11_11_lc_trk_g2_4
T_11_11_input_2_2
T_11_11_wire_logic_cluster/lc_2/in_2

T_12_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_36
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_36
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_3/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g3_6
T_11_12_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_36
T_11_11_lc_trk_g2_4
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_6/in_3

End 

Net : uut.program_counter_1
T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_0
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_40
T_9_9_sp4_h_l_5
T_12_9_sp4_v_t_40
T_11_11_lc_trk_g0_5
T_11_11_input_2_7
T_11_11_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_0
T_11_10_sp4_h_l_0
T_11_10_lc_trk_g0_5
T_11_10_input_2_1
T_11_10_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

End 

Net : uut.mar_out_3
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_37
T_11_12_lc_trk_g0_0
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_12_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g2_0
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

T_12_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_7/in_0

T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_37
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_37
T_11_11_lc_trk_g2_5
T_11_11_input_2_5
T_11_11_wire_logic_cluster/lc_5/in_2

T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_37
T_11_11_lc_trk_g2_5
T_11_11_input_2_3
T_11_11_wire_logic_cluster/lc_3/in_2

T_12_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g2_0
T_11_14_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_37
T_11_12_lc_trk_g0_0
T_11_12_input_2_4
T_11_12_wire_logic_cluster/lc_4/in_2

T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_37
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : uut.out_1_0_ivdup_2
T_7_10_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_45
T_9_13_sp4_h_l_8
T_12_13_sp4_v_t_45
T_11_16_lc_trk_g3_5
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_45
T_9_13_sp4_h_l_8
T_13_13_span4_horz_4
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_6/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_6_10_sp12_h_l_0
T_12_10_lc_trk_g1_7
T_12_10_wire_logic_cluster/lc_3/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_1/in_0

End 

Net : uut.program_counter_m_2
T_7_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g0_0
T_7_10_input_2_6
T_7_10_wire_logic_cluster/lc_6/in_2

End 

Net : uut.alu_out_m_0_0
T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_1/in_1

End 

Net : uut.mar_out_0
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_1/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_47
T_11_12_lc_trk_g0_1
T_11_12_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_7/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_47
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_47
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_47
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_3/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_47
T_11_12_lc_trk_g0_1
T_11_12_wire_logic_cluster/lc_4/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_47
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_3/in_3

End 

Net : uut.N_14_0
T_11_12_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_37
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_7/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_12_9_sp4_v_t_41
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_2/in_0

End 

Net : uut.N_44_0_cascade_
T_11_12_wire_logic_cluster/lc_1/ltout
T_11_12_wire_logic_cluster/lc_2/in_2

End 

Net : uut.program_counter_3
T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

T_11_12_wire_logic_cluster/lc_3/out
T_11_9_sp4_v_t_46
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_3/in_3

End 

Net : uut.AR_BUF.g0_1_0
T_12_12_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_1/in_1

End 

Net : uut.ALU_main.un1_A_axbZ0Z_7
T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_0/in_1

End 

Net : uut.out_1_iv_2_1_cascade_
T_12_13_wire_logic_cluster/lc_1/ltout
T_12_13_wire_logic_cluster/lc_2/in_2

End 

Net : uut.ALU_main.N_44_1
T_11_9_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_46
T_11_12_lc_trk_g0_3
T_11_12_input_2_5
T_11_12_wire_logic_cluster/lc_5/in_2

End 

Net : uut.m10_cascade_
T_11_14_wire_logic_cluster/lc_6/ltout
T_11_14_wire_logic_cluster/lc_7/in_2

End 

Net : uut.ALU_main.un1_A_cry_3_c_RNIF4UZ0Z45
T_9_12_wire_logic_cluster/lc_5/out
T_7_12_sp4_h_l_7
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_3/in_0

End 

Net : uut.data_1_2_ivdup
T_7_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_41
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_6/in_1

T_7_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_41
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_0/in_1

End 

Net : uut.alu_out_m_4_cascade_
T_7_12_wire_logic_cluster/lc_3/ltout
T_7_12_wire_logic_cluster/lc_4/in_2

End 

Net : uut.out_1_iv_3
T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : uut.alu_out_m_3
T_11_12_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_4/in_1

End 

Net : uut.alu_out_m_4
T_7_12_wire_logic_cluster/lc_3/out
T_8_12_sp4_h_l_6
T_11_12_sp4_v_t_46
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_38
T_6_14_lc_trk_g2_6
T_6_14_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g0_3
T_7_13_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_1/in_3

End 

Net : uut.T_0
T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_10_sp12_v_t_23
T_0_10_span12_horz_0
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_9_12_sp4_v_t_42
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_4/in_3

End 

Net : uut.alu_out_m_1
T_11_9_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_47
T_11_11_sp4_v_t_43
T_8_15_sp4_h_l_11
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_6_9_sp12_v_t_22
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_5/in_0

T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_6_9_lc_trk_g1_1
T_6_9_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_1/out
T_11_6_sp12_v_t_22
T_11_15_lc_trk_g3_6
T_11_15_wire_logic_cluster/lc_1/in_0

T_11_9_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_47
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_1/in_0

End 

Net : uut.MAR_LD_0
T_12_10_wire_logic_cluster/lc_7/out
T_12_5_sp12_v_t_22
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_5/in_3

T_12_10_wire_logic_cluster/lc_7/out
T_12_5_sp12_v_t_22
T_12_13_lc_trk_g3_1
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : uut.seq.counter.MAR_LD_0_0
T_11_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_7/in_0

End 

Net : uut.mar.MAR_LD_0_1
T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_12_16_sp4_v_t_38
T_12_12_sp4_v_t_46
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_12_16_sp4_v_t_38
T_12_12_sp4_v_t_46
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_13_wire_logic_cluster/lc_5/out
T_13_13_span4_horz_10
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_1/cen

End 

Net : uut.seq.counter.un2_MAR_LD
T_8_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_7
T_11_8_sp4_v_t_36
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_0/in_1

End 

Net : uut.ALU_main.un1_A_cry_3
T_9_12_wire_logic_cluster/lc_4/cout
T_9_12_wire_logic_cluster/lc_5/in_3

Net : uut.acc_out_1
T_6_9_wire_logic_cluster/lc_0/out
T_6_9_sp4_h_l_5
T_9_9_sp4_v_t_40
T_9_12_lc_trk_g0_0
T_9_12_input_2_2
T_9_12_wire_logic_cluster/lc_2/in_2

T_6_9_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_45
T_7_11_sp4_h_l_2
T_9_11_lc_trk_g3_7
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

T_6_9_wire_logic_cluster/lc_0/out
T_3_9_sp12_h_l_0
T_8_9_lc_trk_g1_4
T_8_9_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_0/out
T_3_9_sp12_h_l_0
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_0/out
T_6_9_sp4_h_l_5
T_9_9_sp4_v_t_40
T_9_13_lc_trk_g0_5
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

End 

Net : uut.alu_out_m_7_cascade_
T_6_13_wire_logic_cluster/lc_0/ltout
T_6_13_wire_logic_cluster/lc_1/in_2

End 

Net : uut.AR_BUF.g0Z0Z_5_cascade_
T_12_11_wire_logic_cluster/lc_1/ltout
T_12_11_wire_logic_cluster/lc_2/in_2

End 

Net : uut.MAR_LD_1_cascade_
T_12_10_wire_logic_cluster/lc_6/ltout
T_12_10_wire_logic_cluster/lc_7/in_2

End 

Net : uut.b_reg_out_5
T_5_12_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_43
T_7_13_sp4_h_l_0
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_4/in_0

End 

Net : uut.AR_BUF.g0_3Z0Z_3
T_9_8_wire_logic_cluster/lc_1/out
T_9_8_sp4_h_l_7
T_12_8_sp4_v_t_37
T_9_12_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_sp4_h_l_7
T_8_8_sp4_v_t_36
T_8_12_sp4_v_t_36
T_7_15_lc_trk_g2_4
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_sp4_h_l_7
T_12_8_sp4_v_t_37
T_12_12_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_1/out
T_10_8_sp4_h_l_2
T_9_8_sp4_v_t_45
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_2/in_0

End 

Net : uut.AR_out_1
T_6_10_wire_logic_cluster/lc_5/out
T_5_10_sp4_h_l_2
T_8_6_sp4_v_t_45
T_8_9_lc_trk_g1_5
T_8_9_input_2_6
T_8_9_wire_logic_cluster/lc_6/in_2

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_input_2_2
T_6_10_wire_logic_cluster/lc_2/in_2

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_5/in_3

End 

Net : uut.acc_out_2
T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_10_9_sp4_v_t_37
T_9_12_lc_trk_g2_5
T_9_12_input_2_3
T_9_12_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_46
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_47
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_47
T_7_11_sp4_v_t_36
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_10_9_sp4_v_t_37
T_9_13_lc_trk_g1_0
T_9_13_input_2_7
T_9_13_wire_logic_cluster/lc_7/in_2

End 

Net : uut.b_reg_out_4
T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_7/in_0

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : uut.alu_out_m_0
T_9_10_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_42
T_7_8_sp4_h_l_1
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_6/in_0

End 

Net : uut.out_1_0_iv_3_cascade_
T_12_10_wire_logic_cluster/lc_2/ltout
T_12_10_wire_logic_cluster/lc_3/in_2

End 

Net : uut.AR_BUF.g0_0_a5_0Z0Z_2_cascade_
T_7_16_wire_logic_cluster/lc_1/ltout
T_7_16_wire_logic_cluster/lc_2/in_2

End 

Net : uut.ir_out_2
T_11_16_wire_logic_cluster/lc_0/out
T_8_16_sp12_h_l_0
T_7_16_lc_trk_g0_0
T_7_16_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_40
T_11_9_sp4_v_t_40
T_8_9_sp4_h_l_5
T_7_9_lc_trk_g1_5
T_7_9_input_2_4
T_7_9_wire_logic_cluster/lc_4/in_2

T_11_16_wire_logic_cluster/lc_0/out
T_8_16_sp12_h_l_0
T_7_4_sp12_v_t_23
T_7_14_lc_trk_g2_4
T_7_14_wire_logic_cluster/lc_7/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_8_16_sp12_h_l_0
T_7_4_sp12_v_t_23
T_7_14_lc_trk_g2_4
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_0/in_1

End 

Net : uut.AR_BUF.N_9
T_7_16_wire_logic_cluster/lc_2/out
T_7_6_sp12_v_t_23
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_6/in_1

End 

Net : uut.ALU_main.N_48
T_7_14_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g2_4
T_6_13_input_2_0
T_6_13_wire_logic_cluster/lc_0/in_2

End 

Net : uut.b_reg_out_3
T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_46
T_11_9_sp4_h_l_11
T_11_9_lc_trk_g0_6
T_11_9_wire_logic_cluster/lc_7/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_43
T_11_12_sp4_h_l_6
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_43
T_11_12_sp4_h_l_6
T_11_12_lc_trk_g1_3
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

End 

Net : uut.b_reg_out_6
T_5_13_wire_logic_cluster/lc_1/out
T_0_13_span12_horz_1
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_2/in_3

T_5_13_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_38
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_3/in_1

End 

Net : uut.alu_out_m_2
T_7_10_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g2_2
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : uut.ALU_main.N_47_cascade_
T_6_11_wire_logic_cluster/lc_3/ltout
T_6_11_wire_logic_cluster/lc_4/in_2

End 

Net : uut.data_1_2_iv_0
T_7_12_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_40
T_5_14_sp4_h_l_10
T_6_14_lc_trk_g2_2
T_6_14_wire_logic_cluster/lc_7/in_1

End 

Net : uut.inc
T_11_10_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_2/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_lc_trk_g1_4
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_6/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_11_lc_trk_g2_3
T_9_11_wire_logic_cluster/lc_6/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_6_10_sp4_v_t_43
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_9_10_sp4_h_l_6
T_8_10_sp4_v_t_43
T_8_14_sp4_v_t_43
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_1/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_9_10_sp4_h_l_6
T_8_10_sp4_v_t_43
T_8_14_sp4_v_t_43
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_1/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_9_10_sp4_h_l_6
T_8_10_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_5/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_9_10_sp4_h_l_6
T_8_10_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_5/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_9_10_sp4_h_l_6
T_8_10_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_5/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_7/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_6/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_0/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_44
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_44
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_4/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_7/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_sp4_v_t_43
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_11_2_sp12_v_t_23
T_11_14_sp12_v_t_23
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_0/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_5/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_6_10_sp4_v_t_43
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_6_10_sp4_v_t_43
T_6_14_lc_trk_g1_6
T_6_14_wire_logic_cluster/lc_4/in_3

End 

Net : uut.pc.program_counter_RNO_1Z0Z_2
T_11_11_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_7/in_1

End 

Net : uut.AR_BUF.g0_3Z0Z_6_cascade_
T_9_10_wire_logic_cluster/lc_1/ltout
T_9_10_wire_logic_cluster/lc_2/in_2

End 

Net : uut.pc.g1
T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_3/in_1

End 

Net : uut.pc.N_77_0
T_8_10_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_6/in_1

End 

Net : uut.acc_out_3
T_11_13_wire_logic_cluster/lc_0/out
T_11_13_sp4_h_l_5
T_10_9_sp4_v_t_47
T_9_12_lc_trk_g3_7
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

T_11_13_wire_logic_cluster/lc_0/out
T_11_1_sp12_v_t_23
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_7/in_0

T_11_13_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_11_13_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_1/in_0

T_11_13_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_0/out
T_11_13_sp4_h_l_5
T_7_13_sp4_h_l_8
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_0/out
T_11_13_sp4_h_l_5
T_10_9_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

End 

Net : uut.D_1_0
T_8_12_wire_logic_cluster/lc_3/out
T_8_11_sp12_v_t_22
T_8_16_lc_trk_g3_6
T_8_16_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_42
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : uut.seq.counter.ACC_LD_0_0
T_8_16_wire_logic_cluster/lc_2/out
T_8_16_sp4_h_l_9
T_7_12_sp4_v_t_39
T_6_13_lc_trk_g2_7
T_6_13_input_2_7
T_6_13_wire_logic_cluster/lc_7/in_2

End 

Net : uut.ACC_LD_0_i
T_6_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_3
T_10_13_sp4_h_l_3
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_2
T_7_9_lc_trk_g2_2
T_7_9_wire_logic_cluster/lc_0/cen

T_6_13_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_43
T_7_11_sp4_h_l_6
T_10_7_sp4_v_t_43
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_6_13_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_43
T_6_7_sp4_v_t_39
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_3
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_3
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_3
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_3
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_3
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

End 

Net : uut.acc_out_7
T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_47
T_7_14_lc_trk_g2_7
T_7_14_wire_logic_cluster/lc_4/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_47
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_2/in_0

End 

Net : uut.b_reg_out_7
T_6_13_wire_logic_cluster/lc_1/out
T_2_13_sp12_h_l_1
T_9_13_lc_trk_g0_1
T_9_13_wire_logic_cluster/lc_6/in_1

T_6_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_4/in_0

End 

Net : uut.acc_out_m_5
T_6_11_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_9
T_9_11_sp4_v_t_39
T_8_13_lc_trk_g0_2
T_8_13_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_2/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_1/in_0

End 

Net : uut.acc_out_4
T_11_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_11
T_9_12_lc_trk_g2_3
T_9_12_input_2_5
T_9_12_wire_logic_cluster/lc_5/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_5
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_5
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_5
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_6/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_5
T_7_12_lc_trk_g0_5
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

End 

Net : uut.AR_BUF.out_1_0_iv_2_1Z0Z_1
T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_1/in_0

End 

Net : uut.acc_out_m_6
T_7_14_wire_logic_cluster/lc_6/out
T_7_8_sp12_v_t_23
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_6/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_7_13_sp4_v_t_44
T_8_13_sp4_h_l_9
T_12_13_sp4_h_l_9
T_11_13_lc_trk_g0_1
T_11_13_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_7_13_sp4_v_t_44
T_4_13_sp4_h_l_9
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_4/in_0

End 

Net : uut.acc_out_5
T_11_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_38
T_8_12_sp4_h_l_3
T_9_12_lc_trk_g3_3
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_38
T_8_12_sp4_h_l_3
T_7_8_sp4_v_t_38
T_6_11_lc_trk_g2_6
T_6_11_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_38
T_8_12_sp4_h_l_3
T_4_12_sp4_h_l_11
T_6_12_lc_trk_g3_6
T_6_12_wire_logic_cluster/lc_4/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_7_13_sp4_h_l_2
T_9_13_lc_trk_g2_7
T_9_13_input_2_3
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : uut.AR_out_2
T_12_10_wire_logic_cluster/lc_3/out
T_12_9_sp12_v_t_22
T_0_9_span12_horz_1
T_7_9_lc_trk_g0_6
T_7_9_input_2_2
T_7_9_wire_logic_cluster/lc_2/in_2

T_12_10_wire_logic_cluster/lc_3/out
T_6_10_sp12_h_l_1
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_1/in_1

T_12_10_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_3/in_3

End 

Net : uut.acc_out_6
T_11_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_10
T_9_9_sp4_v_t_38
T_9_12_lc_trk_g1_6
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

T_11_13_wire_logic_cluster/lc_1/out
T_7_13_sp12_h_l_1
T_6_1_sp12_v_t_22
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_42
T_8_14_sp4_h_l_0
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_7_13_sp12_h_l_1
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_2/in_1

End 

Net : uut.ALU_main.ALU_Out_0Z0Z_1_cascade_
T_11_9_wire_logic_cluster/lc_0/ltout
T_11_9_wire_logic_cluster/lc_1/in_2

End 

Net : uut.ir_out_m_d_3
T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp12_v_t_22
T_12_11_sp4_v_t_44
T_9_15_sp4_h_l_2
T_8_11_sp4_v_t_39
T_8_13_lc_trk_g2_2
T_8_13_wire_logic_cluster/lc_3/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp12_v_t_22
T_12_11_sp4_v_t_44
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_0/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp12_v_t_22
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp12_v_t_22
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_1/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_2/in_3

End 

Net : uut.ALU_main.N_46_cascade_
T_6_12_wire_logic_cluster/lc_4/ltout
T_6_12_wire_logic_cluster/lc_5/in_2

End 

Net : uut.g1_0
T_12_13_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g1_7
T_12_12_wire_logic_cluster/lc_4/in_0

End 

Net : uut.AR_BUF.out_1_1_ivZ0Z_0_cascade_
T_6_10_wire_logic_cluster/lc_3/ltout
T_6_10_wire_logic_cluster/lc_4/in_2

End 

Net : uut.out_1_1_iv_2_cascade_
T_6_10_wire_logic_cluster/lc_4/ltout
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : uut.MAR_LD_1
T_12_10_wire_logic_cluster/lc_6/out
T_10_10_sp4_h_l_9
T_6_10_sp4_h_l_9
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_3/in_1

End 

Net : uut.AR_BUF.g0_3Z0Z_0
T_9_9_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_1/in_1

End 

Net : uut.seq.counter.un4_ACC_LD_cascade_
T_8_16_wire_logic_cluster/lc_1/ltout
T_8_16_wire_logic_cluster/lc_2/in_2

End 

Net : uut.AR_BUF.g0_3_a10_1Z0Z_1
T_8_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_2/in_0

End 

Net : uut.B_LD_0_i
T_11_14_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_40
T_12_15_sp4_h_l_11
T_8_15_sp4_h_l_7
T_7_11_sp4_v_t_42
T_8_11_sp4_h_l_7
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_3/cen

T_11_14_wire_logic_cluster/lc_0/out
T_10_14_sp4_h_l_8
T_6_14_sp4_h_l_4
T_5_14_sp4_v_t_47
T_5_10_sp4_v_t_43
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_0/cen

T_11_14_wire_logic_cluster/lc_0/out
T_10_14_sp4_h_l_8
T_6_14_sp4_h_l_4
T_5_14_sp4_v_t_47
T_5_10_sp4_v_t_47
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_11_14_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_40
T_12_15_sp4_h_l_11
T_8_15_sp4_h_l_7
T_7_11_sp4_v_t_42
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_0/cen

T_11_14_wire_logic_cluster/lc_0/out
T_11_12_sp4_v_t_45
T_8_16_sp4_h_l_1
T_7_12_sp4_v_t_43
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

T_11_14_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_40
T_8_11_sp4_h_l_11
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_2/cen

T_11_14_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_40
T_12_15_sp4_h_l_11
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_0/cen

T_11_14_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_40
T_12_15_sp4_h_l_11
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_0/cen

End 

Net : uut.ir_out_m_c_d_0_cascade_
T_9_9_wire_logic_cluster/lc_4/ltout
T_9_9_wire_logic_cluster/lc_5/in_2

End 

Net : uut.ALU_main.N_43
T_7_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_2/in_1

End 

Net : uut.ALU_main.N_44_cascade_
T_11_12_wire_logic_cluster/lc_6/ltout
T_11_12_wire_logic_cluster/lc_7/in_2

End 

Net : uut.AR_out_3
T_12_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g1_2
T_12_11_input_2_5
T_12_11_wire_logic_cluster/lc_5/in_2

T_12_11_wire_logic_cluster/lc_2/out
T_12_8_sp4_v_t_44
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_6/in_0

End 

Net : uut.ir_out_m_d_2_cascade_
T_7_14_wire_logic_cluster/lc_0/ltout
T_7_14_wire_logic_cluster/lc_1/in_2

End 

Net : uut.g1_cascade_
T_12_12_wire_logic_cluster/lc_5/ltout
T_12_12_wire_logic_cluster/lc_6/in_2

End 

Net : uut.AR_BUF.g0_3_a10_0Z0Z_2_cascade_
T_9_9_wire_logic_cluster/lc_1/ltout
T_9_9_wire_logic_cluster/lc_2/in_2

End 

Net : uut.ALU_main.N_45_cascade_
T_7_12_wire_logic_cluster/lc_2/ltout
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : uut.q_RNIDGA71
T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_8_12_sp4_h_l_0
T_11_12_sp4_v_t_37
T_11_13_lc_trk_g2_5
T_11_13_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_8_12_sp4_h_l_0
T_7_12_sp4_v_t_37
T_7_13_lc_trk_g3_5
T_7_13_input_2_2
T_7_13_wire_logic_cluster/lc_2/in_2

End 

Net : uut.AR_BUF.g0_3Z0Z_3_cascade_
T_9_8_wire_logic_cluster/lc_1/ltout
T_9_8_wire_logic_cluster/lc_2/in_2

End 

Net : uut.mem.m20
T_11_11_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_44
T_8_12_sp4_h_l_9
T_4_12_sp4_h_l_5
T_6_12_lc_trk_g2_0
T_6_12_wire_logic_cluster/lc_6/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_11_9_sp12_v_t_23
T_11_9_sp4_v_t_45
T_8_13_sp4_h_l_8
T_8_13_lc_trk_g0_5
T_8_13_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_44
T_8_12_sp4_h_l_9
T_4_12_sp4_h_l_5
T_5_12_lc_trk_g2_5
T_5_12_input_2_1
T_5_12_wire_logic_cluster/lc_1/in_2

T_11_11_wire_logic_cluster/lc_2/out
T_11_9_sp12_v_t_23
T_11_13_lc_trk_g3_0
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

End 

Net : uut.acc_out_m_7_cascade_
T_6_14_wire_logic_cluster/lc_2/ltout
T_6_14_wire_logic_cluster/lc_3/in_2

End 

Net : uut.AR_out_0
T_9_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : uut.acc_out_m_7
T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_8_13_sp4_h_l_5
T_12_13_sp4_h_l_5
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_2/in_1

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_8_13_sp4_h_l_5
T_7_13_lc_trk_g0_5
T_7_13_input_2_5
T_7_13_wire_logic_cluster/lc_5/in_2

T_6_14_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_1/in_0

End 

Net : uut.AR_BUF.g0_0Z0Z_0
T_8_13_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_44
T_10_11_sp4_h_l_2
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_44
T_10_11_sp4_h_l_2
T_9_11_lc_trk_g1_2
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

T_8_13_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_41
T_10_14_sp4_h_l_10
T_12_14_lc_trk_g3_7
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_0
T_11_13_lc_trk_g3_5
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g0_0
T_8_13_wire_logic_cluster/lc_3/in_1

End 

Net : uut.ir_out_m_d_1
T_7_11_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_4/in_3

End 

Net : uut.mem.i2_mux_0
T_11_14_wire_logic_cluster/lc_3/out
T_5_14_sp12_h_l_1
T_6_14_lc_trk_g1_5
T_6_14_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_11_13_sp4_v_t_38
T_8_13_sp4_h_l_3
T_4_13_sp4_h_l_3
T_6_13_lc_trk_g2_6
T_6_13_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_11_13_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_5/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_11_5_sp12_v_t_22
T_11_13_lc_trk_g3_1
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

End 

Net : uut.mem.i2_mux
T_11_11_wire_logic_cluster/lc_5/out
T_9_11_sp4_h_l_7
T_8_11_sp4_v_t_42
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_6/in_3

T_11_11_wire_logic_cluster/lc_5/out
T_9_11_sp4_h_l_7
T_8_11_sp4_v_t_42
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_5/out
T_9_11_sp4_h_l_7
T_8_11_sp4_v_t_42
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_5/out
T_9_11_sp4_h_l_7
T_8_11_sp4_v_t_42
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_1/in_0

T_11_11_wire_logic_cluster/lc_5/out
T_9_11_sp4_h_l_7
T_12_11_sp4_v_t_42
T_11_13_lc_trk_g1_7
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

End 

Net : uut.AR_BUF.out_1_1_iv_3_1Z0Z_0_cascade_
T_6_10_wire_logic_cluster/lc_2/ltout
T_6_10_wire_logic_cluster/lc_3/in_2

End 

Net : uut.AR_LD
T_12_10_wire_logic_cluster/lc_0/out
T_12_10_sp4_h_l_5
T_8_10_sp4_h_l_8
T_4_10_sp4_h_l_4
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_5/in_1

T_12_10_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_40
T_13_11_span4_horz_11
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_10_wire_logic_cluster/lc_0/out
T_9_10_sp12_h_l_0
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_sp4_r_v_b_33
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_3/in_0

End 

Net : uut.mem.N_29_mux
T_11_11_wire_logic_cluster/lc_3/out
T_5_11_sp12_h_l_1
T_7_11_lc_trk_g0_6
T_7_11_input_2_6
T_7_11_wire_logic_cluster/lc_6/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_5_11_sp12_h_l_1
T_9_11_sp4_h_l_4
T_8_11_sp4_v_t_47
T_7_13_lc_trk_g2_2
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_7_11_sp4_h_l_11
T_6_11_sp4_v_t_40
T_5_13_lc_trk_g0_5
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_11_10_sp4_v_t_38
T_11_13_lc_trk_g1_6
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

End 

Net : uut.AR_BUF.out_1_ivZ0Z_0_cascade_
T_12_13_wire_logic_cluster/lc_0/ltout
T_12_13_wire_logic_cluster/lc_1/in_2

End 

Net : uut.N_16_0
T_11_12_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g3_4
T_12_11_input_2_1
T_12_11_wire_logic_cluster/lc_1/in_2

End 

Net : uut.m10
T_11_14_wire_logic_cluster/lc_6/out
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_36
T_7_10_sp4_h_l_7
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_4/in_1

End 

Net : uut.q_RNIDGA71_cascade_
T_7_12_wire_logic_cluster/lc_0/ltout
T_7_12_wire_logic_cluster/lc_1/in_2

End 

Net : uut.m13
T_11_11_wire_logic_cluster/lc_0/out
T_8_11_sp12_h_l_0
T_7_0_span12_vert_20
T_7_9_lc_trk_g3_4
T_7_9_input_2_1
T_7_9_wire_logic_cluster/lc_1/in_2

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_7_11_sp4_h_l_8
T_8_11_lc_trk_g3_0
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

End 

Net : uut.m15_cascade_
T_12_13_wire_logic_cluster/lc_3/ltout
T_12_13_wire_logic_cluster/lc_4/in_2

End 

Net : uut.ir_out_m_c_d_3_cascade_
T_8_13_wire_logic_cluster/lc_2/ltout
T_8_13_wire_logic_cluster/lc_3/in_2

End 

Net : uut.seq.counter.T_1Z0Z_4
T_11_9_wire_logic_cluster/lc_6/out
T_11_3_sp12_v_t_23
T_0_15_span12_horz_3
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_7/in_3

T_11_9_wire_logic_cluster/lc_6/out
T_9_9_sp4_h_l_9
T_12_9_sp4_v_t_39
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : LED4_c
T_12_13_wire_logic_cluster/lc_2/out
T_12_13_sp4_r_v_b_21
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_2/in_0

T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_13_11_span12_horz_0
T_13_11_lc_trk_g0_0
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED1_c
T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_7/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_sp4_h_l_3
T_10_8_sp4_v_t_45
T_11_12_sp4_h_l_8
T_13_12_lc_trk_g1_0
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED5_c
T_6_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g2_7
T_6_14_input_2_7
T_6_14_wire_logic_cluster/lc_7/in_2

T_6_14_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_46
T_7_13_sp4_h_l_4
T_10_9_sp4_v_t_41
T_11_9_sp4_h_l_4
T_13_9_lc_trk_g1_4
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED3_c
T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

T_11_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_0
T_13_10_span4_vert_t_14
T_13_11_lc_trk_g1_6
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : G_138_cascade_
T_5_9_wire_logic_cluster/lc_1/ltout
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : uut.N_1_0
T_6_14_wire_logic_cluster/lc_4/out
T_6_10_sp4_v_t_45
T_6_12_lc_trk_g3_0
T_6_12_wire_logic_cluster/lc_2/in_3

End 

Net : uut.N_4_0
T_7_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_2/in_1

End 

Net : G_138
T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g2_1
T_5_9_wire_logic_cluster/lc_1/in_0

End 

Net : uut.data_1_2_ivdup_cascade_
T_7_12_wire_logic_cluster/lc_4/ltout
T_7_12_wire_logic_cluster/lc_5/in_2

End 

Net : uut.bus_7_cascade_
T_6_14_wire_logic_cluster/lc_3/ltout
T_6_14_wire_logic_cluster/lc_4/in_2

End 

Net : uut.seq.un1_HLT_1_reti_cascade_
T_6_12_wire_logic_cluster/lc_1/ltout
T_6_12_wire_logic_cluster/lc_2/in_2

End 

Net : uut.buf_clk_1_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_16_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_3/clk

End 

Net : uut.buf_clk_1
T_5_9_wire_logic_cluster/lc_2/out
T_0_9_span12_horz_3
T_0_9_lc_trk_g0_3
T_0_9_wire_gbuf/in

End 

Net : uut.un1_HLT_0
T_6_12_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_41
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_2/in_0

End 

