@article{Karypis:1998:FHQ:305219.305248,
 author = {Karypis, George and Kumar, Vipin},
 title = {A Fast and High Quality Multilevel Scheme for Partitioning Irregular Graphs},
 journal = {SIAM J. Sci. Comput.},
 issue_date = {Aug. 1998},
 volume = {20},
 number = {1},
 month = dec,
 year = {1998},
 issn = {1064-8275},
 pages = {359--392},
 numpages = {34},
 url = {http://dx.doi.org/10.1137/S1064827595287997},
 doi = {10.1137/S1064827595287997},
 acmid = {305248},
 publisher = {Society for Industrial and Applied Mathematics},
 address = {Philadelphia, PA, USA},
 keywords = {fill-reducing orderings, finite element computations, graph partitioning, parallel computations},
}

@inproceedings{Gonzalez:2012:PDG:2387880.2387883,
 author = {Gonzalez, Joseph E. and Low, Yucheng and Gu, Haijie and Bickson, Danny and Guestrin, Carlos},
 title = {PowerGraph: Distributed Graph-parallel Computation on Natural Graphs},
 booktitle = {Proceedings of the 10th USENIX Conference on Operating Systems Design and Implementation},
 series = {OSDI'12},
 year = {2012},
 isbn = {978-1-931971-96-6},
 location = {Hollywood, CA, USA},
 pages = {17--30},
 numpages = {14},
 url = {http://dl.acm.org/citation.cfm?id=2387880.2387883},
 acmid = {2387883},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
}

@inproceedings{Chilimbi:2014:PAB:2685048.2685094,
 author = {Chilimbi, Trishul and Suzue, Yutaka and Apacible, Johnson and Kalyanaraman, Karthik},
 title = {Project Adam: Building an Efficient and Scalable Deep Learning Training System},
 booktitle = {Proceedings of the 11th USENIX Conference on Operating Systems Design and Implementation},
 series = {OSDI'14},
 year = {2014},
 isbn = {978-1-931971-16-4},
 location = {Broomfield, CO},
 pages = {571--582},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2685048.2685094},
 acmid = {2685094},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
}

@inproceedings{Kogge:1994:ENA:1260980.1261010,
 author = {Kogge, Peter M.},
 title = {EXECUBE-A New Architecture for Scaleable MPPs},
 booktitle = {Proceedings of the 1994 International Conference on Parallel Processing - Volume 01},
 series = {ICPP '94},
 year = {1994},
 isbn = {0-8493-2493-9},
 pages = {77--84},
 numpages = {8},
 url = {http://dx.doi.org/10.1109/ICPP.1994.108},
 doi = {10.1109/ICPP.1994.108},
 acmid = {1261010},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{Alverson:1990:TCS:77726.255132,
 author = {Alverson, Robert and Callahan, David and Cummings, Daniel and Koblenz, Brian and Porterfield, Allan and Smith, Burton},
 title = {The Tera Computer System},
 booktitle = {Proceedings of the 4th International Conference on Supercomputing},
 series = {ICS '90},
 year = {1990},
 isbn = {0-89791-369-8},
 location = {Amsterdam, The Netherlands},
 pages = {1--6},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/77726.255132},
 doi = {10.1145/77726.255132},
 acmid = {255132},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{Gokhale:1995:PMT:618996.620191,
 author = {Gokhale, Maya and Holmes, Bill and Iobst, Ken},
 title = {Processing in Memory: The Terasys Massively Parallel PIM Array},
 journal = {Computer},
 issue_date = {April 1995},
 volume = {28},
 number = {4},
 month = apr,
 year = {1995},
 issn = {0018-9162},
 pages = {23--31},
 numpages = {9},
 url = {http://dx.doi.org/10.1109/2.375174},
 doi = {10.1109/2.375174},
 acmid = {620191},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}

@inproceedings{Hall:1999:MIA:331532.331589,
 author = {Hall, Mary and Kogge, Peter and Koller, Jeff and Diniz, Pedro and Chame, Jacqueline and Draper, Jeff and LaCoss, Jeff and Granacki, John and Brockman, Jay and Srivastava, Apoorv and Athas, William and Freeh, Vincent and Shin, Jaewook and Park, Joonseok},
 title = {Mapping Irregular Applications to DIVA, a PIM-based Data-intensive Architecture},
 booktitle = {Proceedings of the 1999 ACM/IEEE Conference on Supercomputing},
 series = {SC '99},
 year = {1999},
 isbn = {1-58113-091-0},
 location = {Portland, Oregon, USA},
 articleno = {57},
 url = {http://doi.acm.org/10.1145/331532.331589},
 doi = {10.1145/331532.331589},
 acmid = {331589},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{Patterson:1997:CIR:623274.624083,
 author = {Patterson, David and Anderson, Thomas and Cardwell, Neal and Fromm, Richard and Keeton, Kimberly and Kozyrakis, Christoforos and Thomas, Randi and Yelick, Katherine},
 title = {A Case for Intelligent RAM},
 journal = {IEEE Micro},
 issue_date = {March 1997},
 volume = {17},
 number = {2},
 month = mar,
 year = {1997},
 issn = {0272-1732},
 pages = {34--44},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/40.592312},
 doi = {10.1109/40.592312},
 acmid = {624083},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {Microprocessors, DRAMs, "intelligent" RAM, memory, memory performance},
}

@INPROCEEDINGS{585348,
author={D. Patterson and T. Anderson and N. Cardwell and R. Fromm and K. Keeton and C. Kozyrakis and R. Thomas and K. Yelick},
booktitle={1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers},
title={Intelligent RAM (IRAM): chips that remember and compute},
year={1997},
pages={224-225},
keywords={integrated circuit yield;integrated memory circuits;memory architecture;microprocessor chips;random-access storage;IRAM;adjustable memory width;board space;chip yield;high-speed interface;intelligent RAM;memory bandwidth;memory latency;memory retention rates;merged chip;metal layers;system power;Bandwidth;Computer science;Delay;Electronics industry;Logic;Microprocessors;Random access memory;Read-write memory;Switches;Vector processors},
doi={10.1109/ISSCC.1997.585348},
ISSN={0193-6530},
month={Feb},}

@INPROCEEDINGS{808425,
author={Yi Kang and Wei Huang and Seung-Moon Yoo and D. Keen and Zhenzhou Ge and V. Lam and P. Pattnaik and J. Torrellas},
booktitle={Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)},
title={FlexRAM: toward an advanced intelligent memory system},
year={1999},
pages={192-201},
keywords={DRAM chips;circuit simulation;general purpose computers;logic design;FlexRAM;PIM chip;PIM-based memory system;advanced intelligent memory system;floorplan;general-purpose computers;memory-intensive applications;merged logic DRAM;processors-in-memory;simulation;workstation;Intelligent systems},
doi={10.1109/ICCD.1999.808425},
ISSN={1063-6404},
month={},}

@ARTICLE{748803,
author={D. G. Elliott and M. Stumm and W. M. Snelgrove and C. Cojocaru and R. Mckenzie},
journal={IEEE Design Test of Computers},
title={Computational RAM: implementing processors in memory},
year={1999},
volume={16},
number={1},
pages={32-41},
keywords={DRAM chips;memory architecture;parallel processing;DRAM;SIMD;computational RAM;internal memory bandwidth;logic;memory columns;processor-in-memory architecture;processors;single-instruction multiple-data;Bandwidth;Circuits;Computer architecture;Decoding;Displays;Logic design;Logic testing;Random access memory;Read-write memory;Very large scale integration},
doi={10.1109/54.748803},
ISSN={0740-7475},
month={Jan},}

@book{Papanikolaou:2010:TDS:1965079,
 author = {Papanikolaou, Antonis and Soudris, Dimitrios and Radojcic, Riko},
 title = {Three Dimensional System Integration: IC Stacking Process and Design},
 year = {2010},
 isbn = {9781441909619},
 edition = {1st},
 publisher = {Springer Publishing Company, Incorporated},
}

@INPROCEEDINGS{6176900,
author={Y. Liu and W. Luk and D. Friedman},
booktitle={2012 IEEE International Solid-State Circuits Conference},
title={A compact low-power 3D I/O in 45nm CMOS},
year={2012},
pages={142-144},
keywords={CMOS integrated circuits;equalisers;integrated circuit interconnections;low-power electronics;microassembling;three-dimensional integrated circuits;3D I/O;3D integration technology;3D interconnect;3D silicon integration technology;TSV interconnections;compact low-power CMOS;complex equalization scheme;data bandwidth;dense local chip-to-chip interconnect;die-to die bonding;gated-diode sense-amplifier-based Rx;local chips;low-power 3D cross-chip I/O;low-swing Tx;low-swing schemes;power efficiency;power hungry equalization scheme;power reduction;signal integrity;three-dimensional silicon integration technology;through-silicon-via interconnections;traditional inter-chip channels;ultra-high bandwidth;Bidirectional control;Capacitance;Clocks;Logic gates;Three dimensional displays;Threshold voltage;Through-silicon vias},
doi={10.1109/ISSCC.2012.6176900},
ISSN={0193-6530},
month={Feb},}

@INPROCEEDINGS{6131504,
  author={M. G. Farooq and T. L. Graves-Abe and W. F. Landers and C. Kothandaraman and B. A. Himmel and P. S. Andry and C. K. Tsang and E. Sprogis and R. P. Volant and K. S. Petrarca and K. R. Winstel and J. M. Safran and T. D. Sullivan and F. Chen and M. J. Shapiro and R. Hannon and R. Liptak and D. Berger and S. S. Iyer},
  booktitle={2011 International Electron Devices Meeting},
  title={3D copper TSV integration, testing and reliability},
  year={2011},
  pages={7.1.1-7.1.4},
  keywords={DRAM chips;copper;high-k dielectric thin films;integrated circuit reliability;integrated circuit testing;thermal stresses;three-dimensional integrated circuits;3D copper TSV integration;BEOL structures;Cu;embedded DRAM;functional 3D modules;high-K-metal gate;node-agnostic Cu TSV;reliability;thermal cycling;thermal stress;Copper;Face;Random access memory;Three dimensional displays;Through-silicon vias;Wiring},
  doi={10.1109/IEDM.2011.6131504},
  ISSN={0163-1918},
  month={Dec},}

@online{Micron,
  author={Micron},
  title={{Hybrid Memory Cube} - A Revolution in Memory},
  year=2014,
  url={http://www.micron.com/products/hybrid-memory-cude},
}

@online{HMC-1.0,
	author={Hybrid Memory Cube Consortium},
	title={Hybrid Memory Cube Specification 1.0},
	year=2013,
	url={http://www.hybridmemorycube.org/files/HMC_Specification%201_0.pdf},
}

@online{HMC-2.1,
	author={Hybrid Memory Cube Consortium},
	title={Hybrid Memory Cube Specification 2.1},
	year=2014,
	url={http://hybridmemorycube.org/files/SiteDownloads/HMC-30G-VSR_HMCC_Specification_Rev2.1_20151105.pdf},
}

@online{HBM,
	author={JEDEC Standard},
	title={{High Bandwidth Memory (HBM) DRAM} - JESD235A },
	year=2013,
	url={https://www.jedec.org/system/files/docs/JESD235A.pdf},
}

@online{AMD,
  author={AMD},
  title={{High Bandwidth Memory} - Reinventing Memory Technology},
  year=2015,
  url={http://www.amd.com/en-us/innovations/software-technologies/hbm},
}

@INPROCEEDINGS{6757501,
	author={D. U. Lee and K. W. Kim and K. W. Kim and H. Kim and J. Y. Kim and Y. J. Park and J. H. Kim and D. S. Kim and H. B. Park and J. W. Shin and J. H. Cho and K. H. Kwon and M. J. Kim and J. Lee and K. W. Park and B. Chung and S. Hong},
	booktitle={2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)},
	title={25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV},
	year={2014},
	pages={432-433},
	keywords={DRAM chips;fine-pitch technology;logic design;logic testing;three-dimensional integrated circuits;DRAM;TSV;chip-to-chip connection failure;fine-pitch wide I/O;high-bandwidth memory;host chip;interposer;logic interface chip;logic-interface chip;memory controller;microbump I/O test methods;size 29 nm;voltage 1.2 V;Assembly;Clocks;Decoding;Random access memory;Registers;Testing;Through-silicon vias},
	doi={10.1109/ISSCC.2014.6757501},
	ISSN={0193-6530},
	month={Feb},
}

@INPROCEEDINGS{6242474,
author={J. Jeddeloh and B. Keeth},
booktitle={2012 Symposium on VLSI Technology (VLSIT)},
title={Hybrid memory cube new DRAM architecture increases density and performance},
year={2012},
pages={87-88},
keywords={CMOS memory circuits;DRAM chips;integrated circuit packaging;logic design;three-dimensional integrated circuits;3D packaging;TSV;advanced CMOS performance;hybrid memory cube;memory system bandwidth;three dimensional DRAM architecture;through silicon via;Bandwidth;Multicore processing;Random access memory;Through-silicon vias;Timing;Transistors},
doi={10.1109/VLSIT.2012.6242474},
ISSN={0743-1562},
month={June},}

@online{ARM-Cortex-A5,
	author={ARM limited},
	title={{Cortex-A5}: The Cortex-A5 processor is the smallest, lowest power Armv7 application processor.},
	year=2013,
	url={https://developer.arm.com/products/processors/cortex-a/cortex-a5},
}

@online{ARM-Cortex-A7,
	author={ARM limited},
	title={{Cortex-A7}: The Arm Cortex-A7 processor is the most efficient Armv7-A processor.},
	year=2014,
	url={https://developer.arm.com/products/processors/cortex-a/cortex-a7},
}

@article{Pugsley2015FixedfunctionHS,
  title={Fixed-function hardware sorting accelerators for near data MapReduce execution},
  author={Seth H. Pugsley and Arjun Deb and Rajeev Balasubramonian and Feifei Li},
  journal={2015 33rd IEEE International Conference on Computer Design (ICCD)},
  year={2015},
  pages={439-442},
}

@inproceedings{Loh2013APT,
  title={A Processing-in-Memory Taxonomy and a Case for Studying Fixed-function PIM},
  author={Gabriel H. Loh and Nuwan Jayasena and Mark H. Oskin and Mark Nutter and David Roberts and Mitesh Meswani and Dong Ping Zhang and Mike Ignatowski},
  year={2013},
}

@INPROCEEDINGS{7551394,
author={K. Hsieh and E. Ebrahim and G. Kim and N. Chatterjee and M. O'Connor and N. Vijaykumar and O. Mutlu and S. W. Keckler},
booktitle={2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)},
title={Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems},
year={2016},
pages={204-216},
keywords={cost-benefit analysis;graphics processing units;program compilers;storage management;TOM;compiler-based technique;cost-benefit analysis;logic-layer GPU;minimize off-chip bandwidth consumption;programmer-transparent near-data processing;software-hardware cooperative mechanism;transparent offloading and mapping;Bandwidth;Graphics processing units;Mathematical model;Memory management;Message systems;Runtime;Three-dimensional displays},
doi={10.1109/ISCA.2016.27},
ISSN={1063-6897},
month={June},}

@INPROCEEDINGS{7756764,
author={A. Pattnaik and X. Tang and A. Jog and O. Kayiran and A. K. Mishra and M. T. Kandemir and O. Mutlu and C. R. Das},
booktitle={2016 International Conference on Parallel Architecture and Compilation Techniques (PACT)},
title={Scheduling techniques for GPU architectures with processing-in-memory capabilities},
year={2016},
pages={31-44},
keywords={graphics processing units;scheduling;3D-stacked DRAM;GPU applications;GPU architectures;PIM;auxiliary GPU cores;concurrent kernel management mechanism;energy efficiency;graphics processing unit;kernel dependency information;kernel execution time prediction model;key code scheduling;memory bandwidth;processing-in-memory capabilities;processor;regression-based affinity prediction model;Bandwidth;Graphics processing units;Kernel;Memory management;Predictive models;Random access memory},
doi={10.1145/2967938.2967940},
month={Sept},}

@INPROCEEDINGS{7056040,
author={A. Farmahini-Farahani and J. H. Ahn and K. Morrow and N. S. Kim},
booktitle={2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)},
title={NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules},
year={2015},
pages={283-295},
keywords={DRAM chips;energy consumption;three-dimensional integrated circuits;NDA architectures;TSV;accelerator 3D-stack;accelerator logic;data processing;data transfer;high-bandwidth 3D interconnection;leveraging commodity DRAM devices;low-energy 3D interconnection;near-DRAM acceleration architecture;near-memory processing architectures;off-chip main memory modules;performance improvement;processor memory hierarchy;standard memory modules;through-silicon vias;total system energy consumption reduction;Bandwidth;Computer architecture;Data transfer;Microarchitecture;Performance evaluation;Random access memory;Through-silicon vias},
doi={10.1109/HPCA.2015.7056040},
ISSN={1530-0897},
month={Feb},}

@INPROCEEDINGS{7446059,
author={M. Gao and C. Kozyrakis},
booktitle={2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
title={HRL: Efficient and flexible reconfigurable logic for near-data processing},
year={2016},
pages={126-137},
keywords={field programmable gate arrays;power aware computing;reconfigurable architectures;3D integration technology;CGRA arrays;Dennard scaling;FPGA arrays;HRL;MapReduce;NDP architectures;NDP compute units;NDP systems;bit-level reconfiguration;coarse-grained logic blocks;coarse-grained reconfigurable logic;control signals;data layouts;data signals;deep neural networks;energy constraints;fine-grained logic blocks;fine-grained reconfigurable logic;flexible reconfigurable logic;graph processing;heterogeneous reconfigurable logic;in-memory analytics;logic layer;near-data processing;near-data processing architectures;power efficiency;programmable cores;routing networks;vertical memory channel bandwidth;Arrays;Bandwidth;Field programmable gate arrays;Layout;Random access memory;Three-dimensional displays},
doi={10.1109/HPCA.2016.7446059},
month={March},}

@article{Pugsley2014NDCAT,
  title={NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads},
  author={Seth H. Pugsley and Jeffrey Jestes and Huihui Zhang and Rajeev Balasubramonian and Vijayalakshmi Srinivasan and Alper Buyuktosunoglu and Al Davis and Feifei Li},
  journal={2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  year={2014},
  pages={190-200},
}

@inproceedings{Ahn:2015:SPA:2749469.2750386,
 author = {Ahn, Junwhan and Hong, Sungpack and Yoo, Sungjoo and Mutlu, Onur and Choi, Kiyoung},
 title = {A Scalable Processing-in-memory Accelerator for Parallel Graph Processing},
 booktitle = {Proceedings of the 42Nd Annual International Symposium on Computer Architecture},
 series = {ISCA '15},
 year = {2015},
 isbn = {978-1-4503-3402-0},
 location = {Portland, Oregon},
 pages = {105--117},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2749469.2750386},
 doi = {10.1145/2749469.2750386},
 acmid = {2750386},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{Gao2015,
 author = {Gao, Mingyu and Ayers, Grant and Kozyrakis, Christos},
 title = {Practical Near-Data Processing for In-Memory Analytics Frameworks},
 booktitle = {Proceedings of the 2015 International Conference on Parallel Architecture and Compilation (PACT)},
 series = {PACT '15},
 year = {2015},
 isbn = {978-1-4673-9524-3},
 pages = {113--124},
 numpages = {12},
 url = {https://doi.org/10.1109/PACT.2015.22},
 doi = {10.1109/PACT.2015.22},
 acmid = {2923783},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@INPROCEEDINGS{7284059,
author={J. Ahn and S. Hong and S. Yoo and O. Mutlu and K. Choi},
booktitle={2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA)},
title={A scalable processing-in-memory accelerator for parallel graph processing},
year={2015},
pages={105-117},
keywords={Big Data;data analysis;graph theory;parallel processing;3D integration technology;Tesseract;computer systems;data analysis;graph processing systems;hardware architecture;hardware prefetchers;in-memory big-data processing;memory access patterns;memory bandwidth limitations;memory-capacity-proportional performance;parallel graph processing;programmable PIM accelerator;programming interface;scalable processing-in-memory accelerator;stacking logic;Internet;Lead;Out of order;Parallel processing;Prefetching;System-on-chip},
doi={10.1145/2749469.2750386},
ISSN={1063-6897},
month={June},}
