

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Thu Jul 29 09:33:26 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        opencv_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    185|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    141|
|Register         |        -|      -|     138|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     138|    326|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_179_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_190_p2                     |     +    |      0|  0|  39|          32|           1|
    |r_V_fu_163_p2                     |     +    |      0|  0|  40|          33|           2|
    |AXI_video_strm_V_id_V1_status     |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |axi_last_V_fu_200_p2              |   icmp   |      0|  0|  21|          33|          33|
    |exitcond5_fu_174_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_185_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 185|         200|         107|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_dest_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_id_V_blk_n    |   9|          2|    1|          2|
    |AXI_video_strm_V_keep_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_strb_V_blk_n  |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                      |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |img_data_stream_0_V_blk_n      |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n      |   9|          2|    1|          2|
    |t_V_3_reg_148                  |   9|          2|   32|         64|
    |t_V_reg_137                    |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 141|         30|   75|        154|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_last_V_reg_271       |   1|   0|    1|          0|
    |exitcond_reg_262         |   1|   0|    1|          0|
    |i_V_reg_257              |  32|   0|   32|          0|
    |r_V_reg_248              |  33|   0|   33|          0|
    |t_V_3_reg_148            |  32|   0|   32|          0|
    |t_V_reg_137              |  32|   0|   32|          0|
    |tmp_user_V_fu_80         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 138|   0|  138|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_done                         | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|img_rows_V_read                 |  in |   32|   ap_none  |     img_rows_V_read     |    scalar    |
|img_cols_V_read                 |  in |   32|   ap_none  |     img_cols_V_read     |    scalar    |
|img_data_stream_0_V_dout        |  in |   64|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_empty_n     |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_read        | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_dout        |  in |   64|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_empty_n     |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_read        | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|AXI_video_strm_V_data_V_din     | out |  128|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_data_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_data_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_keep_V_din     | out |   16|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_keep_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_keep_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_strb_V_din     | out |   16|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_strb_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_strb_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_user_V_din     | out |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_user_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_user_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_last_V_din     | out |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_last_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_last_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_id_V_din       | out |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_id_V_full_n    |  in |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_id_V_write     | out |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_dest_V_din     | out |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|AXI_video_strm_V_dest_V_full_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|AXI_video_strm_V_dest_V_write   | out |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

