

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_4'
================================================================
* Date:           Sun Sep 15 02:59:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_4  |       13|       13|         8|          2|          2|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   3|      -|      -|    -|
|Expression       |        -|   -|      0|    120|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|      6|    -|
|Memory           |        0|   -|      7|      1|    -|
|Multiplexer      |        -|   -|      -|     58|    -|
|Register         |        -|   -|    243|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    250|    217|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_9s_16s_24_1_1_U7  |mul_9s_16s_24_1_1  |        0|   1|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   1|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_9s_16s_24ns_24_4_1_U8   |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U9   |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U10  |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_bias_U  |neural_network_Pipeline_VITIS_LOOP_70_4_layer1_bias_ROM_AUTO_1R  |        0|  7|   1|    0|     8|    7|     1|           56|
    +---------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                                 |        0|  7|   1|    0|     8|    7|     1|           56|
    +---------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln70_1_fu_272_p2   |         +|   0|  0|  11|           3|           1|
    |add_ln70_fu_323_p2     |         +|   0|  0|  11|           3|           3|
    |add_ln72_fu_404_p2     |         +|   0|  0|  22|          15|          15|
    |sum_2_fu_398_p2        |         +|   0|  0|  23|          16|          16|
    |icmp_ln14_fu_410_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln70_fu_266_p2    |      icmp|   0|  0|  13|           3|           4|
    |select_ln14_fu_423_p3  |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 120|          58|          57|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_1_fu_84                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  58|         13|   10|         21|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln72_reg_589                   |  15|   0|   15|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_1_fu_84                          |   3|   0|    3|          0|
    |i_reg_490                          |   3|   0|    3|          0|
    |i_reg_490_pp0_iter1_reg            |   3|   0|    3|          0|
    |icmp_ln14_reg_594                  |   1|   0|    1|          0|
    |icmp_ln70_reg_500                  |   1|   0|    1|          0|
    |layer1_bias_load_reg_583           |   7|   0|    7|          0|
    |layer1_weight_tile_2_load_reg_533  |   9|   0|    9|          0|
    |layer1_weight_tile_load_reg_523    |   9|   0|    9|          0|
    |sext_ln74_1_cast_reg_480           |  24|   0|   24|          0|
    |sext_ln74_2_cast_reg_475           |  24|   0|   24|          0|
    |sext_ln74_3_cast_reg_470           |  24|   0|   24|          0|
    |sext_ln74_cast_reg_485             |  24|   0|   24|          0|
    |tmp_8_reg_538                      |  16|   0|   16|          0|
    |tmp_reg_563                        |   1|   0|    1|          0|
    |tmp_reg_563_pp0_iter3_reg          |   1|   0|    1|          0|
    |trunc_ln70_reg_504                 |   2|   0|    2|          0|
    |zext_ln70_2_reg_495                |   3|   0|   64|         61|
    |trunc_ln70_reg_504                 |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 243|  32|  242|         61|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_4|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_4|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_4|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_4|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_4|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_4|  return value|
|layer1_output_3_address0       |  out|    1|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_ce0            |  out|    1|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_we0            |  out|    1|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_d0             |  out|   15|   ap_memory|                          layer1_output_3|         array|
|layer1_output_2_address0       |  out|    1|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_ce0            |  out|    1|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_we0            |  out|    1|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_d0             |  out|   15|   ap_memory|                          layer1_output_2|         array|
|layer1_output_1_address0       |  out|    1|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_ce0            |  out|    1|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_we0            |  out|    1|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_d0             |  out|   15|   ap_memory|                          layer1_output_1|         array|
|layer1_output_address0         |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_ce0              |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_we0              |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_d0               |  out|   15|   ap_memory|                            layer1_output|         array|
|trunc_ln                       |   in|    3|     ap_none|                                 trunc_ln|        scalar|
|layer1_weight_tile_address0    |  out|    2|   ap_memory|                       layer1_weight_tile|         array|
|layer1_weight_tile_ce0         |  out|    1|   ap_memory|                       layer1_weight_tile|         array|
|layer1_weight_tile_q0          |   in|    9|   ap_memory|                       layer1_weight_tile|         array|
|sext_ln74                      |   in|   16|     ap_none|                                sext_ln74|        scalar|
|layer1_weight_tile_1_address0  |  out|    2|   ap_memory|                     layer1_weight_tile_1|         array|
|layer1_weight_tile_1_ce0       |  out|    1|   ap_memory|                     layer1_weight_tile_1|         array|
|layer1_weight_tile_1_q0        |   in|    9|   ap_memory|                     layer1_weight_tile_1|         array|
|sext_ln74_1                    |   in|   16|     ap_none|                              sext_ln74_1|        scalar|
|layer1_weight_tile_2_address0  |  out|    2|   ap_memory|                     layer1_weight_tile_2|         array|
|layer1_weight_tile_2_ce0       |  out|    1|   ap_memory|                     layer1_weight_tile_2|         array|
|layer1_weight_tile_2_q0        |   in|    9|   ap_memory|                     layer1_weight_tile_2|         array|
|sext_ln74_2                    |   in|   16|     ap_none|                              sext_ln74_2|        scalar|
|layer1_weight_tile_3_address0  |  out|    2|   ap_memory|                     layer1_weight_tile_3|         array|
|layer1_weight_tile_3_ce0       |  out|    1|   ap_memory|                     layer1_weight_tile_3|         array|
|layer1_weight_tile_3_q0        |   in|    9|   ap_memory|                     layer1_weight_tile_3|         array|
|sext_ln74_3                    |   in|   16|     ap_none|                              sext_ln74_3|        scalar|
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+

