Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 02:46:01 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dac_timing_summary_routed.rpt -pb dac_timing_summary_routed.pb -rpx dac_timing_summary_routed.rpx -warn_on_violation
| Design       : dac
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (114)
5. checking no_input_delay (8)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (114)
--------------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  132          inf        0.000                      0                  132           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_d_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 3.978ns (53.216%)  route 3.498ns (46.784%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE                         0.000     0.000 r  dac_d_reg[3]/C
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[3]/Q
                         net (fo=1, routed)           3.498     3.954    dac_d_OBUF[3]
    D5                   OBUF (Prop_obuf_I_O)         3.522     7.476 r  dac_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.476    dac_d[3]
    D5                                                                r  dac_d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 3.974ns (54.890%)  route 3.266ns (45.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE                         0.000     0.000 r  dac_d_reg[1]/C
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[1]/Q
                         net (fo=1, routed)           3.266     3.722    dac_d_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.518     7.239 r  dac_d_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.239    dac_d[1]
    E5                                                                r  dac_d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 4.133ns (57.323%)  route 3.077ns (42.677%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE                         0.000     0.000 r  dac_d_reg[5]/C
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dac_d_reg[5]/Q
                         net (fo=1, routed)           3.077     3.496    dac_d_OBUF[5]
    C4                   OBUF (Prop_obuf_I_O)         3.714     7.210 r  dac_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.210    dac_d[5]
    C4                                                                r  dac_d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.157ns (58.941%)  route 2.896ns (41.059%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE                         0.000     0.000 r  dac_d_reg[7]/C
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dac_d_reg[7]/Q
                         net (fo=1, routed)           2.896     3.315    dac_d_OBUF[7]
    B3                   OBUF (Prop_obuf_I_O)         3.738     7.052 r  dac_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.052    dac_d[7]
    B3                                                                r  dac_d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 4.159ns (60.424%)  route 2.724ns (39.576%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE                         0.000     0.000 r  dac_d_reg[4]/C
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dac_d_reg[4]/Q
                         net (fo=1, routed)           2.724     3.143    dac_d_OBUF[4]
    C2                   OBUF (Prop_obuf_I_O)         3.740     6.883 r  dac_d_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.883    dac_d[4]
    C2                                                                r  dac_d[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_a_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_a_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.860ns  (logic 4.001ns (58.318%)  route 2.859ns (41.682%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE                         0.000     0.000 r  dac_a_b_reg/C
    SLICE_X85Y117        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_a_b_reg/Q
                         net (fo=1, routed)           2.859     3.315    dac_a_b_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.545     6.860 r  dac_a_b_OBUF_inst/O
                         net (fo=0)                   0.000     6.860    dac_a_b
    G2                                                                r  dac_a_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_wrn_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dac_wrn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 4.037ns (58.959%)  route 2.810ns (41.041%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDPE                         0.000     0.000 r  dac_wrn_reg/C
    SLICE_X84Y130        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dac_wrn_reg/Q
                         net (fo=1, routed)           2.810     3.328    dac_wrn_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.519     6.847 r  dac_wrn_OBUF_inst/O
                         net (fo=0)                   0.000     6.847    dac_wrn
    G4                                                                r  dac_wrn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 4.159ns (61.331%)  route 2.622ns (38.669%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE                         0.000     0.000 r  dac_d_reg[6]/C
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dac_d_reg[6]/Q
                         net (fo=1, routed)           2.622     3.041    dac_d_OBUF[6]
    B1                   OBUF (Prop_obuf_I_O)         3.740     6.781 r  dac_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.781    dac_d[6]
    B1                                                                r  dac_d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 4.009ns (60.701%)  route 2.595ns (39.299%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE                         0.000     0.000 r  dac_d_reg[0]/C
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[0]/Q
                         net (fo=1, routed)           2.595     3.051    dac_d_OBUF[0]
    E3                   OBUF (Prop_obuf_I_O)         3.553     6.604 r  dac_d_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.604    dac_d[0]
    E3                                                                r  dac_d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 4.010ns (61.928%)  route 2.465ns (38.072%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE                         0.000     0.000 r  dac_d_reg[2]/C
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[2]/Q
                         net (fo=1, routed)           2.465     2.921    dac_d_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.554     6.476 r  dac_d_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.476    dac_d[2]
    D2                                                                r  dac_d[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X85Y126        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[4]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[4]_i_1_n_0
    SLICE_X85Y126        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDCE                         0.000     0.000 r  O1/btn_reg_reg[5]/C
    SLICE_X85Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[5]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[5]
    SLICE_X85Y130        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[5]_i_1_n_0
    SLICE_X85Y130        FDCE                                         r  O1/btn_trig_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dac_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.512%)  route 0.126ns (43.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE                         0.000     0.000 r  dac_d_temp_reg[2]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dac_d_temp_reg[2]/Q
                         net (fo=4, routed)           0.126     0.290    dac_d_temp_reg[2]
    SLICE_X85Y129        FDRE                                         r  dac_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X84Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.082     0.246    O1/btn_reg[3]
    SLICE_X85Y127        LUT2 (Prop_lut2_I1_O)        0.045     0.291 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.291    O1/btn_trig[3]_i_1_n_0
    SLICE_X85Y127        FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dac_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.164ns (54.736%)  route 0.136ns (45.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE                         0.000     0.000 r  dac_d_temp_reg[3]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dac_d_temp_reg[3]/Q
                         net (fo=4, routed)           0.136     0.300    dac_d_temp_reg[3]
    SLICE_X85Y129        FDRE                                         r  dac_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.388%)  route 0.086ns (27.612%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  O1/btn_reg_reg[2]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.086     0.214    O1/btn_reg[2]
    SLICE_X83Y130        LUT2 (Prop_lut2_I1_O)        0.098     0.312 r  O1/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    O1/btn_trig[2]_i_1_n_0
    SLICE_X83Y130        FDCE                                         r  O1/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.524%)  route 0.148ns (47.476%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE                         0.000     0.000 r  dac_d_temp_reg[1]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dac_d_temp_reg[1]/Q
                         net (fo=4, routed)           0.148     0.312    dac_d_temp_reg[1]
    SLICE_X84Y127        FDCE                                         r  led_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.327%)  route 0.144ns (43.673%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y129        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X82Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          0.144     0.285    FSM_onehot_state_reg_n_0_[1]
    SLICE_X83Y129        LUT6 (Prop_lut6_I2_O)        0.045     0.330 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.330    cnt[5]_i_1_n_0
    SLICE_X83Y129        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.372%)  route 0.168ns (50.628%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE                         0.000     0.000 r  dac_d_temp_reg[0]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dac_d_temp_reg[0]/Q
                         net (fo=4, routed)           0.168     0.332    dac_d_temp_reg[0]
    SLICE_X84Y127        FDPE                                         r  led_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.136%)  route 0.158ns (45.864%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[1]/Q
                         net (fo=10, routed)          0.158     0.299    cnt_reg_n_0_[1]
    SLICE_X83Y128        LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.344    cnt[2]_i_1_n_0
    SLICE_X83Y128        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------





