/*
** ###################################################################
**     Processors:          MIMX943_cm33
**
**     Abstract:
**         CMSIS Peripheral Access Layer for MIMX943_cm33
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2023 NXP
**     All rights reserved.
**
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**
** ###################################################################
*/

/*!
 * @file MIMX943_cm33.h
 * @version 0.0
 * @date 0-00-00
 * @brief CMSIS Peripheral Access Layer for MIMX943_cm33
 *
 * CMSIS Peripheral Access Layer for MIMX943_cm33
 */

/* Prevention from multiple including the same memory map */
#if !defined(MIMX943_H_)  /* Check if memory map has not been already included */
#define MIMX943_H_

/* ----------------------------------------------------------------------------
   -- IP Header Files
   ---------------------------------------------------------------------------- */

/* IP Header Files List */
#include "MIMX943_BBNSM.h"
#include "MIMX943_BLK_CTRL_DDRMIX.h"
#include "MIMX943_BLK_CTRL_S_AONMIX.h"
#include "MIMX943_CCM.h"
#include "MIMX943_DDRC.h"
#include "MIMX943_LPUART.h"
#include "MIMX943_MU.h"
#include "MIMX943_PLL.h"
#include "MIMX943_SRC_GEN.h"
#include "MIMX943_SRC_MEM.h"
#include "MIMX943_SRC_XSPR.h"
#include "MIMX943_SYS_CTR_COMPARE.h"
#include "MIMX943_SYS_CTR_CONTROL.h"
#include "MIMX943_SYS_CTR_READ.h"

#endif  /* #if !defined(MIMX943_H_) */
