// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "12/08/2023 01:10:21"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module input_handler (
	clock,
	reset,
	button,
	drawing_done,
	SW,
	enable_drawing,
	player,
	LEDR,
	data);
input 	logic clock ;
input 	logic reset ;
input 	logic button ;
input 	logic drawing_done ;
input 	logic [9:0] SW ;
output 	logic enable_drawing ;
output 	logic player ;
output 	logic [9:0] LEDR ;
output 	logic [87:0] data ;

// Design Ports Information
// enable_drawing	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// player	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[32]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[33]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[34]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[35]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[36]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[37]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[38]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[39]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[40]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[41]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[42]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[43]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[44]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[45]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[46]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[47]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[48]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[49]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[50]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[51]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[52]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[53]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[54]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[55]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[56]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[57]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[58]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[59]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[60]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[61]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[62]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[63]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[64]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[65]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[66]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[67]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[68]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[69]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[70]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[71]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[72]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[73]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[74]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[75]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[76]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[77]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[78]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[79]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[80]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[81]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[82]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[83]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[84]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[85]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[86]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[87]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// drawing_done	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \SW[5]~input_o ;
wire \drawing_done~input_o ;
wire \button~input_o ;
wire \ic|Selector1~0_combout ;
wire \reset~input_o ;
wire \ic|ns~0_combout ;
wire \ic|Equal4~4_combout ;
wire \SW[7]~input_o ;
wire \SW[4]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \idp|addresser|Equal0~2_combout ;
wire \SW[8]~input_o ;
wire \SW[6]~input_o ;
wire \SW[9]~input_o ;
wire \SW[0]~input_o ;
wire \idp|addresser|Equal3~0_combout ;
wire \SW[3]~input_o ;
wire \idp|setter|WideNor0~0_combout ;
wire \idp|addresser|Equal6~0_combout ;
wire \idp|addresser|Equal0~3_combout ;
wire \idp|setter|Equal8~0_combout ;
wire \idp|addresser|Equal0~0_combout ;
wire \idp|setter|WideNor0~2_combout ;
wire \idp|addresser|Equal6~1_combout ;
wire \idp|addresser|Equal0~1_combout ;
wire \idp|setter|WideNor0~1_combout ;
wire \ic|Equal4~1_combout ;
wire \idp|addresser|Equal1~0_combout ;
wire \idp|setter|Selector23~0_combout ;
wire \ic|player~_wirecell_combout ;
wire \ic|Equal4~3_combout ;
wire \ic|player~0_combout ;
wire \ic|player~q ;
wire \idp|setter|Selector15~0_combout ;
wire \idp|setter|gamestate_next[1][0]~combout ;
wire \idp|gamestate[1][0]~q ;
wire \ic|Selector0~11_combout ;
wire \idp|setter|Selector14~0_combout ;
wire \idp|setter|gamestate_next[1][1]~combout ;
wire \idp|gamestate[1][1]~q ;
wire \idp|addresser|Equal2~0_combout ;
wire \idp|setter|Selector22~0_combout ;
wire \idp|setter|Selector13~0_combout ;
wire \idp|setter|gamestate_next[2][0]~combout ;
wire \idp|gamestate[2][0]~q ;
wire \idp|setter|Selector12~0_combout ;
wire \idp|setter|gamestate_next[2][1]~combout ;
wire \idp|gamestate[2][1]~q ;
wire \ic|Selector0~10_combout ;
wire \ic|Equal4~2_combout ;
wire \ic|Selector0~4_combout ;
wire \ic|Selector0~12_combout ;
wire \ic|Selector0~0_combout ;
wire \idp|setter|Selector19~0_combout ;
wire \idp|setter|Selector6~0_combout ;
wire \idp|setter|gamestate_next[5][1]~combout ;
wire \idp|gamestate[5][1]~feeder_combout ;
wire \idp|gamestate[5][1]~q ;
wire \idp|setter|Selector7~0_combout ;
wire \idp|setter|gamestate_next[5][0]~combout ;
wire \idp|gamestate[5][0]~q ;
wire \idp|Equal3~0_combout ;
wire \ic|Selector0~1_combout ;
wire \idp|setter|Selector16~0_combout ;
wire \idp|setter|Selector1~0_combout ;
wire \idp|setter|gamestate_next[8][0]~combout ;
wire \idp|gamestate[8][0]~q ;
wire \idp|setter|Selector0~0_combout ;
wire \idp|setter|gamestate_next[8][1]~combout ;
wire \idp|gamestate[8][1]~q ;
wire \idp|setter|Selector18~0_combout ;
wire \idp|setter|Selector18~1_combout ;
wire \idp|setter|Selector5~0_combout ;
wire \idp|setter|gamestate_next[6][0]~combout ;
wire \idp|gamestate[6][0]~q ;
wire \idp|setter|Selector4~0_combout ;
wire \idp|setter|gamestate_next[6][1]~combout ;
wire \idp|gamestate[6][1]~q ;
wire \ic|Selector0~7_combout ;
wire \ic|Selector0~8_combout ;
wire \idp|setter|Equal7~0_combout ;
wire \idp|setter|Selector17~0_combout ;
wire \idp|setter|Selector2~0_combout ;
wire \idp|setter|gamestate_next[7][1]~combout ;
wire \idp|gamestate[7][1]~q ;
wire \idp|setter|Selector3~0_combout ;
wire \idp|setter|gamestate_next[7][0]~combout ;
wire \idp|gamestate[7][0]~q ;
wire \idp|setter|Equal0~0_combout ;
wire \idp|setter|Selector24~0_combout ;
wire \idp|setter|Selector25~0_combout ;
wire \idp|setter|gamestate_next[0][0]~combout ;
wire \idp|gamestate[0][0]~q ;
wire \idp|setter|Selector26~0_combout ;
wire \idp|setter|gamestate_next[0][1]~combout ;
wire \idp|gamestate[0][1]~q ;
wire \ic|Selector0~5_combout ;
wire \ic|Selector0~6_combout ;
wire \idp|setter|Equal4~0_combout ;
wire \idp|setter|Selector20~0_combout ;
wire \idp|setter|Selector8~0_combout ;
wire \idp|setter|gamestate_next[4][1]~combout ;
wire \idp|gamestate[4][1]~q ;
wire \idp|setter|Equal3~0_combout ;
wire \idp|setter|Selector21~0_combout ;
wire \idp|setter|Selector10~0_combout ;
wire \idp|setter|gamestate_next[3][1]~combout ;
wire \idp|gamestate[3][1]~q ;
wire \idp|setter|Selector11~0_combout ;
wire \idp|setter|gamestate_next[3][0]~combout ;
wire \idp|gamestate[3][0]~q ;
wire \idp|setter|Selector9~0_combout ;
wire \idp|setter|gamestate_next[4][0]~combout ;
wire \idp|gamestate[4][0]~q ;
wire \ic|Selector0~2_combout ;
wire \ic|Selector0~3_combout ;
wire \ic|Selector0~9_combout ;
wire \ic|Equal4~0_combout ;
wire \idp|Equal8~0_combout ;
wire \idp|Equal7~0_combout ;
wire \idp|Equal6~0_combout ;
wire \idp|Equal5~0_combout ;
wire \idp|Equal4~0_combout ;
wire \idp|Equal2~0_combout ;
wire \idp|Equal1~0_combout ;
wire \idp|Equal0~0_combout ;
wire \idp|addresser|WideNor0~0_combout ;
wire \idp|addresser|Equal4~0_combout ;
wire \idp|addresser|Equal0~4_combout ;
wire \idp|addresser|WideNor0~2_combout ;
wire \idp|addresser|Equal3~1_combout ;
wire \idp|addresser|Equal7~0_combout ;
wire \idp|addresser|WideNor0~1_combout ;
wire \idp|addresser|Selector3~0_combout ;
wire \idp|addresser|Selector2~0_combout ;
wire \idp|addresser|Selector2~1_combout ;
wire \idp|addresser|Selector1~0_combout ;
wire \idp|addresser|Selector1~1_combout ;
wire \idp|addresser|Selector0~0_combout ;
wire [9:0] \idp|metaSW ;
wire [31:0] \ic|ps ;
wire [87:0] \idp|rom|altsyncram_component|auto_generated|q_a ;
wire [3:0] \idp|addresser|address ;

wire [39:0] \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [19:0] \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;

assign \idp|rom|altsyncram_component|auto_generated|q_a [0] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \idp|rom|altsyncram_component|auto_generated|q_a [1] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \idp|rom|altsyncram_component|auto_generated|q_a [2] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \idp|rom|altsyncram_component|auto_generated|q_a [3] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \idp|rom|altsyncram_component|auto_generated|q_a [4] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \idp|rom|altsyncram_component|auto_generated|q_a [5] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \idp|rom|altsyncram_component|auto_generated|q_a [6] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \idp|rom|altsyncram_component|auto_generated|q_a [7] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \idp|rom|altsyncram_component|auto_generated|q_a [8] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \idp|rom|altsyncram_component|auto_generated|q_a [9] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \idp|rom|altsyncram_component|auto_generated|q_a [10] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \idp|rom|altsyncram_component|auto_generated|q_a [11] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \idp|rom|altsyncram_component|auto_generated|q_a [12] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \idp|rom|altsyncram_component|auto_generated|q_a [13] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \idp|rom|altsyncram_component|auto_generated|q_a [14] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \idp|rom|altsyncram_component|auto_generated|q_a [15] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \idp|rom|altsyncram_component|auto_generated|q_a [16] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \idp|rom|altsyncram_component|auto_generated|q_a [17] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \idp|rom|altsyncram_component|auto_generated|q_a [18] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \idp|rom|altsyncram_component|auto_generated|q_a [19] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \idp|rom|altsyncram_component|auto_generated|q_a [20] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \idp|rom|altsyncram_component|auto_generated|q_a [21] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \idp|rom|altsyncram_component|auto_generated|q_a [22] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \idp|rom|altsyncram_component|auto_generated|q_a [23] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \idp|rom|altsyncram_component|auto_generated|q_a [24] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \idp|rom|altsyncram_component|auto_generated|q_a [25] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \idp|rom|altsyncram_component|auto_generated|q_a [26] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \idp|rom|altsyncram_component|auto_generated|q_a [27] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \idp|rom|altsyncram_component|auto_generated|q_a [28] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \idp|rom|altsyncram_component|auto_generated|q_a [29] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \idp|rom|altsyncram_component|auto_generated|q_a [30] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \idp|rom|altsyncram_component|auto_generated|q_a [31] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];
assign \idp|rom|altsyncram_component|auto_generated|q_a [32] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [32];
assign \idp|rom|altsyncram_component|auto_generated|q_a [33] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [33];
assign \idp|rom|altsyncram_component|auto_generated|q_a [34] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [34];
assign \idp|rom|altsyncram_component|auto_generated|q_a [35] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [35];
assign \idp|rom|altsyncram_component|auto_generated|q_a [36] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [36];
assign \idp|rom|altsyncram_component|auto_generated|q_a [37] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [37];
assign \idp|rom|altsyncram_component|auto_generated|q_a [38] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [38];
assign \idp|rom|altsyncram_component|auto_generated|q_a [39] = \idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [39];

assign \idp|rom|altsyncram_component|auto_generated|q_a [40] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];
assign \idp|rom|altsyncram_component|auto_generated|q_a [41] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [1];
assign \idp|rom|altsyncram_component|auto_generated|q_a [42] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [2];
assign \idp|rom|altsyncram_component|auto_generated|q_a [43] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [3];
assign \idp|rom|altsyncram_component|auto_generated|q_a [44] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [4];
assign \idp|rom|altsyncram_component|auto_generated|q_a [45] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [5];
assign \idp|rom|altsyncram_component|auto_generated|q_a [46] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [6];
assign \idp|rom|altsyncram_component|auto_generated|q_a [47] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [7];
assign \idp|rom|altsyncram_component|auto_generated|q_a [48] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [8];
assign \idp|rom|altsyncram_component|auto_generated|q_a [49] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [9];
assign \idp|rom|altsyncram_component|auto_generated|q_a [50] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [10];
assign \idp|rom|altsyncram_component|auto_generated|q_a [51] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [11];
assign \idp|rom|altsyncram_component|auto_generated|q_a [52] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [12];
assign \idp|rom|altsyncram_component|auto_generated|q_a [53] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [13];
assign \idp|rom|altsyncram_component|auto_generated|q_a [54] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [14];
assign \idp|rom|altsyncram_component|auto_generated|q_a [55] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [15];
assign \idp|rom|altsyncram_component|auto_generated|q_a [56] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [16];
assign \idp|rom|altsyncram_component|auto_generated|q_a [57] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [17];
assign \idp|rom|altsyncram_component|auto_generated|q_a [58] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [18];
assign \idp|rom|altsyncram_component|auto_generated|q_a [59] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [19];
assign \idp|rom|altsyncram_component|auto_generated|q_a [60] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [20];
assign \idp|rom|altsyncram_component|auto_generated|q_a [61] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [21];
assign \idp|rom|altsyncram_component|auto_generated|q_a [62] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [22];
assign \idp|rom|altsyncram_component|auto_generated|q_a [63] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [23];
assign \idp|rom|altsyncram_component|auto_generated|q_a [64] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [24];
assign \idp|rom|altsyncram_component|auto_generated|q_a [65] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [25];
assign \idp|rom|altsyncram_component|auto_generated|q_a [66] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [26];
assign \idp|rom|altsyncram_component|auto_generated|q_a [67] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [27];
assign \idp|rom|altsyncram_component|auto_generated|q_a [68] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [28];
assign \idp|rom|altsyncram_component|auto_generated|q_a [69] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [29];
assign \idp|rom|altsyncram_component|auto_generated|q_a [70] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [30];
assign \idp|rom|altsyncram_component|auto_generated|q_a [71] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [31];
assign \idp|rom|altsyncram_component|auto_generated|q_a [72] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [32];
assign \idp|rom|altsyncram_component|auto_generated|q_a [73] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [33];
assign \idp|rom|altsyncram_component|auto_generated|q_a [74] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [34];
assign \idp|rom|altsyncram_component|auto_generated|q_a [75] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [35];
assign \idp|rom|altsyncram_component|auto_generated|q_a [76] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [36];
assign \idp|rom|altsyncram_component|auto_generated|q_a [77] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [37];
assign \idp|rom|altsyncram_component|auto_generated|q_a [78] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [38];
assign \idp|rom|altsyncram_component|auto_generated|q_a [79] = \idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [39];

assign \idp|rom|altsyncram_component|auto_generated|q_a [80] = \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];
assign \idp|rom|altsyncram_component|auto_generated|q_a [81] = \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [1];
assign \idp|rom|altsyncram_component|auto_generated|q_a [82] = \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [2];
assign \idp|rom|altsyncram_component|auto_generated|q_a [83] = \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [3];
assign \idp|rom|altsyncram_component|auto_generated|q_a [84] = \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [4];
assign \idp|rom|altsyncram_component|auto_generated|q_a [85] = \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [5];
assign \idp|rom|altsyncram_component|auto_generated|q_a [86] = \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [6];
assign \idp|rom|altsyncram_component|auto_generated|q_a [87] = \idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [7];

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \enable_drawing~output (
	.i(\ic|Equal4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(enable_drawing),
	.obar());
// synopsys translate_off
defparam \enable_drawing~output .bus_hold = "false";
defparam \enable_drawing~output .open_drain_output = "false";
defparam \enable_drawing~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \player~output (
	.i(\ic|player~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(player),
	.obar());
// synopsys translate_off
defparam \player~output .bus_hold = "false";
defparam \player~output .open_drain_output = "false";
defparam \player~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[0]~output (
	.i(\idp|Equal8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \LEDR[1]~output (
	.i(\idp|Equal7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\idp|Equal6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \LEDR[3]~output (
	.i(\idp|Equal5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \LEDR[4]~output (
	.i(\idp|Equal4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \LEDR[5]~output (
	.i(\idp|Equal3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\idp|Equal2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \LEDR[7]~output (
	.i(\idp|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\idp|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N53
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \data[0]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[0]),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
defparam \data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \data[1]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[1]),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
defparam \data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \data[2]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[2]),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
defparam \data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \data[3]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[3]),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
defparam \data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \data[4]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[4]),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
defparam \data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \data[5]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[5]),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
defparam \data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \data[6]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[6]),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
defparam \data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \data[7]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[7]),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
defparam \data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \data[8]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[8]),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
defparam \data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \data[9]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[9]),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
defparam \data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \data[10]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[10]),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
defparam \data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N76
cyclonev_io_obuf \data[11]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[11]),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
defparam \data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \data[12]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[12]),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
defparam \data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \data[13]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[13]),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
defparam \data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \data[14]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[14]),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
defparam \data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \data[15]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[15]),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
defparam \data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \data[16]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[16]),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
defparam \data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \data[17]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[17]),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
defparam \data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \data[18]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[18]),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
defparam \data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \data[19]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[19]),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
defparam \data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \data[20]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[20]),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
defparam \data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \data[21]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[21]),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
defparam \data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \data[22]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[22]),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
defparam \data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \data[23]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[23]),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
defparam \data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \data[24]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[24]),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
defparam \data[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \data[25]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[25]),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
defparam \data[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \data[26]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[26]),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
defparam \data[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \data[27]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[27]),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
defparam \data[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \data[28]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[28]),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
defparam \data[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \data[29]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[29]),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
defparam \data[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \data[30]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[30]),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
defparam \data[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \data[31]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[31]),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
defparam \data[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \data[32]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[32]),
	.obar());
// synopsys translate_off
defparam \data[32]~output .bus_hold = "false";
defparam \data[32]~output .open_drain_output = "false";
defparam \data[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \data[33]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[33]),
	.obar());
// synopsys translate_off
defparam \data[33]~output .bus_hold = "false";
defparam \data[33]~output .open_drain_output = "false";
defparam \data[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \data[34]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[34]),
	.obar());
// synopsys translate_off
defparam \data[34]~output .bus_hold = "false";
defparam \data[34]~output .open_drain_output = "false";
defparam \data[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \data[35]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[35]),
	.obar());
// synopsys translate_off
defparam \data[35]~output .bus_hold = "false";
defparam \data[35]~output .open_drain_output = "false";
defparam \data[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \data[36]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[36]),
	.obar());
// synopsys translate_off
defparam \data[36]~output .bus_hold = "false";
defparam \data[36]~output .open_drain_output = "false";
defparam \data[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \data[37]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[37]),
	.obar());
// synopsys translate_off
defparam \data[37]~output .bus_hold = "false";
defparam \data[37]~output .open_drain_output = "false";
defparam \data[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \data[38]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[38]),
	.obar());
// synopsys translate_off
defparam \data[38]~output .bus_hold = "false";
defparam \data[38]~output .open_drain_output = "false";
defparam \data[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N19
cyclonev_io_obuf \data[39]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[39]),
	.obar());
// synopsys translate_off
defparam \data[39]~output .bus_hold = "false";
defparam \data[39]~output .open_drain_output = "false";
defparam \data[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \data[40]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[40]),
	.obar());
// synopsys translate_off
defparam \data[40]~output .bus_hold = "false";
defparam \data[40]~output .open_drain_output = "false";
defparam \data[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \data[41]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[41]),
	.obar());
// synopsys translate_off
defparam \data[41]~output .bus_hold = "false";
defparam \data[41]~output .open_drain_output = "false";
defparam \data[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \data[42]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[42]),
	.obar());
// synopsys translate_off
defparam \data[42]~output .bus_hold = "false";
defparam \data[42]~output .open_drain_output = "false";
defparam \data[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \data[43]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[43]),
	.obar());
// synopsys translate_off
defparam \data[43]~output .bus_hold = "false";
defparam \data[43]~output .open_drain_output = "false";
defparam \data[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \data[44]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[44]),
	.obar());
// synopsys translate_off
defparam \data[44]~output .bus_hold = "false";
defparam \data[44]~output .open_drain_output = "false";
defparam \data[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \data[45]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[45]),
	.obar());
// synopsys translate_off
defparam \data[45]~output .bus_hold = "false";
defparam \data[45]~output .open_drain_output = "false";
defparam \data[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \data[46]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[46]),
	.obar());
// synopsys translate_off
defparam \data[46]~output .bus_hold = "false";
defparam \data[46]~output .open_drain_output = "false";
defparam \data[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \data[47]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[47]),
	.obar());
// synopsys translate_off
defparam \data[47]~output .bus_hold = "false";
defparam \data[47]~output .open_drain_output = "false";
defparam \data[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \data[48]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[48]),
	.obar());
// synopsys translate_off
defparam \data[48]~output .bus_hold = "false";
defparam \data[48]~output .open_drain_output = "false";
defparam \data[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \data[49]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[49]),
	.obar());
// synopsys translate_off
defparam \data[49]~output .bus_hold = "false";
defparam \data[49]~output .open_drain_output = "false";
defparam \data[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \data[50]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[50]),
	.obar());
// synopsys translate_off
defparam \data[50]~output .bus_hold = "false";
defparam \data[50]~output .open_drain_output = "false";
defparam \data[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \data[51]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[51]),
	.obar());
// synopsys translate_off
defparam \data[51]~output .bus_hold = "false";
defparam \data[51]~output .open_drain_output = "false";
defparam \data[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \data[52]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[52]),
	.obar());
// synopsys translate_off
defparam \data[52]~output .bus_hold = "false";
defparam \data[52]~output .open_drain_output = "false";
defparam \data[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \data[53]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[53]),
	.obar());
// synopsys translate_off
defparam \data[53]~output .bus_hold = "false";
defparam \data[53]~output .open_drain_output = "false";
defparam \data[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \data[54]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[54]),
	.obar());
// synopsys translate_off
defparam \data[54]~output .bus_hold = "false";
defparam \data[54]~output .open_drain_output = "false";
defparam \data[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \data[55]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[55]),
	.obar());
// synopsys translate_off
defparam \data[55]~output .bus_hold = "false";
defparam \data[55]~output .open_drain_output = "false";
defparam \data[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \data[56]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[56]),
	.obar());
// synopsys translate_off
defparam \data[56]~output .bus_hold = "false";
defparam \data[56]~output .open_drain_output = "false";
defparam \data[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \data[57]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[57]),
	.obar());
// synopsys translate_off
defparam \data[57]~output .bus_hold = "false";
defparam \data[57]~output .open_drain_output = "false";
defparam \data[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \data[58]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[58]),
	.obar());
// synopsys translate_off
defparam \data[58]~output .bus_hold = "false";
defparam \data[58]~output .open_drain_output = "false";
defparam \data[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \data[59]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[59]),
	.obar());
// synopsys translate_off
defparam \data[59]~output .bus_hold = "false";
defparam \data[59]~output .open_drain_output = "false";
defparam \data[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N36
cyclonev_io_obuf \data[60]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[60]),
	.obar());
// synopsys translate_off
defparam \data[60]~output .bus_hold = "false";
defparam \data[60]~output .open_drain_output = "false";
defparam \data[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \data[61]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[61]),
	.obar());
// synopsys translate_off
defparam \data[61]~output .bus_hold = "false";
defparam \data[61]~output .open_drain_output = "false";
defparam \data[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \data[62]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[62]),
	.obar());
// synopsys translate_off
defparam \data[62]~output .bus_hold = "false";
defparam \data[62]~output .open_drain_output = "false";
defparam \data[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \data[63]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[63]),
	.obar());
// synopsys translate_off
defparam \data[63]~output .bus_hold = "false";
defparam \data[63]~output .open_drain_output = "false";
defparam \data[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \data[64]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [64]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[64]),
	.obar());
// synopsys translate_off
defparam \data[64]~output .bus_hold = "false";
defparam \data[64]~output .open_drain_output = "false";
defparam \data[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \data[65]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [65]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[65]),
	.obar());
// synopsys translate_off
defparam \data[65]~output .bus_hold = "false";
defparam \data[65]~output .open_drain_output = "false";
defparam \data[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \data[66]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [66]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[66]),
	.obar());
// synopsys translate_off
defparam \data[66]~output .bus_hold = "false";
defparam \data[66]~output .open_drain_output = "false";
defparam \data[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \data[67]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [67]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[67]),
	.obar());
// synopsys translate_off
defparam \data[67]~output .bus_hold = "false";
defparam \data[67]~output .open_drain_output = "false";
defparam \data[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \data[68]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [68]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[68]),
	.obar());
// synopsys translate_off
defparam \data[68]~output .bus_hold = "false";
defparam \data[68]~output .open_drain_output = "false";
defparam \data[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \data[69]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [69]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[69]),
	.obar());
// synopsys translate_off
defparam \data[69]~output .bus_hold = "false";
defparam \data[69]~output .open_drain_output = "false";
defparam \data[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \data[70]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [70]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[70]),
	.obar());
// synopsys translate_off
defparam \data[70]~output .bus_hold = "false";
defparam \data[70]~output .open_drain_output = "false";
defparam \data[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \data[71]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [71]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[71]),
	.obar());
// synopsys translate_off
defparam \data[71]~output .bus_hold = "false";
defparam \data[71]~output .open_drain_output = "false";
defparam \data[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \data[72]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [72]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[72]),
	.obar());
// synopsys translate_off
defparam \data[72]~output .bus_hold = "false";
defparam \data[72]~output .open_drain_output = "false";
defparam \data[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \data[73]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [73]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[73]),
	.obar());
// synopsys translate_off
defparam \data[73]~output .bus_hold = "false";
defparam \data[73]~output .open_drain_output = "false";
defparam \data[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \data[74]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [74]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[74]),
	.obar());
// synopsys translate_off
defparam \data[74]~output .bus_hold = "false";
defparam \data[74]~output .open_drain_output = "false";
defparam \data[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \data[75]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [75]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[75]),
	.obar());
// synopsys translate_off
defparam \data[75]~output .bus_hold = "false";
defparam \data[75]~output .open_drain_output = "false";
defparam \data[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \data[76]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [76]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[76]),
	.obar());
// synopsys translate_off
defparam \data[76]~output .bus_hold = "false";
defparam \data[76]~output .open_drain_output = "false";
defparam \data[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N36
cyclonev_io_obuf \data[77]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [77]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[77]),
	.obar());
// synopsys translate_off
defparam \data[77]~output .bus_hold = "false";
defparam \data[77]~output .open_drain_output = "false";
defparam \data[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \data[78]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [78]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[78]),
	.obar());
// synopsys translate_off
defparam \data[78]~output .bus_hold = "false";
defparam \data[78]~output .open_drain_output = "false";
defparam \data[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \data[79]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [79]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[79]),
	.obar());
// synopsys translate_off
defparam \data[79]~output .bus_hold = "false";
defparam \data[79]~output .open_drain_output = "false";
defparam \data[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \data[80]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [80]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[80]),
	.obar());
// synopsys translate_off
defparam \data[80]~output .bus_hold = "false";
defparam \data[80]~output .open_drain_output = "false";
defparam \data[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \data[81]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [81]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[81]),
	.obar());
// synopsys translate_off
defparam \data[81]~output .bus_hold = "false";
defparam \data[81]~output .open_drain_output = "false";
defparam \data[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N59
cyclonev_io_obuf \data[82]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [82]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[82]),
	.obar());
// synopsys translate_off
defparam \data[82]~output .bus_hold = "false";
defparam \data[82]~output .open_drain_output = "false";
defparam \data[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \data[83]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [83]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[83]),
	.obar());
// synopsys translate_off
defparam \data[83]~output .bus_hold = "false";
defparam \data[83]~output .open_drain_output = "false";
defparam \data[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \data[84]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [84]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[84]),
	.obar());
// synopsys translate_off
defparam \data[84]~output .bus_hold = "false";
defparam \data[84]~output .open_drain_output = "false";
defparam \data[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \data[85]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [85]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[85]),
	.obar());
// synopsys translate_off
defparam \data[85]~output .bus_hold = "false";
defparam \data[85]~output .open_drain_output = "false";
defparam \data[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \data[86]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [86]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[86]),
	.obar());
// synopsys translate_off
defparam \data[86]~output .bus_hold = "false";
defparam \data[86]~output .open_drain_output = "false";
defparam \data[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N53
cyclonev_io_obuf \data[87]~output (
	.i(\idp|rom|altsyncram_component|auto_generated|q_a [87]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[87]),
	.obar());
// synopsys translate_off
defparam \data[87]~output .bus_hold = "false";
defparam \data[87]~output .open_drain_output = "false";
defparam \data[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N55
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \drawing_done~input (
	.i(drawing_done),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\drawing_done~input_o ));
// synopsys translate_off
defparam \drawing_done~input .bus_hold = "false";
defparam \drawing_done~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N21
cyclonev_io_ibuf \button~input (
	.i(button),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\button~input_o ));
// synopsys translate_off
defparam \button~input .bus_hold = "false";
defparam \button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N6
cyclonev_lcell_comb \ic|Selector1~0 (
// Equation(s):
// \ic|Selector1~0_combout  = ( \ic|ps [1] & ( !\ic|ps [0] & ( !\ic|ps [2] ) ) ) # ( !\ic|ps [1] & ( !\ic|ps [0] & ( (!\ic|ps [2] & ((\button~input_o ))) # (\ic|ps [2] & (\drawing_done~input_o )) ) ) )

	.dataa(!\drawing_done~input_o ),
	.datab(!\button~input_o ),
	.datac(!\ic|ps [2]),
	.datad(gnd),
	.datae(!\ic|ps [1]),
	.dataf(!\ic|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector1~0 .extended_lut = "off";
defparam \ic|Selector1~0 .lut_mask = 64'h3535F0F000000000;
defparam \ic|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y12_N5
dffeas \ic|ps[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ic|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ic|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ic|ps[0] .is_wysiwyg = "true";
defparam \ic|ps[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N54
cyclonev_lcell_comb \ic|ns~0 (
// Equation(s):
// \ic|ns~0_combout  = ( \ic|ps [1] & ( \ic|ps [0] & ( !\ic|ps [2] ) ) ) # ( !\ic|ps [1] & ( !\ic|ps [0] & ( \ic|ps [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ic|ps [2]),
	.datad(gnd),
	.datae(!\ic|ps [1]),
	.dataf(!\ic|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|ns~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|ns~0 .extended_lut = "off";
defparam \ic|ns~0 .lut_mask = 64'h0F0F00000000F0F0;
defparam \ic|ns~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N41
dffeas \ic|ps[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ic|ns~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ic|ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ic|ps[2] .is_wysiwyg = "true";
defparam \ic|ps[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N39
cyclonev_lcell_comb \ic|Equal4~4 (
// Equation(s):
// \ic|Equal4~4_combout  = ( !\ic|ps [0] & ( (!\ic|ps [1] & !\ic|ps [2]) ) )

	.dataa(!\ic|ps [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ic|ps [2]),
	.datae(gnd),
	.dataf(!\ic|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Equal4~4 .extended_lut = "off";
defparam \ic|Equal4~4 .lut_mask = 64'hAA00AA0000000000;
defparam \ic|Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N32
dffeas \idp|metaSW[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [5]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[5] .is_wysiwyg = "true";
defparam \idp|metaSW[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y12_N20
dffeas \idp|metaSW[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [7]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[7] .is_wysiwyg = "true";
defparam \idp|metaSW[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N21
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y12_N53
dffeas \idp|metaSW[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [4]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[4] .is_wysiwyg = "true";
defparam \idp|metaSW[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y12_N38
dffeas \idp|metaSW[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [1]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[1] .is_wysiwyg = "true";
defparam \idp|metaSW[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y12_N2
dffeas \idp|metaSW[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [2]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[2] .is_wysiwyg = "true";
defparam \idp|metaSW[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N12
cyclonev_lcell_comb \idp|addresser|Equal0~2 (
// Equation(s):
// \idp|addresser|Equal0~2_combout  = ( !\idp|metaSW [2] & ( (!\idp|metaSW [5] & !\idp|metaSW [1]) ) )

	.dataa(gnd),
	.datab(!\idp|metaSW [5]),
	.datac(gnd),
	.datad(!\idp|metaSW [1]),
	.datae(gnd),
	.dataf(!\idp|metaSW [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal0~2 .extended_lut = "off";
defparam \idp|addresser|Equal0~2 .lut_mask = 64'hCC00CC0000000000;
defparam \idp|addresser|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y12_N23
dffeas \idp|metaSW[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [8]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[8] .is_wysiwyg = "true";
defparam \idp|metaSW[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y12_N41
dffeas \idp|metaSW[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [6]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[6] .is_wysiwyg = "true";
defparam \idp|metaSW[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N4
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y12_N5
dffeas \idp|metaSW[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [9]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[9] .is_wysiwyg = "true";
defparam \idp|metaSW[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y12_N44
dffeas \idp|metaSW[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[0] .is_wysiwyg = "true";
defparam \idp|metaSW[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N6
cyclonev_lcell_comb \idp|addresser|Equal3~0 (
// Equation(s):
// \idp|addresser|Equal3~0_combout  = ( !\idp|metaSW [0] & ( (!\idp|metaSW [8] & (!\idp|metaSW [6] & (!\idp|metaSW [7] & !\idp|metaSW [9]))) ) )

	.dataa(!\idp|metaSW [8]),
	.datab(!\idp|metaSW [6]),
	.datac(!\idp|metaSW [7]),
	.datad(!\idp|metaSW [9]),
	.datae(gnd),
	.dataf(!\idp|metaSW [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal3~0 .extended_lut = "off";
defparam \idp|addresser|Equal3~0 .lut_mask = 64'h8000800000000000;
defparam \idp|addresser|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N4
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y12_N8
dffeas \idp|metaSW[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ic|Equal4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|metaSW [3]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|metaSW[3] .is_wysiwyg = "true";
defparam \idp|metaSW[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N51
cyclonev_lcell_comb \idp|setter|WideNor0~0 (
// Equation(s):
// \idp|setter|WideNor0~0_combout  = ( \idp|metaSW [3] & ( (!\idp|metaSW [4] & (\idp|addresser|Equal0~2_combout  & \idp|addresser|Equal3~0_combout )) ) ) # ( !\idp|metaSW [3] & ( (\idp|metaSW [4] & (\idp|addresser|Equal0~2_combout  & 
// \idp|addresser|Equal3~0_combout )) ) )

	.dataa(!\idp|metaSW [4]),
	.datab(gnd),
	.datac(!\idp|addresser|Equal0~2_combout ),
	.datad(!\idp|addresser|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\idp|metaSW [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|WideNor0~0 .extended_lut = "off";
defparam \idp|setter|WideNor0~0 .lut_mask = 64'h00050005000A000A;
defparam \idp|setter|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N24
cyclonev_lcell_comb \idp|addresser|Equal6~0 (
// Equation(s):
// \idp|addresser|Equal6~0_combout  = ( !\idp|metaSW [0] & ( (!\idp|metaSW [1] & (!\idp|metaSW [5] & (!\idp|metaSW [7] & !\idp|metaSW [2]))) ) )

	.dataa(!\idp|metaSW [1]),
	.datab(!\idp|metaSW [5]),
	.datac(!\idp|metaSW [7]),
	.datad(!\idp|metaSW [2]),
	.datae(gnd),
	.dataf(!\idp|metaSW [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal6~0 .extended_lut = "off";
defparam \idp|addresser|Equal6~0 .lut_mask = 64'h8000800000000000;
defparam \idp|addresser|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N42
cyclonev_lcell_comb \idp|addresser|Equal0~3 (
// Equation(s):
// \idp|addresser|Equal0~3_combout  = ( !\idp|metaSW [9] & ( (!\idp|metaSW [3] & !\idp|metaSW [4]) ) )

	.dataa(gnd),
	.datab(!\idp|metaSW [3]),
	.datac(!\idp|metaSW [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|metaSW [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal0~3 .extended_lut = "off";
defparam \idp|addresser|Equal0~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \idp|addresser|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N12
cyclonev_lcell_comb \idp|setter|Equal8~0 (
// Equation(s):
// \idp|setter|Equal8~0_combout  = ( \idp|addresser|Equal0~3_combout  & ( (\idp|addresser|Equal6~0_combout  & (\idp|metaSW [8] & !\idp|metaSW [6])) ) )

	.dataa(gnd),
	.datab(!\idp|addresser|Equal6~0_combout ),
	.datac(!\idp|metaSW [8]),
	.datad(!\idp|metaSW [6]),
	.datae(gnd),
	.dataf(!\idp|addresser|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Equal8~0 .extended_lut = "off";
defparam \idp|setter|Equal8~0 .lut_mask = 64'h0000000003000300;
defparam \idp|setter|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N9
cyclonev_lcell_comb \idp|addresser|Equal0~0 (
// Equation(s):
// \idp|addresser|Equal0~0_combout  = ( !\idp|metaSW [3] & ( (!\idp|metaSW [8] & (!\idp|metaSW [6] & (!\idp|metaSW [4] & !\idp|metaSW [9]))) ) )

	.dataa(!\idp|metaSW [8]),
	.datab(!\idp|metaSW [6]),
	.datac(!\idp|metaSW [4]),
	.datad(!\idp|metaSW [9]),
	.datae(gnd),
	.dataf(!\idp|metaSW [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal0~0 .extended_lut = "off";
defparam \idp|addresser|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \idp|addresser|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N21
cyclonev_lcell_comb \idp|setter|WideNor0~2 (
// Equation(s):
// \idp|setter|WideNor0~2_combout  = ( \idp|metaSW [2] & ( \idp|addresser|Equal0~0_combout  & ( (!\idp|metaSW [1] & (!\idp|metaSW [5] & (!\idp|metaSW [0] & !\idp|metaSW [7]))) ) ) ) # ( !\idp|metaSW [2] & ( \idp|addresser|Equal0~0_combout  & ( (\idp|metaSW 
// [1] & (!\idp|metaSW [5] & (!\idp|metaSW [0] & !\idp|metaSW [7]))) ) ) )

	.dataa(!\idp|metaSW [1]),
	.datab(!\idp|metaSW [5]),
	.datac(!\idp|metaSW [0]),
	.datad(!\idp|metaSW [7]),
	.datae(!\idp|metaSW [2]),
	.dataf(!\idp|addresser|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|WideNor0~2 .extended_lut = "off";
defparam \idp|setter|WideNor0~2 .lut_mask = 64'h0000000040008000;
defparam \idp|setter|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N48
cyclonev_lcell_comb \idp|addresser|Equal6~1 (
// Equation(s):
// \idp|addresser|Equal6~1_combout  = ( !\idp|metaSW [3] & ( (!\idp|metaSW [4] & (\idp|metaSW [6] & (!\idp|metaSW [9] & !\idp|metaSW [8]))) ) )

	.dataa(!\idp|metaSW [4]),
	.datab(!\idp|metaSW [6]),
	.datac(!\idp|metaSW [9]),
	.datad(!\idp|metaSW [8]),
	.datae(gnd),
	.dataf(!\idp|metaSW [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal6~1 .extended_lut = "off";
defparam \idp|addresser|Equal6~1 .lut_mask = 64'h2000200000000000;
defparam \idp|addresser|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N27
cyclonev_lcell_comb \idp|addresser|Equal0~1 (
// Equation(s):
// \idp|addresser|Equal0~1_combout  = ( !\idp|metaSW [2] & ( !\idp|metaSW [1] ) )

	.dataa(!\idp|metaSW [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|metaSW [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal0~1 .extended_lut = "off";
defparam \idp|addresser|Equal0~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \idp|addresser|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N45
cyclonev_lcell_comb \idp|setter|WideNor0~1 (
// Equation(s):
// \idp|setter|WideNor0~1_combout  = ( \idp|addresser|Equal0~1_combout  & ( \idp|addresser|Equal0~0_combout  & ( (!\idp|metaSW [0] & ((!\idp|metaSW [5] & ((\idp|metaSW [7]) # (\idp|addresser|Equal6~1_combout ))) # (\idp|metaSW [5] & ((!\idp|metaSW [7]))))) # 
// (\idp|metaSW [0] & (((!\idp|metaSW [5] & !\idp|metaSW [7])))) ) ) ) # ( \idp|addresser|Equal0~1_combout  & ( !\idp|addresser|Equal0~0_combout  & ( (\idp|addresser|Equal6~1_combout  & (!\idp|metaSW [0] & (!\idp|metaSW [5] & !\idp|metaSW [7]))) ) ) )

	.dataa(!\idp|addresser|Equal6~1_combout ),
	.datab(!\idp|metaSW [0]),
	.datac(!\idp|metaSW [5]),
	.datad(!\idp|metaSW [7]),
	.datae(!\idp|addresser|Equal0~1_combout ),
	.dataf(!\idp|addresser|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|WideNor0~1 .extended_lut = "off";
defparam \idp|setter|WideNor0~1 .lut_mask = 64'h0000400000007CC0;
defparam \idp|setter|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N57
cyclonev_lcell_comb \ic|Equal4~1 (
// Equation(s):
// \ic|Equal4~1_combout  = ( \ic|ps [1] & ( (!\ic|ps [2] & !\ic|ps [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ic|ps [2]),
	.datad(!\ic|ps [0]),
	.datae(gnd),
	.dataf(!\ic|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Equal4~1 .extended_lut = "off";
defparam \ic|Equal4~1 .lut_mask = 64'h00000000F000F000;
defparam \ic|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N33
cyclonev_lcell_comb \idp|addresser|Equal1~0 (
// Equation(s):
// \idp|addresser|Equal1~0_combout  = ( !\idp|metaSW [2] & ( !\idp|metaSW [0] & ( (\idp|metaSW [1] & (!\idp|metaSW [5] & (\idp|addresser|Equal0~0_combout  & !\idp|metaSW [7]))) ) ) )

	.dataa(!\idp|metaSW [1]),
	.datab(!\idp|metaSW [5]),
	.datac(!\idp|addresser|Equal0~0_combout ),
	.datad(!\idp|metaSW [7]),
	.datae(!\idp|metaSW [2]),
	.dataf(!\idp|metaSW [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal1~0 .extended_lut = "off";
defparam \idp|addresser|Equal1~0 .lut_mask = 64'h0400000000000000;
defparam \idp|addresser|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N54
cyclonev_lcell_comb \idp|setter|Selector23~0 (
// Equation(s):
// \idp|setter|Selector23~0_combout  = ( \ic|Equal4~1_combout  & ( \idp|addresser|Equal1~0_combout  ) ) # ( !\ic|Equal4~1_combout  & ( \idp|addresser|Equal1~0_combout  & ( (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|Equal8~0_combout  & 
// (!\idp|setter|WideNor0~2_combout  & !\idp|setter|WideNor0~1_combout ))) ) ) ) # ( \ic|Equal4~1_combout  & ( !\idp|addresser|Equal1~0_combout  & ( (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~2_combout  & 
// !\idp|setter|WideNor0~1_combout ))) ) ) ) # ( !\ic|Equal4~1_combout  & ( !\idp|addresser|Equal1~0_combout  & ( (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~2_combout  & !\idp|setter|WideNor0~1_combout ))) ) 
// ) )

	.dataa(!\idp|setter|WideNor0~0_combout ),
	.datab(!\idp|setter|Equal8~0_combout ),
	.datac(!\idp|setter|WideNor0~2_combout ),
	.datad(!\idp|setter|WideNor0~1_combout ),
	.datae(!\ic|Equal4~1_combout ),
	.dataf(!\idp|addresser|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector23~0 .extended_lut = "off";
defparam \idp|setter|Selector23~0 .lut_mask = 64'h800080008000FFFF;
defparam \idp|setter|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N0
cyclonev_lcell_comb \ic|player~_wirecell (
// Equation(s):
// \ic|player~_wirecell_combout  = ( !\ic|player~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ic|player~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|player~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|player~_wirecell .extended_lut = "off";
defparam \ic|player~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ic|player~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N36
cyclonev_lcell_comb \ic|Equal4~3 (
// Equation(s):
// \ic|Equal4~3_combout  = ((!\ic|ps [2]) # (!\ic|ps [0])) # (\ic|ps [1])

	.dataa(!\ic|ps [1]),
	.datab(!\ic|ps [2]),
	.datac(!\ic|ps [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Equal4~3 .extended_lut = "off";
defparam \ic|Equal4~3 .lut_mask = 64'hFDFDFDFDFDFDFDFD;
defparam \ic|Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N9
cyclonev_lcell_comb \ic|player~0 (
// Equation(s):
// \ic|player~0_combout  = ( \ic|ps [0] & ( ((\ic|ps [2] & !\ic|ps [1])) # (\reset~input_o ) ) ) # ( !\ic|ps [0] & ( \reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(!\ic|ps [2]),
	.datac(gnd),
	.datad(!\ic|ps [1]),
	.datae(gnd),
	.dataf(!\ic|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|player~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|player~0 .extended_lut = "off";
defparam \ic|player~0 .lut_mask = 64'h5555555577557755;
defparam \ic|player~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N2
dffeas \ic|player (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ic|player~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ic|player~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ic|player .is_wysiwyg = "true";
defparam \ic|player .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N24
cyclonev_lcell_comb \idp|setter|Selector15~0 (
// Equation(s):
// \idp|setter|Selector15~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[1][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[1][0]~q  & ( (!\ic|player~q ) # ((!\idp|setter|WideNor0~1_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~0_combout ))) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[1][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[1][0]~q  & ( (!\ic|player~q  & 
// (((\idp|setter|WideNor0~0_combout ) # (\idp|setter|Equal8~0_combout )) # (\idp|setter|WideNor0~1_combout ))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|Equal8~0_combout ),
	.datac(!\ic|player~q ),
	.datad(!\idp|setter|WideNor0~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector15~0 .extended_lut = "off";
defparam \idp|setter|Selector15~0 .lut_mask = 64'h70F0F0F0F8F0F0F0;
defparam \idp|setter|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N36
cyclonev_lcell_comb \idp|setter|gamestate_next[1][0] (
// Equation(s):
// \idp|setter|gamestate_next[1][0]~combout  = ( \idp|setter|Selector15~0_combout  & ( (!\reset~input_o  & ((\idp|setter|gamestate_next[1][0]~combout ) # (\idp|setter|Selector23~0_combout ))) ) ) # ( !\idp|setter|Selector15~0_combout  & ( (!\reset~input_o  & 
// (!\idp|setter|Selector23~0_combout  & \idp|setter|gamestate_next[1][0]~combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|Selector23~0_combout ),
	.datad(!\idp|setter|gamestate_next[1][0]~combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[1][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[1][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[1][0] .lut_mask = 64'h00C000C00CCC0CCC;
defparam \idp|setter|gamestate_next[1][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N38
dffeas \idp|gamestate[1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[1][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[1][0] .is_wysiwyg = "true";
defparam \idp|gamestate[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N54
cyclonev_lcell_comb \ic|Selector0~11 (
// Equation(s):
// \ic|Selector0~11_combout  = ( \idp|metaSW [1] & ( (!\idp|metaSW [7] & (!\idp|gamestate[1][0]~q  & !\idp|metaSW [0])) ) ) # ( !\idp|metaSW [1] & ( (!\idp|metaSW [7] & !\idp|metaSW [0]) ) )

	.dataa(!\idp|metaSW [7]),
	.datab(gnd),
	.datac(!\idp|gamestate[1][0]~q ),
	.datad(!\idp|metaSW [0]),
	.datae(gnd),
	.dataf(!\idp|metaSW [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~11 .extended_lut = "off";
defparam \ic|Selector0~11 .lut_mask = 64'hAA00AA00A000A000;
defparam \ic|Selector0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N48
cyclonev_lcell_comb \idp|setter|Selector14~0 (
// Equation(s):
// \idp|setter|Selector14~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[1][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[1][1]~q  & ( ((!\idp|setter|WideNor0~1_combout  & 
// (!\idp|setter|WideNor0~0_combout  & !\idp|setter|Equal8~0_combout ))) # (\ic|player~q ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[1][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[1][1]~q  & ( 
// (\ic|player~q  & (((\idp|setter|Equal8~0_combout ) # (\idp|setter|WideNor0~0_combout )) # (\idp|setter|WideNor0~1_combout ))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\ic|player~q ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector14~0 .extended_lut = "off";
defparam \idp|setter|Selector14~0 .lut_mask = 64'h070F0F0F8F0F0F0F;
defparam \idp|setter|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N15
cyclonev_lcell_comb \idp|setter|gamestate_next[1][1] (
// Equation(s):
// \idp|setter|gamestate_next[1][1]~combout  = ( \idp|setter|Selector14~0_combout  & ( (!\reset~input_o  & ((\idp|setter|gamestate_next[1][1]~combout ) # (\idp|setter|Selector23~0_combout ))) ) ) # ( !\idp|setter|Selector14~0_combout  & ( 
// (!\idp|setter|Selector23~0_combout  & (\idp|setter|gamestate_next[1][1]~combout  & !\reset~input_o )) ) )

	.dataa(!\idp|setter|Selector23~0_combout ),
	.datab(gnd),
	.datac(!\idp|setter|gamestate_next[1][1]~combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[1][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[1][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[1][1] .lut_mask = 64'h0A000A005F005F00;
defparam \idp|setter|gamestate_next[1][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N17
dffeas \idp|gamestate[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[1][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[1][1] .is_wysiwyg = "true";
defparam \idp|gamestate[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N39
cyclonev_lcell_comb \idp|addresser|Equal2~0 (
// Equation(s):
// \idp|addresser|Equal2~0_combout  = ( \idp|metaSW [2] & ( !\idp|metaSW [0] & ( (!\idp|metaSW [1] & (!\idp|metaSW [5] & (\idp|addresser|Equal0~0_combout  & !\idp|metaSW [7]))) ) ) )

	.dataa(!\idp|metaSW [1]),
	.datab(!\idp|metaSW [5]),
	.datac(!\idp|addresser|Equal0~0_combout ),
	.datad(!\idp|metaSW [7]),
	.datae(!\idp|metaSW [2]),
	.dataf(!\idp|metaSW [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal2~0 .extended_lut = "off";
defparam \idp|addresser|Equal2~0 .lut_mask = 64'h0000080000000000;
defparam \idp|addresser|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N57
cyclonev_lcell_comb \idp|setter|Selector22~0 (
// Equation(s):
// \idp|setter|Selector22~0_combout  = ( \idp|addresser|Equal2~0_combout  & ( \ic|Equal4~1_combout  ) ) # ( !\idp|addresser|Equal2~0_combout  & ( \ic|Equal4~1_combout  & ( (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|Equal8~0_combout  & 
// (!\idp|setter|WideNor0~1_combout  & !\idp|setter|WideNor0~2_combout ))) ) ) ) # ( \idp|addresser|Equal2~0_combout  & ( !\ic|Equal4~1_combout  & ( (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~1_combout  & 
// !\idp|setter|WideNor0~2_combout ))) ) ) ) # ( !\idp|addresser|Equal2~0_combout  & ( !\ic|Equal4~1_combout  & ( (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~1_combout  & !\idp|setter|WideNor0~2_combout ))) ) 
// ) )

	.dataa(!\idp|setter|WideNor0~0_combout ),
	.datab(!\idp|setter|Equal8~0_combout ),
	.datac(!\idp|setter|WideNor0~1_combout ),
	.datad(!\idp|setter|WideNor0~2_combout ),
	.datae(!\idp|addresser|Equal2~0_combout ),
	.dataf(!\ic|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector22~0 .extended_lut = "off";
defparam \idp|setter|Selector22~0 .lut_mask = 64'h800080008000FFFF;
defparam \idp|setter|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N45
cyclonev_lcell_comb \idp|setter|Selector13~0 (
// Equation(s):
// \idp|setter|Selector13~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[2][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[2][0]~q  & ( (!\ic|player~q ) # ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~1_combout ))) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[2][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[2][0]~q  & ( (!\ic|player~q  & 
// (((\idp|setter|WideNor0~1_combout ) # (\idp|setter|Equal8~0_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|Equal8~0_combout ),
	.datad(!\idp|setter|WideNor0~1_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector13~0 .extended_lut = "off";
defparam \idp|setter|Selector13~0 .lut_mask = 64'h2AAAAAAAEAAAAAAA;
defparam \idp|setter|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N30
cyclonev_lcell_comb \idp|setter|gamestate_next[2][0] (
// Equation(s):
// \idp|setter|gamestate_next[2][0]~combout  = ( \idp|setter|Selector13~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector22~0_combout ) # (\idp|setter|gamestate_next[2][0]~combout ))) ) ) # ( !\idp|setter|Selector13~0_combout  & ( (!\reset~input_o  & 
// (\idp|setter|gamestate_next[2][0]~combout  & !\idp|setter|Selector22~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|gamestate_next[2][0]~combout ),
	.datad(!\idp|setter|Selector22~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[2][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[2][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[2][0] .lut_mask = 64'h0C000C000CCC0CCC;
defparam \idp|setter|gamestate_next[2][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N32
dffeas \idp|gamestate[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[2][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[2][0] .is_wysiwyg = "true";
defparam \idp|gamestate[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N9
cyclonev_lcell_comb \idp|setter|Selector12~0 (
// Equation(s):
// \idp|setter|Selector12~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[2][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[2][1]~q  & ( ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~1_combout ))) # (\ic|player~q ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[2][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[2][1]~q  & ( 
// (\ic|player~q  & (((\idp|setter|WideNor0~1_combout ) # (\idp|setter|Equal8~0_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|Equal8~0_combout ),
	.datad(!\idp|setter|WideNor0~1_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector12~0 .extended_lut = "off";
defparam \idp|setter|Selector12~0 .lut_mask = 64'h15555555D5555555;
defparam \idp|setter|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N33
cyclonev_lcell_comb \idp|setter|gamestate_next[2][1] (
// Equation(s):
// \idp|setter|gamestate_next[2][1]~combout  = ( \idp|setter|Selector12~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector22~0_combout ) # (\idp|setter|gamestate_next[2][1]~combout ))) ) ) # ( !\idp|setter|Selector12~0_combout  & ( 
// (\idp|setter|gamestate_next[2][1]~combout  & (!\reset~input_o  & !\idp|setter|Selector22~0_combout )) ) )

	.dataa(!\idp|setter|gamestate_next[2][1]~combout ),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\idp|setter|Selector22~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[2][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[2][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[2][1] .lut_mask = 64'h4400440044CC44CC;
defparam \idp|setter|gamestate_next[2][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N35
dffeas \idp|gamestate[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[2][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[2][1] .is_wysiwyg = "true";
defparam \idp|gamestate[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N48
cyclonev_lcell_comb \ic|Selector0~10 (
// Equation(s):
// \ic|Selector0~10_combout  = ( \idp|gamestate[2][1]~q  & ( \idp|metaSW [1] & ( (!\idp|gamestate[1][1]~q  & (!\reset~input_o  & !\idp|metaSW [2])) ) ) ) # ( !\idp|gamestate[2][1]~q  & ( \idp|metaSW [1] & ( (!\idp|gamestate[1][1]~q  & (!\reset~input_o  & 
// !\idp|metaSW [2])) ) ) ) # ( !\idp|gamestate[2][1]~q  & ( !\idp|metaSW [1] & ( (!\reset~input_o  & (!\idp|gamestate[2][0]~q  & \idp|metaSW [2])) ) ) )

	.dataa(!\idp|gamestate[1][1]~q ),
	.datab(!\reset~input_o ),
	.datac(!\idp|gamestate[2][0]~q ),
	.datad(!\idp|metaSW [2]),
	.datae(!\idp|gamestate[2][1]~q ),
	.dataf(!\idp|metaSW [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~10 .extended_lut = "off";
defparam \ic|Selector0~10 .lut_mask = 64'h00C0000088008800;
defparam \ic|Selector0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N15
cyclonev_lcell_comb \ic|Equal4~2 (
// Equation(s):
// \ic|Equal4~2_combout  = ( \ic|ps [0] & ( !\ic|ps [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ic|ps [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ic|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Equal4~2 .extended_lut = "off";
defparam \ic|Equal4~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ic|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N18
cyclonev_lcell_comb \ic|Selector0~4 (
// Equation(s):
// \ic|Selector0~4_combout  = ( \idp|addresser|Equal0~0_combout  & ( \ic|Equal4~2_combout  & ( (!\idp|metaSW [5] & (!\ic|ps [2] & (\ic|Selector0~11_combout  & \ic|Selector0~10_combout ))) ) ) )

	.dataa(!\idp|metaSW [5]),
	.datab(!\ic|ps [2]),
	.datac(!\ic|Selector0~11_combout ),
	.datad(!\ic|Selector0~10_combout ),
	.datae(!\idp|addresser|Equal0~0_combout ),
	.dataf(!\ic|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~4 .extended_lut = "off";
defparam \ic|Selector0~4 .lut_mask = 64'h0000000000000008;
defparam \ic|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N36
cyclonev_lcell_comb \ic|Selector0~12 (
// Equation(s):
// \ic|Selector0~12_combout  = ( !\idp|metaSW [7] & ( \idp|metaSW [5] & ( (!\reset~input_o  & !\idp|metaSW [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\idp|metaSW [0]),
	.datae(!\idp|metaSW [7]),
	.dataf(!\idp|metaSW [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~12 .extended_lut = "off";
defparam \ic|Selector0~12 .lut_mask = 64'h00000000F0000000;
defparam \ic|Selector0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N15
cyclonev_lcell_comb \ic|Selector0~0 (
// Equation(s):
// \ic|Selector0~0_combout  = ( !\idp|metaSW [7] & ( (\idp|addresser|Equal0~0_combout  & (\idp|metaSW [5] & (!\idp|metaSW [0] & \idp|addresser|Equal0~1_combout ))) ) )

	.dataa(!\idp|addresser|Equal0~0_combout ),
	.datab(!\idp|metaSW [5]),
	.datac(!\idp|metaSW [0]),
	.datad(!\idp|addresser|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\idp|metaSW [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~0 .extended_lut = "off";
defparam \ic|Selector0~0 .lut_mask = 64'h0010001000000000;
defparam \ic|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N54
cyclonev_lcell_comb \idp|setter|Selector19~0 (
// Equation(s):
// \idp|setter|Selector19~0_combout  = ( \ic|Selector0~0_combout  & ( \ic|Equal4~1_combout  ) ) # ( !\ic|Selector0~0_combout  & ( \ic|Equal4~1_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~0_combout 
//  & !\idp|setter|WideNor0~2_combout ))) ) ) ) # ( \ic|Selector0~0_combout  & ( !\ic|Equal4~1_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~0_combout  & !\idp|setter|WideNor0~2_combout ))) ) ) ) # 
// ( !\ic|Selector0~0_combout  & ( !\ic|Equal4~1_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~0_combout  & !\idp|setter|WideNor0~2_combout ))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|Equal8~0_combout ),
	.datac(!\idp|setter|WideNor0~0_combout ),
	.datad(!\idp|setter|WideNor0~2_combout ),
	.datae(!\ic|Selector0~0_combout ),
	.dataf(!\ic|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector19~0 .extended_lut = "off";
defparam \idp|setter|Selector19~0 .lut_mask = 64'h800080008000FFFF;
defparam \idp|setter|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N30
cyclonev_lcell_comb \idp|setter|Selector6~0 (
// Equation(s):
// \idp|setter|Selector6~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[5][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[5][1]~q  & ( ((!\idp|setter|WideNor0~1_combout  & 
// (!\idp|setter|WideNor0~0_combout  & !\idp|setter|Equal8~0_combout ))) # (\ic|player~q ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[5][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[5][1]~q  & ( 
// (\ic|player~q  & (((\idp|setter|Equal8~0_combout ) # (\idp|setter|WideNor0~0_combout )) # (\idp|setter|WideNor0~1_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~1_combout ),
	.datac(!\idp|setter|WideNor0~0_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector6~0 .extended_lut = "off";
defparam \idp|setter|Selector6~0 .lut_mask = 64'h15555555D5555555;
defparam \idp|setter|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N36
cyclonev_lcell_comb \idp|setter|gamestate_next[5][1] (
// Equation(s):
// \idp|setter|gamestate_next[5][1]~combout  = ( \idp|setter|Selector6~0_combout  & ( (!\reset~input_o  & ((\idp|setter|gamestate_next[5][1]~combout ) # (\idp|setter|Selector19~0_combout ))) ) ) # ( !\idp|setter|Selector6~0_combout  & ( (!\reset~input_o  & 
// (!\idp|setter|Selector19~0_combout  & \idp|setter|gamestate_next[5][1]~combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|Selector19~0_combout ),
	.datad(!\idp|setter|gamestate_next[5][1]~combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[5][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[5][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[5][1] .lut_mask = 64'h00C000C00CCC0CCC;
defparam \idp|setter|gamestate_next[5][1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N51
cyclonev_lcell_comb \idp|gamestate[5][1]~feeder (
// Equation(s):
// \idp|gamestate[5][1]~feeder_combout  = ( \idp|setter|gamestate_next[5][1]~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|setter|gamestate_next[5][1]~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|gamestate[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|gamestate[5][1]~feeder .extended_lut = "off";
defparam \idp|gamestate[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \idp|gamestate[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y11_N53
dffeas \idp|gamestate[5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|gamestate[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[5][1] .is_wysiwyg = "true";
defparam \idp|gamestate[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N12
cyclonev_lcell_comb \idp|setter|Selector7~0 (
// Equation(s):
// \idp|setter|Selector7~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[5][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[5][0]~q  & ( (!\ic|player~q ) # ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|WideNor0~1_combout  & !\idp|setter|Equal8~0_combout ))) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[5][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[5][0]~q  & ( (!\ic|player~q  & 
// (((\idp|setter|Equal8~0_combout ) # (\idp|setter|WideNor0~1_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|WideNor0~1_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector7~0 .extended_lut = "off";
defparam \idp|setter|Selector7~0 .lut_mask = 64'h2AAAAAAAEAAAAAAA;
defparam \idp|setter|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N39
cyclonev_lcell_comb \idp|setter|gamestate_next[5][0] (
// Equation(s):
// \idp|setter|gamestate_next[5][0]~combout  = ( \idp|setter|Selector7~0_combout  & ( (!\reset~input_o  & ((\idp|setter|gamestate_next[5][0]~combout ) # (\idp|setter|Selector19~0_combout ))) ) ) # ( !\idp|setter|Selector7~0_combout  & ( 
// (!\idp|setter|Selector19~0_combout  & (!\reset~input_o  & \idp|setter|gamestate_next[5][0]~combout )) ) )

	.dataa(!\idp|setter|Selector19~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|gamestate_next[5][0]~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|setter|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[5][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[5][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[5][0] .lut_mask = 64'h080808084C4C4C4C;
defparam \idp|setter|gamestate_next[5][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N41
dffeas \idp|gamestate[5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[5][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[5][0] .is_wysiwyg = "true";
defparam \idp|gamestate[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N54
cyclonev_lcell_comb \idp|Equal3~0 (
// Equation(s):
// \idp|Equal3~0_combout  = ( \idp|gamestate[5][0]~q  ) # ( !\idp|gamestate[5][0]~q  & ( \idp|gamestate[5][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idp|gamestate[5][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|gamestate[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal3~0 .extended_lut = "off";
defparam \idp|Equal3~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \idp|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N30
cyclonev_lcell_comb \ic|Selector0~1 (
// Equation(s):
// \ic|Selector0~1_combout  = ( \idp|addresser|Equal0~0_combout  & ( \ic|Equal4~2_combout  & ( (!\ic|ps [2] & (\idp|addresser|Equal0~1_combout  & (\ic|Selector0~12_combout  & !\idp|Equal3~0_combout ))) ) ) )

	.dataa(!\ic|ps [2]),
	.datab(!\idp|addresser|Equal0~1_combout ),
	.datac(!\ic|Selector0~12_combout ),
	.datad(!\idp|Equal3~0_combout ),
	.datae(!\idp|addresser|Equal0~0_combout ),
	.dataf(!\ic|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~1 .extended_lut = "off";
defparam \ic|Selector0~1 .lut_mask = 64'h0000000000000200;
defparam \ic|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N45
cyclonev_lcell_comb \idp|setter|Selector16~0 (
// Equation(s):
// \idp|setter|Selector16~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|setter|WideNor0~0_combout  & ( (\ic|Equal4~1_combout  & \idp|setter|Equal8~0_combout ) ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|setter|WideNor0~0_combout  & ( 
// (\ic|Equal4~1_combout  & \idp|setter|Equal8~0_combout ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|setter|WideNor0~0_combout  & ( (\ic|Equal4~1_combout  & \idp|setter|Equal8~0_combout ) ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( 
// !\idp|setter|WideNor0~0_combout  & ( (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~1_combout )) # (\idp|setter|Equal8~0_combout  & ((\ic|Equal4~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\idp|setter|WideNor0~1_combout ),
	.datac(!\ic|Equal4~1_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|setter|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector16~0 .extended_lut = "off";
defparam \idp|setter|Selector16~0 .lut_mask = 64'hCC0F000F000F000F;
defparam \idp|setter|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N51
cyclonev_lcell_comb \idp|setter|Selector1~0 (
// Equation(s):
// \idp|setter|Selector1~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[8][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[8][0]~q  & ( (!\ic|player~q ) # ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|WideNor0~1_combout  & !\idp|setter|Equal8~0_combout ))) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[8][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[8][0]~q  & ( (!\ic|player~q  & 
// (((\idp|setter|Equal8~0_combout ) # (\idp|setter|WideNor0~1_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|WideNor0~1_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector1~0 .extended_lut = "off";
defparam \idp|setter|Selector1~0 .lut_mask = 64'h2AAAAAAAEAAAAAAA;
defparam \idp|setter|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N9
cyclonev_lcell_comb \idp|setter|gamestate_next[8][0] (
// Equation(s):
// \idp|setter|gamestate_next[8][0]~combout  = ( \idp|setter|Selector16~0_combout  & ( \idp|setter|Selector1~0_combout  & ( !\reset~input_o  ) ) ) # ( !\idp|setter|Selector16~0_combout  & ( \idp|setter|Selector1~0_combout  & ( (!\reset~input_o  & 
// \idp|setter|gamestate_next[8][0]~combout ) ) ) ) # ( !\idp|setter|Selector16~0_combout  & ( !\idp|setter|Selector1~0_combout  & ( (!\reset~input_o  & \idp|setter|gamestate_next[8][0]~combout ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\idp|setter|gamestate_next[8][0]~combout ),
	.datad(gnd),
	.datae(!\idp|setter|Selector16~0_combout ),
	.dataf(!\idp|setter|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[8][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[8][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[8][0] .lut_mask = 64'h0A0A00000A0AAAAA;
defparam \idp|setter|gamestate_next[8][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N11
dffeas \idp|gamestate[8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[8][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[8][0] .is_wysiwyg = "true";
defparam \idp|gamestate[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N12
cyclonev_lcell_comb \idp|setter|Selector0~0 (
// Equation(s):
// \idp|setter|Selector0~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[8][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[8][1]~q  & ( ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~1_combout ))) # (\ic|player~q ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[8][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[8][1]~q  & ( 
// (\ic|player~q  & (((\idp|setter|WideNor0~1_combout ) # (\idp|setter|Equal8~0_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|Equal8~0_combout ),
	.datad(!\idp|setter|WideNor0~1_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector0~0 .extended_lut = "off";
defparam \idp|setter|Selector0~0 .lut_mask = 64'h15555555D5555555;
defparam \idp|setter|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N36
cyclonev_lcell_comb \idp|setter|gamestate_next[8][1] (
// Equation(s):
// \idp|setter|gamestate_next[8][1]~combout  = ( \idp|setter|Selector0~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector16~0_combout ) # (\idp|setter|gamestate_next[8][1]~combout ))) ) ) # ( !\idp|setter|Selector0~0_combout  & ( (!\reset~input_o  & 
// (\idp|setter|gamestate_next[8][1]~combout  & !\idp|setter|Selector16~0_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\idp|setter|gamestate_next[8][1]~combout ),
	.datad(!\idp|setter|Selector16~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[8][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[8][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[8][1] .lut_mask = 64'h0A000A000AAA0AAA;
defparam \idp|setter|gamestate_next[8][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N38
dffeas \idp|gamestate[8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[8][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[8][1] .is_wysiwyg = "true";
defparam \idp|gamestate[8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N45
cyclonev_lcell_comb \idp|setter|Selector18~0 (
// Equation(s):
// \idp|setter|Selector18~0_combout  = ( \idp|addresser|Equal6~0_combout  & ( (\ic|ps [1] & (!\ic|ps [2] & (\idp|addresser|Equal6~1_combout  & !\ic|ps [0]))) ) )

	.dataa(!\ic|ps [1]),
	.datab(!\ic|ps [2]),
	.datac(!\idp|addresser|Equal6~1_combout ),
	.datad(!\ic|ps [0]),
	.datae(gnd),
	.dataf(!\idp|addresser|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector18~0 .extended_lut = "off";
defparam \idp|setter|Selector18~0 .lut_mask = 64'h0000000004000400;
defparam \idp|setter|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N30
cyclonev_lcell_comb \idp|setter|Selector18~1 (
// Equation(s):
// \idp|setter|Selector18~1_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|setter|WideNor0~0_combout  & ( \idp|setter|Selector18~0_combout  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|setter|WideNor0~0_combout  & ( 
// \idp|setter|Selector18~0_combout  ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|setter|WideNor0~0_combout  & ( \idp|setter|Selector18~0_combout  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|setter|WideNor0~0_combout  & ( 
// ((!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~1_combout )) # (\idp|setter|Selector18~0_combout ) ) ) )

	.dataa(!\idp|setter|Equal8~0_combout ),
	.datab(gnd),
	.datac(!\idp|setter|WideNor0~1_combout ),
	.datad(!\idp|setter|Selector18~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|setter|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector18~1 .extended_lut = "off";
defparam \idp|setter|Selector18~1 .lut_mask = 64'hA0FF00FF00FF00FF;
defparam \idp|setter|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N48
cyclonev_lcell_comb \idp|setter|Selector5~0 (
// Equation(s):
// \idp|setter|Selector5~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[6][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[6][0]~q  & ( (!\ic|player~q ) # ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~1_combout ))) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[6][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[6][0]~q  & ( (!\ic|player~q  & 
// (((\idp|setter|WideNor0~1_combout ) # (\idp|setter|Equal8~0_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|Equal8~0_combout ),
	.datad(!\idp|setter|WideNor0~1_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector5~0 .extended_lut = "off";
defparam \idp|setter|Selector5~0 .lut_mask = 64'h2AAAAAAAEAAAAAAA;
defparam \idp|setter|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N24
cyclonev_lcell_comb \idp|setter|gamestate_next[6][0] (
// Equation(s):
// \idp|setter|gamestate_next[6][0]~combout  = ( \idp|setter|Selector5~0_combout  & ( (!\reset~input_o  & ((\idp|setter|gamestate_next[6][0]~combout ) # (\idp|setter|Selector18~1_combout ))) ) ) # ( !\idp|setter|Selector5~0_combout  & ( (!\reset~input_o  & 
// (!\idp|setter|Selector18~1_combout  & \idp|setter|gamestate_next[6][0]~combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(!\idp|setter|Selector18~1_combout ),
	.datac(!\idp|setter|gamestate_next[6][0]~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|setter|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[6][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[6][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[6][0] .lut_mask = 64'h080808082A2A2A2A;
defparam \idp|setter|gamestate_next[6][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N26
dffeas \idp|gamestate[6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[6][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[6][0] .is_wysiwyg = "true";
defparam \idp|gamestate[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N15
cyclonev_lcell_comb \idp|setter|Selector4~0 (
// Equation(s):
// \idp|setter|Selector4~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[6][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[6][1]~q  & ( ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|WideNor0~1_combout  & !\idp|setter|Equal8~0_combout ))) # (\ic|player~q ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[6][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[6][1]~q  & ( 
// (\ic|player~q  & (((\idp|setter|Equal8~0_combout ) # (\idp|setter|WideNor0~1_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|WideNor0~1_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector4~0 .extended_lut = "off";
defparam \idp|setter|Selector4~0 .lut_mask = 64'h15555555D5555555;
defparam \idp|setter|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N27
cyclonev_lcell_comb \idp|setter|gamestate_next[6][1] (
// Equation(s):
// \idp|setter|gamestate_next[6][1]~combout  = ( \idp|setter|Selector4~0_combout  & ( (!\reset~input_o  & ((\idp|setter|gamestate_next[6][1]~combout ) # (\idp|setter|Selector18~1_combout ))) ) ) # ( !\idp|setter|Selector4~0_combout  & ( (!\reset~input_o  & 
// (!\idp|setter|Selector18~1_combout  & \idp|setter|gamestate_next[6][1]~combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\idp|setter|Selector18~1_combout ),
	.datad(!\idp|setter|gamestate_next[6][1]~combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[6][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[6][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[6][1] .lut_mask = 64'h00A000A00AAA0AAA;
defparam \idp|setter|gamestate_next[6][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N29
dffeas \idp|gamestate[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[6][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[6][1] .is_wysiwyg = "true";
defparam \idp|gamestate[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N21
cyclonev_lcell_comb \ic|Selector0~7 (
// Equation(s):
// \ic|Selector0~7_combout  = ( !\idp|metaSW [6] & ( \idp|metaSW [8] & ( (!\idp|gamestate[8][0]~q  & !\idp|gamestate[8][1]~q ) ) ) ) # ( \idp|metaSW [6] & ( !\idp|metaSW [8] & ( (!\idp|gamestate[6][0]~q  & !\idp|gamestate[6][1]~q ) ) ) )

	.dataa(!\idp|gamestate[8][0]~q ),
	.datab(!\idp|gamestate[8][1]~q ),
	.datac(!\idp|gamestate[6][0]~q ),
	.datad(!\idp|gamestate[6][1]~q ),
	.datae(!\idp|metaSW [6]),
	.dataf(!\idp|metaSW [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~7 .extended_lut = "off";
defparam \ic|Selector0~7 .lut_mask = 64'h0000F00088880000;
defparam \ic|Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N0
cyclonev_lcell_comb \ic|Selector0~8 (
// Equation(s):
// \ic|Selector0~8_combout  = ( \ic|Selector0~7_combout  & ( \ic|Equal4~2_combout  & ( (!\reset~input_o  & (\idp|addresser|Equal0~3_combout  & (\idp|addresser|Equal6~0_combout  & !\ic|ps [2]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\idp|addresser|Equal0~3_combout ),
	.datac(!\idp|addresser|Equal6~0_combout ),
	.datad(!\ic|ps [2]),
	.datae(!\ic|Selector0~7_combout ),
	.dataf(!\ic|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~8 .extended_lut = "off";
defparam \ic|Selector0~8 .lut_mask = 64'h0000000000000200;
defparam \ic|Selector0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N0
cyclonev_lcell_comb \idp|setter|Equal7~0 (
// Equation(s):
// \idp|setter|Equal7~0_combout  = ( !\idp|metaSW [0] & ( (\idp|addresser|Equal0~0_combout  & (\idp|addresser|Equal0~2_combout  & \idp|metaSW [7])) ) )

	.dataa(!\idp|addresser|Equal0~0_combout ),
	.datab(!\idp|addresser|Equal0~2_combout ),
	.datac(!\idp|metaSW [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|metaSW [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Equal7~0 .extended_lut = "off";
defparam \idp|setter|Equal7~0 .lut_mask = 64'h0101010100000000;
defparam \idp|setter|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N24
cyclonev_lcell_comb \idp|setter|Selector17~0 (
// Equation(s):
// \idp|setter|Selector17~0_combout  = ( \idp|setter|WideNor0~0_combout  & ( \idp|setter|WideNor0~2_combout  & ( (\idp|setter|Equal7~0_combout  & \ic|Equal4~1_combout ) ) ) ) # ( !\idp|setter|WideNor0~0_combout  & ( \idp|setter|WideNor0~2_combout  & ( 
// (\idp|setter|Equal7~0_combout  & \ic|Equal4~1_combout ) ) ) ) # ( \idp|setter|WideNor0~0_combout  & ( !\idp|setter|WideNor0~2_combout  & ( (\idp|setter|Equal7~0_combout  & \ic|Equal4~1_combout ) ) ) ) # ( !\idp|setter|WideNor0~0_combout  & ( 
// !\idp|setter|WideNor0~2_combout  & ( (!\idp|setter|WideNor0~1_combout  & ((!\idp|setter|Equal8~0_combout ) # ((\idp|setter|Equal7~0_combout  & \ic|Equal4~1_combout )))) # (\idp|setter|WideNor0~1_combout  & (((\idp|setter|Equal7~0_combout  & 
// \ic|Equal4~1_combout )))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|Equal8~0_combout ),
	.datac(!\idp|setter|Equal7~0_combout ),
	.datad(!\ic|Equal4~1_combout ),
	.datae(!\idp|setter|WideNor0~0_combout ),
	.dataf(!\idp|setter|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector17~0 .extended_lut = "off";
defparam \idp|setter|Selector17~0 .lut_mask = 64'h888F000F000F000F;
defparam \idp|setter|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N18
cyclonev_lcell_comb \idp|setter|Selector2~0 (
// Equation(s):
// \idp|setter|Selector2~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|setter|WideNor0~1_combout  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|setter|WideNor0~1_combout  & ( \ic|player~q  ) ) ) # ( 
// \idp|setter|WideNor0~2_combout  & ( !\idp|setter|WideNor0~1_combout  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|setter|WideNor0~1_combout  & ( (!\idp|setter|WideNor0~0_combout  & ((!\idp|setter|Equal8~0_combout  & 
// (\idp|gamestate[7][1]~q )) # (\idp|setter|Equal8~0_combout  & ((\ic|player~q ))))) # (\idp|setter|WideNor0~0_combout  & (((\ic|player~q )))) ) ) )

	.dataa(!\idp|gamestate[7][1]~q ),
	.datab(!\ic|player~q ),
	.datac(!\idp|setter|WideNor0~0_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|setter|WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector2~0 .extended_lut = "off";
defparam \idp|setter|Selector2~0 .lut_mask = 64'h5333333333333333;
defparam \idp|setter|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N3
cyclonev_lcell_comb \idp|setter|gamestate_next[7][1] (
// Equation(s):
// \idp|setter|gamestate_next[7][1]~combout  = ( \idp|setter|Selector2~0_combout  & ( (!\reset~input_o  & ((\idp|setter|gamestate_next[7][1]~combout ) # (\idp|setter|Selector17~0_combout ))) ) ) # ( !\idp|setter|Selector2~0_combout  & ( (!\reset~input_o  & 
// (!\idp|setter|Selector17~0_combout  & \idp|setter|gamestate_next[7][1]~combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|Selector17~0_combout ),
	.datad(!\idp|setter|gamestate_next[7][1]~combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[7][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[7][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[7][1] .lut_mask = 64'h00C000C00CCC0CCC;
defparam \idp|setter|gamestate_next[7][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N5
dffeas \idp|gamestate[7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[7][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[7][1] .is_wysiwyg = "true";
defparam \idp|gamestate[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N42
cyclonev_lcell_comb \idp|setter|Selector3~0 (
// Equation(s):
// \idp|setter|Selector3~0_combout  = ( \idp|setter|WideNor0~1_combout  & ( \idp|setter|Equal8~0_combout  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~1_combout  & ( \idp|setter|Equal8~0_combout  & ( !\ic|player~q  ) ) ) # ( 
// \idp|setter|WideNor0~1_combout  & ( !\idp|setter|Equal8~0_combout  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~1_combout  & ( !\idp|setter|Equal8~0_combout  & ( (!\idp|setter|WideNor0~0_combout  & ((!\idp|setter|WideNor0~2_combout  & 
// (\idp|gamestate[7][0]~q )) # (\idp|setter|WideNor0~2_combout  & ((!\ic|player~q ))))) # (\idp|setter|WideNor0~0_combout  & (((!\ic|player~q )))) ) ) )

	.dataa(!\idp|setter|WideNor0~0_combout ),
	.datab(!\idp|gamestate[7][0]~q ),
	.datac(!\ic|player~q ),
	.datad(!\idp|setter|WideNor0~2_combout ),
	.datae(!\idp|setter|WideNor0~1_combout ),
	.dataf(!\idp|setter|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector3~0 .extended_lut = "off";
defparam \idp|setter|Selector3~0 .lut_mask = 64'h72F0F0F0F0F0F0F0;
defparam \idp|setter|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N6
cyclonev_lcell_comb \idp|setter|gamestate_next[7][0] (
// Equation(s):
// \idp|setter|gamestate_next[7][0]~combout  = ( \idp|setter|gamestate_next[7][0]~combout  & ( (!\reset~input_o  & ((!\idp|setter|Selector17~0_combout ) # (\idp|setter|Selector3~0_combout ))) ) ) # ( !\idp|setter|gamestate_next[7][0]~combout  & ( 
// (\idp|setter|Selector3~0_combout  & (\idp|setter|Selector17~0_combout  & !\reset~input_o )) ) )

	.dataa(gnd),
	.datab(!\idp|setter|Selector3~0_combout ),
	.datac(!\idp|setter|Selector17~0_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\idp|setter|gamestate_next[7][0]~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[7][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[7][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[7][0] .lut_mask = 64'h03000300F300F300;
defparam \idp|setter|gamestate_next[7][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N59
dffeas \idp|gamestate[7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idp|setter|gamestate_next[7][0]~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(vcc),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[7][0] .is_wysiwyg = "true";
defparam \idp|gamestate[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N3
cyclonev_lcell_comb \idp|setter|Equal0~0 (
// Equation(s):
// \idp|setter|Equal0~0_combout  = ( !\idp|metaSW [7] & ( (\idp|addresser|Equal0~0_combout  & (\idp|addresser|Equal0~2_combout  & \idp|metaSW [0])) ) )

	.dataa(!\idp|addresser|Equal0~0_combout ),
	.datab(!\idp|addresser|Equal0~2_combout ),
	.datac(!\idp|metaSW [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|metaSW [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Equal0~0 .extended_lut = "off";
defparam \idp|setter|Equal0~0 .lut_mask = 64'h0101010100000000;
defparam \idp|setter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N57
cyclonev_lcell_comb \idp|setter|Selector24~0 (
// Equation(s):
// \idp|setter|Selector24~0_combout  = ( \ic|Equal4~1_combout  & ( \idp|setter|Equal0~0_combout  ) ) # ( !\ic|Equal4~1_combout  & ( \idp|setter|Equal0~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|Equal8~0_combout  & 
// (!\idp|setter|WideNor0~2_combout  & !\idp|setter|WideNor0~0_combout ))) ) ) ) # ( \ic|Equal4~1_combout  & ( !\idp|setter|Equal0~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~2_combout  & 
// !\idp|setter|WideNor0~0_combout ))) ) ) ) # ( !\ic|Equal4~1_combout  & ( !\idp|setter|Equal0~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|Equal8~0_combout  & (!\idp|setter|WideNor0~2_combout  & !\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|Equal8~0_combout ),
	.datac(!\idp|setter|WideNor0~2_combout ),
	.datad(!\idp|setter|WideNor0~0_combout ),
	.datae(!\ic|Equal4~1_combout ),
	.dataf(!\idp|setter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector24~0 .extended_lut = "off";
defparam \idp|setter|Selector24~0 .lut_mask = 64'h800080008000FFFF;
defparam \idp|setter|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N15
cyclonev_lcell_comb \idp|setter|Selector25~0 (
// Equation(s):
// \idp|setter|Selector25~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[0][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[0][0]~q  & ( (!\ic|player~q ) # ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~1_combout ))) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[0][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[0][0]~q  & ( (!\ic|player~q  & 
// (((\idp|setter|WideNor0~1_combout ) # (\idp|setter|Equal8~0_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|Equal8~0_combout ),
	.datad(!\idp|setter|WideNor0~1_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector25~0 .extended_lut = "off";
defparam \idp|setter|Selector25~0 .lut_mask = 64'h2AAAAAAAEAAAAAAA;
defparam \idp|setter|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N48
cyclonev_lcell_comb \idp|setter|gamestate_next[0][0] (
// Equation(s):
// \idp|setter|gamestate_next[0][0]~combout  = ( \idp|setter|Selector25~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector24~0_combout ) # (\idp|setter|gamestate_next[0][0]~combout ))) ) ) # ( !\idp|setter|Selector25~0_combout  & ( (!\reset~input_o  & 
// (\idp|setter|gamestate_next[0][0]~combout  & !\idp|setter|Selector24~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|gamestate_next[0][0]~combout ),
	.datad(!\idp|setter|Selector24~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[0][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[0][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[0][0] .lut_mask = 64'h0C000C000CCC0CCC;
defparam \idp|setter|gamestate_next[0][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N5
dffeas \idp|gamestate[0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idp|setter|gamestate_next[0][0]~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(vcc),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[0][0] .is_wysiwyg = "true";
defparam \idp|gamestate[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N33
cyclonev_lcell_comb \idp|setter|Selector26~0 (
// Equation(s):
// \idp|setter|Selector26~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[0][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[0][1]~q  & ( ((!\idp|setter|WideNor0~1_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~0_combout ))) # (\ic|player~q ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[0][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[0][1]~q  & ( 
// (\ic|player~q  & (((\idp|setter|WideNor0~0_combout ) # (\idp|setter|Equal8~0_combout )) # (\idp|setter|WideNor0~1_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~1_combout ),
	.datac(!\idp|setter|Equal8~0_combout ),
	.datad(!\idp|setter|WideNor0~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector26~0 .extended_lut = "off";
defparam \idp|setter|Selector26~0 .lut_mask = 64'h15555555D5555555;
defparam \idp|setter|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N0
cyclonev_lcell_comb \idp|setter|gamestate_next[0][1] (
// Equation(s):
// \idp|setter|gamestate_next[0][1]~combout  = ( \idp|setter|Selector26~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector24~0_combout ) # (\idp|setter|gamestate_next[0][1]~combout ))) ) ) # ( !\idp|setter|Selector26~0_combout  & ( (!\reset~input_o  & 
// (\idp|setter|gamestate_next[0][1]~combout  & !\idp|setter|Selector24~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|gamestate_next[0][1]~combout ),
	.datad(!\idp|setter|Selector24~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[0][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[0][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[0][1] .lut_mask = 64'h0C000C000CCC0CCC;
defparam \idp|setter|gamestate_next[0][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N2
dffeas \idp|gamestate[0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[0][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[0][1] .is_wysiwyg = "true";
defparam \idp|gamestate[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N54
cyclonev_lcell_comb \ic|Selector0~5 (
// Equation(s):
// \ic|Selector0~5_combout  = ( !\idp|metaSW [0] & ( \idp|gamestate[0][1]~q  & ( (!\idp|gamestate[7][1]~q  & (!\idp|gamestate[7][0]~q  & \idp|metaSW [7])) ) ) ) # ( \idp|metaSW [0] & ( !\idp|gamestate[0][1]~q  & ( (!\idp|gamestate[0][0]~q  & !\idp|metaSW 
// [7]) ) ) ) # ( !\idp|metaSW [0] & ( !\idp|gamestate[0][1]~q  & ( (!\idp|gamestate[7][1]~q  & (!\idp|gamestate[7][0]~q  & \idp|metaSW [7])) ) ) )

	.dataa(!\idp|gamestate[7][1]~q ),
	.datab(!\idp|gamestate[7][0]~q ),
	.datac(!\idp|gamestate[0][0]~q ),
	.datad(!\idp|metaSW [7]),
	.datae(!\idp|metaSW [0]),
	.dataf(!\idp|gamestate[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~5 .extended_lut = "off";
defparam \ic|Selector0~5 .lut_mask = 64'h0088F00000880000;
defparam \ic|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N27
cyclonev_lcell_comb \ic|Selector0~6 (
// Equation(s):
// \ic|Selector0~6_combout  = ( \idp|addresser|Equal0~0_combout  & ( \ic|Selector0~5_combout  & ( (\ic|Equal4~2_combout  & (!\reset~input_o  & (!\ic|ps [2] & \idp|addresser|Equal0~2_combout ))) ) ) )

	.dataa(!\ic|Equal4~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\ic|ps [2]),
	.datad(!\idp|addresser|Equal0~2_combout ),
	.datae(!\idp|addresser|Equal0~0_combout ),
	.dataf(!\ic|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~6 .extended_lut = "off";
defparam \ic|Selector0~6 .lut_mask = 64'h0000000000000040;
defparam \ic|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N45
cyclonev_lcell_comb \idp|setter|Equal4~0 (
// Equation(s):
// \idp|setter|Equal4~0_combout  = ( \idp|addresser|Equal3~0_combout  & ( (\idp|metaSW [4] & (!\idp|metaSW [3] & \idp|addresser|Equal0~2_combout )) ) )

	.dataa(!\idp|metaSW [4]),
	.datab(gnd),
	.datac(!\idp|metaSW [3]),
	.datad(!\idp|addresser|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\idp|addresser|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Equal4~0 .extended_lut = "off";
defparam \idp|setter|Equal4~0 .lut_mask = 64'h0000000000500050;
defparam \idp|setter|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N0
cyclonev_lcell_comb \idp|setter|Selector20~0 (
// Equation(s):
// \idp|setter|Selector20~0_combout  = ( \ic|Equal4~1_combout  & ( \idp|setter|Equal4~0_combout  ) ) # ( !\ic|Equal4~1_combout  & ( \idp|setter|Equal4~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|WideNor0~2_combout  & !\idp|setter|Equal8~0_combout ))) ) ) ) # ( \ic|Equal4~1_combout  & ( !\idp|setter|Equal4~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|WideNor0~2_combout  & 
// !\idp|setter|Equal8~0_combout ))) ) ) ) # ( !\ic|Equal4~1_combout  & ( !\idp|setter|Equal4~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|WideNor0~2_combout  & !\idp|setter|Equal8~0_combout ))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|WideNor0~2_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\ic|Equal4~1_combout ),
	.dataf(!\idp|setter|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector20~0 .extended_lut = "off";
defparam \idp|setter|Selector20~0 .lut_mask = 64'h800080008000FFFF;
defparam \idp|setter|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N51
cyclonev_lcell_comb \idp|setter|Selector8~0 (
// Equation(s):
// \idp|setter|Selector8~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[4][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[4][1]~q  & ( ((!\idp|setter|WideNor0~1_combout  & 
// (!\idp|setter|WideNor0~0_combout  & !\idp|setter|Equal8~0_combout ))) # (\ic|player~q ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[4][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[4][1]~q  & ( 
// (\ic|player~q  & (((\idp|setter|Equal8~0_combout ) # (\idp|setter|WideNor0~0_combout )) # (\idp|setter|WideNor0~1_combout ))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|Equal8~0_combout ),
	.datad(!\ic|player~q ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector8~0 .extended_lut = "off";
defparam \idp|setter|Selector8~0 .lut_mask = 64'h007F00FF80FF00FF;
defparam \idp|setter|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N21
cyclonev_lcell_comb \idp|setter|gamestate_next[4][1] (
// Equation(s):
// \idp|setter|gamestate_next[4][1]~combout  = ( \idp|setter|Selector8~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector20~0_combout ) # (\idp|setter|gamestate_next[4][1]~combout ))) ) ) # ( !\idp|setter|Selector8~0_combout  & ( 
// (\idp|setter|gamestate_next[4][1]~combout  & (!\reset~input_o  & !\idp|setter|Selector20~0_combout )) ) )

	.dataa(!\idp|setter|gamestate_next[4][1]~combout ),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\idp|setter|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[4][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[4][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[4][1] .lut_mask = 64'h4400440044CC44CC;
defparam \idp|setter|gamestate_next[4][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N23
dffeas \idp|gamestate[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[4][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[4][1] .is_wysiwyg = "true";
defparam \idp|gamestate[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N12
cyclonev_lcell_comb \idp|setter|Equal3~0 (
// Equation(s):
// \idp|setter|Equal3~0_combout  = ( \idp|metaSW [3] & ( (!\idp|metaSW [4] & (\idp|addresser|Equal3~0_combout  & \idp|addresser|Equal0~2_combout )) ) )

	.dataa(!\idp|metaSW [4]),
	.datab(!\idp|addresser|Equal3~0_combout ),
	.datac(!\idp|addresser|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|metaSW [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Equal3~0 .extended_lut = "off";
defparam \idp|setter|Equal3~0 .lut_mask = 64'h0000000002020202;
defparam \idp|setter|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N3
cyclonev_lcell_comb \idp|setter|Selector21~0 (
// Equation(s):
// \idp|setter|Selector21~0_combout  = ( \ic|Equal4~1_combout  & ( \idp|setter|Equal3~0_combout  ) ) # ( !\ic|Equal4~1_combout  & ( \idp|setter|Equal3~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~2_combout ))) ) ) ) # ( \ic|Equal4~1_combout  & ( !\idp|setter|Equal3~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|Equal8~0_combout  & 
// !\idp|setter|WideNor0~2_combout ))) ) ) ) # ( !\ic|Equal4~1_combout  & ( !\idp|setter|Equal3~0_combout  & ( (!\idp|setter|WideNor0~1_combout  & (!\idp|setter|WideNor0~0_combout  & (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~2_combout ))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|Equal8~0_combout ),
	.datad(!\idp|setter|WideNor0~2_combout ),
	.datae(!\ic|Equal4~1_combout ),
	.dataf(!\idp|setter|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector21~0 .extended_lut = "off";
defparam \idp|setter|Selector21~0 .lut_mask = 64'h800080008000FFFF;
defparam \idp|setter|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N6
cyclonev_lcell_comb \idp|setter|Selector10~0 (
// Equation(s):
// \idp|setter|Selector10~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[3][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[3][1]~q  & ( ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|WideNor0~1_combout  & !\idp|setter|Equal8~0_combout ))) # (\ic|player~q ) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[3][1]~q  & ( \ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[3][1]~q  & ( 
// (\ic|player~q  & (((\idp|setter|Equal8~0_combout ) # (\idp|setter|WideNor0~1_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|WideNor0~1_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector10~0 .extended_lut = "off";
defparam \idp|setter|Selector10~0 .lut_mask = 64'h15555555D5555555;
defparam \idp|setter|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N39
cyclonev_lcell_comb \idp|setter|gamestate_next[3][1] (
// Equation(s):
// \idp|setter|gamestate_next[3][1]~combout  = ( \idp|setter|Selector10~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector21~0_combout ) # (\idp|setter|gamestate_next[3][1]~combout ))) ) ) # ( !\idp|setter|Selector10~0_combout  & ( (!\reset~input_o  & 
// (\idp|setter|gamestate_next[3][1]~combout  & !\idp|setter|Selector21~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|gamestate_next[3][1]~combout ),
	.datad(!\idp|setter|Selector21~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[3][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[3][1] .extended_lut = "off";
defparam \idp|setter|gamestate_next[3][1] .lut_mask = 64'h0C000C000CCC0CCC;
defparam \idp|setter|gamestate_next[3][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N41
dffeas \idp|gamestate[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[3][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[3][1] .is_wysiwyg = "true";
defparam \idp|gamestate[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N42
cyclonev_lcell_comb \idp|setter|Selector11~0 (
// Equation(s):
// \idp|setter|Selector11~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[3][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[3][0]~q  & ( (!\ic|player~q ) # ((!\idp|setter|WideNor0~0_combout  & 
// (!\idp|setter|WideNor0~1_combout  & !\idp|setter|Equal8~0_combout ))) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[3][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[3][0]~q  & ( (!\ic|player~q  & 
// (((\idp|setter|Equal8~0_combout ) # (\idp|setter|WideNor0~1_combout )) # (\idp|setter|WideNor0~0_combout ))) ) ) )

	.dataa(!\ic|player~q ),
	.datab(!\idp|setter|WideNor0~0_combout ),
	.datac(!\idp|setter|WideNor0~1_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector11~0 .extended_lut = "off";
defparam \idp|setter|Selector11~0 .lut_mask = 64'h2AAAAAAAEAAAAAAA;
defparam \idp|setter|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N18
cyclonev_lcell_comb \idp|setter|gamestate_next[3][0] (
// Equation(s):
// \idp|setter|gamestate_next[3][0]~combout  = ( \idp|setter|Selector11~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector21~0_combout ) # (\idp|setter|gamestate_next[3][0]~combout ))) ) ) # ( !\idp|setter|Selector11~0_combout  & ( (!\reset~input_o  & 
// (\idp|setter|gamestate_next[3][0]~combout  & !\idp|setter|Selector21~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|gamestate_next[3][0]~combout ),
	.datad(!\idp|setter|Selector21~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[3][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[3][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[3][0] .lut_mask = 64'h0C000C000CCC0CCC;
defparam \idp|setter|gamestate_next[3][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N20
dffeas \idp|gamestate[3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[3][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[3][0] .is_wysiwyg = "true";
defparam \idp|gamestate[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N27
cyclonev_lcell_comb \idp|setter|Selector9~0 (
// Equation(s):
// \idp|setter|Selector9~0_combout  = ( \idp|setter|WideNor0~2_combout  & ( \idp|gamestate[4][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( \idp|gamestate[4][0]~q  & ( (!\ic|player~q ) # ((!\idp|setter|WideNor0~1_combout  & 
// (!\idp|setter|Equal8~0_combout  & !\idp|setter|WideNor0~0_combout ))) ) ) ) # ( \idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[4][0]~q  & ( !\ic|player~q  ) ) ) # ( !\idp|setter|WideNor0~2_combout  & ( !\idp|gamestate[4][0]~q  & ( (!\ic|player~q  & 
// (((\idp|setter|WideNor0~0_combout ) # (\idp|setter|Equal8~0_combout )) # (\idp|setter|WideNor0~1_combout ))) ) ) )

	.dataa(!\idp|setter|WideNor0~1_combout ),
	.datab(!\idp|setter|Equal8~0_combout ),
	.datac(!\idp|setter|WideNor0~0_combout ),
	.datad(!\ic|player~q ),
	.datae(!\idp|setter|WideNor0~2_combout ),
	.dataf(!\idp|gamestate[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|Selector9~0 .extended_lut = "off";
defparam \idp|setter|Selector9~0 .lut_mask = 64'h7F00FF00FF80FF00;
defparam \idp|setter|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N54
cyclonev_lcell_comb \idp|setter|gamestate_next[4][0] (
// Equation(s):
// \idp|setter|gamestate_next[4][0]~combout  = ( \idp|setter|Selector9~0_combout  & ( (!\reset~input_o  & ((\idp|setter|Selector20~0_combout ) # (\idp|setter|gamestate_next[4][0]~combout ))) ) ) # ( !\idp|setter|Selector9~0_combout  & ( (!\reset~input_o  & 
// (\idp|setter|gamestate_next[4][0]~combout  & !\idp|setter|Selector20~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\idp|setter|gamestate_next[4][0]~combout ),
	.datad(!\idp|setter|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\idp|setter|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|setter|gamestate_next[4][0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|setter|gamestate_next[4][0] .extended_lut = "off";
defparam \idp|setter|gamestate_next[4][0] .lut_mask = 64'h0C000C000CCC0CCC;
defparam \idp|setter|gamestate_next[4][0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N56
dffeas \idp|gamestate[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|setter|gamestate_next[4][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ic|Equal4~3_combout ),
	.sload(gnd),
	.ena(\ic|player~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|gamestate[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \idp|gamestate[4][0] .is_wysiwyg = "true";
defparam \idp|gamestate[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N48
cyclonev_lcell_comb \ic|Selector0~2 (
// Equation(s):
// \ic|Selector0~2_combout  = ( !\idp|gamestate[3][0]~q  & ( \idp|gamestate[4][0]~q  & ( (!\idp|gamestate[3][1]~q  & (!\idp|metaSW [4] & \idp|metaSW [3])) ) ) ) # ( \idp|gamestate[3][0]~q  & ( !\idp|gamestate[4][0]~q  & ( (!\idp|gamestate[4][1]~q  & 
// (\idp|metaSW [4] & !\idp|metaSW [3])) ) ) ) # ( !\idp|gamestate[3][0]~q  & ( !\idp|gamestate[4][0]~q  & ( (!\idp|metaSW [4] & (((!\idp|gamestate[3][1]~q  & \idp|metaSW [3])))) # (\idp|metaSW [4] & (!\idp|gamestate[4][1]~q  & ((!\idp|metaSW [3])))) ) ) )

	.dataa(!\idp|gamestate[4][1]~q ),
	.datab(!\idp|gamestate[3][1]~q ),
	.datac(!\idp|metaSW [4]),
	.datad(!\idp|metaSW [3]),
	.datae(!\idp|gamestate[3][0]~q ),
	.dataf(!\idp|gamestate[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~2 .extended_lut = "off";
defparam \ic|Selector0~2 .lut_mask = 64'h0AC00A0000C00000;
defparam \ic|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N24
cyclonev_lcell_comb \ic|Selector0~3 (
// Equation(s):
// \ic|Selector0~3_combout  = ( \idp|addresser|Equal3~0_combout  & ( \ic|Selector0~2_combout  & ( (\ic|Equal4~2_combout  & (!\reset~input_o  & (\idp|addresser|Equal0~2_combout  & !\ic|ps [2]))) ) ) )

	.dataa(!\ic|Equal4~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\idp|addresser|Equal0~2_combout ),
	.datad(!\ic|ps [2]),
	.datae(!\idp|addresser|Equal3~0_combout ),
	.dataf(!\ic|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~3 .extended_lut = "off";
defparam \ic|Selector0~3 .lut_mask = 64'h0000000000000400;
defparam \ic|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N33
cyclonev_lcell_comb \ic|Selector0~9 (
// Equation(s):
// \ic|Selector0~9_combout  = ( \ic|Selector0~6_combout  & ( \ic|Selector0~3_combout  ) ) # ( !\ic|Selector0~6_combout  & ( \ic|Selector0~3_combout  ) ) # ( \ic|Selector0~6_combout  & ( !\ic|Selector0~3_combout  ) ) # ( !\ic|Selector0~6_combout  & ( 
// !\ic|Selector0~3_combout  & ( (((\ic|Selector0~8_combout ) # (\ic|Equal4~1_combout )) # (\ic|Selector0~1_combout )) # (\ic|Selector0~4_combout ) ) ) )

	.dataa(!\ic|Selector0~4_combout ),
	.datab(!\ic|Selector0~1_combout ),
	.datac(!\ic|Equal4~1_combout ),
	.datad(!\ic|Selector0~8_combout ),
	.datae(!\ic|Selector0~6_combout ),
	.dataf(!\ic|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Selector0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Selector0~9 .extended_lut = "off";
defparam \ic|Selector0~9 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ic|Selector0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N35
dffeas \ic|ps[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ic|Selector0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ic|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ic|ps[1] .is_wysiwyg = "true";
defparam \ic|ps[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N42
cyclonev_lcell_comb \ic|Equal4~0 (
// Equation(s):
// \ic|Equal4~0_combout  = (!\ic|ps [1] & (\ic|ps [2] & !\ic|ps [0]))

	.dataa(!\ic|ps [1]),
	.datab(!\ic|ps [2]),
	.datac(gnd),
	.datad(!\ic|ps [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ic|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ic|Equal4~0 .extended_lut = "off";
defparam \ic|Equal4~0 .lut_mask = 64'h2200220022002200;
defparam \ic|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N9
cyclonev_lcell_comb \idp|Equal8~0 (
// Equation(s):
// \idp|Equal8~0_combout  = ( \idp|gamestate[0][1]~q  ) # ( !\idp|gamestate[0][1]~q  & ( \idp|gamestate[0][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idp|gamestate[0][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|gamestate[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal8~0 .extended_lut = "off";
defparam \idp|Equal8~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \idp|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N57
cyclonev_lcell_comb \idp|Equal7~0 (
// Equation(s):
// \idp|Equal7~0_combout  = ( \idp|gamestate[1][1]~q  ) # ( !\idp|gamestate[1][1]~q  & ( \idp|gamestate[1][0]~q  ) )

	.dataa(!\idp|gamestate[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|gamestate[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal7~0 .extended_lut = "off";
defparam \idp|Equal7~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \idp|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N18
cyclonev_lcell_comb \idp|Equal6~0 (
// Equation(s):
// \idp|Equal6~0_combout  = ( \idp|gamestate[2][1]~q  & ( \idp|gamestate[2][0]~q  ) ) # ( !\idp|gamestate[2][1]~q  & ( \idp|gamestate[2][0]~q  ) ) # ( \idp|gamestate[2][1]~q  & ( !\idp|gamestate[2][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\idp|gamestate[2][1]~q ),
	.dataf(!\idp|gamestate[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal6~0 .extended_lut = "off";
defparam \idp|Equal6~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \idp|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N15
cyclonev_lcell_comb \idp|Equal5~0 (
// Equation(s):
// \idp|Equal5~0_combout  = ( \idp|gamestate[3][0]~q  ) # ( !\idp|gamestate[3][0]~q  & ( \idp|gamestate[3][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idp|gamestate[3][1]~q ),
	.datad(gnd),
	.datae(!\idp|gamestate[3][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal5~0 .extended_lut = "off";
defparam \idp|Equal5~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \idp|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N27
cyclonev_lcell_comb \idp|Equal4~0 (
// Equation(s):
// \idp|Equal4~0_combout  = ( \idp|gamestate[4][1]~q  & ( \idp|gamestate[4][0]~q  ) ) # ( !\idp|gamestate[4][1]~q  & ( \idp|gamestate[4][0]~q  ) ) # ( \idp|gamestate[4][1]~q  & ( !\idp|gamestate[4][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\idp|gamestate[4][1]~q ),
	.dataf(!\idp|gamestate[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal4~0 .extended_lut = "off";
defparam \idp|Equal4~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \idp|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N0
cyclonev_lcell_comb \idp|Equal2~0 (
// Equation(s):
// \idp|Equal2~0_combout  = ( \idp|gamestate[6][0]~q  ) # ( !\idp|gamestate[6][0]~q  & ( \idp|gamestate[6][1]~q  ) )

	.dataa(gnd),
	.datab(!\idp|gamestate[6][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|gamestate[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal2~0 .extended_lut = "off";
defparam \idp|Equal2~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \idp|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N51
cyclonev_lcell_comb \idp|Equal1~0 (
// Equation(s):
// \idp|Equal1~0_combout  = (\idp|gamestate[7][0]~q ) # (\idp|gamestate[7][1]~q )

	.dataa(!\idp|gamestate[7][1]~q ),
	.datab(gnd),
	.datac(!\idp|gamestate[7][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal1~0 .extended_lut = "off";
defparam \idp|Equal1~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \idp|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N39
cyclonev_lcell_comb \idp|Equal0~0 (
// Equation(s):
// \idp|Equal0~0_combout  = ( \idp|gamestate[8][1]~q  ) # ( !\idp|gamestate[8][1]~q  & ( \idp|gamestate[8][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idp|gamestate[8][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idp|gamestate[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|Equal0~0 .extended_lut = "off";
defparam \idp|Equal0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \idp|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \idp|addresser|WideNor0~0 (
// Equation(s):
// \idp|addresser|WideNor0~0_combout  = ( \idp|addresser|Equal2~0_combout  & ( !\ic|ps [0] & ( (!\ic|ps [2] & \ic|ps [1]) ) ) ) # ( !\idp|addresser|Equal2~0_combout  & ( !\ic|ps [0] & ( (\idp|addresser|Equal6~0_combout  & (!\ic|ps [2] & 
// (\idp|addresser|Equal6~1_combout  & \ic|ps [1]))) ) ) )

	.dataa(!\idp|addresser|Equal6~0_combout ),
	.datab(!\ic|ps [2]),
	.datac(!\idp|addresser|Equal6~1_combout ),
	.datad(!\ic|ps [1]),
	.datae(!\idp|addresser|Equal2~0_combout ),
	.dataf(!\ic|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|WideNor0~0 .extended_lut = "off";
defparam \idp|addresser|WideNor0~0 .lut_mask = 64'h000400CC00000000;
defparam \idp|addresser|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \idp|addresser|Equal4~0 (
// Equation(s):
// \idp|addresser|Equal4~0_combout  = ( \idp|metaSW [4] & ( (!\idp|metaSW [3] & \idp|addresser|Equal3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idp|metaSW [3]),
	.datad(!\idp|addresser|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\idp|metaSW [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal4~0 .extended_lut = "off";
defparam \idp|addresser|Equal4~0 .lut_mask = 64'h0000000000F000F0;
defparam \idp|addresser|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \idp|addresser|Equal0~4 (
// Equation(s):
// \idp|addresser|Equal0~4_combout  = ( \idp|addresser|Equal0~0_combout  & ( (\idp|metaSW [0] & !\idp|metaSW [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idp|metaSW [0]),
	.datad(!\idp|metaSW [7]),
	.datae(gnd),
	.dataf(!\idp|addresser|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal0~4 .extended_lut = "off";
defparam \idp|addresser|Equal0~4 .lut_mask = 64'h000000000F000F00;
defparam \idp|addresser|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \idp|addresser|WideNor0~2 (
// Equation(s):
// \idp|addresser|WideNor0~2_combout  = ( \idp|addresser|Equal0~2_combout  & ( \idp|setter|Equal8~0_combout  & ( \ic|Equal4~1_combout  ) ) ) # ( !\idp|addresser|Equal0~2_combout  & ( \idp|setter|Equal8~0_combout  & ( \ic|Equal4~1_combout  ) ) ) # ( 
// \idp|addresser|Equal0~2_combout  & ( !\idp|setter|Equal8~0_combout  & ( (\ic|Equal4~1_combout  & ((\idp|addresser|Equal0~4_combout ) # (\idp|addresser|Equal4~0_combout ))) ) ) )

	.dataa(!\idp|addresser|Equal4~0_combout ),
	.datab(!\ic|Equal4~1_combout ),
	.datac(!\idp|addresser|Equal0~4_combout ),
	.datad(gnd),
	.datae(!\idp|addresser|Equal0~2_combout ),
	.dataf(!\idp|setter|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|WideNor0~2 .extended_lut = "off";
defparam \idp|addresser|WideNor0~2 .lut_mask = 64'h0000131333333333;
defparam \idp|addresser|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N3
cyclonev_lcell_comb \idp|addresser|Equal3~1 (
// Equation(s):
// \idp|addresser|Equal3~1_combout  = ( \idp|addresser|Equal3~0_combout  & ( !\idp|metaSW [4] & ( \idp|metaSW [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idp|metaSW [3]),
	.datad(gnd),
	.datae(!\idp|addresser|Equal3~0_combout ),
	.dataf(!\idp|metaSW [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal3~1 .extended_lut = "off";
defparam \idp|addresser|Equal3~1 .lut_mask = 64'h00000F0F00000000;
defparam \idp|addresser|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N15
cyclonev_lcell_comb \idp|addresser|Equal7~0 (
// Equation(s):
// \idp|addresser|Equal7~0_combout  = ( \idp|addresser|Equal0~0_combout  & ( (\idp|metaSW [7] & !\idp|metaSW [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idp|metaSW [7]),
	.datad(!\idp|metaSW [0]),
	.datae(gnd),
	.dataf(!\idp|addresser|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Equal7~0 .extended_lut = "off";
defparam \idp|addresser|Equal7~0 .lut_mask = 64'h000000000F000F00;
defparam \idp|addresser|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \idp|addresser|WideNor0~1 (
// Equation(s):
// \idp|addresser|WideNor0~1_combout  = ( \ic|Selector0~0_combout  & ( \ic|Equal4~1_combout  ) ) # ( !\ic|Selector0~0_combout  & ( \ic|Equal4~1_combout  & ( ((\idp|addresser|Equal0~2_combout  & ((\idp|addresser|Equal7~0_combout ) # 
// (\idp|addresser|Equal3~1_combout )))) # (\idp|addresser|Equal1~0_combout ) ) ) )

	.dataa(!\idp|addresser|Equal3~1_combout ),
	.datab(!\idp|addresser|Equal7~0_combout ),
	.datac(!\idp|addresser|Equal1~0_combout ),
	.datad(!\idp|addresser|Equal0~2_combout ),
	.datae(!\ic|Selector0~0_combout ),
	.dataf(!\ic|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|WideNor0~1 .extended_lut = "off";
defparam \idp|addresser|WideNor0~1 .lut_mask = 64'h000000000F7FFFFF;
defparam \idp|addresser|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \idp|addresser|Selector3~0 (
// Equation(s):
// \idp|addresser|Selector3~0_combout  = ( \idp|addresser|WideNor0~1_combout  ) # ( !\idp|addresser|WideNor0~1_combout  & ( (!\idp|addresser|WideNor0~0_combout  & (!\idp|addresser|WideNor0~2_combout  & \idp|addresser|address [0])) ) )

	.dataa(!\idp|addresser|WideNor0~0_combout ),
	.datab(!\idp|addresser|WideNor0~2_combout ),
	.datac(gnd),
	.datad(!\idp|addresser|address [0]),
	.datae(gnd),
	.dataf(!\idp|addresser|WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Selector3~0 .extended_lut = "off";
defparam \idp|addresser|Selector3~0 .lut_mask = 64'h00880088FFFFFFFF;
defparam \idp|addresser|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N50
dffeas \idp|addresser|address[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|addresser|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|addresser|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|addresser|address[0] .is_wysiwyg = "true";
defparam \idp|addresser|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \idp|addresser|Selector2~0 (
// Equation(s):
// \idp|addresser|Selector2~0_combout  = ( !\ic|ps [0] & ( \idp|addresser|Equal7~0_combout  & ( (\idp|addresser|Equal0~2_combout  & (!\ic|ps [2] & \ic|ps [1])) ) ) ) # ( !\ic|ps [0] & ( !\idp|addresser|Equal7~0_combout  & ( (\idp|addresser|Equal0~2_combout  
// & (!\ic|ps [2] & (\idp|addresser|Equal3~1_combout  & \ic|ps [1]))) ) ) )

	.dataa(!\idp|addresser|Equal0~2_combout ),
	.datab(!\ic|ps [2]),
	.datac(!\idp|addresser|Equal3~1_combout ),
	.datad(!\ic|ps [1]),
	.datae(!\ic|ps [0]),
	.dataf(!\idp|addresser|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Selector2~0 .extended_lut = "off";
defparam \idp|addresser|Selector2~0 .lut_mask = 64'h0004000000440000;
defparam \idp|addresser|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N57
cyclonev_lcell_comb \idp|addresser|Selector2~1 (
// Equation(s):
// \idp|addresser|Selector2~1_combout  = ( \idp|addresser|WideNor0~1_combout  & ( (\idp|addresser|WideNor0~0_combout ) # (\idp|addresser|Selector2~0_combout ) ) ) # ( !\idp|addresser|WideNor0~1_combout  & ( (((!\idp|addresser|WideNor0~2_combout  & 
// \idp|addresser|address [1])) # (\idp|addresser|WideNor0~0_combout )) # (\idp|addresser|Selector2~0_combout ) ) )

	.dataa(!\idp|addresser|Selector2~0_combout ),
	.datab(!\idp|addresser|WideNor0~0_combout ),
	.datac(!\idp|addresser|WideNor0~2_combout ),
	.datad(!\idp|addresser|address [1]),
	.datae(gnd),
	.dataf(!\idp|addresser|WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Selector2~1 .extended_lut = "off";
defparam \idp|addresser|Selector2~1 .lut_mask = 64'h77F777F777777777;
defparam \idp|addresser|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N59
dffeas \idp|addresser|address[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|addresser|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|addresser|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|addresser|address[1] .is_wysiwyg = "true";
defparam \idp|addresser|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \idp|addresser|Selector1~0 (
// Equation(s):
// \idp|addresser|Selector1~0_combout  = ( \ic|Selector0~0_combout  & ( !\idp|setter|Selector18~0_combout  & ( !\ic|Equal4~1_combout  ) ) ) # ( !\ic|Selector0~0_combout  & ( !\idp|setter|Selector18~0_combout  & ( (!\idp|addresser|Equal0~2_combout ) # 
// ((!\ic|Equal4~1_combout ) # ((!\idp|addresser|Equal4~0_combout  & !\idp|addresser|Equal7~0_combout ))) ) ) )

	.dataa(!\idp|addresser|Equal0~2_combout ),
	.datab(!\ic|Equal4~1_combout ),
	.datac(!\idp|addresser|Equal4~0_combout ),
	.datad(!\idp|addresser|Equal7~0_combout ),
	.datae(!\ic|Selector0~0_combout ),
	.dataf(!\idp|setter|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Selector1~0 .extended_lut = "off";
defparam \idp|addresser|Selector1~0 .lut_mask = 64'hFEEECCCC00000000;
defparam \idp|addresser|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \idp|addresser|Selector1~1 (
// Equation(s):
// \idp|addresser|Selector1~1_combout  = ( \idp|addresser|Selector1~0_combout  & ( (!\idp|addresser|WideNor0~0_combout  & (!\idp|addresser|WideNor0~2_combout  & (!\idp|addresser|WideNor0~1_combout  & \idp|addresser|address [2]))) ) ) # ( 
// !\idp|addresser|Selector1~0_combout  )

	.dataa(!\idp|addresser|WideNor0~0_combout ),
	.datab(!\idp|addresser|WideNor0~2_combout ),
	.datac(!\idp|addresser|WideNor0~1_combout ),
	.datad(!\idp|addresser|address [2]),
	.datae(gnd),
	.dataf(!\idp|addresser|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Selector1~1 .extended_lut = "off";
defparam \idp|addresser|Selector1~1 .lut_mask = 64'hFFFFFFFF00800080;
defparam \idp|addresser|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N14
dffeas \idp|addresser|address[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|addresser|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|addresser|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|addresser|address[2] .is_wysiwyg = "true";
defparam \idp|addresser|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \idp|addresser|Selector0~0 (
// Equation(s):
// \idp|addresser|Selector0~0_combout  = ( \idp|addresser|address [3] & ( \idp|addresser|WideNor0~1_combout  & ( (\ic|Equal4~1_combout  & \idp|setter|Equal8~0_combout ) ) ) ) # ( !\idp|addresser|address [3] & ( \idp|addresser|WideNor0~1_combout  & ( 
// (\ic|Equal4~1_combout  & \idp|setter|Equal8~0_combout ) ) ) ) # ( \idp|addresser|address [3] & ( !\idp|addresser|WideNor0~1_combout  & ( (!\idp|addresser|WideNor0~0_combout  & ((!\idp|addresser|WideNor0~2_combout ) # ((\ic|Equal4~1_combout  & 
// \idp|setter|Equal8~0_combout )))) # (\idp|addresser|WideNor0~0_combout  & (((\ic|Equal4~1_combout  & \idp|setter|Equal8~0_combout )))) ) ) ) # ( !\idp|addresser|address [3] & ( !\idp|addresser|WideNor0~1_combout  & ( (\ic|Equal4~1_combout  & 
// \idp|setter|Equal8~0_combout ) ) ) )

	.dataa(!\idp|addresser|WideNor0~0_combout ),
	.datab(!\idp|addresser|WideNor0~2_combout ),
	.datac(!\ic|Equal4~1_combout ),
	.datad(!\idp|setter|Equal8~0_combout ),
	.datae(!\idp|addresser|address [3]),
	.dataf(!\idp|addresser|WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idp|addresser|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idp|addresser|Selector0~0 .extended_lut = "off";
defparam \idp|addresser|Selector0~0 .lut_mask = 64'h000F888F000F000F;
defparam \idp|addresser|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N32
dffeas \idp|addresser|address[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\idp|addresser|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idp|addresser|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \idp|addresser|address[3] .is_wysiwyg = "true";
defparam \idp|addresser|address[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \idp|rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\idp|addresser|address [3],\idp|addresser|address [2],\idp|addresser|address [1],\idp|addresser|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\idp|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "tic_tac_toe.mif";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "input_datapath:idp|rom:rom|altsyncram:altsyncram_component|altsyncram_3qh1:auto_generated|ALTSYNCRAM";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 9;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 88;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000002A185000B20E184B90B2F0184720B22A32D0011C0E32CB911CF032C7211C2A4D5001860E4D4B9186F04D472186";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \idp|rom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\idp|addresser|address [3],\idp|addresser|address [2],\idp|addresser|address [1],\idp|addresser|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\idp|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .init_file = "tic_tac_toe.mif";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "input_datapath:idp|rom:rom|altsyncram:altsyncram_component|altsyncram_3qh1:auto_generated|ALTSYNCRAM";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 4;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 40;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 15;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 9;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 88;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 4;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 40;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000A2C9000613E2C8B9061202C8720610A471000CB3E470B90CB20470720CB0A619001353E618B913520618721350";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \idp|rom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\idp|addresser|address [3],\idp|addresser|address [2],\idp|addresser|address [1],\idp|addresser|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\idp|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .init_file = "tic_tac_toe.mif";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "input_datapath:idp|rom:rom|altsyncram:altsyncram_component|altsyncram_3qh1:auto_generated|ALTSYNCRAM";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 4;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 20;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 80;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 15;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 9;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 88;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 4;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 20;
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \idp|rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "0000000000000000000000000000000000000032000200000F00032000200000F00032000200000F";
// synopsys translate_on

// Location: LABCELL_X71_Y72_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
