// Seed: 3367449965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = 1;
  wire id_15;
  wire id_16;
  assign id_2 = !id_2;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wire id_4,
    input wire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    output wor id_10,
    output wire id_11,
    output wire id_12,
    input tri0 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply1 id_16,
    output tri0 id_17,
    output tri id_18,
    input tri id_19,
    input supply0 id_20,
    input uwire id_21,
    output uwire id_22
    , id_26,
    output uwire id_23,
    output wor id_24
);
  always_latch @(1'b0, !1) id_22 = (1);
  module_0(
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
