
javiFOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006028  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08006200  08006200  00007200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006240  08006240  0000881c  2**0
                  CONTENTS
  4 .ARM          00000000  08006240  08006240  0000881c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006240  08006240  0000881c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006240  08006240  00007240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006244  08006244  00007244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000081c  20000000  08006248  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  2000081c  08006a64  0000881c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a88  08006a64  00008a88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000881c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001415c  00000000  00000000  0000884c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030c8  00000000  00000000  0001c9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001308  00000000  00000000  0001fa70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e70  00000000  00000000  00020d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002061d  00000000  00000000  00021be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000170a1  00000000  00000000  00042205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6c3a  00000000  00000000  000592a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012fee0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e5c  00000000  00000000  0012ff24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00134d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000081c 	.word	0x2000081c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080061e8 	.word	0x080061e8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000820 	.word	0x20000820
 8000214:	080061e8 	.word	0x080061e8

08000218 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b08c      	sub	sp, #48	@ 0x30
 800021c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800021e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2220      	movs	r2, #32
 800022e:	2100      	movs	r1, #0
 8000230:	4618      	mov	r0, r3
 8000232:	f005 ffad 	bl	8006190 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000236:	4b4f      	ldr	r3, [pc, #316]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000238:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800023c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800023e:	4b4d      	ldr	r3, [pc, #308]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000240:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000244:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000246:	4b4b      	ldr	r3, [pc, #300]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000248:	2200      	movs	r2, #0
 800024a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800024c:	4b49      	ldr	r3, [pc, #292]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800024e:	2200      	movs	r2, #0
 8000250:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000252:	4b48      	ldr	r3, [pc, #288]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000254:	2200      	movs	r2, #0
 8000256:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000258:	4b46      	ldr	r3, [pc, #280]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800025a:	2201      	movs	r2, #1
 800025c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800025e:	4b45      	ldr	r3, [pc, #276]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000260:	2208      	movs	r2, #8
 8000262:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000264:	4b43      	ldr	r3, [pc, #268]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000266:	2200      	movs	r2, #0
 8000268:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800026a:	4b42      	ldr	r3, [pc, #264]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800026c:	2200      	movs	r2, #0
 800026e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 5;
 8000270:	4b40      	ldr	r3, [pc, #256]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000272:	2205      	movs	r2, #5
 8000274:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000276:	4b3f      	ldr	r3, [pc, #252]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000278:	2200      	movs	r2, #0
 800027a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 800027e:	4b3d      	ldr	r3, [pc, #244]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000280:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 8000284:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000286:	4b3b      	ldr	r3, [pc, #236]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000288:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800028c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800028e:	4b39      	ldr	r3, [pc, #228]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000290:	2201      	movs	r2, #1
 8000292:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000296:	4b37      	ldr	r3, [pc, #220]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000298:	2200      	movs	r2, #0
 800029a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800029c:	4b35      	ldr	r3, [pc, #212]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800029e:	2200      	movs	r2, #0
 80002a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002a4:	4833      	ldr	r0, [pc, #204]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002a6:	f001 f8a1 	bl	80013ec <HAL_ADC_Init>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80002b0:	f000 faf5 	bl	800089e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80002b4:	2300      	movs	r3, #0
 80002b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80002b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80002bc:	4619      	mov	r1, r3
 80002be:	482d      	ldr	r0, [pc, #180]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002c0:	f002 f8fe 	bl	80024c0 <HAL_ADCEx_MultiModeConfigChannel>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80002ca:	f000 fae8 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80002ce:	4b2a      	ldr	r3, [pc, #168]	@ (8000378 <MX_ADC1_Init+0x160>)
 80002d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002d2:	2306      	movs	r3, #6
 80002d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 80002d6:	2303      	movs	r3, #3
 80002d8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80002da:	237f      	movs	r3, #127	@ 0x7f
 80002dc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80002de:	2304      	movs	r3, #4
 80002e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80002e2:	2300      	movs	r3, #0
 80002e4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	4619      	mov	r1, r3
 80002ea:	4822      	ldr	r0, [pc, #136]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002ec:	f001 faca 	bl	8001884 <HAL_ADC_ConfigChannel>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80002f6:	f000 fad2 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80002fa:	4b20      	ldr	r3, [pc, #128]	@ (800037c <MX_ADC1_Init+0x164>)
 80002fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80002fe:	230c      	movs	r3, #12
 8000300:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4619      	mov	r1, r3
 8000306:	481b      	ldr	r0, [pc, #108]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000308:	f001 fabc 	bl	8001884 <HAL_ADC_ConfigChannel>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000312:	f000 fac4 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000316:	4b1a      	ldr	r3, [pc, #104]	@ (8000380 <MX_ADC1_Init+0x168>)
 8000318:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800031a:	2312      	movs	r3, #18
 800031c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800031e:	1d3b      	adds	r3, r7, #4
 8000320:	4619      	mov	r1, r3
 8000322:	4814      	ldr	r0, [pc, #80]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000324:	f001 faae 	bl	8001884 <HAL_ADC_ConfigChannel>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 800032e:	f000 fab6 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000332:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <MX_ADC1_Init+0x16c>)
 8000334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000336:	2318      	movs	r3, #24
 8000338:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	4619      	mov	r1, r3
 800033e:	480d      	ldr	r0, [pc, #52]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000340:	f001 faa0 	bl	8001884 <HAL_ADC_ConfigChannel>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 800034a:	f000 faa8 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800034e:	4b0e      	ldr	r3, [pc, #56]	@ (8000388 <MX_ADC1_Init+0x170>)
 8000350:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000352:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000356:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000358:	1d3b      	adds	r3, r7, #4
 800035a:	4619      	mov	r1, r3
 800035c:	4805      	ldr	r0, [pc, #20]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800035e:	f001 fa91 	bl	8001884 <HAL_ADC_ConfigChannel>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000368:	f000 fa99 	bl	800089e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800036c:	bf00      	nop
 800036e:	3730      	adds	r7, #48	@ 0x30
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	20000838 	.word	0x20000838
 8000378:	04300002 	.word	0x04300002
 800037c:	14f00020 	.word	0x14f00020
 8000380:	2e300800 	.word	0x2e300800
 8000384:	c3210000 	.word	0xc3210000
 8000388:	cb840000 	.word	0xcb840000

0800038c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b088      	sub	sp, #32
 8000390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000392:	463b      	mov	r3, r7
 8000394:	2220      	movs	r2, #32
 8000396:	2100      	movs	r1, #0
 8000398:	4618      	mov	r0, r3
 800039a:	f005 fef9 	bl	8006190 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800039e:	4b2b      	ldr	r3, [pc, #172]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000450 <MX_ADC2_Init+0xc4>)
 80003a2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80003a4:	4b29      	ldr	r3, [pc, #164]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003a6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80003aa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80003ac:	4b27      	ldr	r3, [pc, #156]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003b2:	4b26      	ldr	r3, [pc, #152]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80003b8:	4b24      	ldr	r3, [pc, #144]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003be:	4b23      	ldr	r3, [pc, #140]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003c4:	4b21      	ldr	r3, [pc, #132]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003c6:	2204      	movs	r2, #4
 80003c8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80003ca:	4b20      	ldr	r3, [pc, #128]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80003d0:	4b1e      	ldr	r3, [pc, #120]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80003d6:	4b1d      	ldr	r3, [pc, #116]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003d8:	2201      	movs	r2, #1
 80003da:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80003dc:	4b1b      	ldr	r3, [pc, #108]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003de:	2200      	movs	r2, #0
 80003e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003e4:	4b19      	ldr	r3, [pc, #100]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003ea:	4b18      	ldr	r3, [pc, #96]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80003f0:	4b16      	ldr	r3, [pc, #88]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003f8:	4b14      	ldr	r3, [pc, #80]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80003fe:	4b13      	ldr	r3, [pc, #76]	@ (800044c <MX_ADC2_Init+0xc0>)
 8000400:	2200      	movs	r2, #0
 8000402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000406:	4811      	ldr	r0, [pc, #68]	@ (800044c <MX_ADC2_Init+0xc0>)
 8000408:	f000 fff0 	bl	80013ec <HAL_ADC_Init>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000412:	f000 fa44 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000416:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <MX_ADC2_Init+0xc8>)
 8000418:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800041a:	2306      	movs	r3, #6
 800041c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800041e:	2300      	movs	r3, #0
 8000420:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000422:	237f      	movs	r3, #127	@ 0x7f
 8000424:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000426:	2304      	movs	r3, #4
 8000428:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800042e:	463b      	mov	r3, r7
 8000430:	4619      	mov	r1, r3
 8000432:	4806      	ldr	r0, [pc, #24]	@ (800044c <MX_ADC2_Init+0xc0>)
 8000434:	f001 fa26 	bl	8001884 <HAL_ADC_ConfigChannel>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800043e:	f000 fa2e 	bl	800089e <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000442:	bf00      	nop
 8000444:	3720      	adds	r7, #32
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	200008a4 	.word	0x200008a4
 8000450:	50000100 	.word	0x50000100
 8000454:	cb8c0000 	.word	0xcb8c0000

08000458 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b09c      	sub	sp, #112	@ 0x70
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000460:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	605a      	str	r2, [r3, #4]
 800046a:	609a      	str	r2, [r3, #8]
 800046c:	60da      	str	r2, [r3, #12]
 800046e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000470:	f107 0318 	add.w	r3, r7, #24
 8000474:	2244      	movs	r2, #68	@ 0x44
 8000476:	2100      	movs	r1, #0
 8000478:	4618      	mov	r0, r3
 800047a:	f005 fe89 	bl	8006190 <memset>
  if(adcHandle->Instance==ADC1)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000486:	f040 8083 	bne.w	8000590 <HAL_ADC_MspInit+0x138>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800048a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800048e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000490:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000494:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000496:	f107 0318 	add.w	r3, r7, #24
 800049a:	4618      	mov	r0, r3
 800049c:	f003 fb7a 	bl	8003b94 <HAL_RCCEx_PeriphCLKConfig>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80004a6:	f000 f9fa 	bl	800089e <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80004aa:	4b50      	ldr	r3, [pc, #320]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	3301      	adds	r3, #1
 80004b0:	4a4e      	ldr	r2, [pc, #312]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80004b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80004b4:	4b4d      	ldr	r3, [pc, #308]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2b01      	cmp	r3, #1
 80004ba:	d10b      	bne.n	80004d4 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80004bc:	4b4c      	ldr	r3, [pc, #304]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c0:	4a4b      	ldr	r2, [pc, #300]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004c8:	4b49      	ldr	r3, [pc, #292]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004d0:	617b      	str	r3, [r7, #20]
 80004d2:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d4:	4b46      	ldr	r3, [pc, #280]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d8:	4a45      	ldr	r2, [pc, #276]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004da:	f043 0301 	orr.w	r3, r3, #1
 80004de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004e0:	4b43      	ldr	r3, [pc, #268]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e4:	f003 0301 	and.w	r3, r3, #1
 80004e8:	613b      	str	r3, [r7, #16]
 80004ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ec:	4b40      	ldr	r3, [pc, #256]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f0:	4a3f      	ldr	r2, [pc, #252]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004f2:	f043 0302 	orr.w	r3, r3, #2
 80004f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004f8:	4b3d      	ldr	r3, [pc, #244]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fc:	f003 0302 	and.w	r3, r3, #2
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_VBUS_Pin;
 8000504:	2301      	movs	r3, #1
 8000506:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000508:	2303      	movs	r3, #3
 800050a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ADC_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000510:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000514:	4619      	mov	r1, r3
 8000516:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800051a:	f002 fbf7 	bl	8002d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_BLUE_POTENTIOMETER_Pin|ADC_TEMPERATURE_FEEDBACK_Pin;
 800051e:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8000522:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000524:	2303      	movs	r3, #3
 8000526:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000528:	2300      	movs	r3, #0
 800052a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800052c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000530:	4619      	mov	r1, r3
 8000532:	4830      	ldr	r0, [pc, #192]	@ (80005f4 <HAL_ADC_MspInit+0x19c>)
 8000534:	f002 fbea 	bl	8002d0c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000538:	4b2f      	ldr	r3, [pc, #188]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 800053a:	4a30      	ldr	r2, [pc, #192]	@ (80005fc <HAL_ADC_MspInit+0x1a4>)
 800053c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800053e:	4b2e      	ldr	r3, [pc, #184]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000540:	2205      	movs	r2, #5
 8000542:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000544:	4b2c      	ldr	r3, [pc, #176]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800054a:	4b2b      	ldr	r3, [pc, #172]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 800054c:	2200      	movs	r2, #0
 800054e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000550:	4b29      	ldr	r3, [pc, #164]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000552:	2280      	movs	r2, #128	@ 0x80
 8000554:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000556:	4b28      	ldr	r3, [pc, #160]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000558:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800055c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800055e:	4b26      	ldr	r3, [pc, #152]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000560:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000564:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000566:	4b24      	ldr	r3, [pc, #144]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000568:	2220      	movs	r2, #32
 800056a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800056c:	4b22      	ldr	r3, [pc, #136]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 800056e:	2200      	movs	r2, #0
 8000570:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000572:	4821      	ldr	r0, [pc, #132]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000574:	f002 f958 	bl	8002828 <HAL_DMA_Init>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <HAL_ADC_MspInit+0x12a>
    {
      Error_Handler();
 800057e:	f000 f98e 	bl	800089e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4a1c      	ldr	r2, [pc, #112]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000586:	655a      	str	r2, [r3, #84]	@ 0x54
 8000588:	4a1b      	ldr	r2, [pc, #108]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	6293      	str	r3, [r2, #40]	@ 0x28
    }
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800058e:	e029      	b.n	80005e4 <HAL_ADC_MspInit+0x18c>
  else if(adcHandle->Instance==ADC2)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a1a      	ldr	r2, [pc, #104]	@ (8000600 <HAL_ADC_MspInit+0x1a8>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d124      	bne.n	80005e4 <HAL_ADC_MspInit+0x18c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800059a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800059e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80005a0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80005a4:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005a6:	f107 0318 	add.w	r3, r7, #24
 80005aa:	4618      	mov	r0, r3
 80005ac:	f003 faf2 	bl	8003b94 <HAL_RCCEx_PeriphCLKConfig>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <HAL_ADC_MspInit+0x162>
      Error_Handler();
 80005b6:	f000 f972 	bl	800089e <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80005ba:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	3301      	adds	r3, #1
 80005c0:	4a0a      	ldr	r2, [pc, #40]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80005c2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80005c4:	4b09      	ldr	r3, [pc, #36]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d10b      	bne.n	80005e4 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80005cc:	4b08      	ldr	r3, [pc, #32]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80005ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d0:	4a07      	ldr	r2, [pc, #28]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80005d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d8:	4b05      	ldr	r3, [pc, #20]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80005da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
}
 80005e4:	bf00      	nop
 80005e6:	3770      	adds	r7, #112	@ 0x70
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000970 	.word	0x20000970
 80005f0:	40021000 	.word	0x40021000
 80005f4:	48000400 	.word	0x48000400
 80005f8:	20000910 	.word	0x20000910
 80005fc:	40020008 	.word	0x40020008
 8000600:	50000100 	.word	0x50000100

08000604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800060a:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <MX_DMA_Init+0x50>)
 800060c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800060e:	4a11      	ldr	r2, [pc, #68]	@ (8000654 <MX_DMA_Init+0x50>)
 8000610:	f043 0304 	orr.w	r3, r3, #4
 8000614:	6493      	str	r3, [r2, #72]	@ 0x48
 8000616:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <MX_DMA_Init+0x50>)
 8000618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800061a:	f003 0304 	and.w	r3, r3, #4
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <MX_DMA_Init+0x50>)
 8000624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000626:	4a0b      	ldr	r2, [pc, #44]	@ (8000654 <MX_DMA_Init+0x50>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6493      	str	r3, [r2, #72]	@ 0x48
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <MX_DMA_Init+0x50>)
 8000630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	603b      	str	r3, [r7, #0]
 8000638:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800063a:	2200      	movs	r2, #0
 800063c:	2100      	movs	r1, #0
 800063e:	200b      	movs	r0, #11
 8000640:	f002 f8bd 	bl	80027be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000644:	200b      	movs	r0, #11
 8000646:	f002 f8d4 	bl	80027f2 <HAL_NVIC_EnableIRQ>

}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40021000 	.word	0x40021000

08000658 <MX_GPIO_Init>:
     PA7   ------> OPAMP2_VINP
     PB0   ------> OPAMP3_VINP
     PB2   ------> OPAMP3_VINM0
*/
void MX_GPIO_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08a      	sub	sp, #40	@ 0x28
 800065c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065e:	f107 0314 	add.w	r3, r7, #20
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
 800066c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800066e:	4b30      	ldr	r3, [pc, #192]	@ (8000730 <MX_GPIO_Init+0xd8>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	4a2f      	ldr	r2, [pc, #188]	@ (8000730 <MX_GPIO_Init+0xd8>)
 8000674:	f043 0304 	orr.w	r3, r3, #4
 8000678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067a:	4b2d      	ldr	r3, [pc, #180]	@ (8000730 <MX_GPIO_Init+0xd8>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	f003 0304 	and.w	r3, r3, #4
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000686:	4b2a      	ldr	r3, [pc, #168]	@ (8000730 <MX_GPIO_Init+0xd8>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a29      	ldr	r2, [pc, #164]	@ (8000730 <MX_GPIO_Init+0xd8>)
 800068c:	f043 0320 	orr.w	r3, r3, #32
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b27      	ldr	r3, [pc, #156]	@ (8000730 <MX_GPIO_Init+0xd8>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0320 	and.w	r3, r3, #32
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	4a23      	ldr	r2, [pc, #140]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006a4:	f043 0301 	orr.w	r3, r3, #1
 80006a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006aa:	4b21      	ldr	r3, [pc, #132]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b6:	4b1e      	ldr	r3, [pc, #120]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	4a1d      	ldr	r2, [pc, #116]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006bc:	f043 0302 	orr.w	r3, r3, #2
 80006c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	f003 0302 	and.w	r3, r3, #2
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2140      	movs	r1, #64	@ 0x40
 80006d2:	4818      	ldr	r0, [pc, #96]	@ (8000734 <MX_GPIO_Init+0xdc>)
 80006d4:	f002 fc9c 	bl	8003010 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA3 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7;
 80006d8:	23aa      	movs	r3, #170	@ 0xaa
 80006da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006dc:	2303      	movs	r3, #3
 80006de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4619      	mov	r1, r3
 80006ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ee:	f002 fb0d 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80006f2:	2305      	movs	r3, #5
 80006f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006f6:	2303      	movs	r3, #3
 80006f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	480c      	ldr	r0, [pc, #48]	@ (8000738 <MX_GPIO_Init+0xe0>)
 8000706:	f002 fb01 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pin : STATUS_REDLED_Pin */
  GPIO_InitStruct.Pin = STATUS_REDLED_Pin;
 800070a:	2340      	movs	r3, #64	@ 0x40
 800070c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070e:	2301      	movs	r3, #1
 8000710:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000712:	2302      	movs	r3, #2
 8000714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000716:	2300      	movs	r3, #0
 8000718:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STATUS_REDLED_GPIO_Port, &GPIO_InitStruct);
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	4619      	mov	r1, r3
 8000720:	4804      	ldr	r0, [pc, #16]	@ (8000734 <MX_GPIO_Init+0xdc>)
 8000722:	f002 faf3 	bl	8002d0c <HAL_GPIO_Init>

}
 8000726:	bf00      	nop
 8000728:	3728      	adds	r7, #40	@ 0x28
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40021000 	.word	0x40021000
 8000734:	48000800 	.word	0x48000800
 8000738:	48000400 	.word	0x48000400

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000742:	f000 fb7c 	bl	8000e3e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000746:	f000 f861 	bl	800080c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800074a:	f7ff ff85 	bl	8000658 <MX_GPIO_Init>
  MX_DMA_Init();
 800074e:	f7ff ff59 	bl	8000604 <MX_DMA_Init>
  MX_TIM1_Init();
 8000752:	f000 f981 	bl	8000a58 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000756:	f7ff fd5f 	bl	8000218 <MX_ADC1_Init>
  MX_TIM15_Init();
 800075a:	f000 fa45 	bl	8000be8 <MX_TIM15_Init>
  MX_ADC2_Init();
 800075e:	f7ff fe15 	bl	800038c <MX_ADC2_Init>
  MX_OPAMP1_Init();
 8000762:	f000 f8a2 	bl	80008aa <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8000766:	f000 f8a7 	bl	80008b8 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 800076a:	f000 f8ac 	bl	80008c6 <MX_OPAMP3_Init>
  /* USER CODE BEGIN 2 */
  configure_vabc_to_duty_modulator();
 800076e:	f005 f9a9 	bl	8005ac4 <configure_vabc_to_duty_modulator>
  configureHardwarePWM(&htim1,TIM_CHANNEL_1,TIM_CHANNEL_2,TIM_CHANNEL_3);
 8000772:	2308      	movs	r3, #8
 8000774:	2204      	movs	r2, #4
 8000776:	2100      	movs	r1, #0
 8000778:	481d      	ldr	r0, [pc, #116]	@ (80007f0 <main+0xb4>)
 800077a:	f005 fc43 	bl	8006004 <configureHardwarePWM>
  configureHardwareADC(&hadc1,&htim15);
 800077e:	491d      	ldr	r1, [pc, #116]	@ (80007f4 <main+0xb8>)
 8000780:	481d      	ldr	r0, [pc, #116]	@ (80007f8 <main+0xbc>)
 8000782:	f005 fa9d 	bl	8005cc0 <configureHardwareADC>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  HAL_Delay(superloop_delay_ms);
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <main+0xc0>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f000 fbc8 	bl	8000f20 <HAL_Delay>

		 sin_index+=20*adc_variables.bluepotentiometer;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <main+0xc4>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	ee07 3a90 	vmov	s15, r3
 8000798:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800079c:	4b19      	ldr	r3, [pc, #100]	@ (8000804 <main+0xc8>)
 800079e:	edd3 7a02 	vldr	s15, [r3, #8]
 80007a2:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80007a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80007aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007b2:	edc7 7a01 	vstr	s15, [r7, #4]
 80007b6:	793b      	ldrb	r3, [r7, #4]
 80007b8:	b2da      	uxtb	r2, r3
 80007ba:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <main+0xc4>)
 80007bc:	701a      	strb	r2, [r3, #0]
		 cos_index+=20*adc_variables.bluepotentiometer;
 80007be:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <main+0xcc>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	ee07 3a90 	vmov	s15, r3
 80007c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <main+0xc8>)
 80007cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80007d0:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80007d4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80007d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007e0:	edc7 7a01 	vstr	s15, [r7, #4]
 80007e4:	793b      	ldrb	r3, [r7, #4]
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	4b07      	ldr	r3, [pc, #28]	@ (8000808 <main+0xcc>)
 80007ea:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(superloop_delay_ms);
 80007ec:	bf00      	nop
 80007ee:	e7ca      	b.n	8000786 <main+0x4a>
 80007f0:	2000098c 	.word	0x2000098c
 80007f4:	200009d8 	.word	0x200009d8
 80007f8:	20000838 	.word	0x20000838
 80007fc:	20000000 	.word	0x20000000
 8000800:	20000a28 	.word	0x20000a28
 8000804:	20000a54 	.word	0x20000a54
 8000808:	20000a29 	.word	0x20000a29

0800080c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b094      	sub	sp, #80	@ 0x50
 8000810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000812:	f107 0318 	add.w	r3, r7, #24
 8000816:	2238      	movs	r2, #56	@ 0x38
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f005 fcb8 	bl	8006190 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800082e:	2000      	movs	r0, #0
 8000830:	f002 fc06 	bl	8003040 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000834:	2301      	movs	r3, #1
 8000836:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000838:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800083c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083e:	2302      	movs	r3, #2
 8000840:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000842:	2303      	movs	r3, #3
 8000844:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000846:	2302      	movs	r3, #2
 8000848:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800084a:	2355      	movs	r3, #85	@ 0x55
 800084c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800084e:	2302      	movs	r3, #2
 8000850:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000852:	2302      	movs	r3, #2
 8000854:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000856:	2302      	movs	r3, #2
 8000858:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085a:	f107 0318 	add.w	r3, r7, #24
 800085e:	4618      	mov	r0, r3
 8000860:	f002 fca2 	bl	80031a8 <HAL_RCC_OscConfig>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800086a:	f000 f818 	bl	800089e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800086e:	230f      	movs	r3, #15
 8000870:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000872:	2303      	movs	r3, #3
 8000874:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800087a:	2300      	movs	r3, #0
 800087c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800087e:	2300      	movs	r3, #0
 8000880:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	2104      	movs	r1, #4
 8000886:	4618      	mov	r0, r3
 8000888:	f002 ffa0 	bl	80037cc <HAL_RCC_ClockConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000892:	f000 f804 	bl	800089e <Error_Handler>
  }
}
 8000896:	bf00      	nop
 8000898:	3750      	adds	r7, #80	@ 0x50
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800089e:	b480      	push	{r7}
 80008a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a2:	b672      	cpsid	i
}
 80008a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a6:	bf00      	nop
 80008a8:	e7fd      	b.n	80008a6 <Error_Handler+0x8>

080008aa <MX_OPAMP1_Init>:

/* USER CODE END 0 */

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 1 */
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr

080008b8 <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 1 */
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr

080008c6 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 1 */
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <HAL_MspInit+0x44>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008de:	4a0e      	ldr	r2, [pc, #56]	@ (8000918 <HAL_MspInit+0x44>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <HAL_MspInit+0x44>)
 80008e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <HAL_MspInit+0x44>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f6:	4a08      	ldr	r2, [pc, #32]	@ (8000918 <HAL_MspInit+0x44>)
 80008f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <HAL_MspInit+0x44>)
 8000900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800090a:	f002 fc3d 	bl	8003188 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <NMI_Handler+0x4>

08000924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <HardFault_Handler+0x4>

0800092c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <MemManage_Handler+0x4>

08000934 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <UsageFault_Handler+0x4>

08000944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr

08000952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000972:	f000 fab7 	bl	8000ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000980:	4802      	ldr	r0, [pc, #8]	@ (800098c <DMA1_Channel1_IRQHandler+0x10>)
 8000982:	f002 f874 	bl	8002a6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000910 	.word	0x20000910

08000990 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

	decodeHArdwareADC();
 8000994:	f005 fa78 	bl	8005e88 <decodeHArdwareADC>
	park_inverse(&vdq0, cosineWave[cos_index], sineWave[sin_index], &valphabeta);
 8000998:	4b1a      	ldr	r3, [pc, #104]	@ (8000a04 <TIM1_UP_TIM16_IRQHandler+0x74>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4a1a      	ldr	r2, [pc, #104]	@ (8000a08 <TIM1_UP_TIM16_IRQHandler+0x78>)
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	4413      	add	r3, r2
 80009a2:	edd3 7a00 	vldr	s15, [r3]
 80009a6:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <TIM1_UP_TIM16_IRQHandler+0x7c>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	4a19      	ldr	r2, [pc, #100]	@ (8000a10 <TIM1_UP_TIM16_IRQHandler+0x80>)
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	4413      	add	r3, r2
 80009b0:	ed93 7a00 	vldr	s14, [r3]
 80009b4:	4917      	ldr	r1, [pc, #92]	@ (8000a14 <TIM1_UP_TIM16_IRQHandler+0x84>)
 80009b6:	eef0 0a47 	vmov.f32	s1, s14
 80009ba:	eeb0 0a67 	vmov.f32	s0, s15
 80009be:	4816      	ldr	r0, [pc, #88]	@ (8000a18 <TIM1_UP_TIM16_IRQHandler+0x88>)
 80009c0:	f004 ffc9 	bl	8005956 <park_inverse>
	clarke_inverse(&valphabeta, &vabc);
 80009c4:	4915      	ldr	r1, [pc, #84]	@ (8000a1c <TIM1_UP_TIM16_IRQHandler+0x8c>)
 80009c6:	4813      	ldr	r0, [pc, #76]	@ (8000a14 <TIM1_UP_TIM16_IRQHandler+0x84>)
 80009c8:	f004 ff7a 	bl	80058c0 <clarke_inverse>
	run_vabc_to_duty_modulator(adc_variables.vdc/12.0f, &vabc, &pwm_duty_cycles);
 80009cc:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <TIM1_UP_TIM16_IRQHandler+0x90>)
 80009ce:	edd3 7a00 	vldr	s15, [r3]
 80009d2:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80009d6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80009da:	4912      	ldr	r1, [pc, #72]	@ (8000a24 <TIM1_UP_TIM16_IRQHandler+0x94>)
 80009dc:	480f      	ldr	r0, [pc, #60]	@ (8000a1c <TIM1_UP_TIM16_IRQHandler+0x8c>)
 80009de:	eeb0 0a47 	vmov.f32	s0, s14
 80009e2:	f005 f887 	bl	8005af4 <run_vabc_to_duty_modulator>
	runHardwarePWM(&pwm_duty_cycles, &pwm_registers);
 80009e6:	4910      	ldr	r1, [pc, #64]	@ (8000a28 <TIM1_UP_TIM16_IRQHandler+0x98>)
 80009e8:	480e      	ldr	r0, [pc, #56]	@ (8000a24 <TIM1_UP_TIM16_IRQHandler+0x94>)
 80009ea:	f005 fb65 	bl	80060b8 <runHardwarePWM>
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_RESET );
 80009ee:	2200      	movs	r2, #0
 80009f0:	2140      	movs	r1, #64	@ 0x40
 80009f2:	480e      	ldr	r0, [pc, #56]	@ (8000a2c <TIM1_UP_TIM16_IRQHandler+0x9c>)
 80009f4:	f002 fb0c 	bl	8003010 <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009f8:	480d      	ldr	r0, [pc, #52]	@ (8000a30 <TIM1_UP_TIM16_IRQHandler+0xa0>)
 80009fa:	f003 fd41 	bl	8004480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000a29 	.word	0x20000a29
 8000a08:	2000041c 	.word	0x2000041c
 8000a0c:	20000a28 	.word	0x20000a28
 8000a10:	2000001c 	.word	0x2000001c
 8000a14:	20000980 	.word	0x20000980
 8000a18:	20000004 	.word	0x20000004
 8000a1c:	20000974 	.word	0x20000974
 8000a20:	20000a54 	.word	0x20000a54
 8000a24:	20000a70 	.word	0x20000a70
 8000a28:	20000a7c 	.word	0x20000a7c
 8000a2c:	48000800 	.word	0x48000800
 8000a30:	2000098c 	.word	0x2000098c

08000a34 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a38:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <SystemInit+0x20>)
 8000a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a3e:	4a05      	ldr	r2, [pc, #20]	@ (8000a54 <SystemInit+0x20>)
 8000a40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b09c      	sub	sp, #112	@ 0x70
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a5e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a6c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a78:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]
 8000a86:	611a      	str	r2, [r3, #16]
 8000a88:	615a      	str	r2, [r3, #20]
 8000a8a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2234      	movs	r2, #52	@ 0x34
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f005 fb7c 	bl	8006190 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a98:	4b51      	ldr	r3, [pc, #324]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000a9a:	4a52      	ldr	r2, [pc, #328]	@ (8000be4 <MX_TIM1_Init+0x18c>)
 8000a9c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = PWM_PREESCALER;
 8000a9e:	4b50      	ldr	r3, [pc, #320]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000aa0:	2210      	movs	r2, #16
 8000aa2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000aa4:	4b4e      	ldr	r3, [pc, #312]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000aa6:	2220      	movs	r2, #32
 8000aa8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8000aaa:	4b4d      	ldr	r3, [pc, #308]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000aac:	22f9      	movs	r2, #249	@ 0xf9
 8000aae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab0:	4b4b      	ldr	r3, [pc, #300]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ab6:	4b4a      	ldr	r3, [pc, #296]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000abc:	4b48      	ldr	r3, [pc, #288]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ac2:	4847      	ldr	r0, [pc, #284]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000ac4:	f003 fa56 	bl	8003f74 <HAL_TIM_Base_Init>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000ace:	f7ff fee6 	bl	800089e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ad2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ad8:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000adc:	4619      	mov	r1, r3
 8000ade:	4840      	ldr	r0, [pc, #256]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000ae0:	f003 ff32 	bl	8004948 <HAL_TIM_ConfigClockSource>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000aea:	f7ff fed8 	bl	800089e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000aee:	483c      	ldr	r0, [pc, #240]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000af0:	f003 fb64 	bl	80041bc <HAL_TIM_PWM_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000afa:	f7ff fed0 	bl	800089e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000afe:	2320      	movs	r3, #32
 8000b00:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b02:	2300      	movs	r3, #0
 8000b04:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b06:	2300      	movs	r3, #0
 8000b08:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b0a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4833      	ldr	r0, [pc, #204]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000b12:	f004 fd4d 	bl	80055b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8000b1c:	f7ff febf 	bl	800089e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b20:	2360      	movs	r3, #96	@ 0x60
 8000b22:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b34:	2300      	movs	r3, #0
 8000b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b3c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b40:	2200      	movs	r2, #0
 8000b42:	4619      	mov	r1, r3
 8000b44:	4826      	ldr	r0, [pc, #152]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000b46:	f003 fdeb 	bl	8004720 <HAL_TIM_PWM_ConfigChannel>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8000b50:	f7ff fea5 	bl	800089e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b54:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b58:	2204      	movs	r2, #4
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4820      	ldr	r0, [pc, #128]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000b5e:	f003 fddf 	bl	8004720 <HAL_TIM_PWM_ConfigChannel>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000b68:	f7ff fe99 	bl	800089e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b6c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b70:	2208      	movs	r2, #8
 8000b72:	4619      	mov	r1, r3
 8000b74:	481a      	ldr	r0, [pc, #104]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000b76:	f003 fdd3 	bl	8004720 <HAL_TIM_PWM_ConfigChannel>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000b80:	f7ff fe8d 	bl	800089e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = PWM_DEADTIME;
 8000b90:	2325      	movs	r3, #37	@ 0x25
 8000b92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000baa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4807      	ldr	r0, [pc, #28]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000bc2:	f004 fd77 	bl	80056b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_TIM1_Init+0x178>
  {
    Error_Handler();
 8000bcc:	f7ff fe67 	bl	800089e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000bd0:	4803      	ldr	r0, [pc, #12]	@ (8000be0 <MX_TIM1_Init+0x188>)
 8000bd2:	f000 f895 	bl	8000d00 <HAL_TIM_MspPostInit>

}
 8000bd6:	bf00      	nop
 8000bd8:	3770      	adds	r7, #112	@ 0x70
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	2000098c 	.word	0x2000098c
 8000be4:	40012c00 	.word	0x40012c00

08000be8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bee:	f107 0310 	add.w	r3, r7, #16
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
 8000bf8:	609a      	str	r2, [r3, #8]
 8000bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000c06:	4b1f      	ldr	r3, [pc, #124]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c08:	4a1f      	ldr	r2, [pc, #124]	@ (8000c88 <MX_TIM15_Init+0xa0>)
 8000c0a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = SLOW_ADC_PREESCALER;
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c0e:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000c12:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c14:	4b1b      	ldr	r3, [pc, #108]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 99;
 8000c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c1c:	2263      	movs	r2, #99	@ 0x63
 8000c1e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c20:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000c26:	4b17      	ldr	r3, [pc, #92]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c2c:	4b15      	ldr	r3, [pc, #84]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000c32:	4814      	ldr	r0, [pc, #80]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c34:	f003 f99e 	bl	8003f74 <HAL_TIM_Base_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000c3e:	f7ff fe2e 	bl	800089e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000c48:	f107 0310 	add.w	r3, r7, #16
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c50:	f003 fe7a 	bl	8004948 <HAL_TIM_ConfigClockSource>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000c5a:	f7ff fe20 	bl	800089e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c5e:	2320      	movs	r3, #32
 8000c60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c62:	2300      	movs	r3, #0
 8000c64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4806      	ldr	r0, [pc, #24]	@ (8000c84 <MX_TIM15_Init+0x9c>)
 8000c6c:	f004 fca0 	bl	80055b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000c76:	f7ff fe12 	bl	800089e <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000c7a:	bf00      	nop
 8000c7c:	3720      	adds	r7, #32
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	200009d8 	.word	0x200009d8
 8000c88:	40014000 	.word	0x40014000

08000c8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a16      	ldr	r2, [pc, #88]	@ (8000cf4 <HAL_TIM_Base_MspInit+0x68>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d114      	bne.n	8000cc8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c9e:	4b16      	ldr	r3, [pc, #88]	@ (8000cf8 <HAL_TIM_Base_MspInit+0x6c>)
 8000ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ca2:	4a15      	ldr	r2, [pc, #84]	@ (8000cf8 <HAL_TIM_Base_MspInit+0x6c>)
 8000ca4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ca8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000caa:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <HAL_TIM_Base_MspInit+0x6c>)
 8000cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2100      	movs	r1, #0
 8000cba:	2019      	movs	r0, #25
 8000cbc:	f001 fd7f 	bl	80027be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000cc0:	2019      	movs	r0, #25
 8000cc2:	f001 fd96 	bl	80027f2 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8000cc6:	e010      	b.n	8000cea <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM15)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a0b      	ldr	r2, [pc, #44]	@ (8000cfc <HAL_TIM_Base_MspInit+0x70>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d10b      	bne.n	8000cea <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000cd2:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <HAL_TIM_Base_MspInit+0x6c>)
 8000cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cd6:	4a08      	ldr	r2, [pc, #32]	@ (8000cf8 <HAL_TIM_Base_MspInit+0x6c>)
 8000cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cde:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <HAL_TIM_Base_MspInit+0x6c>)
 8000ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ce2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
}
 8000cea:	bf00      	nop
 8000cec:	3710      	adds	r7, #16
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40012c00 	.word	0x40012c00
 8000cf8:	40021000 	.word	0x40021000
 8000cfc:	40014000 	.word	0x40014000

08000d00 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08a      	sub	sp, #40	@ 0x28
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d08:	f107 0314 	add.w	r3, r7, #20
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a2f      	ldr	r2, [pc, #188]	@ (8000ddc <HAL_TIM_MspPostInit+0xdc>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d157      	bne.n	8000dd2 <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d22:	4b2f      	ldr	r3, [pc, #188]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d26:	4a2e      	ldr	r2, [pc, #184]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d28:	f043 0304 	orr.w	r3, r3, #4
 8000d2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d2e:	4b2c      	ldr	r3, [pc, #176]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d32:	f003 0304 	and.w	r3, r3, #4
 8000d36:	613b      	str	r3, [r7, #16]
 8000d38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3a:	4b29      	ldr	r3, [pc, #164]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d3e:	4a28      	ldr	r2, [pc, #160]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d40:	f043 0302 	orr.w	r3, r3, #2
 8000d44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d46:	4b26      	ldr	r3, [pc, #152]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4a:	f003 0302 	and.w	r3, r3, #2
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d52:	4b23      	ldr	r3, [pc, #140]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d56:	4a22      	ldr	r2, [pc, #136]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d5e:	4b20      	ldr	r3, [pc, #128]	@ (8000de0 <HAL_TIM_MspPostInit+0xe0>)
 8000d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	60bb      	str	r3, [r7, #8]
 8000d68:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8000d7c:	2304      	movs	r3, #4
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	4817      	ldr	r0, [pc, #92]	@ (8000de4 <HAL_TIM_MspPostInit+0xe4>)
 8000d88:	f001 ffc0 	bl	8002d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8000d9e:	2304      	movs	r3, #4
 8000da0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da2:	f107 0314 	add.w	r3, r7, #20
 8000da6:	4619      	mov	r1, r3
 8000da8:	480f      	ldr	r0, [pc, #60]	@ (8000de8 <HAL_TIM_MspPostInit+0xe8>)
 8000daa:	f001 ffaf 	bl	8002d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8000dae:	f44f 53b8 	mov.w	r3, #5888	@ 0x1700
 8000db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000dc0:	2306      	movs	r3, #6
 8000dc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc4:	f107 0314 	add.w	r3, r7, #20
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dce:	f001 ff9d 	bl	8002d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000dd2:	bf00      	nop
 8000dd4:	3728      	adds	r7, #40	@ 0x28
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40012c00 	.word	0x40012c00
 8000de0:	40021000 	.word	0x40021000
 8000de4:	48000800 	.word	0x48000800
 8000de8:	48000400 	.word	0x48000400

08000dec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dec:	480d      	ldr	r0, [pc, #52]	@ (8000e24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dee:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000df0:	f7ff fe20 	bl	8000a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000df4:	480c      	ldr	r0, [pc, #48]	@ (8000e28 <LoopForever+0x6>)
  ldr r1, =_edata
 8000df6:	490d      	ldr	r1, [pc, #52]	@ (8000e2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000df8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e30 <LoopForever+0xe>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000dfc:	e002      	b.n	8000e04 <LoopCopyDataInit>

08000dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e02:	3304      	adds	r3, #4

08000e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e08:	d3f9      	bcc.n	8000dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e38 <LoopForever+0x16>)
  movs r3, #0
 8000e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e10:	e001      	b.n	8000e16 <LoopFillZerobss>

08000e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e14:	3204      	adds	r2, #4

08000e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e18:	d3fb      	bcc.n	8000e12 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000e1a:	f005 f9c1 	bl	80061a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e1e:	f7ff fc8d 	bl	800073c <main>

08000e22 <LoopForever>:

LoopForever:
    b LoopForever
 8000e22:	e7fe      	b.n	8000e22 <LoopForever>
  ldr   r0, =_estack
 8000e24:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e2c:	2000081c 	.word	0x2000081c
  ldr r2, =_sidata
 8000e30:	08006248 	.word	0x08006248
  ldr r2, =_sbss
 8000e34:	2000081c 	.word	0x2000081c
  ldr r4, =_ebss
 8000e38:	20000a88 	.word	0x20000a88

08000e3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e3c:	e7fe      	b.n	8000e3c <ADC1_2_IRQHandler>

08000e3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b082      	sub	sp, #8
 8000e42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e44:	2300      	movs	r3, #0
 8000e46:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e48:	2003      	movs	r0, #3
 8000e4a:	f001 fcad 	bl	80027a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e4e:	200f      	movs	r0, #15
 8000e50:	f000 f80e 	bl	8000e70 <HAL_InitTick>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d002      	beq.n	8000e60 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	71fb      	strb	r3, [r7, #7]
 8000e5e:	e001      	b.n	8000e64 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e60:	f7ff fd38 	bl	80008d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e64:	79fb      	ldrb	r3, [r7, #7]

}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
	...

08000e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e7c:	4b16      	ldr	r3, [pc, #88]	@ (8000ed8 <HAL_InitTick+0x68>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d022      	beq.n	8000eca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e84:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <HAL_InitTick+0x6c>)
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <HAL_InitTick+0x68>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e90:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f001 fcb8 	bl	800280e <HAL_SYSTICK_Config>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d10f      	bne.n	8000ec4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2b0f      	cmp	r3, #15
 8000ea8:	d809      	bhi.n	8000ebe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	6879      	ldr	r1, [r7, #4]
 8000eae:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb2:	f001 fc84 	bl	80027be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee0 <HAL_InitTick+0x70>)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	e007      	b.n	8000ece <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	73fb      	strb	r3, [r7, #15]
 8000ec2:	e004      	b.n	8000ece <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	73fb      	strb	r3, [r7, #15]
 8000ec8:	e001      	b.n	8000ece <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000018 	.word	0x20000018
 8000edc:	20000010 	.word	0x20000010
 8000ee0:	20000014 	.word	0x20000014

08000ee4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ee8:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <HAL_IncTick+0x1c>)
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <HAL_IncTick+0x20>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4a03      	ldr	r2, [pc, #12]	@ (8000f00 <HAL_IncTick+0x1c>)
 8000ef4:	6013      	str	r3, [r2, #0]
}
 8000ef6:	bf00      	nop
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	20000a24 	.word	0x20000a24
 8000f04:	20000018 	.word	0x20000018

08000f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f0c:	4b03      	ldr	r3, [pc, #12]	@ (8000f1c <HAL_GetTick+0x14>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	20000a24 	.word	0x20000a24

08000f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f28:	f7ff ffee 	bl	8000f08 <HAL_GetTick>
 8000f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f38:	d004      	beq.n	8000f44 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f3a:	4b09      	ldr	r3, [pc, #36]	@ (8000f60 <HAL_Delay+0x40>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	4413      	add	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f44:	bf00      	nop
 8000f46:	f7ff ffdf 	bl	8000f08 <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	68fa      	ldr	r2, [r7, #12]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d8f7      	bhi.n	8000f46 <HAL_Delay+0x26>
  {
  }
}
 8000f56:	bf00      	nop
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000018 	.word	0x20000018

08000f64 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
 8000f92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	431a      	orrs	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b087      	sub	sp, #28
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
 8000fd8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	3360      	adds	r3, #96	@ 0x60
 8000fde:	461a      	mov	r2, r3
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	4413      	add	r3, r2
 8000fe6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b08      	ldr	r3, [pc, #32]	@ (8001010 <LL_ADC_SetOffset+0x44>)
 8000fee:	4013      	ands	r3, r2
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000ff6:	683a      	ldr	r2, [r7, #0]
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001004:	bf00      	nop
 8001006:	371c      	adds	r7, #28
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	03fff000 	.word	0x03fff000

08001014 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3360      	adds	r3, #96	@ 0x60
 8001022:	461a      	mov	r2, r3
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001034:	4618      	mov	r0, r3
 8001036:	3714      	adds	r7, #20
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001040:	b480      	push	{r7}
 8001042:	b087      	sub	sp, #28
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	3360      	adds	r3, #96	@ 0x60
 8001050:	461a      	mov	r2, r3
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	4413      	add	r3, r2
 8001058:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	431a      	orrs	r2, r3
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800106a:	bf00      	nop
 800106c:	371c      	adds	r7, #28
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001076:	b480      	push	{r7}
 8001078:	b087      	sub	sp, #28
 800107a:	af00      	add	r7, sp, #0
 800107c:	60f8      	str	r0, [r7, #12]
 800107e:	60b9      	str	r1, [r7, #8]
 8001080:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	3360      	adds	r3, #96	@ 0x60
 8001086:	461a      	mov	r2, r3
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	431a      	orrs	r2, r3
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80010a0:	bf00      	nop
 80010a2:	371c      	adds	r7, #28
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b087      	sub	sp, #28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	3360      	adds	r3, #96	@ 0x60
 80010bc:	461a      	mov	r2, r3
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	4413      	add	r3, r2
 80010c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	431a      	orrs	r2, r3
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80010d6:	bf00      	nop
 80010d8:	371c      	adds	r7, #28
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80010e2:	b480      	push	{r7}
 80010e4:	b083      	sub	sp, #12
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	431a      	orrs	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	615a      	str	r2, [r3, #20]
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001118:	2b00      	cmp	r3, #0
 800111a:	d101      	bne.n	8001120 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800111c:	2301      	movs	r3, #1
 800111e:	e000      	b.n	8001122 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr

0800112e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800112e:	b480      	push	{r7}
 8001130:	b087      	sub	sp, #28
 8001132:	af00      	add	r7, sp, #0
 8001134:	60f8      	str	r0, [r7, #12]
 8001136:	60b9      	str	r1, [r7, #8]
 8001138:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	3330      	adds	r3, #48	@ 0x30
 800113e:	461a      	mov	r2, r3
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	0a1b      	lsrs	r3, r3, #8
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	f003 030c 	and.w	r3, r3, #12
 800114a:	4413      	add	r3, r2
 800114c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	f003 031f 	and.w	r3, r3, #31
 8001158:	211f      	movs	r1, #31
 800115a:	fa01 f303 	lsl.w	r3, r1, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	401a      	ands	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	0e9b      	lsrs	r3, r3, #26
 8001166:	f003 011f 	and.w	r1, r3, #31
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	f003 031f 	and.w	r3, r3, #31
 8001170:	fa01 f303 	lsl.w	r3, r1, r3
 8001174:	431a      	orrs	r2, r3
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800117a:	bf00      	nop
 800117c:	371c      	adds	r7, #28
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001186:	b480      	push	{r7}
 8001188:	b087      	sub	sp, #28
 800118a:	af00      	add	r7, sp, #0
 800118c:	60f8      	str	r0, [r7, #12]
 800118e:	60b9      	str	r1, [r7, #8]
 8001190:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	3314      	adds	r3, #20
 8001196:	461a      	mov	r2, r3
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	0e5b      	lsrs	r3, r3, #25
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	f003 0304 	and.w	r3, r3, #4
 80011a2:	4413      	add	r3, r2
 80011a4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	0d1b      	lsrs	r3, r3, #20
 80011ae:	f003 031f 	and.w	r3, r3, #31
 80011b2:	2107      	movs	r1, #7
 80011b4:	fa01 f303 	lsl.w	r3, r1, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	401a      	ands	r2, r3
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	0d1b      	lsrs	r3, r3, #20
 80011c0:	f003 031f 	and.w	r3, r3, #31
 80011c4:	6879      	ldr	r1, [r7, #4]
 80011c6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ca:	431a      	orrs	r2, r3
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80011d0:	bf00      	nop
 80011d2:	371c      	adds	r7, #28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011f4:	43db      	mvns	r3, r3
 80011f6:	401a      	ands	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f003 0318 	and.w	r3, r3, #24
 80011fe:	4908      	ldr	r1, [pc, #32]	@ (8001220 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001200:	40d9      	lsrs	r1, r3
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	400b      	ands	r3, r1
 8001206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800120a:	431a      	orrs	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001212:	bf00      	nop
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	0007ffff 	.word	0x0007ffff

08001224 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f003 031f 	and.w	r3, r3, #31
}
 8001234:	4618      	mov	r0, r3
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001250:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	6093      	str	r3, [r2, #8]
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001278:	d101      	bne.n	800127e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800129c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012a0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80012c8:	d101      	bne.n	80012ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80012ca:	2301      	movs	r3, #1
 80012cc:	e000      	b.n	80012d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr

080012dc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80012ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012f0:	f043 0201 	orr.w	r2, r3, #1
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001314:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001318:	f043 0202 	orr.w	r2, r3, #2
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	2b01      	cmp	r3, #1
 800133e:	d101      	bne.n	8001344 <LL_ADC_IsEnabled+0x18>
 8001340:	2301      	movs	r3, #1
 8001342:	e000      	b.n	8001346 <LL_ADC_IsEnabled+0x1a>
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001352:	b480      	push	{r7}
 8001354:	b083      	sub	sp, #12
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	2b02      	cmp	r3, #2
 8001364:	d101      	bne.n	800136a <LL_ADC_IsDisableOngoing+0x18>
 8001366:	2301      	movs	r3, #1
 8001368:	e000      	b.n	800136c <LL_ADC_IsDisableOngoing+0x1a>
 800136a:	2300      	movs	r3, #0
}
 800136c:	4618      	mov	r0, r3
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001388:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800138c:	f043 0204 	orr.w	r2, r3, #4
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f003 0304 	and.w	r3, r3, #4
 80013b0:	2b04      	cmp	r3, #4
 80013b2:	d101      	bne.n	80013b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80013b4:	2301      	movs	r3, #1
 80013b6:	e000      	b.n	80013ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f003 0308 	and.w	r3, r3, #8
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d101      	bne.n	80013de <LL_ADC_INJ_IsConversionOngoing+0x18>
 80013da:	2301      	movs	r3, #1
 80013dc:	e000      	b.n	80013e0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80013de:	2300      	movs	r3, #0
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013ec:	b590      	push	{r4, r7, lr}
 80013ee:	b089      	sub	sp, #36	@ 0x24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013f4:	2300      	movs	r3, #0
 80013f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e167      	b.n	80016d6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001410:	2b00      	cmp	r3, #0
 8001412:	d109      	bne.n	8001428 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff f81f 	bl	8000458 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ff19 	bl	8001264 <LL_ADC_IsDeepPowerDownEnabled>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d004      	beq.n	8001442 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff feff 	bl	8001240 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff ff34 	bl	80012b4 <LL_ADC_IsInternalRegulatorEnabled>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d115      	bne.n	800147e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff ff18 	bl	800128c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800145c:	4ba0      	ldr	r3, [pc, #640]	@ (80016e0 <HAL_ADC_Init+0x2f4>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	099b      	lsrs	r3, r3, #6
 8001462:	4aa0      	ldr	r2, [pc, #640]	@ (80016e4 <HAL_ADC_Init+0x2f8>)
 8001464:	fba2 2303 	umull	r2, r3, r2, r3
 8001468:	099b      	lsrs	r3, r3, #6
 800146a:	3301      	adds	r3, #1
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001470:	e002      	b.n	8001478 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3b01      	subs	r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1f9      	bne.n	8001472 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff ff16 	bl	80012b4 <LL_ADC_IsInternalRegulatorEnabled>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10d      	bne.n	80014aa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001492:	f043 0210 	orr.w	r2, r3, #16
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800149e:	f043 0201 	orr.w	r2, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff ff76 	bl	80013a0 <LL_ADC_REG_IsConversionOngoing>
 80014b4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014ba:	f003 0310 	and.w	r3, r3, #16
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f040 8100 	bne.w	80016c4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f040 80fc 	bne.w	80016c4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014d0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80014d4:	f043 0202 	orr.w	r2, r3, #2
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff ff23 	bl	800132c <LL_ADC_IsEnabled>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d111      	bne.n	8001510 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80014ec:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80014f0:	f7ff ff1c 	bl	800132c <LL_ADC_IsEnabled>
 80014f4:	4604      	mov	r4, r0
 80014f6:	487c      	ldr	r0, [pc, #496]	@ (80016e8 <HAL_ADC_Init+0x2fc>)
 80014f8:	f7ff ff18 	bl	800132c <LL_ADC_IsEnabled>
 80014fc:	4603      	mov	r3, r0
 80014fe:	4323      	orrs	r3, r4
 8001500:	2b00      	cmp	r3, #0
 8001502:	d105      	bne.n	8001510 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	4619      	mov	r1, r3
 800150a:	4878      	ldr	r0, [pc, #480]	@ (80016ec <HAL_ADC_Init+0x300>)
 800150c:	f7ff fd2a 	bl	8000f64 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	7f5b      	ldrb	r3, [r3, #29]
 8001514:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800151a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001520:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001526:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800152e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001530:	4313      	orrs	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800153a:	2b01      	cmp	r3, #1
 800153c:	d106      	bne.n	800154c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001542:	3b01      	subs	r3, #1
 8001544:	045b      	lsls	r3, r3, #17
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	4313      	orrs	r3, r2
 800154a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001550:	2b00      	cmp	r3, #0
 8001552:	d009      	beq.n	8001568 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001558:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001560:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	68da      	ldr	r2, [r3, #12]
 800156e:	4b60      	ldr	r3, [pc, #384]	@ (80016f0 <HAL_ADC_Init+0x304>)
 8001570:	4013      	ands	r3, r2
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	69b9      	ldr	r1, [r7, #24]
 8001578:	430b      	orrs	r3, r1
 800157a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	691b      	ldr	r3, [r3, #16]
 8001582:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	430a      	orrs	r2, r1
 8001590:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff ff15 	bl	80013c6 <LL_ADC_INJ_IsConversionOngoing>
 800159c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d16d      	bne.n	8001680 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d16a      	bne.n	8001680 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80015ae:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80015b6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80015b8:	4313      	orrs	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80015c6:	f023 0302 	bic.w	r3, r3, #2
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	6812      	ldr	r2, [r2, #0]
 80015ce:	69b9      	ldr	r1, [r7, #24]
 80015d0:	430b      	orrs	r3, r1
 80015d2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d017      	beq.n	800160c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	691a      	ldr	r2, [r3, #16]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80015ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80015f4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80015f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	6911      	ldr	r1, [r2, #16]
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	6812      	ldr	r2, [r2, #0]
 8001604:	430b      	orrs	r3, r1
 8001606:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800160a:	e013      	b.n	8001634 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	691a      	ldr	r2, [r3, #16]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800161a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800162c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001630:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800163a:	2b01      	cmp	r3, #1
 800163c:	d118      	bne.n	8001670 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	691b      	ldr	r3, [r3, #16]
 8001644:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001648:	f023 0304 	bic.w	r3, r3, #4
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001654:	4311      	orrs	r1, r2
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800165a:	4311      	orrs	r1, r2
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001660:	430a      	orrs	r2, r1
 8001662:	431a      	orrs	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f042 0201 	orr.w	r2, r2, #1
 800166c:	611a      	str	r2, [r3, #16]
 800166e:	e007      	b.n	8001680 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	691a      	ldr	r2, [r3, #16]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f022 0201 	bic.w	r2, r2, #1
 800167e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	695b      	ldr	r3, [r3, #20]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d10c      	bne.n	80016a2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	f023 010f 	bic.w	r1, r3, #15
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	1e5a      	subs	r2, r3, #1
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	430a      	orrs	r2, r1
 800169e:	631a      	str	r2, [r3, #48]	@ 0x30
 80016a0:	e007      	b.n	80016b2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f022 020f 	bic.w	r2, r2, #15
 80016b0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b6:	f023 0303 	bic.w	r3, r3, #3
 80016ba:	f043 0201 	orr.w	r2, r3, #1
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80016c2:	e007      	b.n	80016d4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016c8:	f043 0210 	orr.w	r2, r3, #16
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80016d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3724      	adds	r7, #36	@ 0x24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd90      	pop	{r4, r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000010 	.word	0x20000010
 80016e4:	053e2d63 	.word	0x053e2d63
 80016e8:	50000100 	.word	0x50000100
 80016ec:	50000300 	.word	0x50000300
 80016f0:	fff04007 	.word	0xfff04007

080016f4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001700:	4851      	ldr	r0, [pc, #324]	@ (8001848 <HAL_ADC_Start_DMA+0x154>)
 8001702:	f7ff fd8f 	bl	8001224 <LL_ADC_GetMultimode>
 8001706:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff fe47 	bl	80013a0 <LL_ADC_REG_IsConversionOngoing>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	f040 808f 	bne.w	8001838 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001720:	2b01      	cmp	r3, #1
 8001722:	d101      	bne.n	8001728 <HAL_ADC_Start_DMA+0x34>
 8001724:	2302      	movs	r3, #2
 8001726:	e08a      	b.n	800183e <HAL_ADC_Start_DMA+0x14a>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2201      	movs	r2, #1
 800172c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d005      	beq.n	8001742 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	2b05      	cmp	r3, #5
 800173a:	d002      	beq.n	8001742 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	2b09      	cmp	r3, #9
 8001740:	d173      	bne.n	800182a <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f000 fc8e 	bl	8002064 <ADC_Enable>
 8001748:	4603      	mov	r3, r0
 800174a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800174c:	7dfb      	ldrb	r3, [r7, #23]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d166      	bne.n	8001820 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001756:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800175a:	f023 0301 	bic.w	r3, r3, #1
 800175e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a38      	ldr	r2, [pc, #224]	@ (800184c <HAL_ADC_Start_DMA+0x158>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d002      	beq.n	8001776 <HAL_ADC_Start_DMA+0x82>
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	e001      	b.n	800177a <HAL_ADC_Start_DMA+0x86>
 8001776:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	6812      	ldr	r2, [r2, #0]
 800177e:	4293      	cmp	r3, r2
 8001780:	d002      	beq.n	8001788 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d105      	bne.n	8001794 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001798:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d006      	beq.n	80017ae <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017a4:	f023 0206 	bic.w	r2, r3, #6
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	661a      	str	r2, [r3, #96]	@ 0x60
 80017ac:	e002      	b.n	80017b4 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2200      	movs	r2, #0
 80017b2:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017b8:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <HAL_ADC_Start_DMA+0x15c>)
 80017ba:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017c0:	4a24      	ldr	r2, [pc, #144]	@ (8001854 <HAL_ADC_Start_DMA+0x160>)
 80017c2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017c8:	4a23      	ldr	r2, [pc, #140]	@ (8001858 <HAL_ADC_Start_DMA+0x164>)
 80017ca:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	221c      	movs	r2, #28
 80017d2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f042 0210 	orr.w	r2, r2, #16
 80017ea:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68da      	ldr	r2, [r3, #12]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f042 0201 	orr.w	r2, r2, #1
 80017fa:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	3340      	adds	r3, #64	@ 0x40
 8001806:	4619      	mov	r1, r3
 8001808:	68ba      	ldr	r2, [r7, #8]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f001 f8b4 	bl	8002978 <HAL_DMA_Start_IT>
 8001810:	4603      	mov	r3, r0
 8001812:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff fdad 	bl	8001378 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800181e:	e00d      	b.n	800183c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001828:	e008      	b.n	800183c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001836:	e001      	b.n	800183c <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001838:	2302      	movs	r3, #2
 800183a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800183c:	7dfb      	ldrb	r3, [r7, #23]
}
 800183e:	4618      	mov	r0, r3
 8001840:	3718      	adds	r7, #24
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	50000300 	.word	0x50000300
 800184c:	50000100 	.word	0x50000100
 8001850:	0800222f 	.word	0x0800222f
 8001854:	08002307 	.word	0x08002307
 8001858:	08002323 	.word	0x08002323

0800185c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b0b6      	sub	sp, #216	@ 0xd8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800188e:	2300      	movs	r3, #0
 8001890:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d101      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x22>
 80018a2:	2302      	movs	r3, #2
 80018a4:	e3c8      	b.n	8002038 <HAL_ADC_ConfigChannel+0x7b4>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2201      	movs	r2, #1
 80018aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff fd74 	bl	80013a0 <LL_ADC_REG_IsConversionOngoing>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f040 83ad 	bne.w	800201a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6818      	ldr	r0, [r3, #0]
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	6859      	ldr	r1, [r3, #4]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	461a      	mov	r2, r3
 80018ce:	f7ff fc2e 	bl	800112e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff fd62 	bl	80013a0 <LL_ADC_REG_IsConversionOngoing>
 80018dc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff fd6e 	bl	80013c6 <LL_ADC_INJ_IsConversionOngoing>
 80018ea:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018ee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f040 81d9 	bne.w	8001caa <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80018f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	f040 81d4 	bne.w	8001caa <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800190a:	d10f      	bne.n	800192c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6818      	ldr	r0, [r3, #0]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2200      	movs	r2, #0
 8001916:	4619      	mov	r1, r3
 8001918:	f7ff fc35 	bl	8001186 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fbdc 	bl	80010e2 <LL_ADC_SetSamplingTimeCommonConfig>
 800192a:	e00e      	b.n	800194a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6818      	ldr	r0, [r3, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	6819      	ldr	r1, [r3, #0]
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	461a      	mov	r2, r3
 800193a:	f7ff fc24 	bl	8001186 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2100      	movs	r1, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fbcc 	bl	80010e2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	695a      	ldr	r2, [r3, #20]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	08db      	lsrs	r3, r3, #3
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	2b04      	cmp	r3, #4
 800196a:	d022      	beq.n	80019b2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6818      	ldr	r0, [r3, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	6919      	ldr	r1, [r3, #16]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800197c:	f7ff fb26 	bl	8000fcc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6818      	ldr	r0, [r3, #0]
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	6919      	ldr	r1, [r3, #16]
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	461a      	mov	r2, r3
 800198e:	f7ff fb72 	bl	8001076 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d102      	bne.n	80019a8 <HAL_ADC_ConfigChannel+0x124>
 80019a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019a6:	e000      	b.n	80019aa <HAL_ADC_ConfigChannel+0x126>
 80019a8:	2300      	movs	r3, #0
 80019aa:	461a      	mov	r2, r3
 80019ac:	f7ff fb7e 	bl	80010ac <LL_ADC_SetOffsetSaturation>
 80019b0:	e17b      	b.n	8001caa <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2100      	movs	r1, #0
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fb2b 	bl	8001014 <LL_ADC_GetOffsetChannel>
 80019be:	4603      	mov	r3, r0
 80019c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d10a      	bne.n	80019de <HAL_ADC_ConfigChannel+0x15a>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2100      	movs	r1, #0
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fb20 	bl	8001014 <LL_ADC_GetOffsetChannel>
 80019d4:	4603      	mov	r3, r0
 80019d6:	0e9b      	lsrs	r3, r3, #26
 80019d8:	f003 021f 	and.w	r2, r3, #31
 80019dc:	e01e      	b.n	8001a1c <HAL_ADC_ConfigChannel+0x198>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2100      	movs	r1, #0
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fb15 	bl	8001014 <LL_ADC_GetOffsetChannel>
 80019ea:	4603      	mov	r3, r0
 80019ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019f4:	fa93 f3a3 	rbit	r3, r3
 80019f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001a0c:	2320      	movs	r3, #32
 8001a0e:	e004      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001a10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a14:	fab3 f383 	clz	r3, r3
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d105      	bne.n	8001a34 <HAL_ADC_ConfigChannel+0x1b0>
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	0e9b      	lsrs	r3, r3, #26
 8001a2e:	f003 031f 	and.w	r3, r3, #31
 8001a32:	e018      	b.n	8001a66 <HAL_ADC_ConfigChannel+0x1e2>
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a40:	fa93 f3a3 	rbit	r3, r3
 8001a44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001a48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001a50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d101      	bne.n	8001a5c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001a58:	2320      	movs	r3, #32
 8001a5a:	e004      	b.n	8001a66 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001a5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a60:	fab3 f383 	clz	r3, r3
 8001a64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d106      	bne.n	8001a78 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2100      	movs	r1, #0
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fae4 	bl	8001040 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fac8 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10a      	bne.n	8001aa4 <HAL_ADC_ConfigChannel+0x220>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2101      	movs	r1, #1
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fabd 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	0e9b      	lsrs	r3, r3, #26
 8001a9e:	f003 021f 	and.w	r2, r3, #31
 8001aa2:	e01e      	b.n	8001ae2 <HAL_ADC_ConfigChannel+0x25e>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fab2 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001aba:	fa93 f3a3 	rbit	r3, r3
 8001abe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001ac2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ac6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001aca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001ad2:	2320      	movs	r3, #32
 8001ad4:	e004      	b.n	8001ae0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001ad6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ada:	fab3 f383 	clz	r3, r3
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d105      	bne.n	8001afa <HAL_ADC_ConfigChannel+0x276>
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	0e9b      	lsrs	r3, r3, #26
 8001af4:	f003 031f 	and.w	r3, r3, #31
 8001af8:	e018      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x2a8>
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b02:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b06:	fa93 f3a3 	rbit	r3, r3
 8001b0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001b0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001b16:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001b1e:	2320      	movs	r3, #32
 8001b20:	e004      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001b22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b26:	fab3 f383 	clz	r3, r3
 8001b2a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d106      	bne.n	8001b3e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2200      	movs	r2, #0
 8001b36:	2101      	movs	r1, #1
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff fa81 	bl	8001040 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2102      	movs	r1, #2
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fa65 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d10a      	bne.n	8001b6a <HAL_ADC_ConfigChannel+0x2e6>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2102      	movs	r1, #2
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fa5a 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	0e9b      	lsrs	r3, r3, #26
 8001b64:	f003 021f 	and.w	r2, r3, #31
 8001b68:	e01e      	b.n	8001ba8 <HAL_ADC_ConfigChannel+0x324>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2102      	movs	r1, #2
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff fa4f 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001b76:	4603      	mov	r3, r0
 8001b78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b80:	fa93 f3a3 	rbit	r3, r3
 8001b84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001b88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b8c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001b90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d101      	bne.n	8001b9c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001b98:	2320      	movs	r3, #32
 8001b9a:	e004      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001b9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ba0:	fab3 f383 	clz	r3, r3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d105      	bne.n	8001bc0 <HAL_ADC_ConfigChannel+0x33c>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	0e9b      	lsrs	r3, r3, #26
 8001bba:	f003 031f 	and.w	r3, r3, #31
 8001bbe:	e016      	b.n	8001bee <HAL_ADC_ConfigChannel+0x36a>
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001bcc:	fa93 f3a3 	rbit	r3, r3
 8001bd0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001bd2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001bd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001bd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d101      	bne.n	8001be4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001be0:	2320      	movs	r3, #32
 8001be2:	e004      	b.n	8001bee <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001be4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001be8:	fab3 f383 	clz	r3, r3
 8001bec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d106      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2102      	movs	r1, #2
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff fa20 	bl	8001040 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2103      	movs	r1, #3
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fa04 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10a      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x3a8>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2103      	movs	r1, #3
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff f9f9 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	0e9b      	lsrs	r3, r3, #26
 8001c26:	f003 021f 	and.w	r2, r3, #31
 8001c2a:	e017      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x3d8>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2103      	movs	r1, #3
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff f9ee 	bl	8001014 <LL_ADC_GetOffsetChannel>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001c44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c46:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001c48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001c4e:	2320      	movs	r3, #32
 8001c50:	e003      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001c52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c54:	fab3 f383 	clz	r3, r3
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d105      	bne.n	8001c74 <HAL_ADC_ConfigChannel+0x3f0>
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	0e9b      	lsrs	r3, r3, #26
 8001c6e:	f003 031f 	and.w	r3, r3, #31
 8001c72:	e011      	b.n	8001c98 <HAL_ADC_ConfigChannel+0x414>
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c7c:	fa93 f3a3 	rbit	r3, r3
 8001c80:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001c82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c84:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d101      	bne.n	8001c90 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001c8c:	2320      	movs	r3, #32
 8001c8e:	e003      	b.n	8001c98 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001c90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c92:	fab3 f383 	clz	r3, r3
 8001c96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d106      	bne.n	8001caa <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2103      	movs	r1, #3
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff f9cb 	bl	8001040 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff fb3c 	bl	800132c <LL_ADC_IsEnabled>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f040 8140 	bne.w	8001f3c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	6819      	ldr	r1, [r3, #0]
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	f7ff fa87 	bl	80011dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	4a8f      	ldr	r2, [pc, #572]	@ (8001f10 <HAL_ADC_ConfigChannel+0x68c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	f040 8131 	bne.w	8001f3c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d10b      	bne.n	8001d02 <HAL_ADC_ConfigChannel+0x47e>
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	0e9b      	lsrs	r3, r3, #26
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	f003 031f 	and.w	r3, r3, #31
 8001cf6:	2b09      	cmp	r3, #9
 8001cf8:	bf94      	ite	ls
 8001cfa:	2301      	movls	r3, #1
 8001cfc:	2300      	movhi	r3, #0
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	e019      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x4b2>
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d0a:	fa93 f3a3 	rbit	r3, r3
 8001d0e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001d10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d12:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001d14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001d1a:	2320      	movs	r3, #32
 8001d1c:	e003      	b.n	8001d26 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001d1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d20:	fab3 f383 	clz	r3, r3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	3301      	adds	r3, #1
 8001d28:	f003 031f 	and.w	r3, r3, #31
 8001d2c:	2b09      	cmp	r3, #9
 8001d2e:	bf94      	ite	ls
 8001d30:	2301      	movls	r3, #1
 8001d32:	2300      	movhi	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d079      	beq.n	8001e2e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d107      	bne.n	8001d56 <HAL_ADC_ConfigChannel+0x4d2>
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	0e9b      	lsrs	r3, r3, #26
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	069b      	lsls	r3, r3, #26
 8001d50:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d54:	e015      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x4fe>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d5e:	fa93 f3a3 	rbit	r3, r3
 8001d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001d64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d66:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001d68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d101      	bne.n	8001d72 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001d6e:	2320      	movs	r3, #32
 8001d70:	e003      	b.n	8001d7a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d74:	fab3 f383 	clz	r3, r3
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	069b      	lsls	r3, r3, #26
 8001d7e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d109      	bne.n	8001da2 <HAL_ADC_ConfigChannel+0x51e>
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	0e9b      	lsrs	r3, r3, #26
 8001d94:	3301      	adds	r3, #1
 8001d96:	f003 031f 	and.w	r3, r3, #31
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001da0:	e017      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x54e>
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001daa:	fa93 f3a3 	rbit	r3, r3
 8001dae:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001db0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001db2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001db4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001dba:	2320      	movs	r3, #32
 8001dbc:	e003      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dc0:	fab3 f383 	clz	r3, r3
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	f003 031f 	and.w	r3, r3, #31
 8001dcc:	2101      	movs	r1, #1
 8001dce:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd2:	ea42 0103 	orr.w	r1, r2, r3
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d10a      	bne.n	8001df8 <HAL_ADC_ConfigChannel+0x574>
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	0e9b      	lsrs	r3, r3, #26
 8001de8:	3301      	adds	r3, #1
 8001dea:	f003 021f 	and.w	r2, r3, #31
 8001dee:	4613      	mov	r3, r2
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	4413      	add	r3, r2
 8001df4:	051b      	lsls	r3, r3, #20
 8001df6:	e018      	b.n	8001e2a <HAL_ADC_ConfigChannel+0x5a6>
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e00:	fa93 f3a3 	rbit	r3, r3
 8001e04:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001e10:	2320      	movs	r3, #32
 8001e12:	e003      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e16:	fab3 f383 	clz	r3, r3
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	f003 021f 	and.w	r2, r3, #31
 8001e22:	4613      	mov	r3, r2
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	4413      	add	r3, r2
 8001e28:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e2a:	430b      	orrs	r3, r1
 8001e2c:	e081      	b.n	8001f32 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d107      	bne.n	8001e4a <HAL_ADC_ConfigChannel+0x5c6>
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	0e9b      	lsrs	r3, r3, #26
 8001e40:	3301      	adds	r3, #1
 8001e42:	069b      	lsls	r3, r3, #26
 8001e44:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e48:	e015      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x5f2>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e52:	fa93 f3a3 	rbit	r3, r3
 8001e56:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e5a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001e62:	2320      	movs	r3, #32
 8001e64:	e003      	b.n	8001e6e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e68:	fab3 f383 	clz	r3, r3
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	3301      	adds	r3, #1
 8001e70:	069b      	lsls	r3, r3, #26
 8001e72:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d109      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x612>
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	0e9b      	lsrs	r3, r3, #26
 8001e88:	3301      	adds	r3, #1
 8001e8a:	f003 031f 	and.w	r3, r3, #31
 8001e8e:	2101      	movs	r1, #1
 8001e90:	fa01 f303 	lsl.w	r3, r1, r3
 8001e94:	e017      	b.n	8001ec6 <HAL_ADC_ConfigChannel+0x642>
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9c:	6a3b      	ldr	r3, [r7, #32]
 8001e9e:	fa93 f3a3 	rbit	r3, r3
 8001ea2:	61fb      	str	r3, [r7, #28]
  return result;
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001eae:	2320      	movs	r3, #32
 8001eb0:	e003      	b.n	8001eba <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb4:	fab3 f383 	clz	r3, r3
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	3301      	adds	r3, #1
 8001ebc:	f003 031f 	and.w	r3, r3, #31
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec6:	ea42 0103 	orr.w	r1, r2, r3
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d10d      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x66e>
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	0e9b      	lsrs	r3, r3, #26
 8001edc:	3301      	adds	r3, #1
 8001ede:	f003 021f 	and.w	r2, r3, #31
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	4413      	add	r3, r2
 8001ee8:	3b1e      	subs	r3, #30
 8001eea:	051b      	lsls	r3, r3, #20
 8001eec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ef0:	e01e      	b.n	8001f30 <HAL_ADC_ConfigChannel+0x6ac>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	fa93 f3a3 	rbit	r3, r3
 8001efe:	613b      	str	r3, [r7, #16]
  return result;
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d104      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001f0a:	2320      	movs	r3, #32
 8001f0c:	e006      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x698>
 8001f0e:	bf00      	nop
 8001f10:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	fab3 f383 	clz	r3, r3
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	f003 021f 	and.w	r2, r3, #31
 8001f22:	4613      	mov	r3, r2
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	4413      	add	r3, r2
 8001f28:	3b1e      	subs	r3, #30
 8001f2a:	051b      	lsls	r3, r3, #20
 8001f2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f30:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f36:	4619      	mov	r1, r3
 8001f38:	f7ff f925 	bl	8001186 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4b3f      	ldr	r3, [pc, #252]	@ (8002040 <HAL_ADC_ConfigChannel+0x7bc>)
 8001f42:	4013      	ands	r3, r2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d071      	beq.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f48:	483e      	ldr	r0, [pc, #248]	@ (8002044 <HAL_ADC_ConfigChannel+0x7c0>)
 8001f4a:	f7ff f831 	bl	8000fb0 <LL_ADC_GetCommonPathInternalCh>
 8001f4e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a3c      	ldr	r2, [pc, #240]	@ (8002048 <HAL_ADC_ConfigChannel+0x7c4>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d004      	beq.n	8001f66 <HAL_ADC_ConfigChannel+0x6e2>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a3a      	ldr	r2, [pc, #232]	@ (800204c <HAL_ADC_ConfigChannel+0x7c8>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d127      	bne.n	8001fb6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d121      	bne.n	8001fb6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f7a:	d157      	bne.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f80:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f84:	4619      	mov	r1, r3
 8001f86:	482f      	ldr	r0, [pc, #188]	@ (8002044 <HAL_ADC_ConfigChannel+0x7c0>)
 8001f88:	f7fe ffff 	bl	8000f8a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f8c:	4b30      	ldr	r3, [pc, #192]	@ (8002050 <HAL_ADC_ConfigChannel+0x7cc>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	099b      	lsrs	r3, r3, #6
 8001f92:	4a30      	ldr	r2, [pc, #192]	@ (8002054 <HAL_ADC_ConfigChannel+0x7d0>)
 8001f94:	fba2 2303 	umull	r2, r3, r2, r3
 8001f98:	099b      	lsrs	r3, r3, #6
 8001f9a:	1c5a      	adds	r2, r3, #1
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	4413      	add	r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fa6:	e002      	b.n	8001fae <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1f9      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001fb4:	e03a      	b.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a27      	ldr	r2, [pc, #156]	@ (8002058 <HAL_ADC_ConfigChannel+0x7d4>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d113      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001fc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10d      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a22      	ldr	r2, [pc, #136]	@ (800205c <HAL_ADC_ConfigChannel+0x7d8>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d02a      	beq.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4818      	ldr	r0, [pc, #96]	@ (8002044 <HAL_ADC_ConfigChannel+0x7c0>)
 8001fe2:	f7fe ffd2 	bl	8000f8a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fe6:	e021      	b.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a1c      	ldr	r2, [pc, #112]	@ (8002060 <HAL_ADC_ConfigChannel+0x7dc>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d11c      	bne.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001ff2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d116      	bne.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a16      	ldr	r2, [pc, #88]	@ (800205c <HAL_ADC_ConfigChannel+0x7d8>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d011      	beq.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002008:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800200c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002010:	4619      	mov	r1, r3
 8002012:	480c      	ldr	r0, [pc, #48]	@ (8002044 <HAL_ADC_ConfigChannel+0x7c0>)
 8002014:	f7fe ffb9 	bl	8000f8a <LL_ADC_SetCommonPathInternalCh>
 8002018:	e008      	b.n	800202c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800201e:	f043 0220 	orr.w	r2, r3, #32
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002034:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002038:	4618      	mov	r0, r3
 800203a:	37d8      	adds	r7, #216	@ 0xd8
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	80080000 	.word	0x80080000
 8002044:	50000300 	.word	0x50000300
 8002048:	c3210000 	.word	0xc3210000
 800204c:	90c00010 	.word	0x90c00010
 8002050:	20000010 	.word	0x20000010
 8002054:	053e2d63 	.word	0x053e2d63
 8002058:	c7520000 	.word	0xc7520000
 800205c:	50000100 	.word	0x50000100
 8002060:	cb840000 	.word	0xcb840000

08002064 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800206c:	2300      	movs	r3, #0
 800206e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff f959 	bl	800132c <LL_ADC_IsEnabled>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d169      	bne.n	8002154 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	689a      	ldr	r2, [r3, #8]
 8002086:	4b36      	ldr	r3, [pc, #216]	@ (8002160 <ADC_Enable+0xfc>)
 8002088:	4013      	ands	r3, r2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00d      	beq.n	80020aa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002092:	f043 0210 	orr.w	r2, r3, #16
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800209e:	f043 0201 	orr.w	r2, r3, #1
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e055      	b.n	8002156 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff f914 	bl	80012dc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80020b4:	482b      	ldr	r0, [pc, #172]	@ (8002164 <ADC_Enable+0x100>)
 80020b6:	f7fe ff7b 	bl	8000fb0 <LL_ADC_GetCommonPathInternalCh>
 80020ba:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80020bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d013      	beq.n	80020ec <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020c4:	4b28      	ldr	r3, [pc, #160]	@ (8002168 <ADC_Enable+0x104>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	099b      	lsrs	r3, r3, #6
 80020ca:	4a28      	ldr	r2, [pc, #160]	@ (800216c <ADC_Enable+0x108>)
 80020cc:	fba2 2303 	umull	r2, r3, r2, r3
 80020d0:	099b      	lsrs	r3, r3, #6
 80020d2:	1c5a      	adds	r2, r3, #1
 80020d4:	4613      	mov	r3, r2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	4413      	add	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020de:	e002      	b.n	80020e6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1f9      	bne.n	80020e0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80020ec:	f7fe ff0c 	bl	8000f08 <HAL_GetTick>
 80020f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020f2:	e028      	b.n	8002146 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff f917 	bl	800132c <LL_ADC_IsEnabled>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d104      	bne.n	800210e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff f8e7 	bl	80012dc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800210e:	f7fe fefb 	bl	8000f08 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d914      	bls.n	8002146 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b01      	cmp	r3, #1
 8002128:	d00d      	beq.n	8002146 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800212e:	f043 0210 	orr.w	r2, r3, #16
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213a:	f043 0201 	orr.w	r2, r3, #1
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e007      	b.n	8002156 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b01      	cmp	r3, #1
 8002152:	d1cf      	bne.n	80020f4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	8000003f 	.word	0x8000003f
 8002164:	50000300 	.word	0x50000300
 8002168:	20000010 	.word	0x20000010
 800216c:	053e2d63 	.word	0x053e2d63

08002170 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff f8e8 	bl	8001352 <LL_ADC_IsDisableOngoing>
 8002182:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff f8cf 	bl	800132c <LL_ADC_IsEnabled>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d047      	beq.n	8002224 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d144      	bne.n	8002224 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 030d 	and.w	r3, r3, #13
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d10c      	bne.n	80021c2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff f8a9 	bl	8001304 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2203      	movs	r2, #3
 80021b8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021ba:	f7fe fea5 	bl	8000f08 <HAL_GetTick>
 80021be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021c0:	e029      	b.n	8002216 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c6:	f043 0210 	orr.w	r2, r3, #16
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d2:	f043 0201 	orr.w	r2, r3, #1
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e023      	b.n	8002226 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021de:	f7fe fe93 	bl	8000f08 <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d914      	bls.n	8002216 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00d      	beq.n	8002216 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fe:	f043 0210 	orr.w	r2, r3, #16
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800220a:	f043 0201 	orr.w	r2, r3, #1
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e007      	b.n	8002226 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1dc      	bne.n	80021de <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002240:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002244:	2b00      	cmp	r3, #0
 8002246:	d14b      	bne.n	80022e0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800224c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	2b00      	cmp	r3, #0
 8002260:	d021      	beq.n	80022a6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe ff4e 	bl	8001108 <LL_ADC_REG_IsTriggerSourceSWStart>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d032      	beq.n	80022d8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d12b      	bne.n	80022d8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002284:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002290:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d11f      	bne.n	80022d8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800229c:	f043 0201 	orr.w	r2, r3, #1
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022a4:	e018      	b.n	80022d8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d111      	bne.n	80022d8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d105      	bne.n	80022d8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d0:	f043 0201 	orr.w	r2, r3, #1
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f003 fe7d 	bl	8005fd8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80022de:	e00e      	b.n	80022fe <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e4:	f003 0310 	and.w	r3, r3, #16
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80022ec:	68f8      	ldr	r0, [r7, #12]
 80022ee:	f7ff fabf 	bl	8001870 <HAL_ADC_ErrorCallback>
}
 80022f2:	e004      	b.n	80022fe <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	4798      	blx	r3
}
 80022fe:	bf00      	nop
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b084      	sub	sp, #16
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002312:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f7ff faa1 	bl	800185c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b084      	sub	sp, #16
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002334:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002340:	f043 0204 	orr.w	r2, r3, #4
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f7ff fa91 	bl	8001870 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <LL_ADC_IsEnabled>:
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b01      	cmp	r3, #1
 8002368:	d101      	bne.n	800236e <LL_ADC_IsEnabled+0x18>
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <LL_ADC_IsEnabled+0x1a>
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <LL_ADC_StartCalibration>:
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800238e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002398:	4313      	orrs	r3, r2
 800239a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	609a      	str	r2, [r3, #8]
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <LL_ADC_IsCalibrationOnGoing>:
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80023be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80023c2:	d101      	bne.n	80023c8 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80023c4:	2301      	movs	r3, #1
 80023c6:	e000      	b.n	80023ca <LL_ADC_IsCalibrationOnGoing+0x1c>
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <LL_ADC_REG_IsConversionOngoing>:
{
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d101      	bne.n	80023ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002410:	2b01      	cmp	r3, #1
 8002412:	d101      	bne.n	8002418 <HAL_ADCEx_Calibration_Start+0x1c>
 8002414:	2302      	movs	r3, #2
 8002416:	e04d      	b.n	80024b4 <HAL_ADCEx_Calibration_Start+0xb8>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff fea5 	bl	8002170 <ADC_Disable>
 8002426:	4603      	mov	r3, r0
 8002428:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d136      	bne.n	800249e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002434:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002438:	f023 0302 	bic.w	r3, r3, #2
 800243c:	f043 0202 	orr.w	r2, r3, #2
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6839      	ldr	r1, [r7, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ff96 	bl	800237c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002450:	e014      	b.n	800247c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	3301      	adds	r3, #1
 8002456:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	4a18      	ldr	r2, [pc, #96]	@ (80024bc <HAL_ADCEx_Calibration_Start+0xc0>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d90d      	bls.n	800247c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002464:	f023 0312 	bic.w	r3, r3, #18
 8002468:	f043 0210 	orr.w	r2, r3, #16
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e01b      	b.n	80024b4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff94 	bl	80023ae <LL_ADC_IsCalibrationOnGoing>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1e2      	bne.n	8002452 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002490:	f023 0303 	bic.w	r3, r3, #3
 8002494:	f043 0201 	orr.w	r2, r3, #1
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800249c:	e005      	b.n	80024aa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a2:	f043 0210 	orr.w	r2, r3, #16
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3710      	adds	r7, #16
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	0004de01 	.word	0x0004de01

080024c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80024c0:	b590      	push	{r4, r7, lr}
 80024c2:	b0a1      	sub	sp, #132	@ 0x84
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ca:	2300      	movs	r3, #0
 80024cc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d101      	bne.n	80024de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80024da:	2302      	movs	r3, #2
 80024dc:	e08b      	b.n	80025f6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80024e6:	2300      	movs	r3, #0
 80024e8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80024ea:	2300      	movs	r3, #0
 80024ec:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024f6:	d102      	bne.n	80024fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80024f8:	4b41      	ldr	r3, [pc, #260]	@ (8002600 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	e001      	b.n	8002502 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80024fe:	2300      	movs	r3, #0
 8002500:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d10b      	bne.n	8002520 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800250c:	f043 0220 	orr.w	r2, r3, #32
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e06a      	b.n	80025f6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff ff57 	bl	80023d6 <LL_ADC_REG_IsConversionOngoing>
 8002528:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff ff51 	bl	80023d6 <LL_ADC_REG_IsConversionOngoing>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d14c      	bne.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800253a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800253c:	2b00      	cmp	r3, #0
 800253e:	d149      	bne.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002540:	4b30      	ldr	r3, [pc, #192]	@ (8002604 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002542:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d028      	beq.n	800259e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800254c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	6859      	ldr	r1, [r3, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800255e:	035b      	lsls	r3, r3, #13
 8002560:	430b      	orrs	r3, r1
 8002562:	431a      	orrs	r2, r3
 8002564:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002566:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002568:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800256c:	f7ff fef3 	bl	8002356 <LL_ADC_IsEnabled>
 8002570:	4604      	mov	r4, r0
 8002572:	4823      	ldr	r0, [pc, #140]	@ (8002600 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002574:	f7ff feef 	bl	8002356 <LL_ADC_IsEnabled>
 8002578:	4603      	mov	r3, r0
 800257a:	4323      	orrs	r3, r4
 800257c:	2b00      	cmp	r3, #0
 800257e:	d133      	bne.n	80025e8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002580:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002588:	f023 030f 	bic.w	r3, r3, #15
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	6811      	ldr	r1, [r2, #0]
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	6892      	ldr	r2, [r2, #8]
 8002594:	430a      	orrs	r2, r1
 8002596:	431a      	orrs	r2, r3
 8002598:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800259a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800259c:	e024      	b.n	80025e8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800259e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025a8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025aa:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025ae:	f7ff fed2 	bl	8002356 <LL_ADC_IsEnabled>
 80025b2:	4604      	mov	r4, r0
 80025b4:	4812      	ldr	r0, [pc, #72]	@ (8002600 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80025b6:	f7ff fece 	bl	8002356 <LL_ADC_IsEnabled>
 80025ba:	4603      	mov	r3, r0
 80025bc:	4323      	orrs	r3, r4
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d112      	bne.n	80025e8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80025c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80025ca:	f023 030f 	bic.w	r3, r3, #15
 80025ce:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80025d0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025d2:	e009      	b.n	80025e8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d8:	f043 0220 	orr.w	r2, r3, #32
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80025e6:	e000      	b.n	80025ea <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80025f2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3784      	adds	r7, #132	@ 0x84
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd90      	pop	{r4, r7, pc}
 80025fe:	bf00      	nop
 8002600:	50000100 	.word	0x50000100
 8002604:	50000300 	.word	0x50000300

08002608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002618:	4b0c      	ldr	r3, [pc, #48]	@ (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002624:	4013      	ands	r3, r2
 8002626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002630:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002634:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800263a:	4a04      	ldr	r2, [pc, #16]	@ (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	60d3      	str	r3, [r2, #12]
}
 8002640:	bf00      	nop
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002654:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <__NVIC_GetPriorityGrouping+0x18>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	0a1b      	lsrs	r3, r3, #8
 800265a:	f003 0307 	and.w	r3, r3, #7
}
 800265e:	4618      	mov	r0, r3
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	2b00      	cmp	r3, #0
 800267c:	db0b      	blt.n	8002696 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	f003 021f 	and.w	r2, r3, #31
 8002684:	4907      	ldr	r1, [pc, #28]	@ (80026a4 <__NVIC_EnableIRQ+0x38>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	095b      	lsrs	r3, r3, #5
 800268c:	2001      	movs	r0, #1
 800268e:	fa00 f202 	lsl.w	r2, r0, r2
 8002692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	e000e100 	.word	0xe000e100

080026a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	6039      	str	r1, [r7, #0]
 80026b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	db0a      	blt.n	80026d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	490c      	ldr	r1, [pc, #48]	@ (80026f4 <__NVIC_SetPriority+0x4c>)
 80026c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c6:	0112      	lsls	r2, r2, #4
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	440b      	add	r3, r1
 80026cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d0:	e00a      	b.n	80026e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	4908      	ldr	r1, [pc, #32]	@ (80026f8 <__NVIC_SetPriority+0x50>)
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	3b04      	subs	r3, #4
 80026e0:	0112      	lsls	r2, r2, #4
 80026e2:	b2d2      	uxtb	r2, r2
 80026e4:	440b      	add	r3, r1
 80026e6:	761a      	strb	r2, [r3, #24]
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	e000e100 	.word	0xe000e100
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b089      	sub	sp, #36	@ 0x24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	f1c3 0307 	rsb	r3, r3, #7
 8002716:	2b04      	cmp	r3, #4
 8002718:	bf28      	it	cs
 800271a:	2304      	movcs	r3, #4
 800271c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	3304      	adds	r3, #4
 8002722:	2b06      	cmp	r3, #6
 8002724:	d902      	bls.n	800272c <NVIC_EncodePriority+0x30>
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3b03      	subs	r3, #3
 800272a:	e000      	b.n	800272e <NVIC_EncodePriority+0x32>
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002730:	f04f 32ff 	mov.w	r2, #4294967295
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43da      	mvns	r2, r3
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	401a      	ands	r2, r3
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002744:	f04f 31ff 	mov.w	r1, #4294967295
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	fa01 f303 	lsl.w	r3, r1, r3
 800274e:	43d9      	mvns	r1, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002754:	4313      	orrs	r3, r2
         );
}
 8002756:	4618      	mov	r0, r3
 8002758:	3724      	adds	r7, #36	@ 0x24
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	3b01      	subs	r3, #1
 8002770:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002774:	d301      	bcc.n	800277a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002776:	2301      	movs	r3, #1
 8002778:	e00f      	b.n	800279a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800277a:	4a0a      	ldr	r2, [pc, #40]	@ (80027a4 <SysTick_Config+0x40>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3b01      	subs	r3, #1
 8002780:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002782:	210f      	movs	r1, #15
 8002784:	f04f 30ff 	mov.w	r0, #4294967295
 8002788:	f7ff ff8e 	bl	80026a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800278c:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <SysTick_Config+0x40>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002792:	4b04      	ldr	r3, [pc, #16]	@ (80027a4 <SysTick_Config+0x40>)
 8002794:	2207      	movs	r2, #7
 8002796:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	e000e010 	.word	0xe000e010

080027a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff ff29 	bl	8002608 <__NVIC_SetPriorityGrouping>
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b086      	sub	sp, #24
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	4603      	mov	r3, r0
 80027c6:	60b9      	str	r1, [r7, #8]
 80027c8:	607a      	str	r2, [r7, #4]
 80027ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027cc:	f7ff ff40 	bl	8002650 <__NVIC_GetPriorityGrouping>
 80027d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	68b9      	ldr	r1, [r7, #8]
 80027d6:	6978      	ldr	r0, [r7, #20]
 80027d8:	f7ff ff90 	bl	80026fc <NVIC_EncodePriority>
 80027dc:	4602      	mov	r2, r0
 80027de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e2:	4611      	mov	r1, r2
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff ff5f 	bl	80026a8 <__NVIC_SetPriority>
}
 80027ea:	bf00      	nop
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	4603      	mov	r3, r0
 80027fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff ff33 	bl	800266c <__NVIC_EnableIRQ>
}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b082      	sub	sp, #8
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff ffa4 	bl	8002764 <SysTick_Config>
 800281c:	4603      	mov	r3, r0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e08d      	b.n	8002956 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	4b47      	ldr	r3, [pc, #284]	@ (8002960 <HAL_DMA_Init+0x138>)
 8002842:	429a      	cmp	r2, r3
 8002844:	d80f      	bhi.n	8002866 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	461a      	mov	r2, r3
 800284c:	4b45      	ldr	r3, [pc, #276]	@ (8002964 <HAL_DMA_Init+0x13c>)
 800284e:	4413      	add	r3, r2
 8002850:	4a45      	ldr	r2, [pc, #276]	@ (8002968 <HAL_DMA_Init+0x140>)
 8002852:	fba2 2303 	umull	r2, r3, r2, r3
 8002856:	091b      	lsrs	r3, r3, #4
 8002858:	009a      	lsls	r2, r3, #2
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a42      	ldr	r2, [pc, #264]	@ (800296c <HAL_DMA_Init+0x144>)
 8002862:	641a      	str	r2, [r3, #64]	@ 0x40
 8002864:	e00e      	b.n	8002884 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	461a      	mov	r2, r3
 800286c:	4b40      	ldr	r3, [pc, #256]	@ (8002970 <HAL_DMA_Init+0x148>)
 800286e:	4413      	add	r3, r2
 8002870:	4a3d      	ldr	r2, [pc, #244]	@ (8002968 <HAL_DMA_Init+0x140>)
 8002872:	fba2 2303 	umull	r2, r3, r2, r3
 8002876:	091b      	lsrs	r3, r3, #4
 8002878:	009a      	lsls	r2, r3, #2
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a3c      	ldr	r2, [pc, #240]	@ (8002974 <HAL_DMA_Init+0x14c>)
 8002882:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2202      	movs	r2, #2
 8002888:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800289a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800289e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80028a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 f9b6 	bl	8002c48 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80028e4:	d102      	bne.n	80028ec <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002900:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d010      	beq.n	800292c <HAL_DMA_Init+0x104>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2b04      	cmp	r3, #4
 8002910:	d80c      	bhi.n	800292c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f9d6 	bl	8002cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	e008      	b.n	800293e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40020407 	.word	0x40020407
 8002964:	bffdfff8 	.word	0xbffdfff8
 8002968:	cccccccd 	.word	0xcccccccd
 800296c:	40020000 	.word	0x40020000
 8002970:	bffdfbf8 	.word	0xbffdfbf8
 8002974:	40020400 	.word	0x40020400

08002978 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
 8002984:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002986:	2300      	movs	r3, #0
 8002988:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002990:	2b01      	cmp	r3, #1
 8002992:	d101      	bne.n	8002998 <HAL_DMA_Start_IT+0x20>
 8002994:	2302      	movs	r3, #2
 8002996:	e066      	b.n	8002a66 <HAL_DMA_Start_IT+0xee>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d155      	bne.n	8002a58 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2202      	movs	r2, #2
 80029b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0201 	bic.w	r2, r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	68b9      	ldr	r1, [r7, #8]
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 f8fb 	bl	8002bcc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d008      	beq.n	80029f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f042 020e 	orr.w	r2, r2, #14
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	e00f      	b.n	8002a10 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 0204 	bic.w	r2, r2, #4
 80029fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 020a 	orr.w	r2, r2, #10
 8002a0e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d007      	beq.n	8002a2e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a2c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d007      	beq.n	8002a46 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a44:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f042 0201 	orr.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	e005      	b.n	8002a64 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a60:	2302      	movs	r3, #2
 8002a62:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3718      	adds	r7, #24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b084      	sub	sp, #16
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8a:	f003 031f 	and.w	r3, r3, #31
 8002a8e:	2204      	movs	r2, #4
 8002a90:	409a      	lsls	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4013      	ands	r3, r2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d026      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x7a>
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	f003 0304 	and.w	r3, r3, #4
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d021      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0320 	and.w	r3, r3, #32
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d107      	bne.n	8002ac2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0204 	bic.w	r2, r2, #4
 8002ac0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	f003 021f 	and.w	r2, r3, #31
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ace:	2104      	movs	r1, #4
 8002ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d071      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002ae6:	e06c      	b.n	8002bc2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aec:	f003 031f 	and.w	r3, r3, #31
 8002af0:	2202      	movs	r2, #2
 8002af2:	409a      	lsls	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4013      	ands	r3, r2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d02e      	beq.n	8002b5a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d029      	beq.n	8002b5a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0320 	and.w	r3, r3, #32
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10b      	bne.n	8002b2c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 020a 	bic.w	r2, r2, #10
 8002b22:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b30:	f003 021f 	and.w	r2, r3, #31
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	2102      	movs	r1, #2
 8002b3a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d038      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002b58:	e033      	b.n	8002bc2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	f003 031f 	and.w	r3, r3, #31
 8002b62:	2208      	movs	r2, #8
 8002b64:	409a      	lsls	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d02a      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f003 0308 	and.w	r3, r3, #8
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d025      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 020e 	bic.w	r2, r2, #14
 8002b86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8c:	f003 021f 	and.w	r2, r3, #31
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	2101      	movs	r1, #1
 8002b96:	fa01 f202 	lsl.w	r2, r1, r2
 8002b9a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d004      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002bc2:	bf00      	nop
 8002bc4:	bf00      	nop
}
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
 8002bd8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002be2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d004      	beq.n	8002bf6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002bf4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfa:	f003 021f 	and.w	r2, r3, #31
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	2101      	movs	r1, #1
 8002c04:	fa01 f202 	lsl.w	r2, r1, r2
 8002c08:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b10      	cmp	r3, #16
 8002c18:	d108      	bne.n	8002c2c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c2a:	e007      	b.n	8002c3c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	60da      	str	r2, [r3, #12]
}
 8002c3c:	bf00      	nop
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	461a      	mov	r2, r3
 8002c56:	4b16      	ldr	r3, [pc, #88]	@ (8002cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d802      	bhi.n	8002c62 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002c5c:	4b15      	ldr	r3, [pc, #84]	@ (8002cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002c5e:	617b      	str	r3, [r7, #20]
 8002c60:	e001      	b.n	8002c66 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002c62:	4b15      	ldr	r3, [pc, #84]	@ (8002cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002c64:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	3b08      	subs	r3, #8
 8002c72:	4a12      	ldr	r2, [pc, #72]	@ (8002cbc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	091b      	lsrs	r3, r3, #4
 8002c7a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c80:	089b      	lsrs	r3, r3, #2
 8002c82:	009a      	lsls	r2, r3, #2
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	4413      	add	r3, r2
 8002c88:	461a      	mov	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a0b      	ldr	r2, [pc, #44]	@ (8002cc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002c92:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f003 031f 	and.w	r3, r3, #31
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	409a      	lsls	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002ca2:	bf00      	nop
 8002ca4:	371c      	adds	r7, #28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40020407 	.word	0x40020407
 8002cb4:	40020800 	.word	0x40020800
 8002cb8:	40020820 	.word	0x40020820
 8002cbc:	cccccccd 	.word	0xcccccccd
 8002cc0:	40020880 	.word	0x40020880

08002cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002cd8:	4413      	add	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	461a      	mov	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a08      	ldr	r2, [pc, #32]	@ (8002d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002ce6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	f003 031f 	and.w	r3, r3, #31
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	409a      	lsls	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002cf8:	bf00      	nop
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	1000823f 	.word	0x1000823f
 8002d08:	40020940 	.word	0x40020940

08002d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b087      	sub	sp, #28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d1a:	e15a      	b.n	8002fd2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	2101      	movs	r1, #1
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	fa01 f303 	lsl.w	r3, r1, r3
 8002d28:	4013      	ands	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 814c 	beq.w	8002fcc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f003 0303 	and.w	r3, r3, #3
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d005      	beq.n	8002d4c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d130      	bne.n	8002dae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	2203      	movs	r2, #3
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	4013      	ands	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d82:	2201      	movs	r2, #1
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	091b      	lsrs	r3, r3, #4
 8002d98:	f003 0201 	and.w	r2, r3, #1
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f003 0303 	and.w	r3, r3, #3
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d017      	beq.n	8002dea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	2203      	movs	r2, #3
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	689a      	ldr	r2, [r3, #8]
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	693a      	ldr	r2, [r7, #16]
 8002de8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f003 0303 	and.w	r3, r3, #3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d123      	bne.n	8002e3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	08da      	lsrs	r2, r3, #3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3208      	adds	r2, #8
 8002dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	f003 0307 	and.w	r3, r3, #7
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	220f      	movs	r2, #15
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	43db      	mvns	r3, r3
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	4013      	ands	r3, r2
 8002e18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	691a      	ldr	r2, [r3, #16]
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	08da      	lsrs	r2, r3, #3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3208      	adds	r2, #8
 8002e38:	6939      	ldr	r1, [r7, #16]
 8002e3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	2203      	movs	r2, #3
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	4013      	ands	r3, r2
 8002e54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f003 0203 	and.w	r2, r3, #3
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	f000 80a6 	beq.w	8002fcc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e80:	4b5b      	ldr	r3, [pc, #364]	@ (8002ff0 <HAL_GPIO_Init+0x2e4>)
 8002e82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e84:	4a5a      	ldr	r2, [pc, #360]	@ (8002ff0 <HAL_GPIO_Init+0x2e4>)
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e8c:	4b58      	ldr	r3, [pc, #352]	@ (8002ff0 <HAL_GPIO_Init+0x2e4>)
 8002e8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	60bb      	str	r3, [r7, #8]
 8002e96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e98:	4a56      	ldr	r2, [pc, #344]	@ (8002ff4 <HAL_GPIO_Init+0x2e8>)
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	089b      	lsrs	r3, r3, #2
 8002e9e:	3302      	adds	r3, #2
 8002ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f003 0303 	and.w	r3, r3, #3
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	220f      	movs	r2, #15
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ec2:	d01f      	beq.n	8002f04 <HAL_GPIO_Init+0x1f8>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a4c      	ldr	r2, [pc, #304]	@ (8002ff8 <HAL_GPIO_Init+0x2ec>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d019      	beq.n	8002f00 <HAL_GPIO_Init+0x1f4>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a4b      	ldr	r2, [pc, #300]	@ (8002ffc <HAL_GPIO_Init+0x2f0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d013      	beq.n	8002efc <HAL_GPIO_Init+0x1f0>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a4a      	ldr	r2, [pc, #296]	@ (8003000 <HAL_GPIO_Init+0x2f4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d00d      	beq.n	8002ef8 <HAL_GPIO_Init+0x1ec>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a49      	ldr	r2, [pc, #292]	@ (8003004 <HAL_GPIO_Init+0x2f8>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d007      	beq.n	8002ef4 <HAL_GPIO_Init+0x1e8>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a48      	ldr	r2, [pc, #288]	@ (8003008 <HAL_GPIO_Init+0x2fc>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d101      	bne.n	8002ef0 <HAL_GPIO_Init+0x1e4>
 8002eec:	2305      	movs	r3, #5
 8002eee:	e00a      	b.n	8002f06 <HAL_GPIO_Init+0x1fa>
 8002ef0:	2306      	movs	r3, #6
 8002ef2:	e008      	b.n	8002f06 <HAL_GPIO_Init+0x1fa>
 8002ef4:	2304      	movs	r3, #4
 8002ef6:	e006      	b.n	8002f06 <HAL_GPIO_Init+0x1fa>
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e004      	b.n	8002f06 <HAL_GPIO_Init+0x1fa>
 8002efc:	2302      	movs	r3, #2
 8002efe:	e002      	b.n	8002f06 <HAL_GPIO_Init+0x1fa>
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <HAL_GPIO_Init+0x1fa>
 8002f04:	2300      	movs	r3, #0
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	f002 0203 	and.w	r2, r2, #3
 8002f0c:	0092      	lsls	r2, r2, #2
 8002f0e:	4093      	lsls	r3, r2
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f16:	4937      	ldr	r1, [pc, #220]	@ (8002ff4 <HAL_GPIO_Init+0x2e8>)
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	089b      	lsrs	r3, r3, #2
 8002f1c:	3302      	adds	r3, #2
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f24:	4b39      	ldr	r3, [pc, #228]	@ (800300c <HAL_GPIO_Init+0x300>)
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	693a      	ldr	r2, [r7, #16]
 8002f30:	4013      	ands	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f48:	4a30      	ldr	r2, [pc, #192]	@ (800300c <HAL_GPIO_Init+0x300>)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f4e:	4b2f      	ldr	r3, [pc, #188]	@ (800300c <HAL_GPIO_Init+0x300>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	43db      	mvns	r3, r3
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f72:	4a26      	ldr	r2, [pc, #152]	@ (800300c <HAL_GPIO_Init+0x300>)
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002f78:	4b24      	ldr	r3, [pc, #144]	@ (800300c <HAL_GPIO_Init+0x300>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	43db      	mvns	r3, r3
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	4013      	ands	r3, r2
 8002f86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d003      	beq.n	8002f9c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800300c <HAL_GPIO_Init+0x300>)
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800300c <HAL_GPIO_Init+0x300>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	43db      	mvns	r3, r3
 8002fac:	693a      	ldr	r2, [r7, #16]
 8002fae:	4013      	ands	r3, r2
 8002fb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d003      	beq.n	8002fc6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002fc6:	4a11      	ldr	r2, [pc, #68]	@ (800300c <HAL_GPIO_Init+0x300>)
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f47f ae9d 	bne.w	8002d1c <HAL_GPIO_Init+0x10>
  }
}
 8002fe2:	bf00      	nop
 8002fe4:	bf00      	nop
 8002fe6:	371c      	adds	r7, #28
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	40010000 	.word	0x40010000
 8002ff8:	48000400 	.word	0x48000400
 8002ffc:	48000800 	.word	0x48000800
 8003000:	48000c00 	.word	0x48000c00
 8003004:	48001000 	.word	0x48001000
 8003008:	48001400 	.word	0x48001400
 800300c:	40010400 	.word	0x40010400

08003010 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	460b      	mov	r3, r1
 800301a:	807b      	strh	r3, [r7, #2]
 800301c:	4613      	mov	r3, r2
 800301e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003020:	787b      	ldrb	r3, [r7, #1]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003026:	887a      	ldrh	r2, [r7, #2]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800302c:	e002      	b.n	8003034 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800302e:	887a      	ldrh	r2, [r7, #2]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d141      	bne.n	80030d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800304e:	4b4b      	ldr	r3, [pc, #300]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003056:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800305a:	d131      	bne.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800305c:	4b47      	ldr	r3, [pc, #284]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800305e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003062:	4a46      	ldr	r2, [pc, #280]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003064:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003068:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800306c:	4b43      	ldr	r3, [pc, #268]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003074:	4a41      	ldr	r2, [pc, #260]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003076:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800307a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800307c:	4b40      	ldr	r3, [pc, #256]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2232      	movs	r2, #50	@ 0x32
 8003082:	fb02 f303 	mul.w	r3, r2, r3
 8003086:	4a3f      	ldr	r2, [pc, #252]	@ (8003184 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003088:	fba2 2303 	umull	r2, r3, r2, r3
 800308c:	0c9b      	lsrs	r3, r3, #18
 800308e:	3301      	adds	r3, #1
 8003090:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003092:	e002      	b.n	800309a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	3b01      	subs	r3, #1
 8003098:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800309a:	4b38      	ldr	r3, [pc, #224]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a6:	d102      	bne.n	80030ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f2      	bne.n	8003094 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030ae:	4b33      	ldr	r3, [pc, #204]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ba:	d158      	bne.n	800316e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e057      	b.n	8003170 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030c0:	4b2e      	ldr	r3, [pc, #184]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030c6:	4a2d      	ldr	r2, [pc, #180]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80030d0:	e04d      	b.n	800316e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030d8:	d141      	bne.n	800315e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030da:	4b28      	ldr	r3, [pc, #160]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030e6:	d131      	bne.n	800314c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030e8:	4b24      	ldr	r3, [pc, #144]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030ee:	4a23      	ldr	r2, [pc, #140]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030f8:	4b20      	ldr	r3, [pc, #128]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003100:	4a1e      	ldr	r2, [pc, #120]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003102:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003106:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003108:	4b1d      	ldr	r3, [pc, #116]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2232      	movs	r2, #50	@ 0x32
 800310e:	fb02 f303 	mul.w	r3, r2, r3
 8003112:	4a1c      	ldr	r2, [pc, #112]	@ (8003184 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003114:	fba2 2303 	umull	r2, r3, r2, r3
 8003118:	0c9b      	lsrs	r3, r3, #18
 800311a:	3301      	adds	r3, #1
 800311c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800311e:	e002      	b.n	8003126 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	3b01      	subs	r3, #1
 8003124:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003126:	4b15      	ldr	r3, [pc, #84]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800312e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003132:	d102      	bne.n	800313a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1f2      	bne.n	8003120 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800313a:	4b10      	ldr	r3, [pc, #64]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003142:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003146:	d112      	bne.n	800316e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e011      	b.n	8003170 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800314c:	4b0b      	ldr	r3, [pc, #44]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003152:	4a0a      	ldr	r2, [pc, #40]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003154:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003158:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800315c:	e007      	b.n	800316e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800315e:	4b07      	ldr	r3, [pc, #28]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003166:	4a05      	ldr	r2, [pc, #20]	@ (800317c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003168:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800316c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	40007000 	.word	0x40007000
 8003180:	20000010 	.word	0x20000010
 8003184:	431bde83 	.word	0x431bde83

08003188 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800318c:	4b05      	ldr	r3, [pc, #20]	@ (80031a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	4a04      	ldr	r2, [pc, #16]	@ (80031a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003192:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003196:	6093      	str	r3, [r2, #8]
}
 8003198:	bf00      	nop
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	40007000 	.word	0x40007000

080031a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b088      	sub	sp, #32
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e2fe      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d075      	beq.n	80032b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031c6:	4b97      	ldr	r3, [pc, #604]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031d0:	4b94      	ldr	r3, [pc, #592]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	f003 0303 	and.w	r3, r3, #3
 80031d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	2b0c      	cmp	r3, #12
 80031de:	d102      	bne.n	80031e6 <HAL_RCC_OscConfig+0x3e>
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d002      	beq.n	80031ec <HAL_RCC_OscConfig+0x44>
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d10b      	bne.n	8003204 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ec:	4b8d      	ldr	r3, [pc, #564]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d05b      	beq.n	80032b0 <HAL_RCC_OscConfig+0x108>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d157      	bne.n	80032b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e2d9      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800320c:	d106      	bne.n	800321c <HAL_RCC_OscConfig+0x74>
 800320e:	4b85      	ldr	r3, [pc, #532]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a84      	ldr	r2, [pc, #528]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	e01d      	b.n	8003258 <HAL_RCC_OscConfig+0xb0>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003224:	d10c      	bne.n	8003240 <HAL_RCC_OscConfig+0x98>
 8003226:	4b7f      	ldr	r3, [pc, #508]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a7e      	ldr	r2, [pc, #504]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 800322c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	4b7c      	ldr	r3, [pc, #496]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a7b      	ldr	r2, [pc, #492]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800323c:	6013      	str	r3, [r2, #0]
 800323e:	e00b      	b.n	8003258 <HAL_RCC_OscConfig+0xb0>
 8003240:	4b78      	ldr	r3, [pc, #480]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a77      	ldr	r2, [pc, #476]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003246:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	4b75      	ldr	r3, [pc, #468]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a74      	ldr	r2, [pc, #464]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003256:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d013      	beq.n	8003288 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003260:	f7fd fe52 	bl	8000f08 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003268:	f7fd fe4e 	bl	8000f08 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b64      	cmp	r3, #100	@ 0x64
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e29e      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800327a:	4b6a      	ldr	r3, [pc, #424]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d0f0      	beq.n	8003268 <HAL_RCC_OscConfig+0xc0>
 8003286:	e014      	b.n	80032b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003288:	f7fd fe3e 	bl	8000f08 <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003290:	f7fd fe3a 	bl	8000f08 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b64      	cmp	r3, #100	@ 0x64
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e28a      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032a2:	4b60      	ldr	r3, [pc, #384]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1f0      	bne.n	8003290 <HAL_RCC_OscConfig+0xe8>
 80032ae:	e000      	b.n	80032b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d075      	beq.n	80033aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032be:	4b59      	ldr	r3, [pc, #356]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 030c 	and.w	r3, r3, #12
 80032c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032c8:	4b56      	ldr	r3, [pc, #344]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f003 0303 	and.w	r3, r3, #3
 80032d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	2b0c      	cmp	r3, #12
 80032d6:	d102      	bne.n	80032de <HAL_RCC_OscConfig+0x136>
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d002      	beq.n	80032e4 <HAL_RCC_OscConfig+0x13c>
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	2b04      	cmp	r3, #4
 80032e2:	d11f      	bne.n	8003324 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d005      	beq.n	80032fc <HAL_RCC_OscConfig+0x154>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e25d      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fc:	4b49      	ldr	r3, [pc, #292]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	061b      	lsls	r3, r3, #24
 800330a:	4946      	ldr	r1, [pc, #280]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 800330c:	4313      	orrs	r3, r2
 800330e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003310:	4b45      	ldr	r3, [pc, #276]	@ (8003428 <HAL_RCC_OscConfig+0x280>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4618      	mov	r0, r3
 8003316:	f7fd fdab 	bl	8000e70 <HAL_InitTick>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d043      	beq.n	80033a8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e249      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d023      	beq.n	8003374 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800332c:	4b3d      	ldr	r3, [pc, #244]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a3c      	ldr	r2, [pc, #240]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003336:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003338:	f7fd fde6 	bl	8000f08 <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003340:	f7fd fde2 	bl	8000f08 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e232      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003352:	4b34      	ldr	r3, [pc, #208]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800335a:	2b00      	cmp	r3, #0
 800335c:	d0f0      	beq.n	8003340 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800335e:	4b31      	ldr	r3, [pc, #196]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	061b      	lsls	r3, r3, #24
 800336c:	492d      	ldr	r1, [pc, #180]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 800336e:	4313      	orrs	r3, r2
 8003370:	604b      	str	r3, [r1, #4]
 8003372:	e01a      	b.n	80033aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003374:	4b2b      	ldr	r3, [pc, #172]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a2a      	ldr	r2, [pc, #168]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 800337a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800337e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003380:	f7fd fdc2 	bl	8000f08 <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003388:	f7fd fdbe 	bl	8000f08 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e20e      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800339a:	4b22      	ldr	r3, [pc, #136]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1f0      	bne.n	8003388 <HAL_RCC_OscConfig+0x1e0>
 80033a6:	e000      	b.n	80033aa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d041      	beq.n	800343a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d01c      	beq.n	80033f8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033be:	4b19      	ldr	r3, [pc, #100]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80033c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033c4:	4a17      	ldr	r2, [pc, #92]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80033c6:	f043 0301 	orr.w	r3, r3, #1
 80033ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ce:	f7fd fd9b 	bl	8000f08 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d6:	f7fd fd97 	bl	8000f08 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e1e7      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80033ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d0ef      	beq.n	80033d6 <HAL_RCC_OscConfig+0x22e>
 80033f6:	e020      	b.n	800343a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 80033fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033fe:	4a09      	ldr	r2, [pc, #36]	@ (8003424 <HAL_RCC_OscConfig+0x27c>)
 8003400:	f023 0301 	bic.w	r3, r3, #1
 8003404:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003408:	f7fd fd7e 	bl	8000f08 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800340e:	e00d      	b.n	800342c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003410:	f7fd fd7a 	bl	8000f08 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d906      	bls.n	800342c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e1ca      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
 8003422:	bf00      	nop
 8003424:	40021000 	.word	0x40021000
 8003428:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800342c:	4b8c      	ldr	r3, [pc, #560]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 800342e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1ea      	bne.n	8003410 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0304 	and.w	r3, r3, #4
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 80a6 	beq.w	8003594 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003448:	2300      	movs	r3, #0
 800344a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800344c:	4b84      	ldr	r3, [pc, #528]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 800344e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003450:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <HAL_RCC_OscConfig+0x2b4>
 8003458:	2301      	movs	r3, #1
 800345a:	e000      	b.n	800345e <HAL_RCC_OscConfig+0x2b6>
 800345c:	2300      	movs	r3, #0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00d      	beq.n	800347e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003462:	4b7f      	ldr	r3, [pc, #508]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003466:	4a7e      	ldr	r2, [pc, #504]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800346c:	6593      	str	r3, [r2, #88]	@ 0x58
 800346e:	4b7c      	ldr	r3, [pc, #496]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800347a:	2301      	movs	r3, #1
 800347c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800347e:	4b79      	ldr	r3, [pc, #484]	@ (8003664 <HAL_RCC_OscConfig+0x4bc>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003486:	2b00      	cmp	r3, #0
 8003488:	d118      	bne.n	80034bc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800348a:	4b76      	ldr	r3, [pc, #472]	@ (8003664 <HAL_RCC_OscConfig+0x4bc>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a75      	ldr	r2, [pc, #468]	@ (8003664 <HAL_RCC_OscConfig+0x4bc>)
 8003490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003494:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003496:	f7fd fd37 	bl	8000f08 <HAL_GetTick>
 800349a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800349c:	e008      	b.n	80034b0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800349e:	f7fd fd33 	bl	8000f08 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e183      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034b0:	4b6c      	ldr	r3, [pc, #432]	@ (8003664 <HAL_RCC_OscConfig+0x4bc>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0f0      	beq.n	800349e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d108      	bne.n	80034d6 <HAL_RCC_OscConfig+0x32e>
 80034c4:	4b66      	ldr	r3, [pc, #408]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80034c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ca:	4a65      	ldr	r2, [pc, #404]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80034cc:	f043 0301 	orr.w	r3, r3, #1
 80034d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034d4:	e024      	b.n	8003520 <HAL_RCC_OscConfig+0x378>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	2b05      	cmp	r3, #5
 80034dc:	d110      	bne.n	8003500 <HAL_RCC_OscConfig+0x358>
 80034de:	4b60      	ldr	r3, [pc, #384]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80034e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e4:	4a5e      	ldr	r2, [pc, #376]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80034e6:	f043 0304 	orr.w	r3, r3, #4
 80034ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034ee:	4b5c      	ldr	r3, [pc, #368]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80034f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f4:	4a5a      	ldr	r2, [pc, #360]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80034f6:	f043 0301 	orr.w	r3, r3, #1
 80034fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034fe:	e00f      	b.n	8003520 <HAL_RCC_OscConfig+0x378>
 8003500:	4b57      	ldr	r3, [pc, #348]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003506:	4a56      	ldr	r2, [pc, #344]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003508:	f023 0301 	bic.w	r3, r3, #1
 800350c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003510:	4b53      	ldr	r3, [pc, #332]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003516:	4a52      	ldr	r2, [pc, #328]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003518:	f023 0304 	bic.w	r3, r3, #4
 800351c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d016      	beq.n	8003556 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003528:	f7fd fcee 	bl	8000f08 <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800352e:	e00a      	b.n	8003546 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003530:	f7fd fcea 	bl	8000f08 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800353e:	4293      	cmp	r3, r2
 8003540:	d901      	bls.n	8003546 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e138      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003546:	4b46      	ldr	r3, [pc, #280]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0ed      	beq.n	8003530 <HAL_RCC_OscConfig+0x388>
 8003554:	e015      	b.n	8003582 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003556:	f7fd fcd7 	bl	8000f08 <HAL_GetTick>
 800355a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800355c:	e00a      	b.n	8003574 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800355e:	f7fd fcd3 	bl	8000f08 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	f241 3288 	movw	r2, #5000	@ 0x1388
 800356c:	4293      	cmp	r3, r2
 800356e:	d901      	bls.n	8003574 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e121      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003574:	4b3a      	ldr	r3, [pc, #232]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1ed      	bne.n	800355e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003582:	7ffb      	ldrb	r3, [r7, #31]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d105      	bne.n	8003594 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003588:	4b35      	ldr	r3, [pc, #212]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 800358a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358c:	4a34      	ldr	r2, [pc, #208]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 800358e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003592:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0320 	and.w	r3, r3, #32
 800359c:	2b00      	cmp	r3, #0
 800359e:	d03c      	beq.n	800361a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d01c      	beq.n	80035e2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80035aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80035b0:	f043 0301 	orr.w	r3, r3, #1
 80035b4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b8:	f7fd fca6 	bl	8000f08 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035c0:	f7fd fca2 	bl	8000f08 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e0f2      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035d2:	4b23      	ldr	r3, [pc, #140]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80035d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0ef      	beq.n	80035c0 <HAL_RCC_OscConfig+0x418>
 80035e0:	e01b      	b.n	800361a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80035e2:	4b1f      	ldr	r3, [pc, #124]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80035e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 80035ea:	f023 0301 	bic.w	r3, r3, #1
 80035ee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f2:	f7fd fc89 	bl	8000f08 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035f8:	e008      	b.n	800360c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035fa:	f7fd fc85 	bl	8000f08 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e0d5      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800360c:	4b14      	ldr	r3, [pc, #80]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 800360e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1ef      	bne.n	80035fa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	69db      	ldr	r3, [r3, #28]
 800361e:	2b00      	cmp	r3, #0
 8003620:	f000 80c9 	beq.w	80037b6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003624:	4b0e      	ldr	r3, [pc, #56]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f003 030c 	and.w	r3, r3, #12
 800362c:	2b0c      	cmp	r3, #12
 800362e:	f000 8083 	beq.w	8003738 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	2b02      	cmp	r3, #2
 8003638:	d15e      	bne.n	80036f8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800363a:	4b09      	ldr	r3, [pc, #36]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a08      	ldr	r2, [pc, #32]	@ (8003660 <HAL_RCC_OscConfig+0x4b8>)
 8003640:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003644:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003646:	f7fd fc5f 	bl	8000f08 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800364c:	e00c      	b.n	8003668 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800364e:	f7fd fc5b 	bl	8000f08 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d905      	bls.n	8003668 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e0ab      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
 8003660:	40021000 	.word	0x40021000
 8003664:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003668:	4b55      	ldr	r3, [pc, #340]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1ec      	bne.n	800364e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003674:	4b52      	ldr	r3, [pc, #328]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 8003676:	68da      	ldr	r2, [r3, #12]
 8003678:	4b52      	ldr	r3, [pc, #328]	@ (80037c4 <HAL_RCC_OscConfig+0x61c>)
 800367a:	4013      	ands	r3, r2
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6a11      	ldr	r1, [r2, #32]
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003684:	3a01      	subs	r2, #1
 8003686:	0112      	lsls	r2, r2, #4
 8003688:	4311      	orrs	r1, r2
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800368e:	0212      	lsls	r2, r2, #8
 8003690:	4311      	orrs	r1, r2
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003696:	0852      	lsrs	r2, r2, #1
 8003698:	3a01      	subs	r2, #1
 800369a:	0552      	lsls	r2, r2, #21
 800369c:	4311      	orrs	r1, r2
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80036a2:	0852      	lsrs	r2, r2, #1
 80036a4:	3a01      	subs	r2, #1
 80036a6:	0652      	lsls	r2, r2, #25
 80036a8:	4311      	orrs	r1, r2
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80036ae:	06d2      	lsls	r2, r2, #27
 80036b0:	430a      	orrs	r2, r1
 80036b2:	4943      	ldr	r1, [pc, #268]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036b8:	4b41      	ldr	r3, [pc, #260]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a40      	ldr	r2, [pc, #256]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 80036be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036c2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036c4:	4b3e      	ldr	r3, [pc, #248]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	4a3d      	ldr	r2, [pc, #244]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 80036ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d0:	f7fd fc1a 	bl	8000f08 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036d8:	f7fd fc16 	bl	8000f08 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e066      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ea:	4b35      	ldr	r3, [pc, #212]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f0      	beq.n	80036d8 <HAL_RCC_OscConfig+0x530>
 80036f6:	e05e      	b.n	80037b6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036f8:	4b31      	ldr	r3, [pc, #196]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a30      	ldr	r2, [pc, #192]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 80036fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003704:	f7fd fc00 	bl	8000f08 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370c:	f7fd fbfc 	bl	8000f08 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e04c      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800371e:	4b28      	ldr	r3, [pc, #160]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1f0      	bne.n	800370c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800372a:	4b25      	ldr	r3, [pc, #148]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	4924      	ldr	r1, [pc, #144]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 8003730:	4b25      	ldr	r3, [pc, #148]	@ (80037c8 <HAL_RCC_OscConfig+0x620>)
 8003732:	4013      	ands	r3, r2
 8003734:	60cb      	str	r3, [r1, #12]
 8003736:	e03e      	b.n	80037b6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	69db      	ldr	r3, [r3, #28]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e039      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003744:	4b1e      	ldr	r3, [pc, #120]	@ (80037c0 <HAL_RCC_OscConfig+0x618>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f003 0203 	and.w	r2, r3, #3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	429a      	cmp	r2, r3
 8003756:	d12c      	bne.n	80037b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003762:	3b01      	subs	r3, #1
 8003764:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003766:	429a      	cmp	r2, r3
 8003768:	d123      	bne.n	80037b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003774:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003776:	429a      	cmp	r2, r3
 8003778:	d11b      	bne.n	80037b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003784:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003786:	429a      	cmp	r2, r3
 8003788:	d113      	bne.n	80037b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003794:	085b      	lsrs	r3, r3, #1
 8003796:	3b01      	subs	r3, #1
 8003798:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800379a:	429a      	cmp	r2, r3
 800379c:	d109      	bne.n	80037b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037a8:	085b      	lsrs	r3, r3, #1
 80037aa:	3b01      	subs	r3, #1
 80037ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d001      	beq.n	80037b6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3720      	adds	r7, #32
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40021000 	.word	0x40021000
 80037c4:	019f800c 	.word	0x019f800c
 80037c8:	feeefffc 	.word	0xfeeefffc

080037cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e11e      	b.n	8003a22 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037e4:	4b91      	ldr	r3, [pc, #580]	@ (8003a2c <HAL_RCC_ClockConfig+0x260>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 030f 	and.w	r3, r3, #15
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d910      	bls.n	8003814 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f2:	4b8e      	ldr	r3, [pc, #568]	@ (8003a2c <HAL_RCC_ClockConfig+0x260>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f023 020f 	bic.w	r2, r3, #15
 80037fa:	498c      	ldr	r1, [pc, #560]	@ (8003a2c <HAL_RCC_ClockConfig+0x260>)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	4313      	orrs	r3, r2
 8003800:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003802:	4b8a      	ldr	r3, [pc, #552]	@ (8003a2c <HAL_RCC_ClockConfig+0x260>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d001      	beq.n	8003814 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e106      	b.n	8003a22 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d073      	beq.n	8003908 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2b03      	cmp	r3, #3
 8003826:	d129      	bne.n	800387c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003828:	4b81      	ldr	r3, [pc, #516]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d101      	bne.n	8003838 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e0f4      	b.n	8003a22 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003838:	f000 f966 	bl	8003b08 <RCC_GetSysClockFreqFromPLLSource>
 800383c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4a7c      	ldr	r2, [pc, #496]	@ (8003a34 <HAL_RCC_ClockConfig+0x268>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d93f      	bls.n	80038c6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003846:	4b7a      	ldr	r3, [pc, #488]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d009      	beq.n	8003866 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800385a:	2b00      	cmp	r3, #0
 800385c:	d033      	beq.n	80038c6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003862:	2b00      	cmp	r3, #0
 8003864:	d12f      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003866:	4b72      	ldr	r3, [pc, #456]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800386e:	4a70      	ldr	r2, [pc, #448]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003874:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003876:	2380      	movs	r3, #128	@ 0x80
 8003878:	617b      	str	r3, [r7, #20]
 800387a:	e024      	b.n	80038c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b02      	cmp	r3, #2
 8003882:	d107      	bne.n	8003894 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003884:	4b6a      	ldr	r3, [pc, #424]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d109      	bne.n	80038a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e0c6      	b.n	8003a22 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003894:	4b66      	ldr	r3, [pc, #408]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0be      	b.n	8003a22 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80038a4:	f000 f8ce 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 80038a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	4a61      	ldr	r2, [pc, #388]	@ (8003a34 <HAL_RCC_ClockConfig+0x268>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d909      	bls.n	80038c6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038b2:	4b5f      	ldr	r3, [pc, #380]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038ba:	4a5d      	ldr	r2, [pc, #372]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80038bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038c0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80038c2:	2380      	movs	r3, #128	@ 0x80
 80038c4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038c6:	4b5a      	ldr	r3, [pc, #360]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f023 0203 	bic.w	r2, r3, #3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	4957      	ldr	r1, [pc, #348]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038d8:	f7fd fb16 	bl	8000f08 <HAL_GetTick>
 80038dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038de:	e00a      	b.n	80038f6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e0:	f7fd fb12 	bl	8000f08 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e095      	b.n	8003a22 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f6:	4b4e      	ldr	r3, [pc, #312]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f003 020c 	and.w	r2, r3, #12
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	429a      	cmp	r2, r3
 8003906:	d1eb      	bne.n	80038e0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d023      	beq.n	800395c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	2b00      	cmp	r3, #0
 800391e:	d005      	beq.n	800392c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003920:	4b43      	ldr	r3, [pc, #268]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	4a42      	ldr	r2, [pc, #264]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003926:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800392a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003938:	4b3d      	ldr	r3, [pc, #244]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003940:	4a3b      	ldr	r2, [pc, #236]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003942:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003946:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003948:	4b39      	ldr	r3, [pc, #228]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	4936      	ldr	r1, [pc, #216]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003956:	4313      	orrs	r3, r2
 8003958:	608b      	str	r3, [r1, #8]
 800395a:	e008      	b.n	800396e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	2b80      	cmp	r3, #128	@ 0x80
 8003960:	d105      	bne.n	800396e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003962:	4b33      	ldr	r3, [pc, #204]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	4a32      	ldr	r2, [pc, #200]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 8003968:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800396c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800396e:	4b2f      	ldr	r3, [pc, #188]	@ (8003a2c <HAL_RCC_ClockConfig+0x260>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 030f 	and.w	r3, r3, #15
 8003976:	683a      	ldr	r2, [r7, #0]
 8003978:	429a      	cmp	r2, r3
 800397a:	d21d      	bcs.n	80039b8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800397c:	4b2b      	ldr	r3, [pc, #172]	@ (8003a2c <HAL_RCC_ClockConfig+0x260>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f023 020f 	bic.w	r2, r3, #15
 8003984:	4929      	ldr	r1, [pc, #164]	@ (8003a2c <HAL_RCC_ClockConfig+0x260>)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	4313      	orrs	r3, r2
 800398a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800398c:	f7fd fabc 	bl	8000f08 <HAL_GetTick>
 8003990:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003992:	e00a      	b.n	80039aa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003994:	f7fd fab8 	bl	8000f08 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e03b      	b.n	8003a22 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039aa:	4b20      	ldr	r3, [pc, #128]	@ (8003a2c <HAL_RCC_ClockConfig+0x260>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d1ed      	bne.n	8003994 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0304 	and.w	r3, r3, #4
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d008      	beq.n	80039d6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	4917      	ldr	r1, [pc, #92]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0308 	and.w	r3, r3, #8
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d009      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039e2:	4b13      	ldr	r3, [pc, #76]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	490f      	ldr	r1, [pc, #60]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039f6:	f000 f825 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 80039fa:	4602      	mov	r2, r0
 80039fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003a30 <HAL_RCC_ClockConfig+0x264>)
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	091b      	lsrs	r3, r3, #4
 8003a02:	f003 030f 	and.w	r3, r3, #15
 8003a06:	490c      	ldr	r1, [pc, #48]	@ (8003a38 <HAL_RCC_ClockConfig+0x26c>)
 8003a08:	5ccb      	ldrb	r3, [r1, r3]
 8003a0a:	f003 031f 	and.w	r3, r3, #31
 8003a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a12:	4a0a      	ldr	r2, [pc, #40]	@ (8003a3c <HAL_RCC_ClockConfig+0x270>)
 8003a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a16:	4b0a      	ldr	r3, [pc, #40]	@ (8003a40 <HAL_RCC_ClockConfig+0x274>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fd fa28 	bl	8000e70 <HAL_InitTick>
 8003a20:	4603      	mov	r3, r0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3718      	adds	r7, #24
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40022000 	.word	0x40022000
 8003a30:	40021000 	.word	0x40021000
 8003a34:	04c4b400 	.word	0x04c4b400
 8003a38:	08006200 	.word	0x08006200
 8003a3c:	20000010 	.word	0x20000010
 8003a40:	20000014 	.word	0x20000014

08003a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b087      	sub	sp, #28
 8003a48:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8003afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d102      	bne.n	8003a5c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a56:	4b2a      	ldr	r3, [pc, #168]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a58:	613b      	str	r3, [r7, #16]
 8003a5a:	e047      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003a5c:	4b27      	ldr	r3, [pc, #156]	@ (8003afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f003 030c 	and.w	r3, r3, #12
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d102      	bne.n	8003a6e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a68:	4b26      	ldr	r3, [pc, #152]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	e03e      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003a6e:	4b23      	ldr	r3, [pc, #140]	@ (8003afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 030c 	and.w	r3, r3, #12
 8003a76:	2b0c      	cmp	r3, #12
 8003a78:	d136      	bne.n	8003ae8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a7a:	4b20      	ldr	r3, [pc, #128]	@ (8003afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a84:	4b1d      	ldr	r3, [pc, #116]	@ (8003afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	091b      	lsrs	r3, r3, #4
 8003a8a:	f003 030f 	and.w	r3, r3, #15
 8003a8e:	3301      	adds	r3, #1
 8003a90:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b03      	cmp	r3, #3
 8003a96:	d10c      	bne.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a98:	4a1a      	ldr	r2, [pc, #104]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa0:	4a16      	ldr	r2, [pc, #88]	@ (8003afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aa2:	68d2      	ldr	r2, [r2, #12]
 8003aa4:	0a12      	lsrs	r2, r2, #8
 8003aa6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003aaa:	fb02 f303 	mul.w	r3, r2, r3
 8003aae:	617b      	str	r3, [r7, #20]
      break;
 8003ab0:	e00c      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ab2:	4a13      	ldr	r2, [pc, #76]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aba:	4a10      	ldr	r2, [pc, #64]	@ (8003afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003abc:	68d2      	ldr	r2, [r2, #12]
 8003abe:	0a12      	lsrs	r2, r2, #8
 8003ac0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ac4:	fb02 f303 	mul.w	r3, r2, r3
 8003ac8:	617b      	str	r3, [r7, #20]
      break;
 8003aca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003acc:	4b0b      	ldr	r3, [pc, #44]	@ (8003afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	0e5b      	lsrs	r3, r3, #25
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae4:	613b      	str	r3, [r7, #16]
 8003ae6:	e001      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003aec:	693b      	ldr	r3, [r7, #16]
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	371c      	adds	r7, #28
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	40021000 	.word	0x40021000
 8003b00:	00f42400 	.word	0x00f42400
 8003b04:	007a1200 	.word	0x007a1200

08003b08 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b087      	sub	sp, #28
 8003b0c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b18:	4b1b      	ldr	r3, [pc, #108]	@ (8003b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	091b      	lsrs	r3, r3, #4
 8003b1e:	f003 030f 	and.w	r3, r3, #15
 8003b22:	3301      	adds	r3, #1
 8003b24:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	2b03      	cmp	r3, #3
 8003b2a:	d10c      	bne.n	8003b46 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b2c:	4a17      	ldr	r2, [pc, #92]	@ (8003b8c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b34:	4a14      	ldr	r2, [pc, #80]	@ (8003b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b36:	68d2      	ldr	r2, [r2, #12]
 8003b38:	0a12      	lsrs	r2, r2, #8
 8003b3a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b3e:	fb02 f303 	mul.w	r3, r2, r3
 8003b42:	617b      	str	r3, [r7, #20]
    break;
 8003b44:	e00c      	b.n	8003b60 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b46:	4a12      	ldr	r2, [pc, #72]	@ (8003b90 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8003b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b50:	68d2      	ldr	r2, [r2, #12]
 8003b52:	0a12      	lsrs	r2, r2, #8
 8003b54:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b58:	fb02 f303 	mul.w	r3, r2, r3
 8003b5c:	617b      	str	r3, [r7, #20]
    break;
 8003b5e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b60:	4b09      	ldr	r3, [pc, #36]	@ (8003b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	0e5b      	lsrs	r3, r3, #25
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	005b      	lsls	r3, r3, #1
 8003b6e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b70:	697a      	ldr	r2, [r7, #20]
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b78:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003b7a:	687b      	ldr	r3, [r7, #4]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	371c      	adds	r7, #28
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	007a1200 	.word	0x007a1200
 8003b90:	00f42400 	.word	0x00f42400

08003b94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 8098 	beq.w	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bb6:	4b43      	ldr	r3, [pc, #268]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10d      	bne.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bc2:	4b40      	ldr	r3, [pc, #256]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc6:	4a3f      	ldr	r2, [pc, #252]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bce:	4b3d      	ldr	r3, [pc, #244]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bd6:	60bb      	str	r3, [r7, #8]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bde:	4b3a      	ldr	r3, [pc, #232]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a39      	ldr	r2, [pc, #228]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003be8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bea:	f7fd f98d 	bl	8000f08 <HAL_GetTick>
 8003bee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bf0:	e009      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf2:	f7fd f989 	bl	8000f08 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d902      	bls.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	74fb      	strb	r3, [r7, #19]
        break;
 8003c04:	e005      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c06:	4b30      	ldr	r3, [pc, #192]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0ef      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003c12:	7cfb      	ldrb	r3, [r7, #19]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d159      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c18:	4b2a      	ldr	r3, [pc, #168]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c22:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d01e      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d019      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c34:	4b23      	ldr	r3, [pc, #140]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c40:	4b20      	ldr	r3, [pc, #128]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c46:	4a1f      	ldr	r2, [pc, #124]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c50:	4b1c      	ldr	r3, [pc, #112]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c56:	4a1b      	ldr	r2, [pc, #108]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c60:	4a18      	ldr	r2, [pc, #96]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d016      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c72:	f7fd f949 	bl	8000f08 <HAL_GetTick>
 8003c76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c78:	e00b      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c7a:	f7fd f945 	bl	8000f08 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d902      	bls.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	74fb      	strb	r3, [r7, #19]
            break;
 8003c90:	e006      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c92:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0ec      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003ca0:	7cfb      	ldrb	r3, [r7, #19]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d10b      	bne.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ca6:	4b07      	ldr	r3, [pc, #28]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	4903      	ldr	r1, [pc, #12]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cbe:	7cfb      	ldrb	r3, [r7, #19]
 8003cc0:	74bb      	strb	r3, [r7, #18]
 8003cc2:	e005      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003cc4:	40021000 	.word	0x40021000
 8003cc8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ccc:	7cfb      	ldrb	r3, [r7, #19]
 8003cce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cd0:	7c7b      	ldrb	r3, [r7, #17]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d105      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cd6:	4ba6      	ldr	r3, [pc, #664]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cda:	4aa5      	ldr	r2, [pc, #660]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ce0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00a      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cee:	4ba0      	ldr	r3, [pc, #640]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf4:	f023 0203 	bic.w	r2, r3, #3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	499c      	ldr	r1, [pc, #624]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00a      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d10:	4b97      	ldr	r3, [pc, #604]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d16:	f023 020c 	bic.w	r2, r3, #12
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	4994      	ldr	r1, [pc, #592]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0304 	and.w	r3, r3, #4
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d32:	4b8f      	ldr	r3, [pc, #572]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d38:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	498b      	ldr	r1, [pc, #556]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0308 	and.w	r3, r3, #8
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00a      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d54:	4b86      	ldr	r3, [pc, #536]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	4983      	ldr	r1, [pc, #524]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0320 	and.w	r3, r3, #32
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00a      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d76:	4b7e      	ldr	r3, [pc, #504]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d7c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	497a      	ldr	r1, [pc, #488]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00a      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d98:	4b75      	ldr	r3, [pc, #468]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d9e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	4972      	ldr	r1, [pc, #456]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003dba:	4b6d      	ldr	r3, [pc, #436]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	4969      	ldr	r1, [pc, #420]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ddc:	4b64      	ldr	r3, [pc, #400]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	4961      	ldr	r1, [pc, #388]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dfe:	4b5c      	ldr	r3, [pc, #368]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e04:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0c:	4958      	ldr	r1, [pc, #352]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d015      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e20:	4b53      	ldr	r3, [pc, #332]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e2e:	4950      	ldr	r1, [pc, #320]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e3e:	d105      	bne.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e40:	4b4b      	ldr	r3, [pc, #300]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	4a4a      	ldr	r2, [pc, #296]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e4a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d015      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e58:	4b45      	ldr	r3, [pc, #276]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e5e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e66:	4942      	ldr	r1, [pc, #264]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e76:	d105      	bne.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e78:	4b3d      	ldr	r3, [pc, #244]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	4a3c      	ldr	r2, [pc, #240]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e82:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d015      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e90:	4b37      	ldr	r3, [pc, #220]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e96:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9e:	4934      	ldr	r1, [pc, #208]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eae:	d105      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eb0:	4b2f      	ldr	r3, [pc, #188]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	4a2e      	ldr	r2, [pc, #184]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003eba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d015      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ec8:	4b29      	ldr	r3, [pc, #164]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ece:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed6:	4926      	ldr	r1, [pc, #152]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ee2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ee6:	d105      	bne.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ee8:	4b21      	ldr	r3, [pc, #132]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	4a20      	ldr	r2, [pc, #128]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ef2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d015      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f00:	4b1b      	ldr	r3, [pc, #108]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0e:	4918      	ldr	r1, [pc, #96]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f1e:	d105      	bne.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f20:	4b13      	ldr	r3, [pc, #76]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	4a12      	ldr	r2, [pc, #72]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f2a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d015      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f38:	4b0d      	ldr	r3, [pc, #52]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f46:	490a      	ldr	r1, [pc, #40]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f56:	d105      	bne.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003f58:	4b05      	ldr	r3, [pc, #20]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	4a04      	ldr	r2, [pc, #16]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f62:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003f64:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3718      	adds	r7, #24
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	40021000 	.word	0x40021000

08003f74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e049      	b.n	800401a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d106      	bne.n	8003fa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7fc fe76 	bl	8000c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	f000 fdf4 	bl	8004ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
	...

08004024 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b01      	cmp	r3, #1
 8004036:	d001      	beq.n	800403c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e042      	b.n	80040c2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a21      	ldr	r2, [pc, #132]	@ (80040d0 <HAL_TIM_Base_Start+0xac>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d018      	beq.n	8004080 <HAL_TIM_Base_Start+0x5c>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004056:	d013      	beq.n	8004080 <HAL_TIM_Base_Start+0x5c>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a1d      	ldr	r2, [pc, #116]	@ (80040d4 <HAL_TIM_Base_Start+0xb0>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d00e      	beq.n	8004080 <HAL_TIM_Base_Start+0x5c>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a1c      	ldr	r2, [pc, #112]	@ (80040d8 <HAL_TIM_Base_Start+0xb4>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d009      	beq.n	8004080 <HAL_TIM_Base_Start+0x5c>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1a      	ldr	r2, [pc, #104]	@ (80040dc <HAL_TIM_Base_Start+0xb8>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d004      	beq.n	8004080 <HAL_TIM_Base_Start+0x5c>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a19      	ldr	r2, [pc, #100]	@ (80040e0 <HAL_TIM_Base_Start+0xbc>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d115      	bne.n	80040ac <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689a      	ldr	r2, [r3, #8]
 8004086:	4b17      	ldr	r3, [pc, #92]	@ (80040e4 <HAL_TIM_Base_Start+0xc0>)
 8004088:	4013      	ands	r3, r2
 800408a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2b06      	cmp	r3, #6
 8004090:	d015      	beq.n	80040be <HAL_TIM_Base_Start+0x9a>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004098:	d011      	beq.n	80040be <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f042 0201 	orr.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040aa:	e008      	b.n	80040be <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0201 	orr.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	e000      	b.n	80040c0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40012c00 	.word	0x40012c00
 80040d4:	40000400 	.word	0x40000400
 80040d8:	40000800 	.word	0x40000800
 80040dc:	40013400 	.word	0x40013400
 80040e0:	40014000 	.word	0x40014000
 80040e4:	00010007 	.word	0x00010007

080040e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d001      	beq.n	8004100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e04a      	b.n	8004196 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68da      	ldr	r2, [r3, #12]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a21      	ldr	r2, [pc, #132]	@ (80041a4 <HAL_TIM_Base_Start_IT+0xbc>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d018      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800412a:	d013      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a1d      	ldr	r2, [pc, #116]	@ (80041a8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00e      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a1c      	ldr	r2, [pc, #112]	@ (80041ac <HAL_TIM_Base_Start_IT+0xc4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d009      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a1a      	ldr	r2, [pc, #104]	@ (80041b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d004      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a19      	ldr	r2, [pc, #100]	@ (80041b4 <HAL_TIM_Base_Start_IT+0xcc>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d115      	bne.n	8004180 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	4b17      	ldr	r3, [pc, #92]	@ (80041b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800415c:	4013      	ands	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b06      	cmp	r3, #6
 8004164:	d015      	beq.n	8004192 <HAL_TIM_Base_Start_IT+0xaa>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800416c:	d011      	beq.n	8004192 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f042 0201 	orr.w	r2, r2, #1
 800417c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417e:	e008      	b.n	8004192 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0201 	orr.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	e000      	b.n	8004194 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004192:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	3714      	adds	r7, #20
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	40012c00 	.word	0x40012c00
 80041a8:	40000400 	.word	0x40000400
 80041ac:	40000800 	.word	0x40000800
 80041b0:	40013400 	.word	0x40013400
 80041b4:	40014000 	.word	0x40014000
 80041b8:	00010007 	.word	0x00010007

080041bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e049      	b.n	8004262 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 f841 	bl	800426a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2202      	movs	r2, #2
 80041ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3304      	adds	r3, #4
 80041f8:	4619      	mov	r1, r3
 80041fa:	4610      	mov	r0, r2
 80041fc:	f000 fcd0 	bl	8004ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800426a:	b480      	push	{r7}
 800426c:	b083      	sub	sp, #12
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
	...

08004280 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d109      	bne.n	80042a4 <HAL_TIM_PWM_Start+0x24>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b01      	cmp	r3, #1
 800429a:	bf14      	ite	ne
 800429c:	2301      	movne	r3, #1
 800429e:	2300      	moveq	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	e03c      	b.n	800431e <HAL_TIM_PWM_Start+0x9e>
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	2b04      	cmp	r3, #4
 80042a8:	d109      	bne.n	80042be <HAL_TIM_PWM_Start+0x3e>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	bf14      	ite	ne
 80042b6:	2301      	movne	r3, #1
 80042b8:	2300      	moveq	r3, #0
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	e02f      	b.n	800431e <HAL_TIM_PWM_Start+0x9e>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d109      	bne.n	80042d8 <HAL_TIM_PWM_Start+0x58>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	bf14      	ite	ne
 80042d0:	2301      	movne	r3, #1
 80042d2:	2300      	moveq	r3, #0
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	e022      	b.n	800431e <HAL_TIM_PWM_Start+0x9e>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b0c      	cmp	r3, #12
 80042dc:	d109      	bne.n	80042f2 <HAL_TIM_PWM_Start+0x72>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	bf14      	ite	ne
 80042ea:	2301      	movne	r3, #1
 80042ec:	2300      	moveq	r3, #0
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	e015      	b.n	800431e <HAL_TIM_PWM_Start+0x9e>
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	2b10      	cmp	r3, #16
 80042f6:	d109      	bne.n	800430c <HAL_TIM_PWM_Start+0x8c>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b01      	cmp	r3, #1
 8004302:	bf14      	ite	ne
 8004304:	2301      	movne	r3, #1
 8004306:	2300      	moveq	r3, #0
 8004308:	b2db      	uxtb	r3, r3
 800430a:	e008      	b.n	800431e <HAL_TIM_PWM_Start+0x9e>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b01      	cmp	r3, #1
 8004316:	bf14      	ite	ne
 8004318:	2301      	movne	r3, #1
 800431a:	2300      	moveq	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e097      	b.n	8004456 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d104      	bne.n	8004336 <HAL_TIM_PWM_Start+0xb6>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2202      	movs	r2, #2
 8004330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004334:	e023      	b.n	800437e <HAL_TIM_PWM_Start+0xfe>
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2b04      	cmp	r3, #4
 800433a:	d104      	bne.n	8004346 <HAL_TIM_PWM_Start+0xc6>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004344:	e01b      	b.n	800437e <HAL_TIM_PWM_Start+0xfe>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2b08      	cmp	r3, #8
 800434a:	d104      	bne.n	8004356 <HAL_TIM_PWM_Start+0xd6>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004354:	e013      	b.n	800437e <HAL_TIM_PWM_Start+0xfe>
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	2b0c      	cmp	r3, #12
 800435a:	d104      	bne.n	8004366 <HAL_TIM_PWM_Start+0xe6>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004364:	e00b      	b.n	800437e <HAL_TIM_PWM_Start+0xfe>
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b10      	cmp	r3, #16
 800436a:	d104      	bne.n	8004376 <HAL_TIM_PWM_Start+0xf6>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004374:	e003      	b.n	800437e <HAL_TIM_PWM_Start+0xfe>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2202      	movs	r2, #2
 800437a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2201      	movs	r2, #1
 8004384:	6839      	ldr	r1, [r7, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f001 f838 	bl	80053fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a33      	ldr	r2, [pc, #204]	@ (8004460 <HAL_TIM_PWM_Start+0x1e0>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d013      	beq.n	80043be <HAL_TIM_PWM_Start+0x13e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a32      	ldr	r2, [pc, #200]	@ (8004464 <HAL_TIM_PWM_Start+0x1e4>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d00e      	beq.n	80043be <HAL_TIM_PWM_Start+0x13e>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a30      	ldr	r2, [pc, #192]	@ (8004468 <HAL_TIM_PWM_Start+0x1e8>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d009      	beq.n	80043be <HAL_TIM_PWM_Start+0x13e>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2f      	ldr	r2, [pc, #188]	@ (800446c <HAL_TIM_PWM_Start+0x1ec>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d004      	beq.n	80043be <HAL_TIM_PWM_Start+0x13e>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a2d      	ldr	r2, [pc, #180]	@ (8004470 <HAL_TIM_PWM_Start+0x1f0>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d101      	bne.n	80043c2 <HAL_TIM_PWM_Start+0x142>
 80043be:	2301      	movs	r3, #1
 80043c0:	e000      	b.n	80043c4 <HAL_TIM_PWM_Start+0x144>
 80043c2:	2300      	movs	r3, #0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d007      	beq.n	80043d8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a20      	ldr	r2, [pc, #128]	@ (8004460 <HAL_TIM_PWM_Start+0x1e0>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d018      	beq.n	8004414 <HAL_TIM_PWM_Start+0x194>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ea:	d013      	beq.n	8004414 <HAL_TIM_PWM_Start+0x194>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a20      	ldr	r2, [pc, #128]	@ (8004474 <HAL_TIM_PWM_Start+0x1f4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d00e      	beq.n	8004414 <HAL_TIM_PWM_Start+0x194>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a1f      	ldr	r2, [pc, #124]	@ (8004478 <HAL_TIM_PWM_Start+0x1f8>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d009      	beq.n	8004414 <HAL_TIM_PWM_Start+0x194>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a17      	ldr	r2, [pc, #92]	@ (8004464 <HAL_TIM_PWM_Start+0x1e4>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d004      	beq.n	8004414 <HAL_TIM_PWM_Start+0x194>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a16      	ldr	r2, [pc, #88]	@ (8004468 <HAL_TIM_PWM_Start+0x1e8>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d115      	bne.n	8004440 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689a      	ldr	r2, [r3, #8]
 800441a:	4b18      	ldr	r3, [pc, #96]	@ (800447c <HAL_TIM_PWM_Start+0x1fc>)
 800441c:	4013      	ands	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2b06      	cmp	r3, #6
 8004424:	d015      	beq.n	8004452 <HAL_TIM_PWM_Start+0x1d2>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800442c:	d011      	beq.n	8004452 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f042 0201 	orr.w	r2, r2, #1
 800443c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443e:	e008      	b.n	8004452 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0201 	orr.w	r2, r2, #1
 800444e:	601a      	str	r2, [r3, #0]
 8004450:	e000      	b.n	8004454 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004452:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40012c00 	.word	0x40012c00
 8004464:	40013400 	.word	0x40013400
 8004468:	40014000 	.word	0x40014000
 800446c:	40014400 	.word	0x40014400
 8004470:	40014800 	.word	0x40014800
 8004474:	40000400 	.word	0x40000400
 8004478:	40000800 	.word	0x40000800
 800447c:	00010007 	.word	0x00010007

08004480 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d020      	beq.n	80044e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d01b      	beq.n	80044e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f06f 0202 	mvn.w	r2, #2
 80044b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d003      	beq.n	80044d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 fb4a 	bl	8004b64 <HAL_TIM_IC_CaptureCallback>
 80044d0:	e005      	b.n	80044de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 fb3c 	bl	8004b50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 fb4d 	bl	8004b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f003 0304 	and.w	r3, r3, #4
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d020      	beq.n	8004530 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d01b      	beq.n	8004530 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f06f 0204 	mvn.w	r2, #4
 8004500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2202      	movs	r2, #2
 8004506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 fb24 	bl	8004b64 <HAL_TIM_IC_CaptureCallback>
 800451c:	e005      	b.n	800452a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fb16 	bl	8004b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fb27 	bl	8004b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f003 0308 	and.w	r3, r3, #8
 8004536:	2b00      	cmp	r3, #0
 8004538:	d020      	beq.n	800457c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b00      	cmp	r3, #0
 8004542:	d01b      	beq.n	800457c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f06f 0208 	mvn.w	r2, #8
 800454c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2204      	movs	r2, #4
 8004552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	69db      	ldr	r3, [r3, #28]
 800455a:	f003 0303 	and.w	r3, r3, #3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d003      	beq.n	800456a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fafe 	bl	8004b64 <HAL_TIM_IC_CaptureCallback>
 8004568:	e005      	b.n	8004576 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 faf0 	bl	8004b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 fb01 	bl	8004b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	f003 0310 	and.w	r3, r3, #16
 8004582:	2b00      	cmp	r3, #0
 8004584:	d020      	beq.n	80045c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f003 0310 	and.w	r3, r3, #16
 800458c:	2b00      	cmp	r3, #0
 800458e:	d01b      	beq.n	80045c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0210 	mvn.w	r2, #16
 8004598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2208      	movs	r2, #8
 800459e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fad8 	bl	8004b64 <HAL_TIM_IC_CaptureCallback>
 80045b4:	e005      	b.n	80045c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 faca 	bl	8004b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 fadb 	bl	8004b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00c      	beq.n	80045ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d007      	beq.n	80045ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f06f 0201 	mvn.w	r2, #1
 80045e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 faa8 	bl	8004b3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d104      	bne.n	8004600 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00c      	beq.n	800461a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004606:	2b00      	cmp	r3, #0
 8004608:	d007      	beq.n	800461a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f001 f8e3 	bl	80057e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00c      	beq.n	800463e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462a:	2b00      	cmp	r3, #0
 800462c:	d007      	beq.n	800463e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004636:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f001 f8db 	bl	80057f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00c      	beq.n	8004662 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800464e:	2b00      	cmp	r3, #0
 8004650:	d007      	beq.n	8004662 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800465a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 fa95 	bl	8004b8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f003 0320 	and.w	r3, r3, #32
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00c      	beq.n	8004686 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f003 0320 	and.w	r3, r3, #32
 8004672:	2b00      	cmp	r3, #0
 8004674:	d007      	beq.n	8004686 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f06f 0220 	mvn.w	r2, #32
 800467e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f001 f8a3 	bl	80057cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00c      	beq.n	80046aa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d007      	beq.n	80046aa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80046a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f001 f8af 	bl	8005808 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00c      	beq.n	80046ce <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d007      	beq.n	80046ce <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80046c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f001 f8a7 	bl	800581c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00c      	beq.n	80046f2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d007      	beq.n	80046f2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80046ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f001 f89f 	bl	8005830 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00c      	beq.n	8004716 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d007      	beq.n	8004716 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800470e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f001 f897 	bl	8005844 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004716:	bf00      	nop
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
	...

08004720 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004736:	2b01      	cmp	r3, #1
 8004738:	d101      	bne.n	800473e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800473a:	2302      	movs	r3, #2
 800473c:	e0ff      	b.n	800493e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2b14      	cmp	r3, #20
 800474a:	f200 80f0 	bhi.w	800492e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800474e:	a201      	add	r2, pc, #4	@ (adr r2, 8004754 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004754:	080047a9 	.word	0x080047a9
 8004758:	0800492f 	.word	0x0800492f
 800475c:	0800492f 	.word	0x0800492f
 8004760:	0800492f 	.word	0x0800492f
 8004764:	080047e9 	.word	0x080047e9
 8004768:	0800492f 	.word	0x0800492f
 800476c:	0800492f 	.word	0x0800492f
 8004770:	0800492f 	.word	0x0800492f
 8004774:	0800482b 	.word	0x0800482b
 8004778:	0800492f 	.word	0x0800492f
 800477c:	0800492f 	.word	0x0800492f
 8004780:	0800492f 	.word	0x0800492f
 8004784:	0800486b 	.word	0x0800486b
 8004788:	0800492f 	.word	0x0800492f
 800478c:	0800492f 	.word	0x0800492f
 8004790:	0800492f 	.word	0x0800492f
 8004794:	080048ad 	.word	0x080048ad
 8004798:	0800492f 	.word	0x0800492f
 800479c:	0800492f 	.word	0x0800492f
 80047a0:	0800492f 	.word	0x0800492f
 80047a4:	080048ed 	.word	0x080048ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68b9      	ldr	r1, [r7, #8]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fa92 	bl	8004cd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699a      	ldr	r2, [r3, #24]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0208 	orr.w	r2, r2, #8
 80047c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699a      	ldr	r2, [r3, #24]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 0204 	bic.w	r2, r2, #4
 80047d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	6999      	ldr	r1, [r3, #24]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	691a      	ldr	r2, [r3, #16]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	619a      	str	r2, [r3, #24]
      break;
 80047e6:	e0a5      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fb02 	bl	8004df8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	699a      	ldr	r2, [r3, #24]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699a      	ldr	r2, [r3, #24]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6999      	ldr	r1, [r3, #24]
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	021a      	lsls	r2, r3, #8
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	619a      	str	r2, [r3, #24]
      break;
 8004828:	e084      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fb6b 	bl	8004f0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69da      	ldr	r2, [r3, #28]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0208 	orr.w	r2, r2, #8
 8004844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69da      	ldr	r2, [r3, #28]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0204 	bic.w	r2, r2, #4
 8004854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	69d9      	ldr	r1, [r3, #28]
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	61da      	str	r2, [r3, #28]
      break;
 8004868:	e064      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68b9      	ldr	r1, [r7, #8]
 8004870:	4618      	mov	r0, r3
 8004872:	f000 fbd3 	bl	800501c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	69da      	ldr	r2, [r3, #28]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69da      	ldr	r2, [r3, #28]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	69d9      	ldr	r1, [r3, #28]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	021a      	lsls	r2, r3, #8
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	61da      	str	r2, [r3, #28]
      break;
 80048aa:	e043      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 fc3c 	bl	8005130 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0208 	orr.w	r2, r2, #8
 80048c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 0204 	bic.w	r2, r2, #4
 80048d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	691a      	ldr	r2, [r3, #16]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80048ea:	e023      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68b9      	ldr	r1, [r7, #8]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f000 fc80 	bl	80051f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004906:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004916:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	021a      	lsls	r2, r3, #8
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800492c:	e002      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	75fb      	strb	r3, [r7, #23]
      break;
 8004932:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800493c:	7dfb      	ldrb	r3, [r7, #23]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3718      	adds	r7, #24
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop

08004948 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_TIM_ConfigClockSource+0x1c>
 8004960:	2302      	movs	r3, #2
 8004962:	e0de      	b.n	8004b22 <HAL_TIM_ConfigClockSource+0x1da>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2202      	movs	r2, #2
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004982:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004986:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800498e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a63      	ldr	r2, [pc, #396]	@ (8004b2c <HAL_TIM_ConfigClockSource+0x1e4>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	f000 80a9 	beq.w	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 80049a4:	4a61      	ldr	r2, [pc, #388]	@ (8004b2c <HAL_TIM_ConfigClockSource+0x1e4>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	f200 80ae 	bhi.w	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 80049ac:	4a60      	ldr	r2, [pc, #384]	@ (8004b30 <HAL_TIM_ConfigClockSource+0x1e8>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	f000 80a1 	beq.w	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 80049b4:	4a5e      	ldr	r2, [pc, #376]	@ (8004b30 <HAL_TIM_ConfigClockSource+0x1e8>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	f200 80a6 	bhi.w	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 80049bc:	4a5d      	ldr	r2, [pc, #372]	@ (8004b34 <HAL_TIM_ConfigClockSource+0x1ec>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	f000 8099 	beq.w	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 80049c4:	4a5b      	ldr	r2, [pc, #364]	@ (8004b34 <HAL_TIM_ConfigClockSource+0x1ec>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	f200 809e 	bhi.w	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 80049cc:	4a5a      	ldr	r2, [pc, #360]	@ (8004b38 <HAL_TIM_ConfigClockSource+0x1f0>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	f000 8091 	beq.w	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 80049d4:	4a58      	ldr	r2, [pc, #352]	@ (8004b38 <HAL_TIM_ConfigClockSource+0x1f0>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	f200 8096 	bhi.w	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 80049dc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80049e0:	f000 8089 	beq.w	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 80049e4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80049e8:	f200 808e 	bhi.w	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 80049ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f0:	d03e      	beq.n	8004a70 <HAL_TIM_ConfigClockSource+0x128>
 80049f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f6:	f200 8087 	bhi.w	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 80049fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049fe:	f000 8086 	beq.w	8004b0e <HAL_TIM_ConfigClockSource+0x1c6>
 8004a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a06:	d87f      	bhi.n	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a08:	2b70      	cmp	r3, #112	@ 0x70
 8004a0a:	d01a      	beq.n	8004a42 <HAL_TIM_ConfigClockSource+0xfa>
 8004a0c:	2b70      	cmp	r3, #112	@ 0x70
 8004a0e:	d87b      	bhi.n	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a10:	2b60      	cmp	r3, #96	@ 0x60
 8004a12:	d050      	beq.n	8004ab6 <HAL_TIM_ConfigClockSource+0x16e>
 8004a14:	2b60      	cmp	r3, #96	@ 0x60
 8004a16:	d877      	bhi.n	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a18:	2b50      	cmp	r3, #80	@ 0x50
 8004a1a:	d03c      	beq.n	8004a96 <HAL_TIM_ConfigClockSource+0x14e>
 8004a1c:	2b50      	cmp	r3, #80	@ 0x50
 8004a1e:	d873      	bhi.n	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a20:	2b40      	cmp	r3, #64	@ 0x40
 8004a22:	d058      	beq.n	8004ad6 <HAL_TIM_ConfigClockSource+0x18e>
 8004a24:	2b40      	cmp	r3, #64	@ 0x40
 8004a26:	d86f      	bhi.n	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a28:	2b30      	cmp	r3, #48	@ 0x30
 8004a2a:	d064      	beq.n	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004a2c:	2b30      	cmp	r3, #48	@ 0x30
 8004a2e:	d86b      	bhi.n	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a30:	2b20      	cmp	r3, #32
 8004a32:	d060      	beq.n	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004a34:	2b20      	cmp	r3, #32
 8004a36:	d867      	bhi.n	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d05c      	beq.n	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004a3c:	2b10      	cmp	r3, #16
 8004a3e:	d05a      	beq.n	8004af6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004a40:	e062      	b.n	8004b08 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a52:	f000 fcb3 	bl	80053bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68ba      	ldr	r2, [r7, #8]
 8004a6c:	609a      	str	r2, [r3, #8]
      break;
 8004a6e:	e04f      	b.n	8004b10 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a80:	f000 fc9c 	bl	80053bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689a      	ldr	r2, [r3, #8]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a92:	609a      	str	r2, [r3, #8]
      break;
 8004a94:	e03c      	b.n	8004b10 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	f000 fc0e 	bl	80052c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2150      	movs	r1, #80	@ 0x50
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f000 fc67 	bl	8005382 <TIM_ITRx_SetConfig>
      break;
 8004ab4:	e02c      	b.n	8004b10 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	f000 fc2d 	bl	8005322 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2160      	movs	r1, #96	@ 0x60
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 fc57 	bl	8005382 <TIM_ITRx_SetConfig>
      break;
 8004ad4:	e01c      	b.n	8004b10 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	f000 fbee 	bl	80052c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2140      	movs	r1, #64	@ 0x40
 8004aee:	4618      	mov	r0, r3
 8004af0:	f000 fc47 	bl	8005382 <TIM_ITRx_SetConfig>
      break;
 8004af4:	e00c      	b.n	8004b10 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4619      	mov	r1, r3
 8004b00:	4610      	mov	r0, r2
 8004b02:	f000 fc3e 	bl	8005382 <TIM_ITRx_SetConfig>
      break;
 8004b06:	e003      	b.n	8004b10 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b0c:	e000      	b.n	8004b10 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004b0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	00100070 	.word	0x00100070
 8004b30:	00100040 	.word	0x00100040
 8004b34:	00100030 	.word	0x00100030
 8004b38:	00100020 	.word	0x00100020

08004b3c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b6c:	bf00      	nop
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr

08004b78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b80:	bf00      	nop
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b94:	bf00      	nop
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a42      	ldr	r2, [pc, #264]	@ (8004cbc <TIM_Base_SetConfig+0x11c>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d00f      	beq.n	8004bd8 <TIM_Base_SetConfig+0x38>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bbe:	d00b      	beq.n	8004bd8 <TIM_Base_SetConfig+0x38>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a3f      	ldr	r2, [pc, #252]	@ (8004cc0 <TIM_Base_SetConfig+0x120>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d007      	beq.n	8004bd8 <TIM_Base_SetConfig+0x38>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a3e      	ldr	r2, [pc, #248]	@ (8004cc4 <TIM_Base_SetConfig+0x124>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d003      	beq.n	8004bd8 <TIM_Base_SetConfig+0x38>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a3d      	ldr	r2, [pc, #244]	@ (8004cc8 <TIM_Base_SetConfig+0x128>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d108      	bne.n	8004bea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a33      	ldr	r2, [pc, #204]	@ (8004cbc <TIM_Base_SetConfig+0x11c>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d01b      	beq.n	8004c2a <TIM_Base_SetConfig+0x8a>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bf8:	d017      	beq.n	8004c2a <TIM_Base_SetConfig+0x8a>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a30      	ldr	r2, [pc, #192]	@ (8004cc0 <TIM_Base_SetConfig+0x120>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d013      	beq.n	8004c2a <TIM_Base_SetConfig+0x8a>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a2f      	ldr	r2, [pc, #188]	@ (8004cc4 <TIM_Base_SetConfig+0x124>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d00f      	beq.n	8004c2a <TIM_Base_SetConfig+0x8a>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a2e      	ldr	r2, [pc, #184]	@ (8004cc8 <TIM_Base_SetConfig+0x128>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d00b      	beq.n	8004c2a <TIM_Base_SetConfig+0x8a>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a2d      	ldr	r2, [pc, #180]	@ (8004ccc <TIM_Base_SetConfig+0x12c>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d007      	beq.n	8004c2a <TIM_Base_SetConfig+0x8a>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a2c      	ldr	r2, [pc, #176]	@ (8004cd0 <TIM_Base_SetConfig+0x130>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d003      	beq.n	8004c2a <TIM_Base_SetConfig+0x8a>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a2b      	ldr	r2, [pc, #172]	@ (8004cd4 <TIM_Base_SetConfig+0x134>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d108      	bne.n	8004c3c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	695b      	ldr	r3, [r3, #20]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a16      	ldr	r2, [pc, #88]	@ (8004cbc <TIM_Base_SetConfig+0x11c>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d00f      	beq.n	8004c88 <TIM_Base_SetConfig+0xe8>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a17      	ldr	r2, [pc, #92]	@ (8004cc8 <TIM_Base_SetConfig+0x128>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00b      	beq.n	8004c88 <TIM_Base_SetConfig+0xe8>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a16      	ldr	r2, [pc, #88]	@ (8004ccc <TIM_Base_SetConfig+0x12c>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d007      	beq.n	8004c88 <TIM_Base_SetConfig+0xe8>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a15      	ldr	r2, [pc, #84]	@ (8004cd0 <TIM_Base_SetConfig+0x130>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d003      	beq.n	8004c88 <TIM_Base_SetConfig+0xe8>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a14      	ldr	r2, [pc, #80]	@ (8004cd4 <TIM_Base_SetConfig+0x134>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d103      	bne.n	8004c90 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d105      	bne.n	8004cae <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	f023 0201 	bic.w	r2, r3, #1
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	611a      	str	r2, [r3, #16]
  }
}
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	40012c00 	.word	0x40012c00
 8004cc0:	40000400 	.word	0x40000400
 8004cc4:	40000800 	.word	0x40000800
 8004cc8:	40013400 	.word	0x40013400
 8004ccc:	40014000 	.word	0x40014000
 8004cd0:	40014400 	.word	0x40014400
 8004cd4:	40014800 	.word	0x40014800

08004cd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b087      	sub	sp, #28
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	f023 0201 	bic.w	r2, r3, #1
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0303 	bic.w	r3, r3, #3
 8004d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f023 0302 	bic.w	r3, r3, #2
 8004d24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a2c      	ldr	r2, [pc, #176]	@ (8004de4 <TIM_OC1_SetConfig+0x10c>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d00f      	beq.n	8004d58 <TIM_OC1_SetConfig+0x80>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a2b      	ldr	r2, [pc, #172]	@ (8004de8 <TIM_OC1_SetConfig+0x110>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d00b      	beq.n	8004d58 <TIM_OC1_SetConfig+0x80>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a2a      	ldr	r2, [pc, #168]	@ (8004dec <TIM_OC1_SetConfig+0x114>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d007      	beq.n	8004d58 <TIM_OC1_SetConfig+0x80>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a29      	ldr	r2, [pc, #164]	@ (8004df0 <TIM_OC1_SetConfig+0x118>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d003      	beq.n	8004d58 <TIM_OC1_SetConfig+0x80>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a28      	ldr	r2, [pc, #160]	@ (8004df4 <TIM_OC1_SetConfig+0x11c>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d10c      	bne.n	8004d72 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	f023 0308 	bic.w	r3, r3, #8
 8004d5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	f023 0304 	bic.w	r3, r3, #4
 8004d70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a1b      	ldr	r2, [pc, #108]	@ (8004de4 <TIM_OC1_SetConfig+0x10c>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d00f      	beq.n	8004d9a <TIM_OC1_SetConfig+0xc2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a1a      	ldr	r2, [pc, #104]	@ (8004de8 <TIM_OC1_SetConfig+0x110>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d00b      	beq.n	8004d9a <TIM_OC1_SetConfig+0xc2>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a19      	ldr	r2, [pc, #100]	@ (8004dec <TIM_OC1_SetConfig+0x114>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d007      	beq.n	8004d9a <TIM_OC1_SetConfig+0xc2>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a18      	ldr	r2, [pc, #96]	@ (8004df0 <TIM_OC1_SetConfig+0x118>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d003      	beq.n	8004d9a <TIM_OC1_SetConfig+0xc2>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a17      	ldr	r2, [pc, #92]	@ (8004df4 <TIM_OC1_SetConfig+0x11c>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d111      	bne.n	8004dbe <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004da0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004da8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	693a      	ldr	r2, [r7, #16]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	621a      	str	r2, [r3, #32]
}
 8004dd8:	bf00      	nop
 8004dda:	371c      	adds	r7, #28
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr
 8004de4:	40012c00 	.word	0x40012c00
 8004de8:	40013400 	.word	0x40013400
 8004dec:	40014000 	.word	0x40014000
 8004df0:	40014400 	.word	0x40014400
 8004df4:	40014800 	.word	0x40014800

08004df8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	f023 0210 	bic.w	r2, r3, #16
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	021b      	lsls	r3, r3, #8
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	f023 0320 	bic.w	r3, r3, #32
 8004e46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a28      	ldr	r2, [pc, #160]	@ (8004ef8 <TIM_OC2_SetConfig+0x100>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d003      	beq.n	8004e64 <TIM_OC2_SetConfig+0x6c>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a27      	ldr	r2, [pc, #156]	@ (8004efc <TIM_OC2_SetConfig+0x104>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d10d      	bne.n	8004e80 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	011b      	lsls	r3, r3, #4
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a1d      	ldr	r2, [pc, #116]	@ (8004ef8 <TIM_OC2_SetConfig+0x100>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d00f      	beq.n	8004ea8 <TIM_OC2_SetConfig+0xb0>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8004efc <TIM_OC2_SetConfig+0x104>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d00b      	beq.n	8004ea8 <TIM_OC2_SetConfig+0xb0>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a1b      	ldr	r2, [pc, #108]	@ (8004f00 <TIM_OC2_SetConfig+0x108>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d007      	beq.n	8004ea8 <TIM_OC2_SetConfig+0xb0>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a1a      	ldr	r2, [pc, #104]	@ (8004f04 <TIM_OC2_SetConfig+0x10c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d003      	beq.n	8004ea8 <TIM_OC2_SetConfig+0xb0>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a19      	ldr	r2, [pc, #100]	@ (8004f08 <TIM_OC2_SetConfig+0x110>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d113      	bne.n	8004ed0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004eae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004eb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	695b      	ldr	r3, [r3, #20]
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	621a      	str	r2, [r3, #32]
}
 8004eea:	bf00      	nop
 8004eec:	371c      	adds	r7, #28
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	40012c00 	.word	0x40012c00
 8004efc:	40013400 	.word	0x40013400
 8004f00:	40014000 	.word	0x40014000
 8004f04:	40014400 	.word	0x40014400
 8004f08:	40014800 	.word	0x40014800

08004f0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b087      	sub	sp, #28
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	69db      	ldr	r3, [r3, #28]
 8004f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f023 0303 	bic.w	r3, r3, #3
 8004f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	021b      	lsls	r3, r3, #8
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a27      	ldr	r2, [pc, #156]	@ (8005008 <TIM_OC3_SetConfig+0xfc>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d003      	beq.n	8004f76 <TIM_OC3_SetConfig+0x6a>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a26      	ldr	r2, [pc, #152]	@ (800500c <TIM_OC3_SetConfig+0x100>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d10d      	bne.n	8004f92 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	021b      	lsls	r3, r3, #8
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a1c      	ldr	r2, [pc, #112]	@ (8005008 <TIM_OC3_SetConfig+0xfc>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d00f      	beq.n	8004fba <TIM_OC3_SetConfig+0xae>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800500c <TIM_OC3_SetConfig+0x100>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d00b      	beq.n	8004fba <TIM_OC3_SetConfig+0xae>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8005010 <TIM_OC3_SetConfig+0x104>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d007      	beq.n	8004fba <TIM_OC3_SetConfig+0xae>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a19      	ldr	r2, [pc, #100]	@ (8005014 <TIM_OC3_SetConfig+0x108>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d003      	beq.n	8004fba <TIM_OC3_SetConfig+0xae>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a18      	ldr	r2, [pc, #96]	@ (8005018 <TIM_OC3_SetConfig+0x10c>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d113      	bne.n	8004fe2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	011b      	lsls	r3, r3, #4
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	011b      	lsls	r3, r3, #4
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	621a      	str	r2, [r3, #32]
}
 8004ffc:	bf00      	nop
 8004ffe:	371c      	adds	r7, #28
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	40012c00 	.word	0x40012c00
 800500c:	40013400 	.word	0x40013400
 8005010:	40014000 	.word	0x40014000
 8005014:	40014400 	.word	0x40014400
 8005018:	40014800 	.word	0x40014800

0800501c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800501c:	b480      	push	{r7}
 800501e:	b087      	sub	sp, #28
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800504a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800504e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005056:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	021b      	lsls	r3, r3, #8
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	4313      	orrs	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800506a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	031b      	lsls	r3, r3, #12
 8005072:	697a      	ldr	r2, [r7, #20]
 8005074:	4313      	orrs	r3, r2
 8005076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a28      	ldr	r2, [pc, #160]	@ (800511c <TIM_OC4_SetConfig+0x100>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d003      	beq.n	8005088 <TIM_OC4_SetConfig+0x6c>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a27      	ldr	r2, [pc, #156]	@ (8005120 <TIM_OC4_SetConfig+0x104>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d10d      	bne.n	80050a4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800508e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	031b      	lsls	r3, r3, #12
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	4313      	orrs	r3, r2
 800509a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a1d      	ldr	r2, [pc, #116]	@ (800511c <TIM_OC4_SetConfig+0x100>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d00f      	beq.n	80050cc <TIM_OC4_SetConfig+0xb0>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005120 <TIM_OC4_SetConfig+0x104>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d00b      	beq.n	80050cc <TIM_OC4_SetConfig+0xb0>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005124 <TIM_OC4_SetConfig+0x108>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d007      	beq.n	80050cc <TIM_OC4_SetConfig+0xb0>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a1a      	ldr	r2, [pc, #104]	@ (8005128 <TIM_OC4_SetConfig+0x10c>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d003      	beq.n	80050cc <TIM_OC4_SetConfig+0xb0>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a19      	ldr	r2, [pc, #100]	@ (800512c <TIM_OC4_SetConfig+0x110>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d113      	bne.n	80050f4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050d2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050da:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	019b      	lsls	r3, r3, #6
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	019b      	lsls	r3, r3, #6
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	685a      	ldr	r2, [r3, #4]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	621a      	str	r2, [r3, #32]
}
 800510e:	bf00      	nop
 8005110:	371c      	adds	r7, #28
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	40012c00 	.word	0x40012c00
 8005120:	40013400 	.word	0x40013400
 8005124:	40014000 	.word	0x40014000
 8005128:	40014400 	.word	0x40014400
 800512c:	40014800 	.word	0x40014800

08005130 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005130:	b480      	push	{r7}
 8005132:	b087      	sub	sp, #28
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800515e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4313      	orrs	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005174:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	041b      	lsls	r3, r3, #16
 800517c:	693a      	ldr	r2, [r7, #16]
 800517e:	4313      	orrs	r3, r2
 8005180:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a17      	ldr	r2, [pc, #92]	@ (80051e4 <TIM_OC5_SetConfig+0xb4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d00f      	beq.n	80051aa <TIM_OC5_SetConfig+0x7a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a16      	ldr	r2, [pc, #88]	@ (80051e8 <TIM_OC5_SetConfig+0xb8>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d00b      	beq.n	80051aa <TIM_OC5_SetConfig+0x7a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a15      	ldr	r2, [pc, #84]	@ (80051ec <TIM_OC5_SetConfig+0xbc>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d007      	beq.n	80051aa <TIM_OC5_SetConfig+0x7a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a14      	ldr	r2, [pc, #80]	@ (80051f0 <TIM_OC5_SetConfig+0xc0>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d003      	beq.n	80051aa <TIM_OC5_SetConfig+0x7a>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a13      	ldr	r2, [pc, #76]	@ (80051f4 <TIM_OC5_SetConfig+0xc4>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d109      	bne.n	80051be <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	693a      	ldr	r2, [r7, #16]
 80051d6:	621a      	str	r2, [r3, #32]
}
 80051d8:	bf00      	nop
 80051da:	371c      	adds	r7, #28
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr
 80051e4:	40012c00 	.word	0x40012c00
 80051e8:	40013400 	.word	0x40013400
 80051ec:	40014000 	.word	0x40014000
 80051f0:	40014400 	.word	0x40014400
 80051f4:	40014800 	.word	0x40014800

080051f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800521e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005226:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800522a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	021b      	lsls	r3, r3, #8
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	4313      	orrs	r3, r2
 8005236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800523e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	051b      	lsls	r3, r3, #20
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a18      	ldr	r2, [pc, #96]	@ (80052b0 <TIM_OC6_SetConfig+0xb8>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d00f      	beq.n	8005274 <TIM_OC6_SetConfig+0x7c>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a17      	ldr	r2, [pc, #92]	@ (80052b4 <TIM_OC6_SetConfig+0xbc>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d00b      	beq.n	8005274 <TIM_OC6_SetConfig+0x7c>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a16      	ldr	r2, [pc, #88]	@ (80052b8 <TIM_OC6_SetConfig+0xc0>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d007      	beq.n	8005274 <TIM_OC6_SetConfig+0x7c>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a15      	ldr	r2, [pc, #84]	@ (80052bc <TIM_OC6_SetConfig+0xc4>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d003      	beq.n	8005274 <TIM_OC6_SetConfig+0x7c>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a14      	ldr	r2, [pc, #80]	@ (80052c0 <TIM_OC6_SetConfig+0xc8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d109      	bne.n	8005288 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800527a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	029b      	lsls	r3, r3, #10
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	4313      	orrs	r3, r2
 8005286:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	621a      	str	r2, [r3, #32]
}
 80052a2:	bf00      	nop
 80052a4:	371c      	adds	r7, #28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	40012c00 	.word	0x40012c00
 80052b4:	40013400 	.word	0x40013400
 80052b8:	40014000 	.word	0x40014000
 80052bc:	40014400 	.word	0x40014400
 80052c0:	40014800 	.word	0x40014800

080052c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	f023 0201 	bic.w	r2, r3, #1
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	011b      	lsls	r3, r3, #4
 80052f4:	693a      	ldr	r2, [r7, #16]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f023 030a 	bic.w	r3, r3, #10
 8005300:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005302:	697a      	ldr	r2, [r7, #20]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	4313      	orrs	r3, r2
 8005308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	621a      	str	r2, [r3, #32]
}
 8005316:	bf00      	nop
 8005318:	371c      	adds	r7, #28
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005322:	b480      	push	{r7}
 8005324:	b087      	sub	sp, #28
 8005326:	af00      	add	r7, sp, #0
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6a1b      	ldr	r3, [r3, #32]
 8005332:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6a1b      	ldr	r3, [r3, #32]
 8005338:	f023 0210 	bic.w	r2, r3, #16
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800534c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	031b      	lsls	r3, r3, #12
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	4313      	orrs	r3, r2
 8005356:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800535e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	697a      	ldr	r2, [r7, #20]
 8005374:	621a      	str	r2, [r3, #32]
}
 8005376:	bf00      	nop
 8005378:	371c      	adds	r7, #28
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005382:	b480      	push	{r7}
 8005384:	b085      	sub	sp, #20
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
 800538a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005398:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800539c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	f043 0307 	orr.w	r3, r3, #7
 80053a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	609a      	str	r2, [r3, #8]
}
 80053b0:	bf00      	nop
 80053b2:	3714      	adds	r7, #20
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
 80053c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	021a      	lsls	r2, r3, #8
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	431a      	orrs	r2, r3
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	609a      	str	r2, [r3, #8]
}
 80053f0:	bf00      	nop
 80053f2:	371c      	adds	r7, #28
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b087      	sub	sp, #28
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f003 031f 	and.w	r3, r3, #31
 800540e:	2201      	movs	r2, #1
 8005410:	fa02 f303 	lsl.w	r3, r2, r3
 8005414:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6a1a      	ldr	r2, [r3, #32]
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	43db      	mvns	r3, r3
 800541e:	401a      	ands	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6a1a      	ldr	r2, [r3, #32]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	f003 031f 	and.w	r3, r3, #31
 800542e:	6879      	ldr	r1, [r7, #4]
 8005430:	fa01 f303 	lsl.w	r3, r1, r3
 8005434:	431a      	orrs	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	621a      	str	r2, [r3, #32]
}
 800543a:	bf00      	nop
 800543c:	371c      	adds	r7, #28
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
	...

08005448 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d109      	bne.n	800546c <HAL_TIMEx_PWMN_Start+0x24>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b01      	cmp	r3, #1
 8005462:	bf14      	ite	ne
 8005464:	2301      	movne	r3, #1
 8005466:	2300      	moveq	r3, #0
 8005468:	b2db      	uxtb	r3, r3
 800546a:	e022      	b.n	80054b2 <HAL_TIMEx_PWMN_Start+0x6a>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2b04      	cmp	r3, #4
 8005470:	d109      	bne.n	8005486 <HAL_TIMEx_PWMN_Start+0x3e>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b01      	cmp	r3, #1
 800547c:	bf14      	ite	ne
 800547e:	2301      	movne	r3, #1
 8005480:	2300      	moveq	r3, #0
 8005482:	b2db      	uxtb	r3, r3
 8005484:	e015      	b.n	80054b2 <HAL_TIMEx_PWMN_Start+0x6a>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b08      	cmp	r3, #8
 800548a:	d109      	bne.n	80054a0 <HAL_TIMEx_PWMN_Start+0x58>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b01      	cmp	r3, #1
 8005496:	bf14      	ite	ne
 8005498:	2301      	movne	r3, #1
 800549a:	2300      	moveq	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	e008      	b.n	80054b2 <HAL_TIMEx_PWMN_Start+0x6a>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	bf14      	ite	ne
 80054ac:	2301      	movne	r3, #1
 80054ae:	2300      	moveq	r3, #0
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e069      	b.n	800558e <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d104      	bne.n	80054ca <HAL_TIMEx_PWMN_Start+0x82>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2202      	movs	r2, #2
 80054c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054c8:	e013      	b.n	80054f2 <HAL_TIMEx_PWMN_Start+0xaa>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	d104      	bne.n	80054da <HAL_TIMEx_PWMN_Start+0x92>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2202      	movs	r2, #2
 80054d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054d8:	e00b      	b.n	80054f2 <HAL_TIMEx_PWMN_Start+0xaa>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d104      	bne.n	80054ea <HAL_TIMEx_PWMN_Start+0xa2>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2202      	movs	r2, #2
 80054e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80054e8:	e003      	b.n	80054f2 <HAL_TIMEx_PWMN_Start+0xaa>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2202      	movs	r2, #2
 80054ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2204      	movs	r2, #4
 80054f8:	6839      	ldr	r1, [r7, #0]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f000 f9ac 	bl	8005858 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800550e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a20      	ldr	r2, [pc, #128]	@ (8005598 <HAL_TIMEx_PWMN_Start+0x150>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d018      	beq.n	800554c <HAL_TIMEx_PWMN_Start+0x104>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005522:	d013      	beq.n	800554c <HAL_TIMEx_PWMN_Start+0x104>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a1c      	ldr	r2, [pc, #112]	@ (800559c <HAL_TIMEx_PWMN_Start+0x154>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d00e      	beq.n	800554c <HAL_TIMEx_PWMN_Start+0x104>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a1b      	ldr	r2, [pc, #108]	@ (80055a0 <HAL_TIMEx_PWMN_Start+0x158>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d009      	beq.n	800554c <HAL_TIMEx_PWMN_Start+0x104>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a19      	ldr	r2, [pc, #100]	@ (80055a4 <HAL_TIMEx_PWMN_Start+0x15c>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d004      	beq.n	800554c <HAL_TIMEx_PWMN_Start+0x104>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a18      	ldr	r2, [pc, #96]	@ (80055a8 <HAL_TIMEx_PWMN_Start+0x160>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d115      	bne.n	8005578 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	4b16      	ldr	r3, [pc, #88]	@ (80055ac <HAL_TIMEx_PWMN_Start+0x164>)
 8005554:	4013      	ands	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2b06      	cmp	r3, #6
 800555c:	d015      	beq.n	800558a <HAL_TIMEx_PWMN_Start+0x142>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005564:	d011      	beq.n	800558a <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f042 0201 	orr.w	r2, r2, #1
 8005574:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005576:	e008      	b.n	800558a <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f042 0201 	orr.w	r2, r2, #1
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	e000      	b.n	800558c <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800558a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	40012c00 	.word	0x40012c00
 800559c:	40000400 	.word	0x40000400
 80055a0:	40000800 	.word	0x40000800
 80055a4:	40013400 	.word	0x40013400
 80055a8:	40014000 	.word	0x40014000
 80055ac:	00010007 	.word	0x00010007

080055b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d101      	bne.n	80055c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055c4:	2302      	movs	r3, #2
 80055c6:	e065      	b.n	8005694 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2202      	movs	r2, #2
 80055d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a2c      	ldr	r2, [pc, #176]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d004      	beq.n	80055fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a2b      	ldr	r2, [pc, #172]	@ (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d108      	bne.n	800560e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005602:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005614:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005618:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	4313      	orrs	r3, r2
 8005622:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a1b      	ldr	r2, [pc, #108]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d018      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800563e:	d013      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a18      	ldr	r2, [pc, #96]	@ (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d00e      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a17      	ldr	r2, [pc, #92]	@ (80056ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d009      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a12      	ldr	r2, [pc, #72]	@ (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d004      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a13      	ldr	r2, [pc, #76]	@ (80056b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d10c      	bne.n	8005682 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800566e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	4313      	orrs	r3, r2
 8005678:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2201      	movs	r2, #1
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	40012c00 	.word	0x40012c00
 80056a4:	40013400 	.word	0x40013400
 80056a8:	40000400 	.word	0x40000400
 80056ac:	40000800 	.word	0x40000800
 80056b0:	40014000 	.word	0x40014000

080056b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80056be:	2300      	movs	r3, #0
 80056c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d101      	bne.n	80056d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80056cc:	2302      	movs	r3, #2
 80056ce:	e073      	b.n	80057b8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	4313      	orrs	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4313      	orrs	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	4313      	orrs	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	4313      	orrs	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005736:	4313      	orrs	r3, r2
 8005738:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	041b      	lsls	r3, r3, #16
 8005746:	4313      	orrs	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a19      	ldr	r2, [pc, #100]	@ (80057c4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d004      	beq.n	800576c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a18      	ldr	r2, [pc, #96]	@ (80057c8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d11c      	bne.n	80057a6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005776:	051b      	lsls	r3, r3, #20
 8005778:	4313      	orrs	r3, r2
 800577a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	4313      	orrs	r3, r2
 8005788:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005794:	4313      	orrs	r3, r2
 8005796:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a2:	4313      	orrs	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3714      	adds	r7, #20
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	40012c00 	.word	0x40012c00
 80057c8:	40013400 	.word	0x40013400

080057cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057d4:	bf00      	nop
 80057d6:	370c      	adds	r7, #12
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005858:	b480      	push	{r7}
 800585a:	b087      	sub	sp, #28
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 030f 	and.w	r3, r3, #15
 800586a:	2204      	movs	r2, #4
 800586c:	fa02 f303 	lsl.w	r3, r2, r3
 8005870:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6a1a      	ldr	r2, [r3, #32]
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	43db      	mvns	r3, r3
 800587a:	401a      	ands	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6a1a      	ldr	r2, [r3, #32]
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	f003 030f 	and.w	r3, r3, #15
 800588a:	6879      	ldr	r1, [r7, #4]
 800588c:	fa01 f303 	lsl.w	r3, r1, r3
 8005890:	431a      	orrs	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	621a      	str	r2, [r3, #32]
}
 8005896:	bf00      	nop
 8005898:	371c      	adds	r7, #28
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
	...

080058a4 <_sqrt3_over_2>:


/* ---------- Constants for Clarke ---------- */
static inline float _two_thirds(void) 	{ return 0.6666666666666666f; }//{ return 2.0f / 3.0f; }
static inline float _one_third(void)  	{ return 0.3333333333333333f; }//{ return 1.0f / 3.0f; }
static inline float _sqrt3_over_2(void) { return 0.8660254037844386f; } // 3/2
 80058a4:	b480      	push	{r7}
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	4b04      	ldr	r3, [pc, #16]	@ (80058bc <_sqrt3_over_2+0x18>)
 80058aa:	ee07 3a90 	vmov	s15, r3
 80058ae:	eeb0 0a67 	vmov.f32	s0, s15
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	3f5db3d7 	.word	0x3f5db3d7

080058c0 <clarke_inverse>:
}

/* Inverse Clarke: 0 -> abc (power-invariant) */
void clarke_inverse(const struct_alphabeta_pu *in_ab0,
                                  struct_abc_pu *out_abc)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
    const float a0 = in_ab0->alpha;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	617b      	str	r3, [r7, #20]
    const float b0 = in_ab0->beta;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	613b      	str	r3, [r7, #16]
    const float z0 = in_ab0->zero;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	60fb      	str	r3, [r7, #12]
    const float k  = _sqrt3_over_2();
 80058dc:	f7ff ffe2 	bl	80058a4 <_sqrt3_over_2>
 80058e0:	ed87 0a02 	vstr	s0, [r7, #8]

    out_abc->a = a0 + z0;
 80058e4:	ed97 7a05 	vldr	s14, [r7, #20]
 80058e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80058ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	edc3 7a00 	vstr	s15, [r3]
    out_abc->b = (-0.5f * a0) + ( k * b0) + z0;
 80058f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80058fa:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80058fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005902:	edd7 6a02 	vldr	s13, [r7, #8]
 8005906:	edd7 7a04 	vldr	s15, [r7, #16]
 800590a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800590e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005912:	edd7 7a03 	vldr	s15, [r7, #12]
 8005916:	ee77 7a27 	vadd.f32	s15, s14, s15
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	edc3 7a01 	vstr	s15, [r3, #4]
    out_abc->c = (-0.5f * a0) + (-k * b0) + z0;
 8005920:	edd7 7a05 	vldr	s15, [r7, #20]
 8005924:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005928:	ee27 7a87 	vmul.f32	s14, s15, s14
 800592c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005930:	eef1 6a67 	vneg.f32	s13, s15
 8005934:	edd7 7a04 	vldr	s15, [r7, #16]
 8005938:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800593c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005940:	edd7 7a03 	vldr	s15, [r7, #12]
 8005944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800594e:	bf00      	nop
 8005950:	3718      	adds	r7, #24
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <park_inverse>:

/* Inverse Park: dq0 -> 0 */
void park_inverse(const struct_dq0_pu *in_dq0,
                                float cos_theta, float sin_theta,
                                struct_alphabeta_pu *out_ab0)
{
 8005956:	b480      	push	{r7}
 8005958:	b087      	sub	sp, #28
 800595a:	af00      	add	r7, sp, #0
 800595c:	60f8      	str	r0, [r7, #12]
 800595e:	ed87 0a02 	vstr	s0, [r7, #8]
 8005962:	edc7 0a01 	vstr	s1, [r7, #4]
 8005966:	6039      	str	r1, [r7, #0]
    const float d = in_dq0->d;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	617b      	str	r3, [r7, #20]
    const float q = in_dq0->q;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	613b      	str	r3, [r7, #16]

    out_ab0->alpha =  cos_theta * d - sin_theta * q;
 8005974:	ed97 7a02 	vldr	s14, [r7, #8]
 8005978:	edd7 7a05 	vldr	s15, [r7, #20]
 800597c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005980:	edd7 6a01 	vldr	s13, [r7, #4]
 8005984:	edd7 7a04 	vldr	s15, [r7, #16]
 8005988:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800598c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	edc3 7a00 	vstr	s15, [r3]
    out_ab0->beta  =  sin_theta * d + cos_theta * q;
 8005996:	ed97 7a01 	vldr	s14, [r7, #4]
 800599a:	edd7 7a05 	vldr	s15, [r7, #20]
 800599e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059a2:	edd7 6a02 	vldr	s13, [r7, #8]
 80059a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80059aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	edc3 7a01 	vstr	s15, [r3, #4]
    out_ab0->zero  = in_dq0->zero;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	689a      	ldr	r2, [r3, #8]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	609a      	str	r2, [r3, #8]
}
 80059c0:	bf00      	nop
 80059c2:	371c      	adds	r7, #28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <fabsf_fast>:
    float   duty_max;              // Maximum |duty| (headroom under 1.0).
} struct_vabc2duty_config;

static struct_vabc2duty_config s_cfg;

static inline float fabsf_fast(float x) { return x < 0.0f ? -x : x; }
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80059d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80059da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059e2:	d504      	bpl.n	80059ee <fabsf_fast+0x22>
 80059e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80059e8:	eef1 7a67 	vneg.f32	s15, s15
 80059ec:	e001      	b.n	80059f2 <fabsf_fast+0x26>
 80059ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80059f2:	eeb0 0a67 	vmov.f32	s0, s15
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <apply_min_magnitude>:

// Push magnitude up to >= duty_min (keeping sign), unless it's exactly zero
static inline float apply_min_magnitude(float x, float duty_min)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	ed87 0a01 	vstr	s0, [r7, #4]
 8005a0a:	edc7 0a00 	vstr	s1, [r7]
    float ax = fabsf_fast(x);
 8005a0e:	ed97 0a01 	vldr	s0, [r7, #4]
 8005a12:	f7ff ffdb 	bl	80059cc <fabsf_fast>
 8005a16:	ed87 0a03 	vstr	s0, [r7, #12]
    if (ax == 0.0f) return 0.0f;           // true zero stays zero
 8005a1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a1e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a26:	d102      	bne.n	8005a2e <apply_min_magnitude+0x2e>
 8005a28:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8005a6c <apply_min_magnitude+0x6c>
 8005a2c:	e019      	b.n	8005a62 <apply_min_magnitude+0x62>
    if (ax >= duty_min) return x;          // already large enough
 8005a2e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a32:	edd7 7a00 	vldr	s15, [r7]
 8005a36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a3e:	db02      	blt.n	8005a46 <apply_min_magnitude+0x46>
 8005a40:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a44:	e00d      	b.n	8005a62 <apply_min_magnitude+0x62>
    return (x > 0.0f) ? duty_min : -duty_min;
 8005a46:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a52:	dd02      	ble.n	8005a5a <apply_min_magnitude+0x5a>
 8005a54:	edd7 7a00 	vldr	s15, [r7]
 8005a58:	e003      	b.n	8005a62 <apply_min_magnitude+0x62>
 8005a5a:	edd7 7a00 	vldr	s15, [r7]
 8005a5e:	eef1 7a67 	vneg.f32	s15, s15
}
 8005a62:	eeb0 0a67 	vmov.f32	s0, s15
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	00000000 	.word	0x00000000

08005a70 <clampf>:

// Clamp helper
static inline float clampf(float x, float lo, float hi)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b085      	sub	sp, #20
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	ed87 0a03 	vstr	s0, [r7, #12]
 8005a7a:	edc7 0a02 	vstr	s1, [r7, #8]
 8005a7e:	ed87 1a01 	vstr	s2, [r7, #4]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8005a82:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a86:	edd7 7a02 	vldr	s15, [r7, #8]
 8005a8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a92:	d501      	bpl.n	8005a98 <clampf+0x28>
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	e00b      	b.n	8005ab0 <clampf+0x40>
 8005a98:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005aa0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aa8:	dd01      	ble.n	8005aae <clampf+0x3e>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	e000      	b.n	8005ab0 <clampf+0x40>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	ee07 3a90 	vmov	s15, r3
}
 8005ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8005ab8:	3714      	adds	r7, #20
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
	...

08005ac4 <configure_vabc_to_duty_modulator>:

// Public API  tweak defaults if you like (kept no params to match your header)
void configure_vabc_to_duty_modulator(void)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	af00      	add	r7, sp, #0
     s_cfg.duty_min = 0.02f;
 8005ac8:	4b06      	ldr	r3, [pc, #24]	@ (8005ae4 <configure_vabc_to_duty_modulator+0x20>)
 8005aca:	4a07      	ldr	r2, [pc, #28]	@ (8005ae8 <configure_vabc_to_duty_modulator+0x24>)
 8005acc:	605a      	str	r2, [r3, #4]
     s_cfg.duty_max = 0.98f;
 8005ace:	4b05      	ldr	r3, [pc, #20]	@ (8005ae4 <configure_vabc_to_duty_modulator+0x20>)
 8005ad0:	4a06      	ldr	r2, [pc, #24]	@ (8005aec <configure_vabc_to_duty_modulator+0x28>)
 8005ad2:	609a      	str	r2, [r3, #8]
     s_cfg.vdc_min_pu = 0.10f;
 8005ad4:	4b03      	ldr	r3, [pc, #12]	@ (8005ae4 <configure_vabc_to_duty_modulator+0x20>)
 8005ad6:	4a06      	ldr	r2, [pc, #24]	@ (8005af0 <configure_vabc_to_duty_modulator+0x2c>)
 8005ad8:	601a      	str	r2, [r3, #0]
}
 8005ada:	bf00      	nop
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr
 8005ae4:	20000a2c 	.word	0x20000a2c
 8005ae8:	3ca3d70a 	.word	0x3ca3d70a
 8005aec:	3f7ae148 	.word	0x3f7ae148
 8005af0:	3dcccccd 	.word	0x3dcccccd

08005af4 <run_vabc_to_duty_modulator>:
 * input_vdc_pu: measured Vdc in per-unit (Vdc_real / VDC_MAX)
 */
void run_vabc_to_duty_modulator(float input_vdc_pu,
								struct_abc_pu *input_vabc,
                                struct_duty_cycles_pu *output_duty)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b088      	sub	sp, #32
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	ed87 0a03 	vstr	s0, [r7, #12]
 8005afe:	60b8      	str	r0, [r7, #8]
 8005b00:	6079      	str	r1, [r7, #4]
    if (!input_vabc || !output_duty) return;
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 80d5 	beq.w	8005cb4 <run_vabc_to_duty_modulator+0x1c0>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f000 80d1 	beq.w	8005cb4 <run_vabc_to_duty_modulator+0x1c0>

    // Fail-safe: too little bus  no modulation
    if (input_vdc_pu < s_cfg.vdc_min_pu) {
 8005b12:	4b6a      	ldr	r3, [pc, #424]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005b14:	edd3 7a00 	vldr	s15, [r3]
 8005b18:	ed97 7a03 	vldr	s14, [r7, #12]
 8005b1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b24:	d50c      	bpl.n	8005b40 <run_vabc_to_duty_modulator+0x4c>
        output_duty->dutyA = 0.0f;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f04f 0200 	mov.w	r2, #0
 8005b2c:	601a      	str	r2, [r3, #0]
        output_duty->dutyB = 0.0f;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f04f 0200 	mov.w	r2, #0
 8005b34:	605a      	str	r2, [r3, #4]
        output_duty->dutyC = 0.0f;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f04f 0200 	mov.w	r2, #0
 8005b3c:	609a      	str	r2, [r3, #8]
        return;
 8005b3e:	e0ba      	b.n	8005cb6 <run_vabc_to_duty_modulator+0x1c2>
    }

    //V_phase_pu / Vdc_pu
    float inv_vdc = 1.0f / input_vdc_pu;
 8005b40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b44:	ed97 7a03 	vldr	s14, [r7, #12]
 8005b48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b4c:	edc7 7a07 	vstr	s15, [r7, #28]
    float mA =  input_vabc->a * inv_vdc;
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	edd3 7a00 	vldr	s15, [r3]
 8005b56:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b5e:	edc7 7a06 	vstr	s15, [r7, #24]
    float mB =  input_vabc->b * inv_vdc;
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	edd3 7a01 	vldr	s15, [r3, #4]
 8005b68:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b70:	edc7 7a05 	vstr	s15, [r7, #20]
    float mC =  input_vabc->c * inv_vdc;
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b7a:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b82:	edc7 7a04 	vstr	s15, [r7, #16]


	mA = clampf(mA, -s_cfg.duty_max, +s_cfg.duty_max);
 8005b86:	4b4d      	ldr	r3, [pc, #308]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005b88:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b8c:	eef1 7a67 	vneg.f32	s15, s15
 8005b90:	4b4a      	ldr	r3, [pc, #296]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005b92:	ed93 7a02 	vldr	s14, [r3, #8]
 8005b96:	eeb0 1a47 	vmov.f32	s2, s14
 8005b9a:	eef0 0a67 	vmov.f32	s1, s15
 8005b9e:	ed97 0a06 	vldr	s0, [r7, #24]
 8005ba2:	f7ff ff65 	bl	8005a70 <clampf>
 8005ba6:	ed87 0a06 	vstr	s0, [r7, #24]
	mB = clampf(mB, -s_cfg.duty_max, +s_cfg.duty_max);
 8005baa:	4b44      	ldr	r3, [pc, #272]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005bac:	edd3 7a02 	vldr	s15, [r3, #8]
 8005bb0:	eef1 7a67 	vneg.f32	s15, s15
 8005bb4:	4b41      	ldr	r3, [pc, #260]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005bb6:	ed93 7a02 	vldr	s14, [r3, #8]
 8005bba:	eeb0 1a47 	vmov.f32	s2, s14
 8005bbe:	eef0 0a67 	vmov.f32	s1, s15
 8005bc2:	ed97 0a05 	vldr	s0, [r7, #20]
 8005bc6:	f7ff ff53 	bl	8005a70 <clampf>
 8005bca:	ed87 0a05 	vstr	s0, [r7, #20]
	mC = clampf(mC, -s_cfg.duty_max, +s_cfg.duty_max);
 8005bce:	4b3b      	ldr	r3, [pc, #236]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005bd0:	edd3 7a02 	vldr	s15, [r3, #8]
 8005bd4:	eef1 7a67 	vneg.f32	s15, s15
 8005bd8:	4b38      	ldr	r3, [pc, #224]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005bda:	ed93 7a02 	vldr	s14, [r3, #8]
 8005bde:	eeb0 1a47 	vmov.f32	s2, s14
 8005be2:	eef0 0a67 	vmov.f32	s1, s15
 8005be6:	ed97 0a04 	vldr	s0, [r7, #16]
 8005bea:	f7ff ff41 	bl	8005a70 <clampf>
 8005bee:	ed87 0a04 	vstr	s0, [r7, #16]

    // Enforce minimum magnitude for ADC trigger, but keep exact zero as zero
    mA = apply_min_magnitude(mA, s_cfg.duty_min);
 8005bf2:	4b32      	ldr	r3, [pc, #200]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005bf4:	edd3 7a01 	vldr	s15, [r3, #4]
 8005bf8:	eef0 0a67 	vmov.f32	s1, s15
 8005bfc:	ed97 0a06 	vldr	s0, [r7, #24]
 8005c00:	f7ff fefe 	bl	8005a00 <apply_min_magnitude>
 8005c04:	ed87 0a06 	vstr	s0, [r7, #24]
    mB = apply_min_magnitude(mB, s_cfg.duty_min);
 8005c08:	4b2c      	ldr	r3, [pc, #176]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005c0a:	edd3 7a01 	vldr	s15, [r3, #4]
 8005c0e:	eef0 0a67 	vmov.f32	s1, s15
 8005c12:	ed97 0a05 	vldr	s0, [r7, #20]
 8005c16:	f7ff fef3 	bl	8005a00 <apply_min_magnitude>
 8005c1a:	ed87 0a05 	vstr	s0, [r7, #20]
    mC = apply_min_magnitude(mC, s_cfg.duty_min);
 8005c1e:	4b27      	ldr	r3, [pc, #156]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005c20:	edd3 7a01 	vldr	s15, [r3, #4]
 8005c24:	eef0 0a67 	vmov.f32	s1, s15
 8005c28:	ed97 0a04 	vldr	s0, [r7, #16]
 8005c2c:	f7ff fee8 	bl	8005a00 <apply_min_magnitude>
 8005c30:	ed87 0a04 	vstr	s0, [r7, #16]

    // Final clamp to be extra safe
    output_duty->dutyA = clampf(mA, -s_cfg.duty_max, +s_cfg.duty_max);
 8005c34:	4b21      	ldr	r3, [pc, #132]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005c36:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c3a:	eef1 7a67 	vneg.f32	s15, s15
 8005c3e:	4b1f      	ldr	r3, [pc, #124]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005c40:	ed93 7a02 	vldr	s14, [r3, #8]
 8005c44:	eeb0 1a47 	vmov.f32	s2, s14
 8005c48:	eef0 0a67 	vmov.f32	s1, s15
 8005c4c:	ed97 0a06 	vldr	s0, [r7, #24]
 8005c50:	f7ff ff0e 	bl	8005a70 <clampf>
 8005c54:	eef0 7a40 	vmov.f32	s15, s0
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	edc3 7a00 	vstr	s15, [r3]
    output_duty->dutyB = clampf(mB, -s_cfg.duty_max, +s_cfg.duty_max);
 8005c5e:	4b17      	ldr	r3, [pc, #92]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005c60:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c64:	eef1 7a67 	vneg.f32	s15, s15
 8005c68:	4b14      	ldr	r3, [pc, #80]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005c6a:	ed93 7a02 	vldr	s14, [r3, #8]
 8005c6e:	eeb0 1a47 	vmov.f32	s2, s14
 8005c72:	eef0 0a67 	vmov.f32	s1, s15
 8005c76:	ed97 0a05 	vldr	s0, [r7, #20]
 8005c7a:	f7ff fef9 	bl	8005a70 <clampf>
 8005c7e:	eef0 7a40 	vmov.f32	s15, s0
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	edc3 7a01 	vstr	s15, [r3, #4]
    output_duty->dutyC = clampf(mC, -s_cfg.duty_max, +s_cfg.duty_max);
 8005c88:	4b0c      	ldr	r3, [pc, #48]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005c8a:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c8e:	eef1 7a67 	vneg.f32	s15, s15
 8005c92:	4b0a      	ldr	r3, [pc, #40]	@ (8005cbc <run_vabc_to_duty_modulator+0x1c8>)
 8005c94:	ed93 7a02 	vldr	s14, [r3, #8]
 8005c98:	eeb0 1a47 	vmov.f32	s2, s14
 8005c9c:	eef0 0a67 	vmov.f32	s1, s15
 8005ca0:	ed97 0a04 	vldr	s0, [r7, #16]
 8005ca4:	f7ff fee4 	bl	8005a70 <clampf>
 8005ca8:	eef0 7a40 	vmov.f32	s15, s0
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	edc3 7a02 	vstr	s15, [r3, #8]
 8005cb2:	e000      	b.n	8005cb6 <run_vabc_to_duty_modulator+0x1c2>
    if (!input_vabc || !output_duty) return;
 8005cb4:	bf00      	nop
}
 8005cb6:	3720      	adds	r7, #32
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	20000a2c 	.word	0x20000a2c

08005cc0 <configureHardwareADC>:

uint32_t slow_adc_buffer[SLOW_ADC_BUFFER_LENGTH];

struct_decoded_adc_variables adc_variables;

void configureHardwareADC(ADC_HandleTypeDef *slow_hadc,TIM_HandleTypeDef *slow_adc_trigger_htim){
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
	_slow_hadc=slow_hadc;
 8005cca:	4a0e      	ldr	r2, [pc, #56]	@ (8005d04 <configureHardwareADC+0x44>)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6013      	str	r3, [r2, #0]
	_slow_adc_trigger_htim=slow_adc_trigger_htim;
 8005cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8005d08 <configureHardwareADC+0x48>)
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(_slow_hadc, ADC_SINGLE_ENDED);
 8005cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8005d04 <configureHardwareADC+0x44>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	217f      	movs	r1, #127	@ 0x7f
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f7fc fb8d 	bl	80023fc <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(_slow_hadc, slow_adc_buffer, SLOW_ADC_BUFFER_LENGTH);
 8005ce2:	4b08      	ldr	r3, [pc, #32]	@ (8005d04 <configureHardwareADC+0x44>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2205      	movs	r2, #5
 8005ce8:	4908      	ldr	r1, [pc, #32]	@ (8005d0c <configureHardwareADC+0x4c>)
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7fb fd02 	bl	80016f4 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(_slow_adc_trigger_htim);
 8005cf0:	4b05      	ldr	r3, [pc, #20]	@ (8005d08 <configureHardwareADC+0x48>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7fe f995 	bl	8004024 <HAL_TIM_Base_Start>
}
 8005cfa:	bf00      	nop
 8005cfc:	3708      	adds	r7, #8
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	20000a38 	.word	0x20000a38
 8005d08:	20000a3c 	.word	0x20000a3c
 8005d0c:	20000a40 	.word	0x20000a40

08005d10 <ntc_temp>:
 *
 * @param adc  Raw ADC conversion (0..4095 for 12-bit)
 * @param vdda   Measured VDDA in volts
 * @return float    Temperature in degrees Celsius
 */
float ntc_temp(uint16_t adc, float vdda) {
 8005d10:	b480      	push	{r7}
 8005d12:	b08b      	sub	sp, #44	@ 0x2c
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	4603      	mov	r3, r0
 8005d18:	ed87 0a00 	vstr	s0, [r7]
 8005d1c:	80fb      	strh	r3, [r7, #6]
    static const int8_t temp_lut[] = {
        -20, -10,   0,  10,  20,  30,  40,  50,
         60,  70,  80,  90, 100, 110, 120, 130
    };

    const int N = sizeof(adc_lut) / sizeof(adc_lut[0]);
 8005d1e:	2310      	movs	r3, #16
 8005d20:	623b      	str	r3, [r7, #32]

    // Optional: normalize ADC to 3.3V reference if vdda != 3.3
    float x = adc * (3.3f / vdda);   // effective 3.3V-based ADC count
 8005d22:	88fb      	ldrh	r3, [r7, #6]
 8005d24:	ee07 3a90 	vmov	s15, r3
 8005d28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d2c:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 8005e7c <ntc_temp+0x16c>
 8005d30:	edd7 6a00 	vldr	s13, [r7]
 8005d34:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3c:	edc7 7a07 	vstr	s15, [r7, #28]

    if (x <= adc_lut[0])     return (float)temp_lut[0];
 8005d40:	4b4f      	ldr	r3, [pc, #316]	@ (8005e80 <ntc_temp+0x170>)
 8005d42:	881b      	ldrh	r3, [r3, #0]
 8005d44:	ee07 3a90 	vmov	s15, r3
 8005d48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d4c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005d50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d58:	d807      	bhi.n	8005d6a <ntc_temp+0x5a>
 8005d5a:	4b4a      	ldr	r3, [pc, #296]	@ (8005e84 <ntc_temp+0x174>)
 8005d5c:	f993 3000 	ldrsb.w	r3, [r3]
 8005d60:	ee07 3a90 	vmov	s15, r3
 8005d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d68:	e080      	b.n	8005e6c <ntc_temp+0x15c>
    if (x >= adc_lut[N - 1]) return (float)temp_lut[N - 1];
 8005d6a:	6a3b      	ldr	r3, [r7, #32]
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	4a44      	ldr	r2, [pc, #272]	@ (8005e80 <ntc_temp+0x170>)
 8005d70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d74:	ee07 3a90 	vmov	s15, r3
 8005d78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d7c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005d80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d88:	db08      	blt.n	8005d9c <ntc_temp+0x8c>
 8005d8a:	6a3b      	ldr	r3, [r7, #32]
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	4a3d      	ldr	r2, [pc, #244]	@ (8005e84 <ntc_temp+0x174>)
 8005d90:	56d3      	ldrsb	r3, [r2, r3]
 8005d92:	ee07 3a90 	vmov	s15, r3
 8005d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d9a:	e067      	b.n	8005e6c <ntc_temp+0x15c>

    for (int i = 0; i < N - 1; ++i) {
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005da0:	e057      	b.n	8005e52 <ntc_temp+0x142>
        if (x <= adc_lut[i + 1]) {
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	3301      	adds	r3, #1
 8005da6:	4a36      	ldr	r2, [pc, #216]	@ (8005e80 <ntc_temp+0x170>)
 8005da8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005dac:	ee07 3a90 	vmov	s15, r3
 8005db0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005db4:	ed97 7a07 	vldr	s14, [r7, #28]
 8005db8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dc0:	d844      	bhi.n	8005e4c <ntc_temp+0x13c>
            float a0 = (float)adc_lut[i];
 8005dc2:	4a2f      	ldr	r2, [pc, #188]	@ (8005e80 <ntc_temp+0x170>)
 8005dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005dca:	ee07 3a90 	vmov	s15, r3
 8005dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dd2:	edc7 7a06 	vstr	s15, [r7, #24]
            float a1 = (float)adc_lut[i + 1];
 8005dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd8:	3301      	adds	r3, #1
 8005dda:	4a29      	ldr	r2, [pc, #164]	@ (8005e80 <ntc_temp+0x170>)
 8005ddc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005de0:	ee07 3a90 	vmov	s15, r3
 8005de4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005de8:	edc7 7a05 	vstr	s15, [r7, #20]
            float t0 = (float)temp_lut[i];
 8005dec:	4a25      	ldr	r2, [pc, #148]	@ (8005e84 <ntc_temp+0x174>)
 8005dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df0:	4413      	add	r3, r2
 8005df2:	f993 3000 	ldrsb.w	r3, [r3]
 8005df6:	ee07 3a90 	vmov	s15, r3
 8005dfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005dfe:	edc7 7a04 	vstr	s15, [r7, #16]
            float t1 = (float)temp_lut[i + 1];
 8005e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e04:	3301      	adds	r3, #1
 8005e06:	4a1f      	ldr	r2, [pc, #124]	@ (8005e84 <ntc_temp+0x174>)
 8005e08:	56d3      	ldrsb	r3, [r2, r3]
 8005e0a:	ee07 3a90 	vmov	s15, r3
 8005e0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e12:	edc7 7a03 	vstr	s15, [r7, #12]
            return t0 + (t1 - t0) * (x - a0) / (a1 - a0);
 8005e16:	ed97 7a03 	vldr	s14, [r7, #12]
 8005e1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005e22:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e26:	edd7 7a06 	vldr	s15, [r7, #24]
 8005e2a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005e2e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005e32:	ed97 7a05 	vldr	s14, [r7, #20]
 8005e36:	edd7 7a06 	vldr	s15, [r7, #24]
 8005e3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e42:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e4a:	e00f      	b.n	8005e6c <ntc_temp+0x15c>
    for (int i = 0; i < N - 1; ++i) {
 8005e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4e:	3301      	adds	r3, #1
 8005e50:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	3b01      	subs	r3, #1
 8005e56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	dba2      	blt.n	8005da2 <ntc_temp+0x92>
        }
    }

    return (float)temp_lut[N - 1]; // fallback (should not hit)
 8005e5c:	6a3b      	ldr	r3, [r7, #32]
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	4a08      	ldr	r2, [pc, #32]	@ (8005e84 <ntc_temp+0x174>)
 8005e62:	56d3      	ldrsb	r3, [r2, r3]
 8005e64:	ee07 3a90 	vmov	s15, r3
 8005e68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8005e6c:	eeb0 0a67 	vmov.f32	s0, s15
 8005e70:	372c      	adds	r7, #44	@ 0x2c
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	40533333 	.word	0x40533333
 8005e80:	08006210 	.word	0x08006210
 8005e84:	08006230 	.word	0x08006230

08005e88 <decodeHArdwareADC>:


void decodeHArdwareADC(){
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
	uint16_t vref_raw 					= slow_adc_buffer[INTERNAL_STM32_VREF_ADC_BUFFER_INDEX];
 8005e8e:	4b48      	ldr	r3, [pc, #288]	@ (8005fb0 <decodeHArdwareADC+0x128>)
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	81fb      	strh	r3, [r7, #14]
	uint16_t temp_raw 					= slow_adc_buffer[INTERNAL_STM32_TEMP_ADC_BUFFER_INDEX];
 8005e94:	4b46      	ldr	r3, [pc, #280]	@ (8005fb0 <decodeHArdwareADC+0x128>)
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	81bb      	strh	r3, [r7, #12]
	uint16_t bluepote_raw 				= slow_adc_buffer[BLUEPOTENTIOMETER_ADC_BUFFER_INDEX];
 8005e9a:	4b45      	ldr	r3, [pc, #276]	@ (8005fb0 <decodeHArdwareADC+0x128>)
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	817b      	strh	r3, [r7, #10]
	uint16_t temperaturefeedback_raw 	= slow_adc_buffer[TEMPERATUREFEEDBACK_ADC_BUFFER_INDEX];
 8005ea0:	4b43      	ldr	r3, [pc, #268]	@ (8005fb0 <decodeHArdwareADC+0x128>)
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	813b      	strh	r3, [r7, #8]
	uint16_t vbus_raw 					= slow_adc_buffer[VBUS_ADC_BUFFER_INDEX];
 8005ea6:	4b42      	ldr	r3, [pc, #264]	@ (8005fb0 <decodeHArdwareADC+0x128>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	80fb      	strh	r3, [r7, #6]
	// Prevent crash if ADC hasn't filled buffer yet
	if (vref_raw == 0 || temp_raw == 0) {
 8005eac:	89fb      	ldrh	r3, [r7, #14]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d079      	beq.n	8005fa6 <decodeHArdwareADC+0x11e>
 8005eb2:	89bb      	ldrh	r3, [r7, #12]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d076      	beq.n	8005fa6 <decodeHArdwareADC+0x11e>
	    return;
	}

	// 1. Compute VDDA in millivolts
	uint32_t vdda_mV =__HAL_ADC_CALC_VREFANALOG_VOLTAGE(vref_raw, ADC_RESOLUTION_12B);
 8005eb8:	4b3e      	ldr	r3, [pc, #248]	@ (8005fb4 <decodeHArdwareADC+0x12c>)
 8005eba:	881b      	ldrh	r3, [r3, #0]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8005ec2:	fb03 f202 	mul.w	r2, r3, r2
 8005ec6:	89fb      	ldrh	r3, [r7, #14]
 8005ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ecc:	603b      	str	r3, [r7, #0]
	adc_variables.internal_stm32_vref =vdda_mV/1000.0f;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	ee07 3a90 	vmov	s15, r3
 8005ed4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ed8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8005fb8 <decodeHArdwareADC+0x130>
 8005edc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ee0:	4b36      	ldr	r3, [pc, #216]	@ (8005fbc <decodeHArdwareADC+0x134>)
 8005ee2:	edc3 7a04 	vstr	s15, [r3, #16]

	// 2. Compute internal temperature in C
	adc_variables.internal_stm32_temperature =
	    __HAL_ADC_CALC_TEMPERATURE(vdda_mV, temp_raw, ADC_RESOLUTION_12B);
 8005ee6:	4b36      	ldr	r3, [pc, #216]	@ (8005fc0 <decodeHArdwareADC+0x138>)
 8005ee8:	881a      	ldrh	r2, [r3, #0]
 8005eea:	4b36      	ldr	r3, [pc, #216]	@ (8005fc4 <decodeHArdwareADC+0x13c>)
 8005eec:	881b      	ldrh	r3, [r3, #0]
	adc_variables.internal_stm32_temperature =
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d01e      	beq.n	8005f30 <decodeHArdwareADC+0xa8>
	    __HAL_ADC_CALC_TEMPERATURE(vdda_mV, temp_raw, ADC_RESOLUTION_12B);
 8005ef2:	89bb      	ldrh	r3, [r7, #12]
 8005ef4:	683a      	ldr	r2, [r7, #0]
 8005ef6:	fb02 f303 	mul.w	r3, r2, r3
 8005efa:	4a33      	ldr	r2, [pc, #204]	@ (8005fc8 <decodeHArdwareADC+0x140>)
 8005efc:	fba2 2303 	umull	r2, r3, r2, r3
 8005f00:	099b      	lsrs	r3, r3, #6
 8005f02:	461a      	mov	r2, r3
 8005f04:	4b2f      	ldr	r3, [pc, #188]	@ (8005fc4 <decodeHArdwareADC+0x13c>)
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	1ad2      	subs	r2, r2, r3
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	4413      	add	r3, r2
 8005f10:	011b      	lsls	r3, r3, #4
 8005f12:	461a      	mov	r2, r3
 8005f14:	4b2a      	ldr	r3, [pc, #168]	@ (8005fc0 <decodeHArdwareADC+0x138>)
 8005f16:	881b      	ldrh	r3, [r3, #0]
 8005f18:	4619      	mov	r1, r3
 8005f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8005fc4 <decodeHArdwareADC+0x13c>)
 8005f1c:	881b      	ldrh	r3, [r3, #0]
 8005f1e:	1acb      	subs	r3, r1, r3
 8005f20:	fb92 f3f3 	sdiv	r3, r2, r3
 8005f24:	331e      	adds	r3, #30
	adc_variables.internal_stm32_temperature =
 8005f26:	ee07 3a90 	vmov	s15, r3
 8005f2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f2e:	e001      	b.n	8005f34 <decodeHArdwareADC+0xac>
 8005f30:	eddf 7a26 	vldr	s15, [pc, #152]	@ 8005fcc <decodeHArdwareADC+0x144>
 8005f34:	4b21      	ldr	r3, [pc, #132]	@ (8005fbc <decodeHArdwareADC+0x134>)
 8005f36:	edc3 7a03 	vstr	s15, [r3, #12]

	//Blue potentiometer p.u.
	adc_variables.bluepotentiometer= (bluepote_raw * vdda_mV) / (4095.0f * 1000.0f)/adc_variables.internal_stm32_vref;
 8005f3a:	897b      	ldrh	r3, [r7, #10]
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	fb02 f303 	mul.w	r3, r2, r3
 8005f42:	ee07 3a90 	vmov	s15, r3
 8005f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f4a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8005fd0 <decodeHArdwareADC+0x148>
 8005f4e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005f52:	4b1a      	ldr	r3, [pc, #104]	@ (8005fbc <decodeHArdwareADC+0x134>)
 8005f54:	ed93 7a04 	vldr	s14, [r3, #16]
 8005f58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f5c:	4b17      	ldr	r3, [pc, #92]	@ (8005fbc <decodeHArdwareADC+0x134>)
 8005f5e:	edc3 7a02 	vstr	s15, [r3, #8]

	//external temperature
	adc_variables.temperature_feedback= ntc_temp(temperaturefeedback_raw, adc_variables.internal_stm32_vref);
 8005f62:	4b16      	ldr	r3, [pc, #88]	@ (8005fbc <decodeHArdwareADC+0x134>)
 8005f64:	edd3 7a04 	vldr	s15, [r3, #16]
 8005f68:	893b      	ldrh	r3, [r7, #8]
 8005f6a:	eeb0 0a67 	vmov.f32	s0, s15
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f7ff fece 	bl	8005d10 <ntc_temp>
 8005f74:	eef0 7a40 	vmov.f32	s15, s0
 8005f78:	4b10      	ldr	r3, [pc, #64]	@ (8005fbc <decodeHArdwareADC+0x134>)
 8005f7a:	edc3 7a01 	vstr	s15, [r3, #4]

	//vbus
	adc_variables.vdc= ((vbus_raw * vdda_mV) / (4095.0f * 1000.0f))*10.387096774f;//(18 / (18 + 169)) resistor divider
 8005f7e:	88fb      	ldrh	r3, [r7, #6]
 8005f80:	683a      	ldr	r2, [r7, #0]
 8005f82:	fb02 f303 	mul.w	r3, r2, r3
 8005f86:	ee07 3a90 	vmov	s15, r3
 8005f8a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f8e:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8005fd0 <decodeHArdwareADC+0x148>
 8005f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f96:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8005fd4 <decodeHArdwareADC+0x14c>
 8005f9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f9e:	4b07      	ldr	r3, [pc, #28]	@ (8005fbc <decodeHArdwareADC+0x134>)
 8005fa0:	edc3 7a00 	vstr	s15, [r3]
 8005fa4:	e000      	b.n	8005fa8 <decodeHArdwareADC+0x120>
	    return;
 8005fa6:	bf00      	nop

}
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	20000a40 	.word	0x20000a40
 8005fb4:	1fff75aa 	.word	0x1fff75aa
 8005fb8:	447a0000 	.word	0x447a0000
 8005fbc:	20000a54 	.word	0x20000a54
 8005fc0:	1fff75ca 	.word	0x1fff75ca
 8005fc4:	1fff75a8 	.word	0x1fff75a8
 8005fc8:	057619f1 	.word	0x057619f1
 8005fcc:	46fffe00 	.word	0x46fffe00
 8005fd0:	4a79f060 	.word	0x4a79f060
 8005fd4:	4126318c 	.word	0x4126318c

08005fd8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
    // Full buffer is ready here (called repeatedly in circular mode)
    // Process or signal a task
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_SET );
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	2140      	movs	r1, #64	@ 0x40
 8005fe4:	4806      	ldr	r0, [pc, #24]	@ (8006000 <HAL_ADC_ConvCpltCallback+0x28>)
 8005fe6:	f7fd f813 	bl	8003010 <HAL_GPIO_WritePin>
	decodeHArdwareADC();
 8005fea:	f7ff ff4d 	bl	8005e88 <decodeHArdwareADC>
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_RESET );
 8005fee:	2200      	movs	r2, #0
 8005ff0:	2140      	movs	r1, #64	@ 0x40
 8005ff2:	4803      	ldr	r0, [pc, #12]	@ (8006000 <HAL_ADC_ConvCpltCallback+0x28>)
 8005ff4:	f7fd f80c 	bl	8003010 <HAL_GPIO_WritePin>
}
 8005ff8:	bf00      	nop
 8005ffa:	3708      	adds	r7, #8
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	48000800 	.word	0x48000800

08006004 <configureHardwarePWM>:
struct_raw_timer_register_values  pwm_registers;

void configureHardwarePWM(TIM_HandleTypeDef *pwm_htim,
		HAL_TIM_ActiveChannel channel1,
		HAL_TIM_ActiveChannel channel2,
		HAL_TIM_ActiveChannel channel3){
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	4608      	mov	r0, r1
 800600e:	4611      	mov	r1, r2
 8006010:	461a      	mov	r2, r3
 8006012:	4603      	mov	r3, r0
 8006014:	70fb      	strb	r3, [r7, #3]
 8006016:	460b      	mov	r3, r1
 8006018:	70bb      	strb	r3, [r7, #2]
 800601a:	4613      	mov	r3, r2
 800601c:	707b      	strb	r3, [r7, #1]
	_pwm_htim=pwm_htim;
 800601e:	4a22      	ldr	r2, [pc, #136]	@ (80060a8 <configureHardwarePWM+0xa4>)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6013      	str	r3, [r2, #0]
	_channel1=channel1;
 8006024:	4a21      	ldr	r2, [pc, #132]	@ (80060ac <configureHardwarePWM+0xa8>)
 8006026:	78fb      	ldrb	r3, [r7, #3]
 8006028:	7013      	strb	r3, [r2, #0]
	_channel2=channel2;
 800602a:	4a21      	ldr	r2, [pc, #132]	@ (80060b0 <configureHardwarePWM+0xac>)
 800602c:	78bb      	ldrb	r3, [r7, #2]
 800602e:	7013      	strb	r3, [r2, #0]
	_channel3=channel3;
 8006030:	4a20      	ldr	r2, [pc, #128]	@ (80060b4 <configureHardwarePWM+0xb0>)
 8006032:	787b      	ldrb	r3, [r7, #1]
 8006034:	7013      	strb	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(_pwm_htim);
 8006036:	4b1c      	ldr	r3, [pc, #112]	@ (80060a8 <configureHardwarePWM+0xa4>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4618      	mov	r0, r3
 800603c:	f7fe f854 	bl	80040e8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel1);
 8006040:	4b19      	ldr	r3, [pc, #100]	@ (80060a8 <configureHardwarePWM+0xa4>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a19      	ldr	r2, [pc, #100]	@ (80060ac <configureHardwarePWM+0xa8>)
 8006046:	7812      	ldrb	r2, [r2, #0]
 8006048:	4611      	mov	r1, r2
 800604a:	4618      	mov	r0, r3
 800604c:	f7fe f918 	bl	8004280 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel1);
 8006050:	4b15      	ldr	r3, [pc, #84]	@ (80060a8 <configureHardwarePWM+0xa4>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a15      	ldr	r2, [pc, #84]	@ (80060ac <configureHardwarePWM+0xa8>)
 8006056:	7812      	ldrb	r2, [r2, #0]
 8006058:	4611      	mov	r1, r2
 800605a:	4618      	mov	r0, r3
 800605c:	f7ff f9f4 	bl	8005448 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel2);
 8006060:	4b11      	ldr	r3, [pc, #68]	@ (80060a8 <configureHardwarePWM+0xa4>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a12      	ldr	r2, [pc, #72]	@ (80060b0 <configureHardwarePWM+0xac>)
 8006066:	7812      	ldrb	r2, [r2, #0]
 8006068:	4611      	mov	r1, r2
 800606a:	4618      	mov	r0, r3
 800606c:	f7fe f908 	bl	8004280 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel2);
 8006070:	4b0d      	ldr	r3, [pc, #52]	@ (80060a8 <configureHardwarePWM+0xa4>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a0e      	ldr	r2, [pc, #56]	@ (80060b0 <configureHardwarePWM+0xac>)
 8006076:	7812      	ldrb	r2, [r2, #0]
 8006078:	4611      	mov	r1, r2
 800607a:	4618      	mov	r0, r3
 800607c:	f7ff f9e4 	bl	8005448 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel3);
 8006080:	4b09      	ldr	r3, [pc, #36]	@ (80060a8 <configureHardwarePWM+0xa4>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a0b      	ldr	r2, [pc, #44]	@ (80060b4 <configureHardwarePWM+0xb0>)
 8006086:	7812      	ldrb	r2, [r2, #0]
 8006088:	4611      	mov	r1, r2
 800608a:	4618      	mov	r0, r3
 800608c:	f7fe f8f8 	bl	8004280 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel3);
 8006090:	4b05      	ldr	r3, [pc, #20]	@ (80060a8 <configureHardwarePWM+0xa4>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a07      	ldr	r2, [pc, #28]	@ (80060b4 <configureHardwarePWM+0xb0>)
 8006096:	7812      	ldrb	r2, [r2, #0]
 8006098:	4611      	mov	r1, r2
 800609a:	4618      	mov	r0, r3
 800609c:	f7ff f9d4 	bl	8005448 <HAL_TIMEx_PWMN_Start>
}
 80060a0:	bf00      	nop
 80060a2:	3708      	adds	r7, #8
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	20000a68 	.word	0x20000a68
 80060ac:	20000a6c 	.word	0x20000a6c
 80060b0:	20000a6d 	.word	0x20000a6d
 80060b4:	20000a6e 	.word	0x20000a6e

080060b8 <runHardwarePWM>:

void runHardwarePWM(struct_duty_cycles_pu *d, struct_raw_timer_register_values *reg)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
    // Convert normalized duty cycle (-1.0 to +1.0) to raw timer register values
	reg->pwmregisterA = (uint32_t)(((d->dutyA + 1.0f) * PWM_COUNTER) / 2.0f);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	edd3 7a00 	vldr	s15, [r3]
 80060c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80060d0:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8006188 <runHardwarePWM+0xd0>
 80060d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80060d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060dc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80060e0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80060e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80060e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060ec:	ee17 2a90 	vmov	r2, s15
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	601a      	str	r2, [r3, #0]
	reg->pwmregisterB = (uint32_t)(((d->dutyB + 1.0f) * PWM_COUNTER) / 2.0f);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80060fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006102:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8006188 <runHardwarePWM+0xd0>
 8006106:	ee67 7a87 	vmul.f32	s15, s15, s14
 800610a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800610e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006112:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006116:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800611a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800611e:	ee17 2a90 	vmov	r2, s15
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	605a      	str	r2, [r3, #4]
	reg->pwmregisterC = (uint32_t)(((d->dutyC + 1.0f) * PWM_COUNTER) / 2.0f);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	edd3 7a02 	vldr	s15, [r3, #8]
 800612c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006130:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006134:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006188 <runHardwarePWM+0xd0>
 8006138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800613c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006140:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006144:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006148:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800614c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006150:	ee17 2a90 	vmov	r2, s15
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	609a      	str	r2, [r3, #8]

    // Write the computed values to the hardware timer compare registers
    _pwm_htim->Instance->CCR1 = reg->pwmregisterA;
 8006158:	4b0c      	ldr	r3, [pc, #48]	@ (800618c <runHardwarePWM+0xd4>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	6812      	ldr	r2, [r2, #0]
 8006162:	635a      	str	r2, [r3, #52]	@ 0x34
    _pwm_htim->Instance->CCR2 = reg->pwmregisterB;
 8006164:	4b09      	ldr	r3, [pc, #36]	@ (800618c <runHardwarePWM+0xd4>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	6852      	ldr	r2, [r2, #4]
 800616e:	639a      	str	r2, [r3, #56]	@ 0x38
    _pwm_htim->Instance->CCR3 = reg->pwmregisterC;
 8006170:	4b06      	ldr	r3, [pc, #24]	@ (800618c <runHardwarePWM+0xd4>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	6892      	ldr	r2, [r2, #8]
 800617a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800617c:	bf00      	nop
 800617e:	370c      	adds	r7, #12
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr
 8006188:	437a0000 	.word	0x437a0000
 800618c:	20000a68 	.word	0x20000a68

08006190 <memset>:
 8006190:	4402      	add	r2, r0
 8006192:	4603      	mov	r3, r0
 8006194:	4293      	cmp	r3, r2
 8006196:	d100      	bne.n	800619a <memset+0xa>
 8006198:	4770      	bx	lr
 800619a:	f803 1b01 	strb.w	r1, [r3], #1
 800619e:	e7f9      	b.n	8006194 <memset+0x4>

080061a0 <__libc_init_array>:
 80061a0:	b570      	push	{r4, r5, r6, lr}
 80061a2:	4d0d      	ldr	r5, [pc, #52]	@ (80061d8 <__libc_init_array+0x38>)
 80061a4:	4c0d      	ldr	r4, [pc, #52]	@ (80061dc <__libc_init_array+0x3c>)
 80061a6:	1b64      	subs	r4, r4, r5
 80061a8:	10a4      	asrs	r4, r4, #2
 80061aa:	2600      	movs	r6, #0
 80061ac:	42a6      	cmp	r6, r4
 80061ae:	d109      	bne.n	80061c4 <__libc_init_array+0x24>
 80061b0:	4d0b      	ldr	r5, [pc, #44]	@ (80061e0 <__libc_init_array+0x40>)
 80061b2:	4c0c      	ldr	r4, [pc, #48]	@ (80061e4 <__libc_init_array+0x44>)
 80061b4:	f000 f818 	bl	80061e8 <_init>
 80061b8:	1b64      	subs	r4, r4, r5
 80061ba:	10a4      	asrs	r4, r4, #2
 80061bc:	2600      	movs	r6, #0
 80061be:	42a6      	cmp	r6, r4
 80061c0:	d105      	bne.n	80061ce <__libc_init_array+0x2e>
 80061c2:	bd70      	pop	{r4, r5, r6, pc}
 80061c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80061c8:	4798      	blx	r3
 80061ca:	3601      	adds	r6, #1
 80061cc:	e7ee      	b.n	80061ac <__libc_init_array+0xc>
 80061ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80061d2:	4798      	blx	r3
 80061d4:	3601      	adds	r6, #1
 80061d6:	e7f2      	b.n	80061be <__libc_init_array+0x1e>
 80061d8:	08006240 	.word	0x08006240
 80061dc:	08006240 	.word	0x08006240
 80061e0:	08006240 	.word	0x08006240
 80061e4:	08006244 	.word	0x08006244

080061e8 <_init>:
 80061e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ea:	bf00      	nop
 80061ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061ee:	bc08      	pop	{r3}
 80061f0:	469e      	mov	lr, r3
 80061f2:	4770      	bx	lr

080061f4 <_fini>:
 80061f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061f6:	bf00      	nop
 80061f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061fa:	bc08      	pop	{r3}
 80061fc:	469e      	mov	lr, r3
 80061fe:	4770      	bx	lr
