INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado projects/assignment_3/question_3/question_3.srcs/sources_1/new/mod_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_7
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado projects/assignment_3/question_3/question_3.srcs/sources_1/new/mod_7_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_7_tb
