{
  "Top": "StreamingDataflowPartition_1_MVAU_hls_2",
  "RtlTop": "StreamingDataflowPartition_1_MVAU_hls_2",
  "RtlPrefix": "",
  "RtlSubPrefix": "StreamingDataflowPartition_1_MVAU_hls_2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in0_V": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<4>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "in0_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weights_V": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_uint<4>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "weights_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_V": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_uint<4>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -disable_unroll_code_size_check=1",
      "config_compile -pipeline_style=flp",
      "config_interface -m_axi_addr64=1",
      "config_rtl -module_auto_prefix=1",
      "config_rtl -deadlock_detection=none",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "StreamingDataflowPartition_1_MVAU_hls_2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "650",
    "Latency": "649"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "StreamingDataflowPartition_1_MVAU_hls_2",
    "Version": "1.0",
    "DisplayName": "Streamingdataflowpartition_1_mvau_hls_2",
    "Revision": "2114012927",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_StreamingDataflowPartition_1_MVAU_hls_2_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top_StreamingDataflowPartition_1_MVAU_hls_2.cpp"],
    "Vhdl": [
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_regslice_both.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1.vhd",
      "impl\/vhdl\/StreamingDataflowPartition_1_MVAU_hls_2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_regslice_both.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1.v",
      "impl\/verilog\/StreamingDataflowPartition_1_MVAU_hls_2.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/StreamingDataflowPartition_1_MVAU_hls_2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in0_V:weights_V:out_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in0_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "in0_V_",
      "ports": [
        "in0_V_TDATA",
        "in0_V_TREADY",
        "in0_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in0_V"
        }]
    },
    "weights_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "weights_V_",
      "ports": [
        "weights_V_TDATA",
        "weights_V_TREADY",
        "weights_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "weights_V"
        }]
    },
    "out_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "out_V_",
      "ports": [
        "out_V_TDATA",
        "out_V_TREADY",
        "out_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_V"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in0_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in0_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in0_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "weights_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "weights_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "weights_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "StreamingDataflowPartition_1_MVAU_hls_2",
      "Instances": [{
          "ModuleName": "Matrix_Vector_Activate_Stream_Batch",
          "InstanceName": "grp_Matrix_Vector_Activate_Stream_Batch_fu_60",
          "BindInstances": "icmp_ln249_fu_857_p2 i_2_fu_863_p2 icmp_ln253_fu_873_p2 sparsemux_129_6_4_1_1_U1 icmp_ln272_fu_1663_p2 grp_fu_2197_p2 mac_muladd_4ns_4s_32s_32_4_1_U2 mac_muladd_4ns_4s_32s_32_4_1_U2 mac_muladd_4ns_4s_32s_32_4_1_U2 sf_2_fu_1669_p2 icmp_ln290_fu_1675_p2 icmp_ln108_fu_1760_p2 result_fu_1765_p2 icmp_ln108_1_fu_1779_p2 xor_ln108_fu_1784_p2 icmp_ln108_2_fu_1798_p2 xor_ln108_1_fu_1803_p2 icmp_ln108_3_fu_1821_p2 xor_ln108_2_fu_1826_p2 icmp_ln108_4_fu_1840_p2 xor_ln108_3_fu_1845_p2 icmp_ln108_5_fu_1859_p2 xor_ln108_4_fu_1864_p2 icmp_ln108_6_fu_1882_p2 xor_ln108_5_fu_1887_p2 icmp_ln108_7_fu_1905_p2 xor_ln108_6_fu_1910_p2 icmp_ln108_8_fu_1924_p2 xor_ln108_7_fu_1929_p2 icmp_ln108_9_fu_1943_p2 xor_ln108_8_fu_1948_p2 icmp_ln108_10_fu_1962_p2 xor_ln108_9_fu_1967_p2 icmp_ln108_11_fu_1981_p2 xor_ln108_10_fu_1986_p2 icmp_ln108_12_fu_2004_p2 xor_ln108_11_fu_2009_p2 icmp_ln108_13_fu_2027_p2 xor_ln108_12_fu_2032_p2 icmp_ln108_14_fu_2050_p2 xor_ln108_13_fu_2055_p2 add_ln218_2_fu_2081_p2 add_ln218_3_fu_2091_p2 add_ln218_6_fu_2117_p2 add_ln218_7_fu_2127_p2 add_ln218_8_fu_2137_p2 add_ln218_9_fu_2147_p2 add_ln218_10_fu_2157_p2 add_ln218_11_fu_2167_p2 nf_fu_1686_p2 icmp_ln302_fu_1692_p2 nf_3_fu_1698_p3 p_ZL7threshs_0_U p_ZL7threshs_1_U p_ZL7threshs_2_U p_ZL7threshs_3_U p_ZL7threshs_4_U p_ZL7threshs_5_U p_ZL7threshs_6_U p_ZL7threshs_7_U p_ZL7threshs_8_U p_ZL7threshs_9_U p_ZL7threshs_10_U p_ZL7threshs_11_U p_ZL7threshs_12_U p_ZL7threshs_13_U p_ZL7threshs_14_U"
        }]
    },
    "Info": {
      "Matrix_Vector_Activate_Stream_Batch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "StreamingDataflowPartition_1_MVAU_hls_2": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Matrix_Vector_Activate_Stream_Batch": {
        "Latency": {
          "LatencyBest": "646",
          "LatencyAvg": "646",
          "LatencyWorst": "646",
          "PipelineII": "641",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind flp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "13.931"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_249_1",
            "TripCount": "640",
            "Latency": "644",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "611",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1553",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "StreamingDataflowPartition_1_MVAU_hls_2": {
        "Latency": {
          "LatencyBest": "649",
          "LatencyAvg": "649",
          "LatencyWorst": "649",
          "PipelineII": "650",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "13.931"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "624",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1607",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-26 22:47:53 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
