<div id="pf37" class="pf w0 h0" data-page-no="37"><div class="pc pc37 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg37.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws197">â€¢ NVICIPR2[23:22]</div><div class="t m0 x9 he y34d ff1 fs1 fc0 sc0 ls0 ws0">3.3.3<span class="_ _b"> </span>Asynchronous wake-up interrupt controller (AWIC)</div><div class="t m0 x41 he y34e ff1 fs1 fc0 sc0 ls0">configuration</div><div class="t m0 x9 hf y34f ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. Full</div><div class="t m0 x9 hf y350 ff3 fs5 fc0 sc0 ls0 ws0">documentation for this module is provided by ARM and can be found at <span class="fc1 ws1a6">www.arm.com</span>.</div><div class="c x4 y351 w7 h1f"><div class="t m0 x3d h19 y352 ff2 fsa fc0 sc0 ls0">Asynchronous</div><div class="t m0 x37 h19 y353 ff2 fsa fc0 sc0 ls0 ws0">Wake-up Interrupt</div><div class="t m0 x37 h19 y354 ff2 fsa fc0 sc0 ls0 ws0">Controller (AWIC)</div><div class="t m2 x84 h1a y355 ff2 fsb fc0 sc0 ls0 ws0">Nested vectored</div><div class="t m2 xa6 h1a y356 ff2 fsb fc0 sc0 ls0 ws0">interrupt controller</div><div class="t m2 xa7 h1a y357 ff2 fsb fc0 sc0 ls0">(NVIC)</div><div class="t m0 x40 h1a y358 ff2 fsb fc0 sc0 ls0">Wake-up</div><div class="t m0 x40 h1a y359 ff2 fsb fc0 sc0 ls0">requests</div><div class="t m0 xa8 h1a y35a ff2 fsb fc0 sc0 ls0">Module</div><div class="t m0 xa8 h1a y35b ff2 fsb fc0 sc0 ls0">Module</div><div class="t m0 x29 h1a y35c ff2 fsb fc0 sc0 ls0 ws0">Clock logic</div></div><div class="t m0 xa9 h9 y35d ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-3. Asynchronous wake-up interrupt controller configuration</div><div class="t m0 x3b h9 y35e ff1 fs2 fc0 sc0 ls0 ws0">Table 3-9.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y35f ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x4b h7 y360 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y361 ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y362 ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x4 h7 y363 ff2 fs4 fc0 sc0 ls0 ws0">Nested vectored</div><div class="t m0 xaa h7 y364 ff2 fs4 fc0 sc0 ls0 ws0">interrupt controller</div><div class="t m0 x24 h7 y365 ff2 fs4 fc0 sc0 ls0">(NVIC)</div><div class="t m0 x82 h7 y363 ff2 fs4 fc1 sc0 ls0">NVIC</div><div class="t m0 x33 h7 y366 ff2 fs4 fc0 sc0 ls0 ws0">Wake-up requests<span class="_ _9b"> </span><span class="fc1">AWIC wake-up sources</span></div><div class="t m0 x9 h1b y367 ff1 fsc fc0 sc0 ls0 ws0">3.3.3.1<span class="_ _b"> </span>Wake-up sources</div><div class="t m0 x9 hf y368 ff3 fs5 fc0 sc0 ls0 ws0">The device uses the following internal and external inputs to the AWIC module.</div><div class="t m0 x24 h9 y369 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-10.<span class="_ _1a"> </span>AWIC stop wake-up sources</div><div class="t m0 x1 h10 y36a ff1 fs4 fc0 sc0 ls0 ws0">Wake-up source<span class="_ _9c"> </span>Description</div><div class="t m0 x2c h7 y36b ff2 fs4 fc0 sc0 ls0 ws0">Available system resets<span class="_ _9d"> </span>RESET pin when LPO is its clock source</div><div class="t m0 x2c h7 y36c ff2 fs4 fc0 sc0 ls0 ws0">Low-voltage detect<span class="_ _9e"> </span>Mode Controller</div><div class="t m0 x2c h7 y36d ff2 fs4 fc0 sc0 ls0 ws0">Low-voltage warning<span class="_ _9f"> </span>Mode Controller</div><div class="t m0 x2c h7 y36e ff2 fs4 fc0 sc0 ls0 ws0">Pin interrupts<span class="_ _a0"> </span>Port control module - Any enabled pin interrupt is capable of waking the system</div><div class="t m0 x2c h7 y36f ff2 fs4 fc0 sc0 ls0 ws0">ADC<span class="_ _a1"> </span>The ADC is functional when using internal clock source</div><div class="t m0 x1b h7 y370 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>55</div><a class="l" href="http://www.arm.com"><div class="d m1" style="border-style:none;position:absolute;left:461.904000px;bottom:598.200000px;width:83.202000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:377.552000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:362.052000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:346.552000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf33" data-dest-detail='[51,"XYZ",null,333.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.049000px;bottom:331.052000px;width:21.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf37" data-dest-detail='[55,"XYZ",null,250.552,null]'><div class="d m1" style="border-style:none;position:absolute;left:359.789000px;bottom:293.552000px;width:94.023000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
