

================================================================
== Vivado HLS Report for 'pool_2u_20u_24u_s'
================================================================
* Date:           Sat Aug  1 10:34:10 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  240|  240|        12|          -|          -|    20|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   20|   20|         2|          1|          1|    20|    yes   |
        | + Loop 2.2      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     15|       0|   1261|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|     128|    130|
|Multiplexer      |        -|      -|       -|    703|
|Register         |        -|      -|    1340|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     15|    1468|   2094|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_20u_24u_s0iy  |        0|  64|  120|   240|   32|     1|         7680|
    |acc_U  |pool_2u_20u_24u_s1iI  |        0|  64|   10|    20|   32|     1|          640|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  130|   260|   64|     2|         8320|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_873_p2                |     *    |      3|  0|  20|          32|          32|
    |bound3_fu_858_p2                   |     *    |      3|  0|  20|          31|          32|
    |bound5_fu_867_p2                   |     *    |      3|  0|  20|          32|          31|
    |tmp1_fu_812_p2                     |     *    |      3|  0|  20|          32|          32|
    |tmp2_fu_816_p2                     |     *    |      3|  0|  20|          32|          32|
    |ch_3_fu_952_p2                     |     +    |      0|  0|  39|          32|           1|
    |ch_4_fu_981_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_fu_882_p2                        |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next3_fu_893_p2     |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next4_fu_1053_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next7_fu_904_p2     |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_928_p2      |     +    |      0|  0|  40|          33|           1|
    |j_2_fu_659_p2                      |     +    |      0|  0|  15|           5|           1|
    |outch_2_fu_1137_p2                 |     +    |      0|  0|  39|           1|          32|
    |outpix_2_fu_1059_p2                |     +    |      0|  0|  38|           1|          31|
    |tmp_36_fu_732_p2                   |     +    |      0|  0|  15|           9|           3|
    |tmp_37_fu_742_p2                   |     +    |      0|  0|  15|           9|           3|
    |tmp_38_fu_752_p2                   |     +    |      0|  0|  15|           9|           3|
    |tmp_39_fu_762_p2                   |     +    |      0|  0|  15|           9|           3|
    |tmp_40_fu_772_p2                   |     +    |      0|  0|  15|           9|           4|
    |tmp_41_fu_782_p2                   |     +    |      0|  0|  15|           9|           4|
    |tmp_42_fu_792_p2                   |     +    |      0|  0|  15|           9|           4|
    |tmp_43_fu_802_p2                   |     +    |      0|  0|  15|           9|           4|
    |tmp_50_fu_1126_p2                  |     +    |      0|  0|  18|           9|           9|
    |tmp_55_fu_1018_p2                  |     +    |      0|  0|  18|           9|           9|
    |xp_2_fu_1043_p2                    |     +    |      0|  0|  38|          31|           1|
    |tmp_32_fu_685_p2                   |     -    |      0|  0|  15|           9|           9|
    |tmp_49_fu_1120_p2                  |     -    |      0|  0|  18|           9|           9|
    |tmp_54_fu_1012_p2                  |     -    |      0|  0|  18|           9|           9|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_pp1_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state55_pp3_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_497                   |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_910_p2                |   icmp   |      0|  0|  18|          31|          31|
    |exitcond5_fu_1065_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond6_fu_934_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten3_fu_888_p2        |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten4_fu_1048_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten8_fu_899_p2        |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_923_p2         |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_877_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_17_fu_653_p2                   |   icmp   |      0|  0|  11|           5|           5|
    |tmp_18_fu_696_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_24_fu_957_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_25_fu_975_p2                   |   icmp   |      0|  0|  11|           5|           5|
    |tmp_28_fu_1028_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_632_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state42_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_33_fu_702_p2                   |    or    |      0|  0|   9|           9|           1|
    |tmp_34_fu_712_p2                   |    or    |      0|  0|   9|           9|           2|
    |tmp_35_fu_722_p2                   |    or    |      0|  0|   9|           9|           2|
    |acc_load_2_valIn_V_fu_963_p3       |  select  |      0|  0|  32|           1|          32|
    |ch_mid2_fu_940_p3                  |  select  |      0|  0|  32|           1|           1|
    |outch_mid2_fu_1071_p3              |  select  |      0|  0|  32|           1|           1|
    |tmp_22_mid2_v_fu_1079_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_29_fu_1034_p3                  |  select  |      0|  0|  32|           1|          32|
    |xp_mid2_fu_915_p3                  |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     15|  0|1261|        1082|         821|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_1_loc_reg_497                 |    9|          2|   32|         64|
    |acc_address0                             |   15|          3|    5|         15|
    |acc_address1                             |  113|         24|    5|        120|
    |acc_d1                                   |   15|          3|   32|         96|
    |ap_NS_fsm                                |  225|         52|    1|         52|
    |ap_done                                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_ch_phi_fu_577_p4              |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_566_p4  |    9|          2|   33|         66|
    |ap_phi_mux_outpix_phi_fu_610_p4          |    9|          2|   31|         62|
    |buf_address0                             |   15|          3|    8|         24|
    |buf_address1                             |   62|         15|    8|        120|
    |buf_d1                                   |   15|          3|   32|         96|
    |ch2_reg_584                              |    9|          2|    5|         10|
    |ch_reg_573                               |    9|          2|   32|         64|
    |i3_reg_518                               |    9|          2|   32|         64|
    |in_V_V_blk_n                             |    9|          2|    1|          2|
    |indvar_flatten3_reg_529                  |    9|          2|   63|        126|
    |indvar_flatten4_reg_595                  |    9|          2|   63|        126|
    |indvar_flatten6_reg_540                  |    9|          2|   32|         64|
    |indvar_flatten_reg_562                   |    9|          2|   33|         66|
    |j_reg_507                                |    9|          2|    5|         10|
    |out_V_V_blk_n                            |    9|          2|    1|          2|
    |out_V_V_din                              |   15|          3|   32|         96|
    |outch_reg_617                            |    9|          2|   32|         64|
    |outpix_reg_606                           |    9|          2|   31|         62|
    |real_start                               |    9|          2|    1|          2|
    |xp_reg_551                               |    9|          2|   31|         62|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  703|        156|  619|       1613|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr_1                              |  32|   0|   32|          0|
    |IFMCH_curr_1_loc_reg_497                  |  32|   0|   32|          0|
    |IFMDim_curr_1                             |  32|   0|   32|          0|
    |KER_bound_reg_1236                        |  32|   0|   32|          0|
    |acc_addr_7_reg_1319                       |   5|   0|    5|          0|
    |acc_addr_8_reg_1288                       |   5|   0|    5|          0|
    |ap_CS_fsm                                 |  51|   0|   51|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |bound3_reg_1226                           |  63|   0|   63|          0|
    |bound5_reg_1231                           |  63|   0|   63|          0|
    |buf_addr_5_reg_1344                       |   8|   0|    8|          0|
    |buf_addr_5_reg_1344_pp3_iter1_reg         |   8|   0|    8|          0|
    |buf_addr_6_reg_1313                       |   8|   0|    8|          0|
    |ch2_reg_584                               |   5|   0|    5|          0|
    |ch_3_reg_1294                             |  32|   0|   32|          0|
    |ch_mid2_reg_1282                          |  32|   0|   32|          0|
    |ch_reg_573                                |  32|   0|   32|          0|
    |exitcond_flatten4_reg_1330                |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1330_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1273                 |   1|   0|    1|          0|
    |exitcond_reg_1241                         |   1|   0|    1|          0|
    |i3_reg_518                                |  32|   0|   32|          0|
    |indvar_flatten3_reg_529                   |  63|   0|   63|          0|
    |indvar_flatten4_reg_595                   |  63|   0|   63|          0|
    |indvar_flatten6_reg_540                   |  32|   0|   32|          0|
    |indvar_flatten_next3_reg_1253             |  63|   0|   63|          0|
    |indvar_flatten_next7_reg_1262             |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1277              |  33|   0|   33|          0|
    |indvar_flatten_reg_562                    |  33|   0|   33|          0|
    |j_2_reg_1177                              |   5|   0|    5|          0|
    |j_reg_507                                 |   5|   0|    5|          0|
    |outch_reg_617                             |  32|   0|   32|          0|
    |outpix_reg_606                            |  31|   0|   31|          0|
    |reg_628                                   |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    |tmp1_reg_1201                             |  32|   0|   32|          0|
    |tmp2_reg_1206                             |  32|   0|   32|          0|
    |tmp_18_reg_1197                           |   1|   0|    1|          0|
    |tmp_22_mid2_v_reg_1339                    |  31|   0|   31|          0|
    |tmp_25_reg_1304                           |   1|   0|    1|          0|
    |tmp_32_reg_1182                           |   7|   0|    9|          2|
    |tmp_44_reg_1216                           |  32|   0|   33|          1|
    |tmp_45_reg_1221                           |  31|   0|   32|          1|
    |tmp_51_reg_1299                           |   9|   0|    9|          0|
    |tmp_9_reg_1211                            |  31|   0|   31|          0|
    |tmp_V_21_reg_1143                         |  32|   0|   32|          0|
    |tmp_V_23_reg_1148                         |  32|   0|   32|          0|
    |tmp_V_25_reg_1154                         |  32|   0|   32|          0|
    |tmp_V_29_reg_1159                         |  32|   0|   32|          0|
    |tmp_V_31_reg_1166                         |  32|   0|   32|          0|
    |xp_mid2_reg_1267                          |  31|   0|   31|          0|
    |xp_reg_551                                |  31|   0|   31|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1340|   0| 1344|          4|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

