
---------- Begin Simulation Statistics ----------
final_tick                               2164180833500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151197                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784896                       # Number of bytes of host memory used
host_op_rate                                   291355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   661.39                       # Real time elapsed on the host
host_tick_rate                             3272186357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     192698283                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.164181                       # Number of seconds simulated
sim_ticks                                2164180833500                       # Number of ticks simulated
system.cpu.BranchMispred                      1011778                       # Number of branch mispredictions
system.cpu.Branches                          13222836                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     192698283                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4328361667                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4328361667                       # Number of busy cycles
system.cpu.num_cc_register_reads             67671953                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            56642708                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     13076251                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               99827052                       # Number of float alu accesses
system.cpu.num_fp_insts                      99827052                       # number of float instructions
system.cpu.num_fp_register_reads             99841705                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               22114                       # number of times the floating registers were written
system.cpu.num_func_calls                       72176                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             192649941                       # Number of integer alu accesses
system.cpu.num_int_insts                    192649941                       # number of integer instructions
system.cpu.num_int_register_reads           437610721                       # number of times the integer registers were read
system.cpu.num_int_register_writes           78689912                       # number of times the integer registers were written
system.cpu.num_load_insts                     3434287                       # Number of load instructions
system.cpu.num_mem_refs                     104278279                       # number of memory refs
system.cpu.num_store_insts                  100843992                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 41954      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                  88304097     45.81%     45.84% # Class of executed instruction
system.cpu.op_class::IntMult                    91142      0.05%     45.88% # Class of executed instruction
system.cpu.op_class::IntDiv                      8836      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1592      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4314      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                       30      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                     3336      0.00%     45.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                    8882      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  13      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   2      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     45.90% # Class of executed instruction
system.cpu.op_class::MemRead                  3431196      1.78%     47.68% # Class of executed instruction
system.cpu.op_class::MemWrite                 1041009      0.54%     48.22% # Class of executed instruction
system.cpu.op_class::FloatMemRead                3091      0.00%     48.22% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           99802983     51.78%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  192742479                       # Class of executed instruction
system.cpu.predictedBranches                 12054768                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   209                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25009003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      50027049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25012252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25016381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50031498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25016381                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                13222836                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13076251                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1011778                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12037822                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12002700                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.708236                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36085                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           19568                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              15983                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3585                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         3113                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     79219699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         79219699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     79219699                       # number of overall hits
system.cpu.dcache.overall_hits::total        79219699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     25015225                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       25015225                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     25015225                       # number of overall misses
system.cpu.dcache.overall_misses::total      25015225                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1942429009500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1942429009500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1942429009500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1942429009500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    104234924                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    104234924                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    104234924                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    104234924                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.239989                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.239989                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.239989                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.239989                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77649.871608                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77649.871608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77649.871608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77649.871608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     25009899                       # number of writebacks
system.cpu.dcache.writebacks::total          25009899                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     25015225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     25015225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     25015225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     25015225                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1917413784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1917413784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1917413784500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1917413784500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.239989                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.239989                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.239989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.239989                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76649.871608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76649.871608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76649.871608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76649.871608                       # average overall mshr miss latency
system.cpu.dcache.replacements               25011129                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3432696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3432696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    176444500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    176444500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3434833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3434833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82566.448292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82566.448292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    174307500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    174307500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81566.448292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81566.448292                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     75787003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       75787003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     25013088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     25013088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1942252565000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1942252565000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    100800091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    100800091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.248145                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.248145                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77649.451559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77649.451559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     25013088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     25013088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1917239477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1917239477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.248145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.248145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76649.451559                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76649.451559                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4090.613700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           104234924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          25015225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.166859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4090.613700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1054                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2927                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         233485073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        233485073                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3434867                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   100844044                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2532                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        239491                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    142264261                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        142264261                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    142264261                       # number of overall hits
system.cpu.icache.overall_hits::total       142264261                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4021                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4021                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4021                       # number of overall misses
system.cpu.icache.overall_misses::total          4021                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    268445500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    268445500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    268445500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    268445500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    142268282                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    142268282                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    142268282                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    142268282                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66760.880378                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66760.880378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66760.880378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66760.880378                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1123                       # number of writebacks
system.cpu.icache.writebacks::total              1123                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4021                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4021                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4021                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4021                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    264424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    264424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    264424500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    264424500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65760.880378                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65760.880378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65760.880378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65760.880378                       # average overall mshr miss latency
system.cpu.icache.replacements                   1123                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    142264261                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       142264261                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4021                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4021                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    268445500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    268445500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    142268282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    142268282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66760.880378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66760.880378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    264424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    264424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65760.880378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65760.880378                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1776.812143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           142268282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4021                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          35381.318577                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1776.812143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.433792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.433792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2898                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2898                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707520                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         284540585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        284540585                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   142268282                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2164180833500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  463                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1200                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 737                       # number of overall hits
system.l2.overall_hits::.cpu.data                 463                       # number of overall hits
system.l2.overall_hits::total                    1200                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           25014762                       # number of demand (read+write) misses
system.l2.demand_misses::total               25018046                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3284                       # number of overall misses
system.l2.overall_misses::.cpu.data          25014762                       # number of overall misses
system.l2.overall_misses::total              25018046                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    250654500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1879886084000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1880136738500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    250654500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1879886084000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1880136738500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         25015225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25019246                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        25015225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25019246                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.816712                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999981                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999952                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.816712                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999981                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999952                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76325.974421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75151.068157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75151.222382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76325.974421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75151.068157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75151.222382                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            25007422                       # number of writebacks
system.l2.writebacks::total                  25007422                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      25014762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25018046                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     25014762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25018046                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    217814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1629738464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1629956278500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    217814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1629738464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1629956278500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.816712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.816712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999952                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66325.974421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65151.068157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65151.222382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66325.974421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65151.068157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65151.222382                       # average overall mshr miss latency
system.l2.replacements                       50024205                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     25009899                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         25009899                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     25009899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     25009899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1180                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1180                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   301                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        25012787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            25012787                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1879716684500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1879716684500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      25013088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          25013088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75150.229541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75150.229541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     25012787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       25012787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1629588814500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1629588814500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65150.229541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65150.229541                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    250654500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    250654500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.816712                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816712                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76325.974421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76325.974421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    217814500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    217814500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.816712                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.816712                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66325.974421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66325.974421                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    169399500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    169399500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.924193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.924193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85771.898734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85771.898734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    149649500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    149649500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.924193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.924193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75771.898734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75771.898734                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4092.133758                       # Cycle average of tags in use
system.l2.tags.total_refs                    50030318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  50028301                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000040                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2040.546665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.215571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2046.371523                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.499602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1759                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 150091297                       # Number of tag accesses
system.l2.tags.data_accesses                150091297                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  12520608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  25014758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006175776500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       733034                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       733034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            74493248                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           11851785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25018046                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   25007421                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25018046                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 25007421                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              12486813                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              25018046                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             25007421                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                25018039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 388539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 398933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 737543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 733050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 733043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 733038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 733037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 733041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 733042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 733036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 733042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 733036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 733037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 733038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 733036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 733034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 733034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 733034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       733034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.129407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.062700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.334435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        733029    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        733034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       733034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.080487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.051655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           331292     45.19%     45.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11472      1.57%     46.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           390248     53.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        733034                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               800577472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            800237472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    369.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    369.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2164180758500                       # Total gap between requests
system.mem_ctrls.avgGap                      43261.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       105088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    800472256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    400658496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 48557.864654058263                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 369873091.753355979919                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 185131708.865584492683                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3284                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     25014762                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     25007421                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     83709750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 597592593500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 52385906926250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25490.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23889.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2094814.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       105088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    800472384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     800577472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       105088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       105088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    800237472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    800237472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3284                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     25014762                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       25018046                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     25007421                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      25007421                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        48558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    369873151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        369921709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        48558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        48558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    369764605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       369764605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    369764605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        48558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    369873151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       739686314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             25018042                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            12520578                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1564301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1563997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1563789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1563884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1563813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1563896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1563567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1563482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1563509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1562730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1562379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1563046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1564033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1563688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1563725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1564203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       783029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       782623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       782984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       782166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       782589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       782138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       783032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       782427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       782827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       782043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       782487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       781843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       782774                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       781915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       783044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       782657                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            128588015750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          125090210000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       597676303250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5139.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23889.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            23294947                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits           11496168                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2747504                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   874.419674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   776.025348                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   284.406438                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        34582      1.26%      1.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       162827      5.93%      7.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        98457      3.58%     10.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        67159      2.44%     13.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        48202      1.75%     14.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       204392      7.44%     22.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        72459      2.64%     25.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        45588      1.66%     26.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      2013838     73.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2747504                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1601154688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          801316992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              739.843299                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              370.263418                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      9813223140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      5215848000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    89326605060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   32682357360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 170838573360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 875757894060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93565108320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1277199609300                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   590.153831                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 225367564000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  72266740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1866546529500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      9803962560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      5210929680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    89302214820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   32675059800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 170838573360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 875674304700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93635499360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1277140544280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   590.126539                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 225552017000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  72266740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1866362076500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     25007421                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1582                       # Transaction distribution
system.membus.trans_dist::ReadExReq          25012787                       # Transaction distribution
system.membus.trans_dist::ReadExResp         25012787                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5259                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     75045095                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     75045095                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               75045095                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1600814944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1600814944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1600814944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25018046                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25018046    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25018046                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy        100041956500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        81680316750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     50017321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1123                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25018013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         25013088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        25013088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4021                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9165                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     75041579                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              75050744                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       164608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1600803968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1600968576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        50024205                       # Total snoops (count)
system.tol2bus.snoopTraffic                 800237504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         75043451                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333359                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               50027070     66.66%     66.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1               25016381     33.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           75043451                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2164180833500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        37521260000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4021000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25015225000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
