<?xml version='1.0' encoding='UTF-8'?>
<package>
	<unit>
		<name>unisim::component::cxx::processor::arm</name>
		<files>
			<file>unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/arm32.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/branch.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/misc_arithmetic.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/multiply.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/profiling.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/dependency.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/semaphore.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/exception.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/specialization.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/execution_latency.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/actions_dec.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/data_processing.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/load_store_reg.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/branch.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/exception.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/profiling.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/constructors_dec.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/load_store_multiple.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/thumb.isa</file>
			<file>unisim/component/cxx/processor/arm/cache_interface.hh</file>
			<file>unisim/component/cxx/processor/arm/config.hh</file>
			<file>unisim/component/cxx/processor/arm/coprocessor_interface.hh</file>
			<file>unisim/component/cxx/processor/arm/cpu.hh</file>
			<file>unisim/component/cxx/processor/arm/exception.hh</file>
			<file>unisim/component/cxx/processor/arm/cpu.soclib_step_cycle.tcc</file>
			<file>unisim/component/cxx/processor/arm/exception.tcc</file>
			<file>unisim/component/cxx/processor/arm/cpu.step_cycle.tcc</file>
			<file>unisim/component/cxx/processor/arm/cpu.step_instruction.tcc</file>
			<file>unisim/component/cxx/processor/arm/instruction.hh</file>
			<file>unisim/component/cxx/processor/arm/instruction.tcc</file>
			<file>unisim/component/cxx/processor/arm/instruction_factory.hh</file>
			<file>unisim/component/cxx/processor/arm/instruction_factory.tcc</file>
			<file>unisim/component/cxx/processor/arm/cpu.tcc</file>
			<file>unisim/component/cxx/processor/arm/data_processing.hh</file>
			<file>unisim/component/cxx/processor/arm/data_processing.cc</file>
			<file>unisim/component/cxx/processor/arm/memory_op.hh</file>
			<file>unisim/component/cxx/processor/arm/arm926ejs/cache.hh</file>
			<file>unisim/component/cxx/processor/arm/arm926ejs/cache.cc</file>
			<file>unisim/component/cxx/processor/arm/arm926ejs/tcm.hh</file>
			<file>unisim/component/cxx/processor/arm/arm926ejs/tcm.cc</file>
			<file>unisim/component/cxx/processor/arm/arm926ejs/write_buffer.hh</file>
			<file>unisim/component/cxx/processor/arm/arm926ejs/write_buffer.cc</file>
			<file>unisim/component/cxx/processor/arm/arm926ejs/cpu.cc</file>
			<!-- TODO -->
			<!-- All those files at some point should be merged in a directory called arm966es -->
			<file>unisim/component/cxx/processor/arm/coprocessor/arm966e_s/cp15.cc</file>
			<file>unisim/component/cxx/processor/arm/coprocessor/arm966e_s/cp15.hh</file>
			<file>unisim/component/cxx/processor/arm/coprocessor/arm966e_s/cp15.tcc</file>
			<file>unisim/component/cxx/processor/arm/tcm/tcm.hh</file>
			<file>unisim/component/cxx/processor/arm/tcm/tcm.tcc</file>
			<file>unisim/component/cxx/processor/arm/tcm/tcm.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/cache.hh</file>
			<file>unisim/component/cxx/processor/arm/cache/cache.tcc</file>
			<file>unisim/component/cxx/processor/arm/cache/set.hh</file>
			<file>unisim/component/cxx/processor/arm/cache/set.tcc</file>
			<file>unisim/component/cxx/processor/arm/cache/config.hh</file>
			<file>unisim/component/cxx/processor/arm/cache/line.hh</file>
			<file>unisim/component/cxx/processor/arm/cache/line.tcc</file>
			<file>unisim/component/cxx/processor/arm/cache/types.hh</file>
			<!-- end of TODO -->
			<file>unisim/component/cxx/processor/arm/CMakeLists.txt</file>
<!--			<file>unisim/component/cxx/processor/arm/cache_interface.hh</file>
			<file>unisim/component/cxx/processor/arm/cpu_arm9tdmi_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/config.hh</file>
			<file>unisim/component/cxx/processor/arm/cpu_arm9tdmi_nocache.cc</file>
			<file>unisim/component/cxx/processor/arm/coprocessor_interface.hh</file>
			<file>unisim/component/cxx/processor/arm/cpu_arm9tdmi_nocache_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cpu.hh</file>
			<file>unisim/component/cxx/processor/arm/exception.hh</file>
			<file>unisim/component/cxx/processor/arm/cpu.soclib_step_cycle.tcc</file>
			<file>unisim/component/cxx/processor/arm/exception.tcc</file>
			<file>unisim/component/cxx/processor/arm/cpu.step_cycle.tcc</file>
			<file>unisim/component/cxx/processor/arm/instruction.hh</file>
			<file>unisim/component/cxx/processor/arm/cpu.step_instruction.tcc</file>
			<file>unisim/component/cxx/processor/arm/instruction.tcc</file>
			<file>unisim/component/cxx/processor/arm/cpu.tcc</file>
			<file>unisim/component/cxx/processor/arm/cpu_arm7tdmi.cc</file>
			<file>unisim/component/cxx/processor/arm/cpu_arm7tdmi_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cpu_arm966e_s.cc</file>
			<file>unisim/component/cxx/processor/arm/cpu_arm966e_s_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/memory_op.hh</file>
			<file>unisim/component/cxx/processor/arm/cpu_arm9tdmi.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/32kb_dm_wb_32bls.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/64kb_dm_wb_32bls.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/cache.hh</file>
			<file>unisim/component/cxx/processor/arm/cache/32kb_dm_wb_32bls_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/64kb_dm_wb_32bls_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/cache.tcc</file>
			<file>unisim/component/cxx/processor/arm/cache/32kb_dm_wt_32bls.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/64kb_dm_wt_32bls.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/config.hh</file>
			<file>unisim/component/cxx/processor/arm/cache/32kb_dm_wt_32bls_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/64kb_dm_wt_32bls_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/line.hh</file>
			<file>unisim/component/cxx/processor/arm/cache/512b_dm_wb_8bls.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/96kb_dm_wb_32bls.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/line.tcc</file>
			<file>unisim/component/cxx/processor/arm/cache/512b_dm_wb_8bls_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/96kb_dm_wb_32bls_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/set.hh</file>
			<file>unisim/component/cxx/processor/arm/cache/512b_dm_wt_8bls.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/96kb_dm_wt_32bls.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/set.tcc</file>
			<file>unisim/component/cxx/processor/arm/cache/512b_dm_wt_8bls_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/96kb_dm_wt_32bls_debug.cc</file>
			<file>unisim/component/cxx/processor/arm/cache/types.hh</file>
			<file>unisim/component/cxx/processor/arm/coprocessor/arm966e_s/cp15.cc</file>
			<file>unisim/component/cxx/processor/arm/coprocessor/arm966e_s/cp15.hh</file>
			<file>unisim/component/cxx/processor/arm/coprocessor/arm966e_s/cp15.tcc</file>
			<file>unisim/component/cxx/processor/arm/tcm/tcm.cc</file>
			<file>unisim/component/cxx/processor/arm/tcm/tcm.hh</file>
			<file>unisim/component/cxx/processor/arm/tcm/tcm.tcc</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/arm32.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/branch.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/misc_arithmetic.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/multiply.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/profiling.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/dependency.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/semaphore.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/exception.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/specialization.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/execution_latency.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/arm32/load_store.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/actions_dec.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/data_processing.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/load_store_reg.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/branch.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/exception.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/profiling.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/constructors_dec.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/load_store_multiple.isa</file>
			<file>unisim/component/cxx/processor/arm/isa/thumb/thumb.isa</file>
-->
		</files>
		<depends>
			<dep>clib_inttypes_h</dep>
			<dep>clib_stdlib_h</dep>
			<dep>clib_string_h</dep>
			<dep>clib_time_h</dep>
			<dep>stl_stdexcept</dep>
			<dep>stl_cstring</dep>
			<dep>stl_cassert</dep>
			<dep>stl_string</dep>
			<dep>stl_sstream</dep>
			<dep>stl_iostream</dep>
			<dep>stl_vector</dep>
			<dep>stl_queue</dep>
			<dep>stl_map</dep>
			<dep>unisim::kernel::service</dep>
			<dep>unisim::kernel::logger</dep>
			<dep>unisim::util::endian</dep>
			<dep>unisim::util::arithmetic</dep>
			<dep>unisim::util::debug</dep>
			<dep>unisim::util::random</dep>
			<dep>unisim::service::interfaces::memory</dep>
			<dep>unisim::service::interfaces::loader</dep>
			<dep>unisim::service::interfaces::linux_os</dep>
			<dep>unisim::service::interfaces::cpu_linux_os</dep>
			<dep>unisim::service::interfaces::debug_control</dep>
			<dep>unisim::service::interfaces::disassembly</dep>
			<dep>unisim::service::interfaces::memory_access_reporting</dep>
			<dep>unisim::service::interfaces::symbol_table_lookup</dep>
			<dep>unisim::service::interfaces::memory_injection</dep>
			<dep>unisim::service::interfaces::registers</dep>
			<dep>unisim::service::interfaces::trap_reporting</dep>
			<dep>unisim::service::interfaces::cache_power_estimator</dep>
			<dep>unisim::service::interfaces::power_mode</dep>
			<dep>unisim_tools::genisslib</dep>
		</depends>
		<autotools>
			<automake>unisim/component/cxx/processor/arm/arm.am</automake>
			<autoconf>unisim/component/cxx/processor/arm/arm.ac</autoconf>
		</autotools>
	</unit>
</package>
