// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue2_decoded_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_0_RD,
  input  [6:0]  io_enq_bits_decoded_instruction_0_PRD,
                io_enq_bits_decoded_instruction_0_PRDold,
  input         io_enq_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,
  input         io_enq_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,
  input         io_enq_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_0_MOB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,
                io_enq_bits_decoded_instruction_0_RS_type,
  input         io_enq_bits_decoded_instruction_0_needs_ALU,
                io_enq_bits_decoded_instruction_0_needs_branch_unit,
                io_enq_bits_decoded_instruction_0_needs_CSRs,
                io_enq_bits_decoded_instruction_0_SUBTRACT,
                io_enq_bits_decoded_instruction_0_MULTIPLY,
                io_enq_bits_decoded_instruction_0_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_0_memory_type,
                io_enq_bits_decoded_instruction_0_access_width,
  input         io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_1_RD,
  input  [6:0]  io_enq_bits_decoded_instruction_1_PRD,
                io_enq_bits_decoded_instruction_1_PRDold,
  input         io_enq_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,
  input         io_enq_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,
  input         io_enq_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_1_MOB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,
                io_enq_bits_decoded_instruction_1_RS_type,
  input         io_enq_bits_decoded_instruction_1_needs_ALU,
                io_enq_bits_decoded_instruction_1_needs_branch_unit,
                io_enq_bits_decoded_instruction_1_needs_CSRs,
                io_enq_bits_decoded_instruction_1_SUBTRACT,
                io_enq_bits_decoded_instruction_1_MULTIPLY,
                io_enq_bits_decoded_instruction_1_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_1_memory_type,
                io_enq_bits_decoded_instruction_1_access_width,
  input         io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_2_RD,
  input  [6:0]  io_enq_bits_decoded_instruction_2_PRD,
                io_enq_bits_decoded_instruction_2_PRDold,
  input         io_enq_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,
  input         io_enq_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,
  input         io_enq_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_2_MOB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,
                io_enq_bits_decoded_instruction_2_RS_type,
  input         io_enq_bits_decoded_instruction_2_needs_ALU,
                io_enq_bits_decoded_instruction_2_needs_branch_unit,
                io_enq_bits_decoded_instruction_2_needs_CSRs,
                io_enq_bits_decoded_instruction_2_SUBTRACT,
                io_enq_bits_decoded_instruction_2_MULTIPLY,
                io_enq_bits_decoded_instruction_2_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_2_memory_type,
                io_enq_bits_decoded_instruction_2_access_width,
  input         io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_3_RD,
  input  [6:0]  io_enq_bits_decoded_instruction_3_PRD,
                io_enq_bits_decoded_instruction_3_PRDold,
  input         io_enq_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,
  input         io_enq_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,
  input         io_enq_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_3_MOB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,
                io_enq_bits_decoded_instruction_3_RS_type,
  input         io_enq_bits_decoded_instruction_3_needs_ALU,
                io_enq_bits_decoded_instruction_3_needs_branch_unit,
                io_enq_bits_decoded_instruction_3_needs_CSRs,
                io_enq_bits_decoded_instruction_3_SUBTRACT,
                io_enq_bits_decoded_instruction_3_MULTIPLY,
                io_enq_bits_decoded_instruction_3_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_3_memory_type,
                io_enq_bits_decoded_instruction_3_access_width,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_TOS,
                io_enq_bits_NEXT,
  input         io_enq_bits_prediction_hit,
  input  [31:0] io_enq_bits_prediction_target,
  input  [2:0]  io_enq_bits_prediction_br_type,
  input         io_enq_bits_prediction_T_NT,
  input  [7:0]  io_enq_bits_free_list_front_pointer,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_0_RD,
  output [6:0]  io_deq_bits_decoded_instruction_0_PRD,
                io_deq_bits_decoded_instruction_0_PRDold,
  output        io_deq_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,
  output        io_deq_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,
  output        io_deq_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_0_MOB_index,
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,
                io_deq_bits_decoded_instruction_0_RS_type,
  output        io_deq_bits_decoded_instruction_0_needs_ALU,
                io_deq_bits_decoded_instruction_0_needs_branch_unit,
                io_deq_bits_decoded_instruction_0_needs_CSRs,
                io_deq_bits_decoded_instruction_0_SUBTRACT,
                io_deq_bits_decoded_instruction_0_MULTIPLY,
                io_deq_bits_decoded_instruction_0_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_0_memory_type,
                io_deq_bits_decoded_instruction_0_access_width,
  output        io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_1_RD,
  output [6:0]  io_deq_bits_decoded_instruction_1_PRD,
                io_deq_bits_decoded_instruction_1_PRDold,
  output        io_deq_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,
  output        io_deq_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,
  output        io_deq_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_1_MOB_index,
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,
                io_deq_bits_decoded_instruction_1_RS_type,
  output        io_deq_bits_decoded_instruction_1_needs_ALU,
                io_deq_bits_decoded_instruction_1_needs_branch_unit,
                io_deq_bits_decoded_instruction_1_needs_CSRs,
                io_deq_bits_decoded_instruction_1_SUBTRACT,
                io_deq_bits_decoded_instruction_1_MULTIPLY,
                io_deq_bits_decoded_instruction_1_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_1_memory_type,
                io_deq_bits_decoded_instruction_1_access_width,
  output        io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_2_RD,
  output [6:0]  io_deq_bits_decoded_instruction_2_PRD,
                io_deq_bits_decoded_instruction_2_PRDold,
  output        io_deq_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,
  output        io_deq_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,
  output        io_deq_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_2_MOB_index,
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,
                io_deq_bits_decoded_instruction_2_RS_type,
  output        io_deq_bits_decoded_instruction_2_needs_ALU,
                io_deq_bits_decoded_instruction_2_needs_branch_unit,
                io_deq_bits_decoded_instruction_2_needs_CSRs,
                io_deq_bits_decoded_instruction_2_SUBTRACT,
                io_deq_bits_decoded_instruction_2_MULTIPLY,
                io_deq_bits_decoded_instruction_2_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_2_memory_type,
                io_deq_bits_decoded_instruction_2_access_width,
  output        io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_3_RD,
  output [6:0]  io_deq_bits_decoded_instruction_3_PRD,
                io_deq_bits_decoded_instruction_3_PRDold,
  output        io_deq_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,
  output        io_deq_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,
  output        io_deq_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_3_MOB_index,
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,
                io_deq_bits_decoded_instruction_3_RS_type,
  output        io_deq_bits_decoded_instruction_3_needs_ALU,
                io_deq_bits_decoded_instruction_3_needs_branch_unit,
                io_deq_bits_decoded_instruction_3_needs_CSRs,
                io_deq_bits_decoded_instruction_3_SUBTRACT,
                io_deq_bits_decoded_instruction_3_MULTIPLY,
                io_deq_bits_decoded_instruction_3_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_3_memory_type,
                io_deq_bits_decoded_instruction_3_access_width,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_TOS,
                io_deq_bits_NEXT,
  output        io_deq_bits_prediction_hit,
  output [31:0] io_deq_bits_prediction_target,
  output [2:0]  io_deq_bits_prediction_br_type,
  output        io_deq_bits_prediction_T_NT,
  output [7:0]  io_deq_bits_free_list_front_pointer,
  input         io_flush
);

  wire [482:0] _ram_ext_R0_data;
  reg          wrap;
  reg          wrap_1;
  reg          maybe_full;
  wire         ptr_match = wrap == wrap_1;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;
      wrap_1 <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      wrap <= ~io_flush & (do_enq ? wrap - 1'h1 : wrap);
      wrap_1 <= ~io_flush & (do_deq ? wrap_1 - 1'h1 : wrap_1);
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_2x483 ram_ext (
    .R0_addr (wrap_1),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_free_list_front_pointer,
        io_enq_bits_prediction_T_NT,
        io_enq_bits_prediction_br_type,
        io_enq_bits_prediction_target,
        io_enq_bits_prediction_hit,
        io_enq_bits_NEXT,
        io_enq_bits_TOS,
        io_enq_bits_GHR,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_decoded_instruction_3_access_width,
        io_enq_bits_decoded_instruction_3_memory_type,
        io_enq_bits_decoded_instruction_3_IS_IMM,
        io_enq_bits_decoded_instruction_3_MULTIPLY,
        io_enq_bits_decoded_instruction_3_SUBTRACT,
        io_enq_bits_decoded_instruction_3_needs_CSRs,
        io_enq_bits_decoded_instruction_3_needs_branch_unit,
        io_enq_bits_decoded_instruction_3_needs_ALU,
        io_enq_bits_decoded_instruction_3_RS_type,
        io_enq_bits_decoded_instruction_3_portID,
        io_enq_bits_decoded_instruction_3_instructionType,
        io_enq_bits_decoded_instruction_3_MOB_index,
        io_enq_bits_decoded_instruction_3_ROB_index,
        io_enq_bits_decoded_instruction_3_packet_index,
        io_enq_bits_decoded_instruction_3_FUNCT3,
        io_enq_bits_decoded_instruction_3_IMM,
        io_enq_bits_decoded_instruction_3_RS2_valid,
        io_enq_bits_decoded_instruction_3_RS2,
        io_enq_bits_decoded_instruction_3_RS1_valid,
        io_enq_bits_decoded_instruction_3_RS1,
        io_enq_bits_decoded_instruction_3_RD_valid,
        io_enq_bits_decoded_instruction_3_PRDold,
        io_enq_bits_decoded_instruction_3_PRD,
        io_enq_bits_decoded_instruction_3_RD,
        io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_2_access_width,
        io_enq_bits_decoded_instruction_2_memory_type,
        io_enq_bits_decoded_instruction_2_IS_IMM,
        io_enq_bits_decoded_instruction_2_MULTIPLY,
        io_enq_bits_decoded_instruction_2_SUBTRACT,
        io_enq_bits_decoded_instruction_2_needs_CSRs,
        io_enq_bits_decoded_instruction_2_needs_branch_unit,
        io_enq_bits_decoded_instruction_2_needs_ALU,
        io_enq_bits_decoded_instruction_2_RS_type,
        io_enq_bits_decoded_instruction_2_portID,
        io_enq_bits_decoded_instruction_2_instructionType,
        io_enq_bits_decoded_instruction_2_MOB_index,
        io_enq_bits_decoded_instruction_2_ROB_index,
        io_enq_bits_decoded_instruction_2_packet_index,
        io_enq_bits_decoded_instruction_2_FUNCT3,
        io_enq_bits_decoded_instruction_2_IMM,
        io_enq_bits_decoded_instruction_2_RS2_valid,
        io_enq_bits_decoded_instruction_2_RS2,
        io_enq_bits_decoded_instruction_2_RS1_valid,
        io_enq_bits_decoded_instruction_2_RS1,
        io_enq_bits_decoded_instruction_2_RD_valid,
        io_enq_bits_decoded_instruction_2_PRDold,
        io_enq_bits_decoded_instruction_2_PRD,
        io_enq_bits_decoded_instruction_2_RD,
        io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_1_access_width,
        io_enq_bits_decoded_instruction_1_memory_type,
        io_enq_bits_decoded_instruction_1_IS_IMM,
        io_enq_bits_decoded_instruction_1_MULTIPLY,
        io_enq_bits_decoded_instruction_1_SUBTRACT,
        io_enq_bits_decoded_instruction_1_needs_CSRs,
        io_enq_bits_decoded_instruction_1_needs_branch_unit,
        io_enq_bits_decoded_instruction_1_needs_ALU,
        io_enq_bits_decoded_instruction_1_RS_type,
        io_enq_bits_decoded_instruction_1_portID,
        io_enq_bits_decoded_instruction_1_instructionType,
        io_enq_bits_decoded_instruction_1_MOB_index,
        io_enq_bits_decoded_instruction_1_ROB_index,
        io_enq_bits_decoded_instruction_1_packet_index,
        io_enq_bits_decoded_instruction_1_FUNCT3,
        io_enq_bits_decoded_instruction_1_IMM,
        io_enq_bits_decoded_instruction_1_RS2_valid,
        io_enq_bits_decoded_instruction_1_RS2,
        io_enq_bits_decoded_instruction_1_RS1_valid,
        io_enq_bits_decoded_instruction_1_RS1,
        io_enq_bits_decoded_instruction_1_RD_valid,
        io_enq_bits_decoded_instruction_1_PRDold,
        io_enq_bits_decoded_instruction_1_PRD,
        io_enq_bits_decoded_instruction_1_RD,
        io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_0_access_width,
        io_enq_bits_decoded_instruction_0_memory_type,
        io_enq_bits_decoded_instruction_0_IS_IMM,
        io_enq_bits_decoded_instruction_0_MULTIPLY,
        io_enq_bits_decoded_instruction_0_SUBTRACT,
        io_enq_bits_decoded_instruction_0_needs_CSRs,
        io_enq_bits_decoded_instruction_0_needs_branch_unit,
        io_enq_bits_decoded_instruction_0_needs_ALU,
        io_enq_bits_decoded_instruction_0_RS_type,
        io_enq_bits_decoded_instruction_0_portID,
        io_enq_bits_decoded_instruction_0_instructionType,
        io_enq_bits_decoded_instruction_0_MOB_index,
        io_enq_bits_decoded_instruction_0_ROB_index,
        io_enq_bits_decoded_instruction_0_packet_index,
        io_enq_bits_decoded_instruction_0_FUNCT3,
        io_enq_bits_decoded_instruction_0_IMM,
        io_enq_bits_decoded_instruction_0_RS2_valid,
        io_enq_bits_decoded_instruction_0_RS2,
        io_enq_bits_decoded_instruction_0_RS1_valid,
        io_enq_bits_decoded_instruction_0_RS1,
        io_enq_bits_decoded_instruction_0_RD_valid,
        io_enq_bits_decoded_instruction_0_PRDold,
        io_enq_bits_decoded_instruction_0_PRD,
        io_enq_bits_decoded_instruction_0_RD,
        io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready = _ram_ext_R0_data[32];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready = _ram_ext_R0_data[33];
  assign io_deq_bits_decoded_instruction_0_RD = _ram_ext_R0_data[38:34];
  assign io_deq_bits_decoded_instruction_0_PRD = _ram_ext_R0_data[45:39];
  assign io_deq_bits_decoded_instruction_0_PRDold = _ram_ext_R0_data[52:46];
  assign io_deq_bits_decoded_instruction_0_RD_valid = _ram_ext_R0_data[53];
  assign io_deq_bits_decoded_instruction_0_RS1 = _ram_ext_R0_data[60:54];
  assign io_deq_bits_decoded_instruction_0_RS1_valid = _ram_ext_R0_data[61];
  assign io_deq_bits_decoded_instruction_0_RS2 = _ram_ext_R0_data[68:62];
  assign io_deq_bits_decoded_instruction_0_RS2_valid = _ram_ext_R0_data[69];
  assign io_deq_bits_decoded_instruction_0_IMM = _ram_ext_R0_data[90:70];
  assign io_deq_bits_decoded_instruction_0_FUNCT3 = _ram_ext_R0_data[93:91];
  assign io_deq_bits_decoded_instruction_0_packet_index = _ram_ext_R0_data[95:94];
  assign io_deq_bits_decoded_instruction_0_ROB_index = _ram_ext_R0_data[101:96];
  assign io_deq_bits_decoded_instruction_0_MOB_index = _ram_ext_R0_data[105:102];
  assign io_deq_bits_decoded_instruction_0_instructionType = _ram_ext_R0_data[110:106];
  assign io_deq_bits_decoded_instruction_0_portID = _ram_ext_R0_data[112:111];
  assign io_deq_bits_decoded_instruction_0_RS_type = _ram_ext_R0_data[114:113];
  assign io_deq_bits_decoded_instruction_0_needs_ALU = _ram_ext_R0_data[115];
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit = _ram_ext_R0_data[116];
  assign io_deq_bits_decoded_instruction_0_needs_CSRs = _ram_ext_R0_data[117];
  assign io_deq_bits_decoded_instruction_0_SUBTRACT = _ram_ext_R0_data[118];
  assign io_deq_bits_decoded_instruction_0_MULTIPLY = _ram_ext_R0_data[119];
  assign io_deq_bits_decoded_instruction_0_IS_IMM = _ram_ext_R0_data[120];
  assign io_deq_bits_decoded_instruction_0_memory_type = _ram_ext_R0_data[122:121];
  assign io_deq_bits_decoded_instruction_0_access_width = _ram_ext_R0_data[124:123];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready = _ram_ext_R0_data[125];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready = _ram_ext_R0_data[126];
  assign io_deq_bits_decoded_instruction_1_RD = _ram_ext_R0_data[131:127];
  assign io_deq_bits_decoded_instruction_1_PRD = _ram_ext_R0_data[138:132];
  assign io_deq_bits_decoded_instruction_1_PRDold = _ram_ext_R0_data[145:139];
  assign io_deq_bits_decoded_instruction_1_RD_valid = _ram_ext_R0_data[146];
  assign io_deq_bits_decoded_instruction_1_RS1 = _ram_ext_R0_data[153:147];
  assign io_deq_bits_decoded_instruction_1_RS1_valid = _ram_ext_R0_data[154];
  assign io_deq_bits_decoded_instruction_1_RS2 = _ram_ext_R0_data[161:155];
  assign io_deq_bits_decoded_instruction_1_RS2_valid = _ram_ext_R0_data[162];
  assign io_deq_bits_decoded_instruction_1_IMM = _ram_ext_R0_data[183:163];
  assign io_deq_bits_decoded_instruction_1_FUNCT3 = _ram_ext_R0_data[186:184];
  assign io_deq_bits_decoded_instruction_1_packet_index = _ram_ext_R0_data[188:187];
  assign io_deq_bits_decoded_instruction_1_ROB_index = _ram_ext_R0_data[194:189];
  assign io_deq_bits_decoded_instruction_1_MOB_index = _ram_ext_R0_data[198:195];
  assign io_deq_bits_decoded_instruction_1_instructionType = _ram_ext_R0_data[203:199];
  assign io_deq_bits_decoded_instruction_1_portID = _ram_ext_R0_data[205:204];
  assign io_deq_bits_decoded_instruction_1_RS_type = _ram_ext_R0_data[207:206];
  assign io_deq_bits_decoded_instruction_1_needs_ALU = _ram_ext_R0_data[208];
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit = _ram_ext_R0_data[209];
  assign io_deq_bits_decoded_instruction_1_needs_CSRs = _ram_ext_R0_data[210];
  assign io_deq_bits_decoded_instruction_1_SUBTRACT = _ram_ext_R0_data[211];
  assign io_deq_bits_decoded_instruction_1_MULTIPLY = _ram_ext_R0_data[212];
  assign io_deq_bits_decoded_instruction_1_IS_IMM = _ram_ext_R0_data[213];
  assign io_deq_bits_decoded_instruction_1_memory_type = _ram_ext_R0_data[215:214];
  assign io_deq_bits_decoded_instruction_1_access_width = _ram_ext_R0_data[217:216];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready = _ram_ext_R0_data[218];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready = _ram_ext_R0_data[219];
  assign io_deq_bits_decoded_instruction_2_RD = _ram_ext_R0_data[224:220];
  assign io_deq_bits_decoded_instruction_2_PRD = _ram_ext_R0_data[231:225];
  assign io_deq_bits_decoded_instruction_2_PRDold = _ram_ext_R0_data[238:232];
  assign io_deq_bits_decoded_instruction_2_RD_valid = _ram_ext_R0_data[239];
  assign io_deq_bits_decoded_instruction_2_RS1 = _ram_ext_R0_data[246:240];
  assign io_deq_bits_decoded_instruction_2_RS1_valid = _ram_ext_R0_data[247];
  assign io_deq_bits_decoded_instruction_2_RS2 = _ram_ext_R0_data[254:248];
  assign io_deq_bits_decoded_instruction_2_RS2_valid = _ram_ext_R0_data[255];
  assign io_deq_bits_decoded_instruction_2_IMM = _ram_ext_R0_data[276:256];
  assign io_deq_bits_decoded_instruction_2_FUNCT3 = _ram_ext_R0_data[279:277];
  assign io_deq_bits_decoded_instruction_2_packet_index = _ram_ext_R0_data[281:280];
  assign io_deq_bits_decoded_instruction_2_ROB_index = _ram_ext_R0_data[287:282];
  assign io_deq_bits_decoded_instruction_2_MOB_index = _ram_ext_R0_data[291:288];
  assign io_deq_bits_decoded_instruction_2_instructionType = _ram_ext_R0_data[296:292];
  assign io_deq_bits_decoded_instruction_2_portID = _ram_ext_R0_data[298:297];
  assign io_deq_bits_decoded_instruction_2_RS_type = _ram_ext_R0_data[300:299];
  assign io_deq_bits_decoded_instruction_2_needs_ALU = _ram_ext_R0_data[301];
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit = _ram_ext_R0_data[302];
  assign io_deq_bits_decoded_instruction_2_needs_CSRs = _ram_ext_R0_data[303];
  assign io_deq_bits_decoded_instruction_2_SUBTRACT = _ram_ext_R0_data[304];
  assign io_deq_bits_decoded_instruction_2_MULTIPLY = _ram_ext_R0_data[305];
  assign io_deq_bits_decoded_instruction_2_IS_IMM = _ram_ext_R0_data[306];
  assign io_deq_bits_decoded_instruction_2_memory_type = _ram_ext_R0_data[308:307];
  assign io_deq_bits_decoded_instruction_2_access_width = _ram_ext_R0_data[310:309];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready = _ram_ext_R0_data[311];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready = _ram_ext_R0_data[312];
  assign io_deq_bits_decoded_instruction_3_RD = _ram_ext_R0_data[317:313];
  assign io_deq_bits_decoded_instruction_3_PRD = _ram_ext_R0_data[324:318];
  assign io_deq_bits_decoded_instruction_3_PRDold = _ram_ext_R0_data[331:325];
  assign io_deq_bits_decoded_instruction_3_RD_valid = _ram_ext_R0_data[332];
  assign io_deq_bits_decoded_instruction_3_RS1 = _ram_ext_R0_data[339:333];
  assign io_deq_bits_decoded_instruction_3_RS1_valid = _ram_ext_R0_data[340];
  assign io_deq_bits_decoded_instruction_3_RS2 = _ram_ext_R0_data[347:341];
  assign io_deq_bits_decoded_instruction_3_RS2_valid = _ram_ext_R0_data[348];
  assign io_deq_bits_decoded_instruction_3_IMM = _ram_ext_R0_data[369:349];
  assign io_deq_bits_decoded_instruction_3_FUNCT3 = _ram_ext_R0_data[372:370];
  assign io_deq_bits_decoded_instruction_3_packet_index = _ram_ext_R0_data[374:373];
  assign io_deq_bits_decoded_instruction_3_ROB_index = _ram_ext_R0_data[380:375];
  assign io_deq_bits_decoded_instruction_3_MOB_index = _ram_ext_R0_data[384:381];
  assign io_deq_bits_decoded_instruction_3_instructionType = _ram_ext_R0_data[389:385];
  assign io_deq_bits_decoded_instruction_3_portID = _ram_ext_R0_data[391:390];
  assign io_deq_bits_decoded_instruction_3_RS_type = _ram_ext_R0_data[393:392];
  assign io_deq_bits_decoded_instruction_3_needs_ALU = _ram_ext_R0_data[394];
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit = _ram_ext_R0_data[395];
  assign io_deq_bits_decoded_instruction_3_needs_CSRs = _ram_ext_R0_data[396];
  assign io_deq_bits_decoded_instruction_3_SUBTRACT = _ram_ext_R0_data[397];
  assign io_deq_bits_decoded_instruction_3_MULTIPLY = _ram_ext_R0_data[398];
  assign io_deq_bits_decoded_instruction_3_IS_IMM = _ram_ext_R0_data[399];
  assign io_deq_bits_decoded_instruction_3_memory_type = _ram_ext_R0_data[401:400];
  assign io_deq_bits_decoded_instruction_3_access_width = _ram_ext_R0_data[403:402];
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[404];
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[405];
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[406];
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[407];
  assign io_deq_bits_GHR = _ram_ext_R0_data[423:408];
  assign io_deq_bits_TOS = _ram_ext_R0_data[430:424];
  assign io_deq_bits_NEXT = _ram_ext_R0_data[437:431];
  assign io_deq_bits_prediction_hit = _ram_ext_R0_data[438];
  assign io_deq_bits_prediction_target = _ram_ext_R0_data[470:439];
  assign io_deq_bits_prediction_br_type = _ram_ext_R0_data[473:471];
  assign io_deq_bits_prediction_T_NT = _ram_ext_R0_data[474];
  assign io_deq_bits_free_list_front_pointer = _ram_ext_R0_data[482:475];
endmodule

