#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr  3 19:11:17 2025
# Process ID: 1816
# Current directory: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.runs/synth_1
# Command line: vivado.exe -log seven_seg_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seven_seg_display.tcl
# Log file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.runs/synth_1/seven_seg_display.vds
# Journal file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.runs/synth_1\vivado.jou
# Running On: Shri, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 12622 MB
#-----------------------------------------------------------
source seven_seg_display.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 497.785 ; gain = 221.438
Command: synth_design -top seven_seg_display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1324.535 ; gain = 438.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seven_seg_display' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/imports/imports/Seven_segment_display/seven_segment_display.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_100M_to_1K' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/imports/imports/Vivado_projects/D_flipflop/D_flipflop.srcs/sources_1/imports/Seven_segment_display/clock_100M_to_1K.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_100M_to_1K' (0#1) [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/imports/imports/Vivado_projects/D_flipflop/D_flipflop.srcs/sources_1/imports/Seven_segment_display/clock_100M_to_1K.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/imports/imports/Seven_segment_display/seven_segment_display.v:22]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_display' (0#1) [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/imports/imports/Seven_segment_display/seven_segment_display.v:2]
WARNING: [Synth 8-7129] Port q[8] in module seven_seg_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[7] in module seven_seg_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[6] in module seven_seg_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[5] in module seven_seg_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[4] in module seven_seg_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.273 ; gain = 546.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.273 ; gain = 546.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.273 ; gain = 546.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1446.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1446.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port q[8] in module seven_seg_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[7] in module seven_seg_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[6] in module seven_seg_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[5] in module seven_seg_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[4] in module seven_seg_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT4   |    12|
|5     |LUT5   |     1|
|6     |LUT6   |     1|
|7     |FDRE   |    28|
|8     |IBUF   |     5|
|9     |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.316 ; gain = 560.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1446.316 ; gain = 546.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.316 ; gain = 560.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1450.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 43fa402
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1450.285 ; gain = 952.500
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1450.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.runs/synth_1/seven_seg_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seven_seg_display_utilization_synth.rpt -pb seven_seg_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 19:12:18 2025...
