// Seed: 2961236358
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2
);
  assign id_3[1'b0] = 1;
  reg id_4, id_5;
  logic   id_6;
  integer id_7;
  defparam id_8.id_9 = 1;
  initial begin
    if (1) {1, 1} <= 1;
    begin
      id_5 <= {1};
      id_4 = 1'h0;
    end
  end
  logic id_10;
  always @(id_10 or 'd0) begin
    id_4 <= id_9;
    id_8 = 1;
  end
  logic id_11;
endmodule
