INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema5/project_ideea_Cn/project_ideea_Cn.srcs/sources_1/new/KEYGEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEYGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema5/project_ideea_Cn/project_ideea_Cn.srcs/sources_1/new/pasFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema5/project_ideea_Cn/project_ideea_Cn.srcs/sources_1/new/pasulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pasulx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema5/project_ideea_Cn/project_ideea_Cn.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema5/project_ideea_Cn/project_ideea_Cn.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema5/project_ideea_Cn/project_ideea_Cn.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
