#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14ce05470 .scope module, "tb_shift_register" "tb_shift_register" 2 3;
 .timescale -9 -12;
P_0x600002800cc0 .param/l "LENGTH" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x600002800d00 .param/l "TOTAL_CYCLES" 0 2 7, +C4<00000000000000000000000000001100>;
P_0x600002800d40 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x600002f00e10_0 .var "clock", 0 0;
v0x600002f00ea0_0 .var "data_in", 7 0;
v0x600002f00f30_0 .net "data_out", 7 0, L_0x600003600cb0;  1 drivers
v0x600002f00fc0_0 .var/i "i", 31 0;
v0x600002f01050_0 .var/i "j", 31 0;
v0x600002f010e0_0 .var "next_data", 7 0;
v0x600002f01170_0 .var "reset", 0 0;
v0x600002f01200 .array "tb_pipe", 3 0, 7 0;
E_0x600000803640 .event posedge, v0x600002f00240_0;
S_0x14ce055e0 .scope module, "dut" "shift_register" 2 16, 3 19 0, S_0x14ce05470;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "data_out";
P_0x600003301980 .param/l "LENGTH" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x6000033019c0 .param/l "WIDTH" 0 3 19, +C4<00000000000000000000000000001000>;
L_0x600003600c40 .functor BUFZ 8, v0x600002f00ea0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003600cb0 .functor BUFZ 8, v0x600002f00a20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002f00b40_0 .net "clock", 0 0, v0x600002f00e10_0;  1 drivers
v0x600002f00bd0_0 .net "data_in", 7 0, v0x600002f00ea0_0;  1 drivers
v0x600002f00c60_0 .net "data_out", 7 0, L_0x600003600cb0;  alias, 1 drivers
v0x600002f00cf0_0 .net "reset", 0 0, v0x600002f01170_0;  1 drivers
v0x600002f00d80 .array "stage", 4 0;
v0x600002f00d80_0 .net v0x600002f00d80 0, 7 0, L_0x600003600c40; 1 drivers
v0x600002f00d80_1 .net v0x600002f00d80 1, 7 0, v0x600002f00360_0; 1 drivers
v0x600002f00d80_2 .net v0x600002f00d80 2, 7 0, v0x600002f005a0_0; 1 drivers
v0x600002f00d80_3 .net v0x600002f00d80 3, 7 0, v0x600002f007e0_0; 1 drivers
v0x600002f00d80_4 .net v0x600002f00d80 4, 7 0, v0x600002f00a20_0; 1 drivers
S_0x14ce04ef0 .scope generate, "gen_shift[0]" "gen_shift[0]" 3 34, 3 34 0, S_0x14ce055e0;
 .timescale -9 -12;
P_0x600000803700 .param/l "i" 1 3 34, +C4<00>;
S_0x14ce05060 .scope module, "shift_cell" "shift_cell" 3 35, 3 3 0, S_0x14ce04ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "q";
P_0x600000803780 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0x600002f00240_0 .net "clock", 0 0, v0x600002f00e10_0;  alias, 1 drivers
v0x600002f002d0_0 .net "d", 7 0, L_0x600003600c40;  alias, 1 drivers
v0x600002f00360_0 .var "q", 7 0;
v0x600002f003f0_0 .net "reset", 0 0, v0x600002f01170_0;  alias, 1 drivers
E_0x600000803800 .event posedge, v0x600002f003f0_0, v0x600002f00240_0;
S_0x14ce049f0 .scope generate, "gen_shift[1]" "gen_shift[1]" 3 34, 3 34 0, S_0x14ce055e0;
 .timescale -9 -12;
P_0x600000803840 .param/l "i" 1 3 34, +C4<01>;
S_0x14ce04b60 .scope module, "shift_cell" "shift_cell" 3 35, 3 3 0, S_0x14ce049f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "q";
P_0x6000008038c0 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0x600002f00480_0 .net "clock", 0 0, v0x600002f00e10_0;  alias, 1 drivers
v0x600002f00510_0 .net "d", 7 0, v0x600002f00360_0;  alias, 1 drivers
v0x600002f005a0_0 .var "q", 7 0;
v0x600002f00630_0 .net "reset", 0 0, v0x600002f01170_0;  alias, 1 drivers
S_0x14ce093f0 .scope generate, "gen_shift[2]" "gen_shift[2]" 3 34, 3 34 0, S_0x14ce055e0;
 .timescale -9 -12;
P_0x600000803940 .param/l "i" 1 3 34, +C4<010>;
S_0x14ce09560 .scope module, "shift_cell" "shift_cell" 3 35, 3 3 0, S_0x14ce093f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "q";
P_0x6000008039c0 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0x600002f006c0_0 .net "clock", 0 0, v0x600002f00e10_0;  alias, 1 drivers
v0x600002f00750_0 .net "d", 7 0, v0x600002f005a0_0;  alias, 1 drivers
v0x600002f007e0_0 .var "q", 7 0;
v0x600002f00870_0 .net "reset", 0 0, v0x600002f01170_0;  alias, 1 drivers
S_0x14ce096d0 .scope generate, "gen_shift[3]" "gen_shift[3]" 3 34, 3 34 0, S_0x14ce055e0;
 .timescale -9 -12;
P_0x600000803ac0 .param/l "i" 1 3 34, +C4<011>;
S_0x14ce09840 .scope module, "shift_cell" "shift_cell" 3 35, 3 3 0, S_0x14ce096d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "q";
P_0x600000803b40 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0x600002f00900_0 .net "clock", 0 0, v0x600002f00e10_0;  alias, 1 drivers
v0x600002f00990_0 .net "d", 7 0, v0x600002f007e0_0;  alias, 1 drivers
v0x600002f00a20_0 .var "q", 7 0;
v0x600002f00ab0_0 .net "reset", 0 0, v0x600002f01170_0;  alias, 1 drivers
    .scope S_0x14ce05060;
T_0 ;
    %wait E_0x600000803800;
    %load/vec4 v0x600002f003f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f00360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600002f002d0_0;
    %assign/vec4 v0x600002f00360_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14ce04b60;
T_1 ;
    %wait E_0x600000803800;
    %load/vec4 v0x600002f00630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f005a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600002f00510_0;
    %assign/vec4 v0x600002f005a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14ce09560;
T_2 ;
    %wait E_0x600000803800;
    %load/vec4 v0x600002f00870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f007e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002f00750_0;
    %assign/vec4 v0x600002f007e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14ce09840;
T_3 ;
    %wait E_0x600000803800;
    %load/vec4 v0x600002f00ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f00a20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002f00990_0;
    %assign/vec4 v0x600002f00a20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14ce05470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f00e10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x14ce05470;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x600002f00e10_0;
    %inv;
    %store/vec4 v0x600002f00e10_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14ce05470;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f01170_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002f00ea0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002f010e0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f01050_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x600002f01050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002f01050_0;
    %store/vec4a v0x600002f01200, 4, 0;
    %load/vec4 v0x600002f01050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f01050_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %wait E_0x600000803640;
    %wait E_0x600000803640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f01170_0, 0, 1;
    %vpi_call 2 44 "$display", "=== \320\237\321\200\320\276\320\262\320\265\321\200\320\272\320\260 \320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\275\320\276\320\263\320\276 \321\201\320\264\320\262\320\270\320\263\320\260 ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f00fc0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002f00fc0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0x600002f010e0_0;
    %store/vec4 v0x600002f00ea0_0, 0, 8;
    %load/vec4 v0x600002f010e0_0;
    %addi 17, 0, 8;
    %store/vec4 v0x600002f010e0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600002f01050_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x600002f01050_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.5, 5;
    %load/vec4 v0x600002f01050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002f01200, 4;
    %ix/getv/s 4, v0x600002f01050_0;
    %store/vec4a v0x600002f01200, 4, 0;
    %load/vec4 v0x600002f01050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x600002f01050_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %load/vec4 v0x600002f00ea0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002f01200, 4, 0;
    %wait E_0x600000803640;
    %load/vec4 v0x600002f00f30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002f01200, 4;
    %cmp/ne;
    %jmp/0xz  T_6.6, 6;
    %vpi_call 2 59 "$display", "ERROR @ cycle %0d: got %h, expected %h", v0x600002f00fc0_0, v0x600002f00f30_0, &A<v0x600002f01200, 3> {0 0 0};
    %jmp T_6.7;
T_6.6 ;
    %vpi_call 2 62 "$display", " PASS @ cycle %0d: data_out = %h", v0x600002f00fc0_0, v0x600002f00f30_0 {0 0 0};
T_6.7 ;
    %load/vec4 v0x600002f00fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f00fc0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 67 "$display", "=== \320\237\321\200\320\276\320\262\320\265\321\200\320\272\320\260 \321\201\320\261\321\200\320\276\321\201\320\260 ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f01170_0, 0, 1;
    %wait E_0x600000803640;
    %load/vec4 v0x600002f00f30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.8, 6;
    %vpi_call 2 71 "$display", "ERROR after reset: data_out = %h, expected 00", v0x600002f00f30_0 {0 0 0};
    %jmp T_6.9;
T_6.8 ;
    %vpi_call 2 73 "$display", " PASS after reset: data_out = %h", v0x600002f00f30_0 {0 0 0};
T_6.9 ;
    %vpi_call 2 75 "$display", "=== \320\242\320\265\321\201\321\202 \320\267\320\260\320\262\320\265\321\200\321\210\321\221\320\275 ===" {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "shift_register.v";
