<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Wed Sep 02 06:44:46 2015
</item>
<item name = "Version">2015.3 (Build 1330533 on Tue Aug 25 18:17:46 PM 2015)</item>
<item name = "Project">test</item>
<item name = "Solution">solution1</item>
<item name = "Product family">qvirtex7</item>
<item name = "Target device">xq7vx690trf1930-1i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.68, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">29, 29, 30, 30, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Shift_Accum_Loop">27, 27, 8, 2, 1, 11, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 48</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 4, 0, 0</column>
<column name="Memory">0, -, 64, 6</column>
<column name="Multiplexer">-, -, -, 112</column>
<column name="Register">-, -, 84, 1</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fir_mul_32s_32s_32_6_U0">fir_mul_32s_32s_32_6, 0, 4, 0, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="shift_reg_U">fir_shift_reg, 0, 64, 6, 11, 32, 1, 352</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_1_fu_187_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_1_fu_175_p2">+, 0, 0, 5, 5, 2</column>
<column name="tmp_2_fu_154_p2">+, 0, 0, 4, 4, 2</column>
<column name="ap_sig_bdd_103">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_106">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_137">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_226">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_94">and, 0, 0, 1, 1, 1</column>
<column name="tmp_1_fu_148_p2">icmp, 0, 0, 2, 5, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_reg_101">32, 2, 32, 64</column>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="ap_reg_phiprechg_data1_reg_126pp0_it1">32, 3, 32, 96</column>
<column name="ap_reg_ppiten_pp0_it3">1, 2, 1, 2</column>
<column name="i_phi_fu_118_p4">5, 2, 5, 10</column>
<column name="i_reg_114">5, 2, 5, 10</column>
<column name="shift_reg_address0">4, 4, 4, 16</column>
<column name="shift_reg_d0">32, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_reg_101">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_reg_phiprechg_data1_reg_126pp0_it1">32, 0, 32, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="i_1_reg_222">5, 0, 5, 0</column>
<column name="i_reg_114">5, 0, 5, 0</column>
<column name="tmp_1_reg_203">1, 0, 1, 0</column>
<column name="tmp_reg_199">1, 0, 1, 0</column>
<column name="tmp_reg_199">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="y">out, 32, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
<column name="c_address0">out, 4, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_q0">in, 32, ap_memory, c, array</column>
<column name="x">in, 32, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
