Drill report for voltproc_b1.kicad_pcb
Created on Sat Nov 26 13:08:15 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'voltproc_b1.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (2 holes)
    T2  0.700mm  0.0276"  (3 holes)
    T3  0.800mm  0.0315"  (138 holes)
    T4  1.000mm  0.0394"  (73 holes)  (with 60 slots)
    T5  1.016mm  0.0400"  (10 holes)
    T6  1.100mm  0.0433"  (4 holes)
    T7  1.200mm  0.0472"  (6 holes)

    Total plated holes count 236


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
