$date
	Wed Oct 25 09:12:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_task2_2 $end
$var wire 1 ! Y $end
$var wire 1 " X $end
$var parameter 32 # PERIOD $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$scope module u_task2_2 $end
$var wire 1 $ A $end
$var wire 1 ' A_L $end
$var wire 1 % B $end
$var wire 1 ( B_L $end
$var wire 1 & C $end
$var wire 1 ) M1 $end
$var wire 1 * M1_L $end
$var wire 1 + M1_LL $end
$var wire 1 , M2 $end
$var wire 1 - M2_L $end
$var wire 1 . M2_LL $end
$var wire 1 / M3 $end
$var wire 1 0 M3_L $end
$var wire 1 1 M3_LL $end
$var wire 1 2 M4 $end
$var wire 1 3 M4_L $end
$var wire 1 4 M4_LL $end
$var wire 1 " X $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
04
13
02
01
10
0/
0.
1-
0,
0+
1*
0)
1(
1'
0&
0%
0$
0"
0!
$end
#10000
1!
11
00
1/
1&
#20000
0!
1"
01
1.
10
0-
0/
0(
1,
0&
1%
#30000
1!
11
14
00
03
1/
12
1&
#40000
1+
1"
0!
01
0*
0.
04
10
1)
1-
13
0/
1(
0,
02
0'
0&
0%
1$
#50000
1&
#60000
0"
0+
1*
0)
0(
0&
1%
#70000
1!
14
03
12
1&
#80000
