1. 206098837 接地针、插接板及老化测试装置
CN
12.04.2017
H01R 13/24 Loading...
H01R 13/24
Loading...
201620680723.5
澜起科技（上海）有限公司
陈全
H01R 13/24
Loading...
本实用新型提供一种接地针、插接板及老化测试装置，所述接地针包括套筒、插针及弹性装置；所述套筒内设有插孔，所述插孔包括第一插孔部及位于所述第一插孔部内侧的第二插孔部；所述插针包括依次连接的端部、阻挡部、第一插入部及第二插入部；所述第二插入部的形状与所述第二插孔部的形状相适配；所述弹性装置套置于所述第二插入部的外围，且一端固定于所述第一插孔部与所述第二插孔部之间的套筒内壁上，另一端固定于所述第二插入部上。通过将接地针设置为近似实心的结构，减小了接地针的热阻，增强了接地针的散热能力。
2. 106549664 一种数字延迟锁相环及其锁定方法
CN
29.03.2017
H03L 7/08 Loading...
H03L 7/08
Loading...
201510607683.1
澜起科技（上海）有限公司
史明甫
H03L 7/08
Loading...
本发明提供一种数字延迟锁相环及锁定方法。所述数字延迟锁相环包括：分频器，用于根据分频信息对第一时钟信号进行分频处理，输出第二时钟信号；信号选择器，用于根据选择信号选择第一时钟信号或第二时钟信号作为第三时钟信号输出；延迟线，用于根据延迟控制信号对所述第三时钟信号进行延迟，输出第四时钟信号；鉴相器，用于接收第三时钟信号和第四时钟信号，并进行鉴相处理，输出鉴相判断信号；状态机，与所述分频器、信号选择器、延迟线以及鉴相器相连，用于根据鉴相判断信号以及设定的状态逻辑调整控制输出的所述分频信息、选择信号、延迟控制信号，以实现第四时钟信号与第一时钟信号的延迟时间为第一时钟信号周期的倍数。
3. 106533465 干扰处理方法和装置
CN
22.03.2017
H04B 1/10 Loading...
H04B 1/10
Loading...
201510586354.3
澜起科技（上海）有限公司
陆震
H04B 1/10
Loading...
本申请公开了一种干扰处理方法和装置。干扰处理方法和装置可以用于检测干扰和/或抑制干扰。干扰处理方法包括：接收多载波调制信号，所述多载波调制信号包括多载波调制符号；将所述多载波调制符号分解为一组子载波，该组子载波中至少包括目标子载波；对所述目标子载波进行均衡，以得到均衡后的目标子载波；获取所述均衡后的目标子载波的误差功率；将所述误差功率与预设门限比较，以根据所述误差功率与所述预设门限的比较结果确定所述目标子载波是否存在干扰，其中所述预设门限关联于子载波调制星座图中星座点之间的最小距离。
4. 103888136 广播系统芯片的无晶体时钟产生系统
CN
25.01.2017
H03L 7/18 Loading...
H03L 7/18
Loading...
102012000559882
澜起科技（上海）有限公司
李振彪
H03L 7/18
Loading...
本发明提供一种广播系统芯片的无晶体时钟产生系统，所述系统包括：高频电感‑电容数字控制振荡器、第一分频器、分频器组、模拟锁相环、第二分频器、接收器、及数字信号处理器；第一分频器用于产生并输出所述模拟锁相环的基准时钟；分频器组用于产生并输出各种不同的数字时钟；模拟锁相环用于接收基准时钟，并产生振荡频率；第二分频器用于将模拟锁相环输出的频率进行分频，产生所需的本振频率；数字信号处理器用于接收和分析所述接收器输出的信号频率，得到本振频率和所接收到的信号频率的频率偏差，根据所述频率偏差调节高频电感‑电容数字控制振荡器。本发明无需片外晶体，就可以实现片内所需时钟，完成稳定频率输出。
5. 106301356 一种正交信号相位误差校正装置及方法
CN
04.01.2017
H03L 7/085 Loading...
H03L 7/085
Loading...
102015000259855
澜起科技（上海）有限公司
史明甫
H03L 7/085
Loading...
本发明提供一种正交信号相位误差校正装置及方法。所述正交信号相位误差校正装置包括：多路延迟模块，用于根据多路延迟控制信号对多路输入信号一一对应进行延迟处理，输出多路延迟后信号；正交相位生成模块，与多路延迟模块相连，用于对接收的多路延迟后信号进行正交处理，输出多路正交信号；相位误差检测模块，与正交相位生成模块相连，用于接收多路正交信号，并对任意相邻的两路正交信号进行相位误差判断，输出多路相位误差判断信号；状态机模块，与相位误差检测模块以及多路延迟模块相连，用于接收多路所述相位误差判断信号，反馈生成多路延迟控制信号以进一步校正多路输入信号。本发明的技术方案能校正多相位正交信号生成器引入的相位误差。
6. 106295381 用于监控对内部存储器的数据访问的装置以及内部存储器
CN
04.01.2017
G06F 21/62 Loading...
G06F 21/62
Loading...
201510255829.0
澜起科技（上海）有限公司
山岗
G06F 21/62
Loading...
本申请公开了一种用于监控对内部存储器的数据访问的装置和内部存储器。该内部存储器通过内存总线耦接到内存控制器。该监控装置包括缓存模块和安全控制模块。缓存模块被配置为与内存总线相耦接，用以接收并缓存经由内存总线交互的数据和/或与所交互数据相关联的数据访问命令及目标地址。安全控制模块被配置为对所缓存的数据和/或数据访问命令及目标地址进行处理，以识别对所述内部存储器进行的数据访问是否存在安全风险。本申请的监控装置不会影响内部存储器的操作，因而能够良好地兼容现有系统结构。此外，通过监控内部存储器的数据访问，可以识别潜在的安全风险，从而提高系统的安全性和稳定性。
7. 106155926 存储器及存储器的数据交互方法
CN
23.11.2016
G06F 12/08 Loading...
G06F 12/08
Loading...
102015000167194
澜起科技（上海）有限公司
刘杰
G06F 12/08
Loading...
本申请公开了一种存储器。该存储器包括易失性存储模块和非易失性存储模块。存储器通过存储器接口从外部模块接收数据访问命令，并相应地与外部模块交互数据。访问控制模块耦接到存储器接口以接收数据访问命令；非易失性存储模块控制器耦接到非易失性存储模块，接收数据访问命令并且相应地与非易失性存储模块交互数据。数据缓冲模块耦接到易失性存储模块、非易失性存储模块控制器及存储器接口，并且耦接到访问控制模块以接收数据访问命令。数据缓冲模块向非易失性存储模块控制器提供数据访问命令以与非易失性存储模块控制器交互数据。数据缓冲模块包括缓存器，其被用于缓存至少一部分经由数据缓冲模块交互的数据。
8. 105988973 用于快速傅里叶变换的方法和电路
CN
05.10.2016
G06F 17/14 Loading...
G06F 17/14
Loading...
102015000079003
澜起科技（上海）有限公司
宋鹤鸣
G06F 17/14
Loading...
本发明要求保护一种用于快速傅里叶变换的方法和电路，方法包括：将FFT/IFFT数据的一组反序或正序地址转换为一组以基数进制表示的地址；通过累加或者累减一组以基数进制表示的地址的各个数位，并对累加或者累减的结果取模，计算进行并行计算时用于缓存一组数据的多个存储器位置的序号，其中基数表示FFT/IFFT计算的并行计算的短DFT序列的长度；将FFT/IFFT数据分别同时存储在由计算的序号所指示的各自对应的存储器位置；进行FFT/IFFT计算，包括：进行短DFT序列计算包括：从存储器中取出相应数据，直接将相应数据送入短DFT序列计算器进行计算，经过修正旋转因子修正计算的数据，直接原址将修正后的数据送回存储器；重复短DFT序列计算，直至整个FFT/IFFT计算结束。
9. 105988972 快速傅里叶变换的方法和电路
CN
05.10.2016
G06F 17/14 Loading...
G06F 17/14
Loading...
102015000056889
澜起科技（上海）有限公司
宋鹤鸣
G06F 17/14
Loading...
本发明公开一种快速傅里叶变换的方法和电路，该方法包括基于在一组数据中的数据位宽分布，识别是否需要对数据进行分组，一组数据包括在一级快速傅里叶变换/快速傅里叶逆变换计算中的数据。当需要对数据进行分组时，为分在不同组中的数据分配不同的包括有效位和组标志的数据表达方式，在一个组中的数据具有相同指数，在不同组中的数据具有不同指数；以及输出指示所述指数的信号；对于多个短序列FFT/IFFT计算中的每一个，将当前短序列FFT/IFFT计算中使用的数据分解为至少第一多比特部分和第二多比特部分；分别为第一多比特部分和第二多比特部分计算FFT/IFFT计算结果；将第一多比特部分和第二多比特部分的FFT/IFFT计算结果相加；扫描一级中的多个短序列FFT/IFFT计算的叠加结果。
10. 105988955 SDIO设备及其应用的电子装置和数据传输方法
CN
05.10.2016
G06F 13/32 Loading...
G06F 13/32
Loading...
201510064370.6
苏州澜起微电子科技有限公司
曾旭
G06F 13/32
Loading...
本发明提供SDIO设备及其应用的电子装置和数据传输方法，装置包括多个数据模块、一个DMA控制器；当数据模块挂起时，存储DMA控制器在挂起时的状态参数、及挂起时的剩余未传输数据的数据长度信息至参数缓存模块，存储剩余未传输数据至剩余数据缓存模块；当挂起的数据模块唤醒时，自参数缓存区读取状态参数、及剩余未传输数据的数据长度信息，以恢复至挂起时的状态并自数据缓存区中读取剩余未传输数据以继续传输；从而使用单个DMA控制器即可控制多个数据模块挂起及唤醒过程的数据断点传输，减少器件而降低芯片中DMA控制器和缓存的面积，降低成本。
11. 105868125 缓冲存储器及用于控制内部存储器数据访问的装置和方法
CN
17.08.2016
G06F 12/08 Loading...
G06F 12/08
Loading...
201510035868.X
澜起科技（上海）有限公司
山岗
G06F 12/08
Loading...
本申请公开了一种缓冲存储器以及用于控制内部存储器数据访问的装置和方法。缓冲存储器包括：中心缓存器，其通过命令/地址信道耦接到存储器接口以接收命令/地址信号，所述中心缓存器被配置为检测其所接收的命令/地址信号是否属于预定地址空间，以及在所述命令/地址信号属于所述预定地址空间时生成安全读/写信号；以及数据缓存器，其耦接在所述存储器接口与存储模块之间以在这两者之间缓存数据；其中，所述数据缓存器被配置为存储参考数据，其响应于所述安全读/写信号而将其所缓存的数据与所述参考数据进行比较，并且根据所缓存的数据与所述参考数据的比较结果确定是否限制所缓存的数据在所述存储模块与所述存储器接口之间的交互。
12. 105846840 接收机电路以及用于控制接收机电路增益的方法
CN
10.08.2016
H04B 1/16 Loading...
H04B 1/16
Loading...
201510021413.2
澜起科技（上海）有限公司
吴顺方
H04B 1/16
Loading...
本申请公开了接收机电路以及用于控制接收机电路增益的方法。接收机电路包括第一放大级、混频器、滤波器及第二放大级。接收机电路还包括第一反馈回路，其耦接到第一放大级，用于根据第一放大信号生成控制第一信号增益的第一增益控制信号，第一反馈回路运行以将第一放大信号的强度维持在第一阈值；以及阈值控制器，其耦接到第一反馈回路，用于生成第一阈值控制信号以调节第一阈值。
13. 102281044 能消除窄带干扰的盲自适应滤波装置及其应用
CN
20.07.2016
H03H 21/00 Loading...
H03H 21/00
Loading...
102010000199697
澜起科技(上海)有限公司
胡刚
H03H 21/00
Loading...
本发明提供的能消除窄带干扰的盲自适应滤波装置，其先由自适应滤波器将当前输入信号滤波后输出，接着第一延迟单元以第一时延长度延迟所述自适应滤波器输出的信号，然后误差计算单元将所述自适应滤波器输出的信号和延迟后的信号进行相关运算以获得误差信息，最后所述自适应滤波器根据反馈回的误差信息调整滤波器参数，以便消除后一输入信号中的干扰，由于采用输出信号和输出信号的延迟信号进行相关运算，因此，其应用广泛，如可适用于宽带接收器；对于有多个较强窄带干扰的情形，也可以适用；对于扫频速率为数十毫秒的多个较强窄带干扰，也可以抵抗。
14. 105657317 一种视频解交错中的隔行视频运动检测方法及其系统
CN
08.06.2016
H04N 7/01 Loading...
H04N 7/01
Loading...
201410641958.9
澜起科技（上海）有限公司
赵仁军
H04N 7/01
Loading...
本发明提供一种视频解交错中的隔行视频运动检测方法及其系统，采用相连的三场视频数据进行计算，三场视频数据分别为当前场、后一场和后后场，包括检测当前场中的连续静止像素块；应用插值算法计算出后一场与当前场具有相同相位处的像素值，这些像素值构成后一场的插值场；基于第一阈值和第二阈值对于当前场中每一个像素点，进行运动检测。本发明的视频解交错中的隔行视频运动检测方法及其系统引入插值场，并采用插值场数据与当前场数据作运动检测运算；引入连续静止像素块的检测，改善一些局部检测错误；采用自适应的阈值作为运动判断依据，在较小的带宽需求的基础上，实现了较好的运动检测效果。
15. 105630711 一种SD数据读取/写入出错处理方法及SD主机、SD设备
CN
01.06.2016
G06F 13/16 Loading...
G06F 13/16
Loading...
201410584283.9
苏州澜起微电子科技有限公司
曾旭
G06F 13/16
Loading...
本发明提供一种SD数据读取/写入错误处理方法及SD主机、SD设备，所述SD数据读取错误处理方法包括：SD主机从SD设备读取数据块；检测所述数据块是否存在CRC错误，并将所述检测结果信息发送给所述SD设备；所述SD设备接收检测结果信息；当确定所述数据块存在CRC错误时，所述SD设备与所述SD主机自动重新读取所述数据块。本发明的技术方案能够在SD主机（SecureDigitalHost）和SD设备（SecureDigitalDevice）之间建立数据传输出错时的自动重传机制，将大大提高数据的传输效率，并且完全不违反现有的SD官方协议，并且可以兼容市面上其他SD主机和设备。
16. 105337607 用于时钟信号丢失检测的装置和方法
CN
17.02.2016
H03K 21/40 Loading...
H03K 21/40
Loading...
201410307669.5
澜起科技（上海）有限公司
李毅
H03K 21/40
Loading...
本发明涉及一种用于时钟信号丢失检测的装置和方法，该装置包括第一计数器、第二计数器、控制单元和比较单元。该第一计数器和该第二计数器被配置为交替地对监控时钟信号的周期个数进行计数。控制单元被配置为基于输入时钟产生分别启动或禁用第一计数器和第二计数器的第一计数器使能信号和第二计数器使能信号，其中第一计数器使能信号和第二计数器使能信号相反。比较单元连接至该第一计数器和该第二计数器，且被配置为如果被第一计数器和第二计数器之一计数的监控时钟信号的周期个数超过预设阈值时，检测出输入时钟的丢失错误。
17. 105282475 移动字幕检测与补偿方法及系统
CN
27.01.2016
H04N 7/01 Loading...
H04N 7/01
Loading...
201410301131.3
澜起科技（上海）有限公司
赵仁军
H04N 7/01
Loading...
本发明提供一种移动字幕检测与补偿方法及系统。根据本发明的方法，先基于运动估计算法对图像中N11×M11的各像素块进行运动矢量计算，以获得各像素块的运动矢量，并当一像素块在一个方向的运动矢量不为0，而在另一个方向的运动矢量为0，且包含该像素块在内的连续L个像素块均只在同一方向的运动矢量不为0且相等，则将该像素块确定为移动字幕区，其中，N11、M11、L均为非0正整数；在此基础上基于各像素块的运动矢量进一步对一些误判予以筛选以及对移动字幕区的非移动像素点进行筛选，由此可以准确检测出视频图像中的移动字幕区，进而通过对移动字幕区的像素点增加运动补偿因子，以避免高频分量的损失，由此能明显改善移动字幕的闪烁问题。
18. 105096245 一种处理2D图像的方法和装置
CN
25.11.2015
G06T 3/40 Loading...
G06T 3/40
Loading...
201410160716.8
澜起科技（上海）有限公司
黄晓东
G06T 3/40
Loading...
本发明公开了一种处理2D图像的方法和装置。该方法包括通过以可变比例对2D图像进行缩放，产生所述2D图像的透视投影，其中，以可变比例对所述2D图像进行缩放包括利用滤波器对所述图像进行插值，使得在所述透视投影中的点xp通过以下公式x0=1／R(j)*xp+Ph(j)由所述2D图像中的点x0产生，其中j表示点x0的行号，1／R(j)表示在所述2D图像中的长度与所述透视投影中的长度的缩放比例，Ph(j)表示相移。
19. 105099599 交织、解交织方法以及相应的装置
CN
25.11.2015
H04L 1/00 Loading...
H04L 1/00
Loading...
201410153157.8
澜起科技（上海）有限公司
梁芝飑
H04L 1/00
Loading...
本发明涉及一种交织、解交织方法以及相应的装置。该交织方法包括通过将待输入至多个相邻的子交织器的多列数据组合成一列，生成组合数据，其中所述多列数据中相同行的数据具有相同的延时；将所述组合数据逐行写入至片外存储器；通过所述片外存储器延迟所述组合数据；以及将所述片外存储器输出的数据拆分为所述多列，使得每个拆分的列包括与所述多个相邻的子交织器中的一个相对应的数据。
20. 104036754 Double-scaler system sharing row cache
CN
10.09.2014
G09G 5/373 Loading...
G09G 5/373
Loading...
201310068401.6
澜起科技（上海）有限公司
黄晓东
G09G 5/373
Loading...
The invention provides a double-scaler system sharing a row cache. The double-scaler system at least comprises: a storage unit for storing image information to be scaled; a row cache unit for caching current image row information to be scaled; a first scaler used for performing scaling processing on image row information from the row cache unit and a bus on the basis of a first scaling ratio; a second scaler used for performing scaling processing on input image row information on the basis of a second scaling ratio; a first image row selection unit used for selecting at least part of the image row information from the image row information input to the first scaler for sending to the second scaler; and a control unit used for outputting a first control signal to control the storage unit to output the image row information to the row cache unit through the bus and outputting a second control signal to control the selection operation of the first image row selection unit. According to the invention, the double-scaler system is based on a cache row control mechanism. By the system, the first scaler and the second scaler share the row cache, and the chip area can be effectively reduced.
21. 203786726 无线功能开关、无线电子设备及数据传输系统
CN
20.08.2014
G06F 13/40 Loading...
G06F 13/40
Loading...
201420037971.9
澜起科技（上海）有限公司
陈思明
G06F 13/40
Loading...
本实用新型提供无线功能开关、无线电子设备及数据传输系统，其中，所述无线功能开关包括：外接供电电压的第一输入输出接口、电压比较模组、SoC模组、带隙基准模组、第二输入输出接口、以及数据传输驱动模组，主要通过SOC模组根据电压比较模组的输出以及第二输入输出接口的电压以控制所述数据传输驱动模组与所连接的无线功能模组的电性通断，从而形成虚拟的开关来实现USB设备的无线功能与正常USB数据传输功能间的切换，节省了现有技术的物理无线开关，降低了成本。
22. 103684274 具有单端转差分能力和滤波作用的宽带低噪声放大器
CN
26.03.2014
H03F 1/26 Loading...
H03F 1/26
Loading...
201210337302.9
澜起科技（上海）有限公司
许俊
H03F 1/26
Loading...
本发明提供一种具有单端转差分能力和滤波作用的宽带低噪声放大器，所述放大器包括三个跨导级、反馈网络、和负载；第一跨导级与第二跨导级并联，并采用这两个并联的跨导级作为输入，其中第一跨导级输出通过反馈网络将差分信号转换成单端信号，反馈到电压输入端形成回路，同时第一跨导级的输出通过第三跨导级的输出，与第二跨导级的输出相叠加。本发明在实现宽带低噪声放大与LC窄带滤波的同时，不需要在两者之间插入驱动级或跨导级，从而有效提高了电路的线性度和噪声性能；本发明实现了单转差分功能，两路平衡输出，保证了好的IIP2性能；并且本发明利用噪声消除技术，消除了因为阻抗匹配引入的晶体管噪声。
23. 103259750 低复杂性频率选择性IQ失配数字RX平衡器和TX逆平衡器
CN
21.08.2013
H04L 25/03 Loading...
H04L 25/03
Loading...
201210431301.0
澜起科技(上海)有限公司
曾庆义
H04L 25/03
Loading...
本发明揭示一种低复杂性频率选择性IQ失配数字RX平衡器和TX逆平衡器。所述系统包括相位补偿块，其包含无限脉冲响应(IIR)滤波器且经配置以减少I信号与Q信号之间的失配的第一部分，其中所述第一部分包括频率选择性相位失配。所述系统进一步包括增益补偿块，其包含有限脉冲响应(FIR)滤波器且经配置以减少所述失配的第二部分，其中所述第二部分包括频率选择性增益失配。所述相位补偿块和所述增益补偿块至少部分地基于回送信号而校准，其中所述回送信号从射频(RF)电路的发射部分路由回到所述RF电路的接收部分。
24. 103246584 片上系统芯片结构及保存调试信息的方法
CN
14.08.2013
G06F 11/22 Loading...
G06F 11/22
Loading...
201210032741.9
苏州澜起微电子科技有限公司
曾旭
G06F 11/22
Loading...
本发明提供一种片上系统芯片结构及保存调试信息的方法。根据本发明的方法，首先，在所述片上系统芯片结构包含的存储单元中指定部分子单元用于存储调试信息；随后，在所述片上系统芯片结构中的处理单元执行调试作业的过程中，所述片上系统芯片结构中的记录单元记录自身所属片上系统芯片结构的调试信息；最后，所述片上系统芯片结构中的读写单元在所述处理单元不对所述存储单元进行读或写操作时，将所述记录单元所记录的调试信息写入所述部分子单元。本发明的优点包括：芯片中没有单独的存储器来存储调试信息，也没有设置与外部存储器连接的引脚，由此可以有效节约芯片面积，降低成本。
25. 103186159 主从式超前负载补偿稳压装置
CN
03.07.2013
G05F 1/565 Loading...
G05F 1/565
Loading...
201110449754.1
澜起科技（上海）有限公司
钟宇
G05F 1/565
Loading...
本发明提供一种应用于内存缓冲器电路的主从式超前负载补偿稳压装置，包括：稳压单元，具有接收参考电压和反馈电压的输入端以及产生调整电压的输出端；主从式输出级，包括主输出级以及多个从输出级；主控制单元，用于监控内存缓冲器中电路负载的工作状况，并在电路负载的工作状况发生变化的情况下提前给出电路负载的工作信息；与主控制单元连接的输出级控制单元，用于根据提前给出的电路负载的工作信息产生对应于多个从输出级以使得多个从输出级实行开闭的使能信号，确保输出的供电电压保持稳定。相较于现有技术，本发明根据电路负载的工作状况而自适应控制输出级开启的数目，确保输出的供电电压保持稳定，提高电路负载性能及工作可靠性。
26. 103186488 用于内存系统的电压与时序校准方法
CN
03.07.2013
G06F 13/16 Loading...
G06F 13/16
Loading...
201110443575.7
澜起科技（上海）有限公司
李春一
G06F 13/16
Loading...
本发明提供一种用于内存系统的电压与时序校准方法。首先，内存控制器根据内存缓冲器基于自身内存控制器侧的时序和电压所传送回的数据来调整自身的时序和电压以及内存缓冲器的电压，以实现自身的时序和电压与内存缓冲器的内存控制器侧的时序和电压的校准；随后，内存控制器再根据内存缓冲器基于自身内存芯片侧的时序和电压所读取的来自内存芯片单元的数据，来调整该内存缓冲器的内存芯片侧的时序和电压以及内存芯片单元的电压，或者该内存缓冲器调整自身内存芯片侧的时序和电压以及内存芯片单元的电压，以实现内存缓冲器的内存芯片侧的时序和电压与内存芯片单元的时序和电压的校准。本发明的方法可有效节约内存缓冲器的硬件资源，简化其电路。
27. 103165191 Parameter dynamic calibration circuit and devices capable of dynamically calibrating parameters
CN
19.06.2013
G11C 29/00 Loading...
G11C 29/00
Loading...
201110422264.2
澜起科技（上海）有限公司
李春一
G11C 29/00
Loading...
The invention provides a parameter dynamic calibration circuit and devices capable of dynamically calibrating parameters. The parameter dynamic calibration circuit at least comprises: a parameter providing circuit for obtaining an initial first sampling parameter and a plurality of initial second sampling parameters, a first sampling circuit for sampling accessed signals based on the first sampling parameter so as to obtain a first sampling result, a second sampling circuit for sampling signals sampled by the first sampling circuit on a basis of each second sampling parameter so as to obtain a plurality of second sampling results, and a calibration circuit for adjusting the first sampling parameter and a plurality of the second sampling parameters based on the first sampling result and a plurality of the second sampling results. The devices formed on basis of the parameters dynamic calibration circuit can dynamically calibrate parameters, and thus can effectively solves problems of inaccurate sampling of input signals caused by shift of eye diagrams of the input signals, thereby greatly improving reliability of the devices.
28. 103106142 需要分配地址的器件、器件系统及地址分配方法
CN
15.05.2013
G06F 12/02 Loading...
G06F 12/02
Loading...
201110353925.0
澜起科技（上海）有限公司
李春一
G06F 12/02
Loading...
本发明提供一种需要分配地址的器件、器件系统及地址分配方法。其中，器件系统中的控制器件通过总线传送当前分配的地址信息及竞争开始信号给器件系统中的每一个需要分配地址的器件，接着，自身的地址分配标志信息为未分配地址信息的各需要分配地址的器件分别于各自的随机时长后输出一地址竞争信号；随后，各需要分配地址的器件各自在自身输出地址竞争信号时，根据其他地址分配标志信息为未分配地址信息的各需要分配地址的器件是否已输出地址竞争信号来判断当前分配的地址信息是否可用，最后，判断当前分配的地址信息可用的需要分配地址的器件将当前分配的地址信息予以存储，并将自身的地址分配标志信息修改为已分配地址信息，由此实现器件地址的分配。
29. 103095289 一种信号延迟控制电路
CN
08.05.2013
H03L 1/00 Loading...
H03L 1/00
Loading...
201110349001.3
澜起科技（上海）有限公司
张涌
H03L 1/00
Loading...
本发明提供一种信号延迟控制电路，至少包括：FIFO单元，写指针控制单元，读指针控制单元，锁存单元及驱动单元，其中，所述写指针控制单元与读指针控制单元之间设有可编程延时单元及亚稳态单元，所述可编程延时单元通过输出延时使所述读指针与写指针保持相应的相位关系，并使所述读指针的操作位于所述写指针的操作之后；所述亚稳态单元用于在所述读指针操作前进行亚稳态侦测，并在检测到亚稳态时不对读指针进行操作，在下一个时钟周期进行复位，以此克服现有技术中在初始化或输入时钟频率变化的情况下产生的毛刺问题，且能在输入时钟稳定时对读指针进行定期复位，提高电路的可靠性。
30. 103050147 端接器件系统
CN
17.04.2013
G11C 11/4096 Loading...
G11C 11/4096
Loading...
201110310543.X
澜起科技（上海）有限公司
李春一
G11C 11/4096
Loading...
本发明提供一种端接器件系统。所述端接器件系统包括需要端接电阻的器件与端接电路结构，其中，端接电路结构又包括端接电阻电路及与端接电阻电路连接的判断电路；所述端接电阻电路包括至少一个受控端接单元，每一个受控端接单元都包括用于与需要端接电阻的器件连接的端接连接端、受控开关及电阻，用于基于所述受控开关的开闭来向与所述端接连接端连接的器件提供端接电阻；所述判断电路用于基于控制连接在端接连接端的器件的控制器件的控制指令来判断所述待器件是否需要连接端接电阻，以输出开闭控制信号至所述端接电阻电路的受控开关，以控制开闭，由此可基于器件的需要才提供端接电阻，从而能避免器件处于空闲状态时的功耗的浪费。
31. 103023603 基于LDPC校验矩阵的比特交织编码调制的实现方法
CN
03.04.2013
H04L 1/00 Loading...
H04L 1/00
Loading...
201110280872.4
澜起科技（上海）有限公司
聂远飞
H04L 1/00
Loading...
本发明提供一种基于LDPC校验矩阵的比特交织编码调制BICM的实现方法，包括：构建或基于已有的具有分块校验矩阵的LDPC码，所述分块校验矩阵划分为一个或多个子矩阵 ，其大小为B*B；构建BICM结构；在所述BICM结构下，长度为的第个比特序列映射得到映射符号，映射符号的集合大小为2m；映射符号子集的所有映射符号的映射比特对应到m个校验子矩阵，特别地，相同位置处的映射比特对应于同一个校验子矩阵，所述校验子矩阵的数量为m。如此，使得在后续接收机在并行软解调中易于读取映射符号对应的比特外信息块，便于实现译码反馈，充分发挥联合接收性能。
32. 102915279 分布式缓存芯片组中的数据缓存器的地址分配方法
CN
06.02.2013
G06F 12/08 Loading...
G06F 12/08
Loading...
201110221491.9
澜起科技（上海）有限公司
楚怀湘
G06F 12/08
Loading...
本发明涉及一种分布式缓存芯片组中的数据缓存器的地址分配方法，主要是由存储控制器通过命令/地址信道通知中心缓存器地址分配开始，接着中心缓存器通过数据控制信道通知所有的数据缓存器准备由各自的数据信道接收地址参数，于是每个数据缓存器由各自的数据信道从存储控制器接收自己的地址参数并锁存，由此，以避免现有技术中需要在各个数据缓存器中额外配置若干地址管脚，以分配各自的地址参数，而影响数据缓存器与整个分布式缓存芯片组尺寸的精简的弊端。
33. WO/2013/007048 DATA READ/WRITE SYSTEM
WO
17.01.2013
G06F 11/08 Loading...
G06F 11/08
Loading...
PCT/CN2011/078138
MONTAGE TECHNOLOGY （SHANGHAI）CO., LTD.
LI, Haiyang
G06F 11/08
Loading...
The present invention provides a data read/write system. The data read/write system comprises a memory controller and a memory bank. The memory controller comprises a first control circuit, a data output circuit, and a data receiving circuit. The memory bank comprises a memory buffer and at least two memory chips. The memory buffer comprises a second control circuit, a write circuit, and a read circuit. The present invention can implement interface data transmission at low power consumption by using Data Bus Inversion (DBI) when data is to be read or written into a memory chip, especially, a DDR4X4 memory chip.
34. WO/2013/007046 WRITE CIRCUIT, READ CIRCUIT, MEMORY BUFFER AND MEMORY BANK
WO
17.01.2013
G11C 7/00 Loading...
G11C 7/00
Loading...
PCT/CN2011/078097
MONTAGE TECHNOLOGY （SHANGHAI）CO., LTD.
MA, Qingjiang
G11C 7/00
Loading...
The present invention provides a write circuit, a read circuit, a memory buffer and a memory bank. The write circuit comprises: a data collection unit, a first check unit, a data recovery unit, a first check data generation unit, a first adjusting unit, and a write unit. The read circuit comprises: a data read unit, a second check unit, an output data generation unit, a second check data generation unit, a second adjusting unit, and an output unit. The memory buffer comprises the above write circuit and read circuit. The memory bank comprises the above memory buffer and multiple memory chips connected to the memory buffer. The present invention can implement data transmission with a memory controller in a manner requiring low power consumption, and can read or write data transmitted based on inversion control data into a DDR4 memory chip.
35. 102880567 Data read-write system
CN
16.01.2013
G06F 13/16 Loading...
G06F 13/16
Loading...
201110193328.6
澜起科技（上海）有限公司
李海洋
G06F 13/16
Loading...
The invention provides a data read-write system which comprises a memory controller and a memory bank, wherein the memory controller comprises a first control circuit, a data output circuit and a data receiving circuit; the memory bank comprises a memory buffer and at least two memory chips; and the memory buffer comprises a second control circuit, a write circuit and a read circuit. The data read-write system has the advantages that when data are read or written into the memory chips, particularly the DDR4X4 (double data rate) memory chips, the low power consumption of interface data transmission can be realized by a data inversion control wire DBI (data base interface).
36. 202651748 过流保护电路
CN
02.01.2013
H02H 3/08 Loading...
H02H 3/08
Loading...
201220251647.8
澜起科技（上海）有限公司
周中武
H02H 3/08
Loading...
本实用新型提供一种过流保护电路。该过流保护电路至少包括：连接负载的受控开关；输出所采样负载电流的采样电路；与所述采样电路相连接且当所采样的负载电流超过预定阈值时输出断开信号至所述受控开关的第一控制电路；以及在所采样的负载电流超过预定阈值的时间段内输出控制信号以调整所述受控开关开闭占空比的第二控制电路。本实用新型的优点包括：能避免受控开关因功耗高而受损；且电路结构简单，成本低廉。
37. 102752240 Method and system for carrying out channel estimation based on system information in single-carrier system
CN
24.10.2012
H04L 25/02 Loading...
H04L 25/02
Loading...
201110098576.2
澜起科技（上海）有限公司
陆震
H04L 25/02
Loading...
The invention provides a method and a system for carrying out channel estimation based on system information in a single-carrier system. The method comprises the following steps of: firstly, a channel estimation system obtains a receiving signal sequence; then, estimating a system information response value in the receiving signal sequence on the basis of the pre-determined system information sequence and the obtained channel estimation value; thirdly, on the basis of the system information response value, reconstructing the receiving signal sequence to prevent the reconstructed receiving signal sequence from being affected by the variation of the system information sequence; and finally, on the basis of the reconstructed receiving signal sequence, carrying out the channel estimation by a channel estimation algorithm to obtain the current channel estimation value. The method and the system for carrying out the channel estimation based on the system information in the single-carrier system have the advantages that the excellent system performance can be obtained, and few system resources are occupied.
38. WO/2012/113168 METHOD AND SYSTEM FOR CHANNEL ESTIMATION BASED ON TIME-DOMAIN TRAINING SEQUENCES
WO
30.08.2012
H04L 25/02 Loading...
H04L 25/02
Loading...
PCT/CN2011/072030
MONTAGE TECHNOLOGY (SHANGHAI) CO., LTD.
HU, Gang
H04L 25/02
Loading...
The present invention provides a method and system for channel estimation based on time-domain training sequences. Hereinto, said channel estimation system firstly obtains a channel initial vector which is used for current frame channel estimation; and based on a training sequence vector contained in a received receiving signal vector and said receiving signal vector, calculates an algorithm initial vector, and thereafter based on the channel initial vector and algorithm initial vector, performs an estimation by using a preprocessing-matrix-based conjugate gradient method to obtain each channel estimation value; finally, based on a first predefined threshold, reduces noise for each channel estimation value to obtain a final channel estimation value. Compared with every known channel estimation method, the present invention has small time delay, low computational complexity, and is easy to implement.
39. WO/2012/106850 METHOD AND IMAGE PROCESS SYSTEM FOR INTERPOLATING IMAGE BASED ON MATRIX
WO
16.08.2012
G06T 3/40 Loading...
G06T 3/40
Loading...
PCT/CN2011/071966
MONTAGE TECHNOLOGY (SHANGHAI) CO., LTD.
HUANG, Xiaodong
G06T 3/40
Loading...
A method and image process system for interpolating image based on matrix. Wherein the image process system first determines the grads direction of an image area composed of pixel points array which including an interpolation point, and according to the grads direction and the location of the interpolation point, a triangle to be interpolated is determined in the image area composed of pixel points array, in the end, based on the pixel values of pixel points corresponding to three vertexes of the determined triangle and the distance between the interpolation point and one vertex of the triangle, the pixel value of the interpolation point is computed, so the edge burr or sawtooth problem of zoom image slant direction details can be solved effectively, and a higher quality image can be obtained, and the method of the present invention achieves computing simply and small calculation quantity.
40. WO/2012/071832 CHANNEL ESTIMATION METHOD AND SYSTEM
WO
07.06.2012
H04L 27/26 Loading...
H04L 27/26
Loading...
PCT/CN2011/071916
MONTAGE TECHNOLOGY (SHANGHAI) CO., LTD.
NIE, Yuanfei
H04L 27/26
Loading...
The present invention provides a channel estimation method and system. Firstly a pilot signal contained in each path is extracted from received multipath signals, wherein each pilot signal contains a first pilot and a second pilot; a channel frequency domain response estimated for the first time is obtained on the basis of the extracted first pilot; a frequency domain response estimation value of each pilot point in the second pilot is computed according to the obtained channel frequency domain response estimated for the first time; an offset between the frequency domain response estimation value of each pilot point and a real value of each pilot point which is obtained according to the extracted second pilot is computed; when an aliasing component is detected in the channel frequency domain response estimated for the first time, a central location of each aliasing component is determined on the basis of the offset; a location estimation value of each aliasing component is determined; finally the channel frequency domain response estimated for the first time is modified according to the location estimation value of each aliasing component; thus an accurate channel estimation response can be obtained.
41. 102480441 信道估计方法及系统
CN
30.05.2012
H04L 25/02 Loading...
H04L 25/02
Loading...
201010565349.1
澜起科技（上海）有限公司
聂远飞
H04L 25/02
Loading...
本发明提供一种信道估计方法及系统，其首先自接收的多径信号中提取各路包含的导频信号，其中，各导频信号中包括第一导频和第二导频，随后再基于提取的第一导频，获得初次估计的信道频域响应，接着再根据所获得的初次估计的信道频域响应计算第二导频中各导频点的频域响应估计值，进而计算出各导频点的频域响应估计值与基于提取的第二导频所获得的各导频点的实际值之间的偏差，当检测到初次估计的信道频域响应中存在混叠分量，则根据该偏差来确定各混叠分量的中心位置，进而确定各混叠分量的位置估计值，最后再根据各混叠分量的位置估计值修正初次估计的信道频域响应，由此获得准确的信道估计响应。
42. WO/2011/153727 BLIND SELF-ADAPTIVE FILTERING METHOD, APPARATUS AND BROADBAND TRANSMISSION SYSTEM FOR ELIMINATING NARROWBAND INTERFERENCE
WO
15.12.2011
H04B 1/10 Loading...
H04B 1/10
Loading...
PCT/CN2010/075662
MONTAGE TECHNOLOGY (SHANGHAI) CO., LTD
HU, Gang
H04B 1/10
Loading...
A blind self-adaptive filtering method, an apparatus and a broadband transmission system for eliminating narrowband interference are provided. The self-adaptive filtering apparatus includes: a self-adaptive filter, for filtering the current input signal and then outputting it, a first delay unit, for delaying the signal output from the self-adaptive filter with a first time delay length, and an error calculation unit, for implementing correlation operation on the signal output from the self-adaptive filter and the delay signal of the output signal to obtain error information. The self-adaptive filter adjusts the filter parameter according to the feedback error information to eliminate the interference in the latter input signal. As applying the output signal to implement correlation operation with the delay signal of the output signal, thus, the apparatus is used widely, for example, it can be applicable to broadband receiver, it also can be applicable to the case that there are a plurality of strong narrowband interferences, and it also can counteract a plurality of strong narrowband interferences whose swept rate is decades of milliseconds.
43. 102281044 Blind adaptive filtering apparatus capable of eliminating narrowband interference and application thereof
CN
14.12.2011
H03H 21/00 Loading...
H03H 21/00
Loading...
201010199697.1
Montage Technology (Shanghai) Co., Ltd.
Hu Gang
H03H 21/00
Loading...
The invention provides a blind adaptive filtering apparatus capable of eliminating narrowband interference. A blind adaptive filtering method capable of eliminating narrowband interference comprises the following steps: an adaptive filter filters a present input signal and outputs a signal; a first delay unit delays the signal outputted by the adaptive filter with a first delay length; an error calculation unit carries out a correlation operation on the signal outputted by the adaptive filter and the signal after delay to obtain error information; the adaptive filter adjusts a filter parameter according to feedback error information in order to eliminate interference of a next input signal. Since an output signal and a delay signal of the output signal are subjected to a correlation operation, the blind adaptive filtering apparatus has wide application, for example, the blind adaptive filtering apparatus is suitable for a broadband receiver. The blind adaptive filtering apparatus is suitable for a situation of strong narrowband interference. And the blind adaptive filtering apparatus can resist a plurality of strong narrowband interference whose frequency sweep rate is tens of milliseconds.
44. 102130664 Data rate conversion device and method
CN
20.07.2011
H03H 17/00 Loading...
H03H 17/00
Loading...
201010004098.X
Montage Technology (Shanghai) Co., Ltd.
Hu Gang
H03H 17/00
Loading...
The invention discloses a data rate conversion device and a data rate conversion method, which are used for converting a first digital signal of a first sampling rate into a second digital signal of a sampling rate approximate to or equal to a predetermined second sampling rate. The data rate conversion device comprises a numerical controlled oscillator and an interpolation filter, wherein the numerical controlled oscillator produces a regulation coefficient according to the first and second sampling rates; and the interpolation filter performs interpolation processing on the first digital signal to obtain the second digital signal by utilizing the regulation coefficient produced by the numerical controlled oscillator. When the ratio of the first sampling rate to the second sampling rate is an infinite recurring decimal, the numerical controlled oscillator calculates at least two regulation coefficient values according to the first and second sampling rates, and outputs the regulation coefficient values according to a predetermined scheme, so that the sampling frequency of the second digital signal is equal to that of the second sampling rate in any period with a certain length on a timeline. The data rate conversion device and the data rate conversion method have the advantages of favorability for reducing the area of a chip and reducing power consumption, application flexibility and the like.
45. 102110057 Memory module and method for exchanging data in memory module
CN
29.06.2011
G06F 12/08 Loading...
G06F 12/08
Loading...
200910200826.1
Lanqi Semiconductor Shanghai Co.,Ltd.
Shan Gang
G06F 12/08
Loading...
The invention discloses a memory module and a method for exchanging data in the memory module. The memory module is used for caching data exchange between a central processing unit (CPU) of a computer and other devices and comprises at least one volatile memory device, at least one nonvolatile memory device and a data exchange control device, wherein the data exchange control device is used for controlling the data exchange of the volatile memory device and the nonvolatile memory device in the memory module according to a command.
46. 102025382 Signal processing method and receiver
CN
20.04.2011
H04B 1/10 Loading...
H04B 1/10
Loading...
200910195503.8
Montage Technology (Shanghai) Co., Ltd.
Feng Shen
H04B 1/10
Loading...
The invention provides a signal processing method and a receiver. The signal processing method comprises the following steps of: receiving an input signal, wherein the input signal is positioned in a first frequency range and comprises a wanted signal and an interference signal; down-converting the input signal to a second frequency range by a zero-intermediate-frequency method, wherein the second frequency range is less than the first frequency range; separating the interference signal out; up-converting the separated interference signal to the first frequency range; subtracting the interference signal which is up-converted to the first frequency range from the input signal to acquire an interference-free signal; and down-converting the interference-free signal to a third frequency range for demodulation by a non-zero-intermediate-frequency method. The signal processing method can effectively remove the interference signal of a channel which is adjacent to the wanted signal.
47. 101986580 Method and device for measuring and compensating parameters of receiver
CN
16.03.2011
H04B 17/00 Loading...
H04B 17/00
Loading...
200910055538.1
Montage Technology (Shanghai) Co., Ltd.
Feng Shen
H04B 17/00
Loading...
The invention provides a method and device for measuring and compensating parameters of a receiver. The receiver comprises a mixing circuit, an in-phase channel link and an orthogonal channel link, wherein the mixing circuit is used for generating an in-phase component signal and an orthogonal component signal according to an input signal, the in-phase channel link is used for processing the in-phase component signal, and the orthogonal channel link is used for processing the orthogonal component signal. The method for measuring parameters of the receiver comprises the following steps: inputting a first test signal to the receiver before the mixing circuit; inputting a second test signal to the receiver on the in-phase channel link, and inputting a third test signal to the receiver on the orthogonal channel link; and measuring and acquiring I/Q orthogonal deviation and I/Q delay imbalance by utilizing the first test signal, the second test signal and the third test signal. The method of the invention can be used for separating I/Q orthogonal deviation from I/Q delay imbalance, thereby being favorable for correspondingly modifying the chip design to improve the chip performance.
48. 101958144 Method for generating reading enabling signals and storage system adopting same
CN
26.01.2011
G11C 7/22 Loading...
G11C 7/22
Loading...
200910054716.9
Montage Technology (Shanghai) Co., Ltd.
Shan Gang
G11C 7/22
Loading...
The invention relates to a method for generating a reading enabling signal and a storage system adopting the same. The reading enabling signal is used for controlling and reading a pair of gating signals and data signals which correspond to the gating signals in the storage system. The method comprises the following steps of: detecting whether the gating signals are both in high potential or low potential; and generating the reading enabling signal if the gating signals are detected to be both in high potential or low potential. Because the gating signals are used for generating the reading enabling signal, a delay locking loop can be closed, and the power consumption of the storage system can be further reduced. In addition, the reading enabling signal is generated by the gating signals, thereby the reading enabling signal can be ensured to be aligned to some point of the gating signals so that the transmission precision of the gating signals and the data signals can be futher enhanced.
49. 101729461 System and method for eliminating single-frequency interference and multi-frequency interference
CN
09.06.2010
H04B 1/7107 Loading...
H04B 1/7107
Loading...
200810201404.1
Montage Technology (Shanghai) Co., Ltd.
Hu Gang
H04B 1/7107
Loading...
The invention relates to a method for eliminating interfering signals, which comprises the following steps: acquiring an estimated frequency and an estimated gain of an interfering signal through low-precision time-frequency transformation; producing a reference interfering signal according to the estimated frequency and the estimated gain; based on a minimum relevance principle, calculating to obtain an error signal according to a received signal and the reference interfering signal; and based on an adaptive algorithm, updating the reference interfering signal according to the error signal. The method of the invention has the advantages of low computational complexity, high convergence speed and high tracking accuracy, and the like.
50. 101656096 Registered DIMM memory system
CN
24.02.2010
G11C 5/00 Loading...
G11C 5/00
Loading...
200910161562.3
Montage Technology
Wu Larry
G11C 5/00
Loading...
This invention provides a Registered DIMM (RDIMM) system, which with reduced electrical loading on the data bus for increases memory capacity and operation frequency. In one embodiment, the data bus is buffered on the DIMM. In another embodiment, the data bus is selectively coupled to a group of memory chips via switches.
51. 101582697 Low density partily check (ldpc) decoder
CN
18.11.2009
H03M 13/11 Loading...
H03M 13/11
Loading...
200910005371.8
Montage Technology Group Ltd.
Liu Ruifeng
H03M 13/11
Loading...
The invention provides methods and apparatuses to perform iterative decoding of Low Density Parity Check (LDPC) codes based on selecting a lambda number of minimum values. In one aspect, an LDPC decoder, includes: means for sorting a plurality of incoming messages of a check node according to magnitudes of the incoming messages; means for identifying a predetermined number of unique message magnitudes from the incoming messages; and means for computing outgoing messages for a subset of the plurality of incoming message, where the messages of the subset have different magnitudes larger than the predetermined number of unique message magnitudes but the outgoing messages are computed to have the same magnitude. In at least one embodiment, the decoder further includes means for computing outgoing messages that have magnitudes equal to any of the predetermined number of unique message magnitudes. In general, the magnitudes computed for all outgoing messages may not necessarily be the same.
52. 101540648 Detection of frame mode information and system information
CN
23.09.2009
H04L 1/00 Loading...
H04L 1/00
Loading...
200810007400.X
Montage Technology Shanghai Co., Ltd.
Wang Lihua
H04L 1/00
Loading...
The invention provides a method and equipment for detecting a frequency spectrum inversion state and/or if an input is carried on a single carrier wave or on a plurality of carrier waves, based on related results. On one hand, a receiver comprises a first signal processing unit which extracts a first data from an input signal based on the single carrier wave, a second signal processing unit which extracts a second data from the input signal based on the plurality of carrier waves, and a logic unit which is coupled with the first and second signal processing units to determine if frequency spectrum inversion occurs in the input signal.
53. 101415080 Data aided detection of spectrum inversion
CN
22.04.2009
H04L 27/26 Loading...
H04L 27/26
Loading...
200710187158.4
Montage Technology Group Ltd.
Zhang Li
H04L 27/26
Loading...
The invention provides methods and apparatuses to detect spectrum inversion based on estimated frequency offset in carrier signal. In one embodiment, a receiver includes an I/Q swap module to output an in-phase component and a quadrature-phase component; a frequency offset estimator to determine an offset in carry frequency of the in-phase and quadrature-phase components; and a spectrum inversion detector coupled to the frequency offset estimator and the I/Q swap module. The spectrum inversion detector is configured to signal the I/Q swap module to swap the in-phase component and the quadrature-phase component when an absolute value of the offset in carry frequency is above a predetermined threshold.
54. 101165499 Dynamic burn-in systems and apparatuses
CN
23.04.2008
G01R 31/00 Loading...
G01R 31/00
Loading...
200710079609.2
Montage Technology Group
Wang Dongming
G01R 31/00
Loading...
A burn-in apparatus with a radio frequency signal generator is provided. One embodiment includes a printed circuit board to carry a plurality of semiconductor devices for a burn-in process and a radio frequency signal generator mounted on the printed circuit board to provide a plurality of radio frequency signals to the plurality of semiconductor devices respectively during the burn-in process of the plurality of semiconductor devices.
55. 101136739 Clock and data recovery
CN
05.03.2008
H04L 7/02 Loading...
H04L 7/02
Loading...
200610127032.3
Montage Technology Group Ltd.
Si Xiaomin
H04L 7/02
Loading...
A data and clock recovery circuit having a retimer mode and a resync mode. In one embodiment, a receiver circuit includes: a retimer; a clock recovery circuit to provide a clock signal to the retimer; and an adjustable delay to provide a delayed version of an input signal to the retimer. When in a resync mode, the adjustable delay causes a pre-selected delay in the input signal and the clock recovery circuit dynamically selects a clock phase to generate the clock signal. When in a second mode, the adjustable delay dynamically adjusts the delayed version of the input signal and the clock recovery circuit outputs the clock signal having a pre-selected clock phase.
56. 101110895 Personal area television broadcasting
CN
23.01.2008
H04N 5/00 Loading...
H04N 5/00
Loading...
200610109791.7
Montage Technology Group Ltd.
Yang Howard
H04N 5/00
Loading...
In one embodiment, a personal television broadcasting system includes one or more television receivers; and a television signal transmitter coupled to one of: a personal computer, a set top box, a game console, and a portable video player to broadcast video content to the one or more television receivers that are limited within a range of a personal area. In one embodiment, a television signal transmitter is integrated with one of: a personal computer, a set top box, a game console, and a portable video player.
57. 101090467 On-chip supply regulators
CN
19.12.2007
H04N 5/63 Loading...
H04N 5/63
Loading...
200610104100.4
Montage Technology Group Ltd.
Si Xiaomin
H04N 5/63
Loading...
Integrated circuit chips with on-chip supply regulators with programmability and initialization. In one embodiment, an integrated circuit, includes: an initialization circuit to assert an initialization signal during powering up of the integrated circuit; a control circuit coupled to the initialization circuit; and a power supply regulator coupled to the control circuit, the power supply regulator to provide a first voltage to the control circuit when the initialization signal is asserted, the power supply regulator to provide a second voltage to the control circuit according to a control signal from the control circuit when the initialization signal is not asserted. In one embodiment, the integrated circuit includes a digital television demodulator.
58. 101056290 Hybrid modulus blind equalization for quadrature amplitude modulation (QAM) receivers
CN
17.10.2007
H04L 27/06 Loading...
H04L 27/06
Loading...
200610087544.1
Montage Technology Ltd.
Li Zhang
H04L 27/06
Loading...
The present invention provides methods and apparatuses for blind equalizers with a hybrid adaptation error. In one embodiment, a Quadrature Amplitude Modulation (QAM) signal receiver, includes: a filter to reduce error in equalization, the filter to output a QAM signal; a decision engine coupled to the filter to determine a symbol based on the QAM signal; a first error generator coupled to the filter to compute a first error signal based on the QAM signal and a constant; a second error generator coupled to the filter and the decision engine to compute a second error signal based on the QAM signal and the determined symbol; an error combinator coupled to the first and second error generators to generate a combined error signal from the first and second error signals; and an adaptation engine coupled with the error combinator and the filter to reduce a equalization error according to the combined error signal.
59. 101030954 Blinder equalizer for qam receivers
CN
05.09.2007
H04L 27/01 Loading...
H04L 27/01
Loading...
200610076306.0
Montage Technology Group Ltd.
Chen Xiaopeng
H04L 27/01
Loading...
Methods and apparatuses for blind equalizers with multiple constant modules. In one embodiment, a circuit, includes: a filter to produce an output based on an input that represents a symbol being received, the symbol being one of a Quadrature Amplitude Modulation (QAM) constellation; a decision engine coupled to the filter to generate a result indicating one region of a plurality of regions in a QAM constellation diagram, the output of the filter being in the indicated region which includes a plurality of symbols of different radii in the constellation diagram; and an error reduction engine coupled to the decision engine and the filter to reduce a difference between a selected one of a plurality of constants and a modulus of the output; where each of the plurality of constants correspond to one of the plurality of regions; and the selected one of the plurality of constants is selected according to the result of the decision engine.
60. 101009493 Integrated DSP for a DC offset cancellation loop
CN
01.08.2007
H04B 1/30 Loading...
H04B 1/30
Loading...
200610066644.6
Montage Technology (Shanghai) Co., Ltd.
Teo Swee-ann
H04B 1/30
Loading...
Processes and apparatuses for direct current (DC) offset cancellation using digital signal processing. Some embodiments of the invention are summarized in this section. In one embodiment, a circuit includes: an analog receiver; and a feedback circuit comprising a digital signal processor coupled with the analog receiver to generate a feedback signal to the analog receiver.
61. 101009783 CMOS integrated super-heterodyne television receiver with multiple signal paths
CN
01.08.2007
H04N 5/44 Loading...
H04N 5/44
Loading...
200610065683.4
Montage Technology (Shanghai) Co., Ltd.
Tai Stephen
H04N 5/44
Loading...
Integrated super-heterodyne television receivers with multiple signal paths implemented using CMOS technology. An integrated circuit, includes: a plurality of CMOS (Complementary Metal-Oxide Semiconductor) low noise amplifiers; an adjustable frequency source; and one or more down-conversion mixers coupled with the adjustable frequency source and the plurality of CMOS low noise amplifiers to form a plurality of super-heterodyne receiving paths between an input to the plurality of CMOS low noise amplifiers and an output from one or more down- conversion mixers; where the integrated circuit is implemented on a single chip of semiconductive substrate.
62. 101000533 Memory interface for bridging memory bus
CN
18.07.2007
G06F 3/06 Loading...
G06F 3/06
Loading...
200610145117.4
Montage Technology (Shanghai) Co., Ltd.
Yang Chonghe
G06F 3/06
Loading...
A memory interface to bridge a parallel memory bus and a serial memory bus. One embodiment includes a printed circuit board, comprising: at least one memory interface buffer chip to connect an advanced memory buffer (AMB) interface and one or more non-fully buffered memory modules.

