$date
	Sun Oct 23 02:21:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#852910
b1 &
b1 %
1$
b1 !
1"
#852911
0"
#852914
1#
#852918
b0 &
0#
b0 %
0$
#1825574
b11000 &
b11000 %
1$
b11000 !
1"
#1825575
0"
#1825578
b1100 &
b1100 %
#1825582
b110 &
b110 %
#1825586
b11 &
b11 %
#1825590
b1010 &
b1010 %
#1825594
b101 &
b101 %
#1825598
b10000 &
b10000 %
#1825602
b1000 &
b1000 %
#1825606
b100 &
b100 %
#1825610
b10 &
b10 %
#1825614
b1 &
1#
b1 %
#1825618
b0 &
b0 %
0#
0$
#2812721
b11101 !
1"
#2812722
b11101 &
b11101 %
1$
#2812723
0"
#2812726
b1011000 &
b1011000 %
#2812730
b101100 &
b101100 %
#2812734
b10110 &
b10110 %
#2812738
b1011 &
b1011 %
#2812742
b100010 &
b100010 %
#2812746
b10001 &
b10001 %
#2812750
b110100 &
b110100 %
#2812754
b11010 &
b11010 %
#2812758
b1101 &
b1101 %
#2812762
b101000 &
b101000 %
#2812766
b10100 &
b10100 %
#2812770
b1010 &
b1010 %
#2812774
b101 &
b101 %
#2812778
b10000 &
b10000 %
#2812782
b1000 &
b1000 %
#2812786
b100 &
b100 %
#2812790
b10 &
b10 %
#2812794
b1 &
b1 %
1#
#2812798
b0 &
0#
b0 %
0$
#4500012
