{"version":"1.1.0","info":[["/home/whywhy/cs/ventus-env/exp/dependencies/berkeley-hardfloat/hardfloat/tests/resources/vsrc/emulator-f32_mulAdd.vh",[[[[[["process_stdin",[[14,2],[14,21]],[[14,7],[14,20]],[],["task"]],[24,8]],[]],[[["print_inputs",[[26,2],[26,20]],[[26,7],[26,19]],[],["task"]],[30,8]],[]]],null,null,null,[["input0",[[1,2],[1,19]],[[1,13],[1,19]],[],["variable","reg"]],["input1",[[2,2],[2,19]],[[2,13],[2,19]],[],["variable","reg"]],["input2",[[3,2],[3,19]],[[3,13],[3,19]],[],["variable","reg"]],["rm",[[4,2],[4,14]],[[4,12],[4,14]],[],["variable","reg"]],["expected_ieee",[[5,2],[5,26]],[[5,13],[5,26]],[],["variable","reg"]],["expected_recoded",[[6,2],[6,30]],[[6,14],[6,30]],[],["variable","wire"]],["expected_exception",[[7,2],[7,30]],[[7,12],[7,30]],[],["variable","reg"]],["actual_ieee",[[8,2],[8,25]],[[8,14],[8,25]],[],["variable","wire"]],["actual_recoded",[[9,2],[9,28]],[[9,14],[9,28]],[],["variable","wire"]],["actual_exception",[[10,2],[10,29]],[[10,13],[10,29]],[],["variable","wire"]],["check",[[11,2],[11,12]],[[11,7],[11,12]],[],["variable","wire"]],["pass",[[12,2],[12,11]],[[12,7],[12,11]],[],["variable","wire"]],["dut",[[32,2],[46,3]],[[32,18],[32,21]],[],["instance","Test_f32_mulAdd"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/berkeley-hardfloat/hardfloat/tests/resources/vsrc/emulator-f64_div.vh",[[[[[["process_stdin",[[20,2],[20,21]],[[20,7],[20,20]],[],["task"]],[33,8]],[]],[[["print_inputs",[[35,2],[35,20]],[[35,7],[35,19]],[],["task"]],[39,8]],[]]],null,null,null,[["rm",[[1,2],[1,14]],[[1,12],[1,14]],[],["variable","reg"]],["read_ready",[[3,2],[3,17]],[[3,7],[3,17]],[],["variable","wire"]],["read_input0",[[4,2],[4,24]],[[4,13],[4,24]],[],["variable","reg"]],["read_input1",[[5,2],[5,24]],[[5,13],[5,24]],[],["variable","reg"]],["read_expected_ieee",[[6,2],[6,31]],[[6,13],[6,31]],[],["variable","reg"]],["read_expected_exception",[[7,2],[7,35]],[[7,12],[7,35]],[],["variable","reg"]],["input0",[[9,2],[9,20]],[[9,14],[9,20]],[],["variable","wire"]],["input1",[[10,2],[10,20]],[[10,14],[10,20]],[],["variable","wire"]],["expected_ieee",[[11,2],[11,27]],[[11,14],[11,27]],[],["variable","wire"]],["expected_recoded",[[12,2],[12,30]],[[12,14],[12,30]],[],["variable","wire"]],["expected_exception",[[13,2],[13,31]],[[13,13],[13,31]],[],["variable","wire"]],["actual_ieee",[[14,2],[14,25]],[[14,14],[14,25]],[],["variable","wire"]],["actual_recoded",[[15,2],[15,28]],[[15,14],[15,28]],[],["variable","wire"]],["actual_exception",[[16,2],[16,29]],[[16,13],[16,29]],[],["variable","wire"]],["check",[[17,2],[17,12]],[[17,7],[17,12]],[],["variable","wire"]],["pass",[[18,2],[18,11]],[[18,7],[18,11]],[],["variable","wire"]],["dut",[[41,2],[63,3]],[[41,15],[41,18]],[],["instance","Test_f64_div"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/berkeley-hardfloat/hardfloat/tests/resources/vsrc/emulator-f64_mulAdd.vh",[[[[[["process_stdin",[[14,2],[14,21]],[[14,7],[14,20]],[],["task"]],[24,8]],[]],[[["print_inputs",[[26,2],[26,20]],[[26,7],[26,19]],[],["task"]],[30,8]],[]]],null,null,null,[["input0",[[1,2],[1,19]],[[1,13],[1,19]],[],["variable","reg"]],["input1",[[2,2],[2,19]],[[2,13],[2,19]],[],["variable","reg"]],["input2",[[3,2],[3,19]],[[3,13],[3,19]],[],["variable","reg"]],["rm",[[4,2],[4,14]],[[4,12],[4,14]],[],["variable","reg"]],["expected_ieee",[[5,2],[5,26]],[[5,13],[5,26]],[],["variable","reg"]],["expected_recoded",[[6,2],[6,30]],[[6,14],[6,30]],[],["variable","wire"]],["expected_exception",[[7,2],[7,30]],[[7,12],[7,30]],[],["variable","reg"]],["actual_ieee",[[8,2],[8,25]],[[8,14],[8,25]],[],["variable","wire"]],["actual_recoded",[[9,2],[9,28]],[[9,14],[9,28]],[],["variable","wire"]],["actual_exception",[[10,2],[10,29]],[[10,13],[10,29]],[],["variable","wire"]],["check",[[11,2],[11,12]],[[11,7],[11,12]],[],["variable","wire"]],["pass",[[12,2],[12,11]],[[12,7],[12,11]],[],["variable","wire"]],["dut",[[32,2],[46,3]],[[32,18],[32,21]],[],["instance","Test_f64_mulAdd"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/berkeley-hardfloat/hardfloat/tests/resources/vsrc/emulator-f64_sqrt.vh",[[[[[["process_stdin",[[18,2],[18,21]],[[18,7],[18,20]],[],["task"]],[31,8]],[]],[[["print_inputs",[[33,2],[33,20]],[[33,7],[33,19]],[],["task"]],[37,8]],[]]],null,null,null,[["rm",[[1,2],[1,14]],[[1,12],[1,14]],[],["variable","reg"]],["read_ready",[[3,2],[3,17]],[[3,7],[3,17]],[],["variable","wire"]],["read_input0",[[4,2],[4,24]],[[4,13],[4,24]],[],["variable","reg"]],["read_expected_ieee",[[5,2],[5,31]],[[5,13],[5,31]],[],["variable","reg"]],["read_expected_exception",[[6,2],[6,35]],[[6,12],[6,35]],[],["variable","reg"]],["input0",[[8,2],[8,20]],[[8,14],[8,20]],[],["variable","wire"]],["expected_ieee",[[9,2],[9,27]],[[9,14],[9,27]],[],["variable","wire"]],["expected_recoded",[[10,2],[10,30]],[[10,14],[10,30]],[],["variable","wire"]],["expected_exception",[[11,2],[11,31]],[[11,13],[11,31]],[],["variable","wire"]],["actual_ieee",[[12,2],[12,25]],[[12,14],[12,25]],[],["variable","wire"]],["actual_recoded",[[13,2],[13,28]],[[13,14],[13,28]],[],["variable","wire"]],["actual_exception",[[14,2],[14,29]],[[14,13],[14,29]],[],["variable","wire"]],["check",[[15,2],[15,12]],[[15,7],[15,12]],[],["variable","wire"]],["pass",[[16,2],[16,11]],[[16,7],[16,11]],[],["variable","wire"]],["dut",[[39,2],[59,3]],[[39,16],[39,19]],[],["instance","Test_f64_sqrt"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/berkeley-hardfloat/hardfloat/tests/resources/vsrc/emulator.v",[[[[[["hardfloatTestHarness",[[0,0],[0,28]],[[0,7],[0,27]],[],["module"]],[69,9]],[[["clk",[[2,2],[2,13]],[[2,6],[2,9]],["hardfloatTestHarness"],["variable","reg"]],["reset",[[5,2],[5,15]],[[5,6],[5,11]],["hardfloatTestHarness"],["variable","reg"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/dependencies/hardfloat/hardfloat/tests/resources/vsrc/emulator-f32_mulAdd.vh",[[[[[["process_stdin",[[14,2],[14,21]],[[14,7],[14,20]],[],["task"]],[24,8]],[]],[[["print_inputs",[[26,2],[26,20]],[[26,7],[26,19]],[],["task"]],[30,8]],[]]],null,null,null,[["input0",[[1,2],[1,19]],[[1,13],[1,19]],[],["variable","reg"]],["input1",[[2,2],[2,19]],[[2,13],[2,19]],[],["variable","reg"]],["input2",[[3,2],[3,19]],[[3,13],[3,19]],[],["variable","reg"]],["rm",[[4,2],[4,14]],[[4,12],[4,14]],[],["variable","reg"]],["expected_ieee",[[5,2],[5,26]],[[5,13],[5,26]],[],["variable","reg"]],["expected_recoded",[[6,2],[6,30]],[[6,14],[6,30]],[],["variable","wire"]],["expected_exception",[[7,2],[7,30]],[[7,12],[7,30]],[],["variable","reg"]],["actual_ieee",[[8,2],[8,25]],[[8,14],[8,25]],[],["variable","wire"]],["actual_recoded",[[9,2],[9,28]],[[9,14],[9,28]],[],["variable","wire"]],["actual_exception",[[10,2],[10,29]],[[10,13],[10,29]],[],["variable","wire"]],["check",[[11,2],[11,12]],[[11,7],[11,12]],[],["variable","wire"]],["pass",[[12,2],[12,11]],[[12,7],[12,11]],[],["variable","wire"]],["dut",[[32,2],[46,3]],[[32,18],[32,21]],[],["instance","Test_f32_mulAdd"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/dependencies/hardfloat/hardfloat/tests/resources/vsrc/emulator-f64_div.vh",[[[[[["process_stdin",[[20,2],[20,21]],[[20,7],[20,20]],[],["task"]],[33,8]],[]],[[["print_inputs",[[35,2],[35,20]],[[35,7],[35,19]],[],["task"]],[39,8]],[]]],null,null,null,[["rm",[[1,2],[1,14]],[[1,12],[1,14]],[],["variable","reg"]],["read_ready",[[3,2],[3,17]],[[3,7],[3,17]],[],["variable","wire"]],["read_input0",[[4,2],[4,24]],[[4,13],[4,24]],[],["variable","reg"]],["read_input1",[[5,2],[5,24]],[[5,13],[5,24]],[],["variable","reg"]],["read_expected_ieee",[[6,2],[6,31]],[[6,13],[6,31]],[],["variable","reg"]],["read_expected_exception",[[7,2],[7,35]],[[7,12],[7,35]],[],["variable","reg"]],["input0",[[9,2],[9,20]],[[9,14],[9,20]],[],["variable","wire"]],["input1",[[10,2],[10,20]],[[10,14],[10,20]],[],["variable","wire"]],["expected_ieee",[[11,2],[11,27]],[[11,14],[11,27]],[],["variable","wire"]],["expected_recoded",[[12,2],[12,30]],[[12,14],[12,30]],[],["variable","wire"]],["expected_exception",[[13,2],[13,31]],[[13,13],[13,31]],[],["variable","wire"]],["actual_ieee",[[14,2],[14,25]],[[14,14],[14,25]],[],["variable","wire"]],["actual_recoded",[[15,2],[15,28]],[[15,14],[15,28]],[],["variable","wire"]],["actual_exception",[[16,2],[16,29]],[[16,13],[16,29]],[],["variable","wire"]],["check",[[17,2],[17,12]],[[17,7],[17,12]],[],["variable","wire"]],["pass",[[18,2],[18,11]],[[18,7],[18,11]],[],["variable","wire"]],["dut",[[41,2],[63,3]],[[41,15],[41,18]],[],["instance","Test_f64_div"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/dependencies/hardfloat/hardfloat/tests/resources/vsrc/emulator-f64_mulAdd.vh",[[[[[["process_stdin",[[14,2],[14,21]],[[14,7],[14,20]],[],["task"]],[24,8]],[]],[[["print_inputs",[[26,2],[26,20]],[[26,7],[26,19]],[],["task"]],[30,8]],[]]],null,null,null,[["input0",[[1,2],[1,19]],[[1,13],[1,19]],[],["variable","reg"]],["input1",[[2,2],[2,19]],[[2,13],[2,19]],[],["variable","reg"]],["input2",[[3,2],[3,19]],[[3,13],[3,19]],[],["variable","reg"]],["rm",[[4,2],[4,14]],[[4,12],[4,14]],[],["variable","reg"]],["expected_ieee",[[5,2],[5,26]],[[5,13],[5,26]],[],["variable","reg"]],["expected_recoded",[[6,2],[6,30]],[[6,14],[6,30]],[],["variable","wire"]],["expected_exception",[[7,2],[7,30]],[[7,12],[7,30]],[],["variable","reg"]],["actual_ieee",[[8,2],[8,25]],[[8,14],[8,25]],[],["variable","wire"]],["actual_recoded",[[9,2],[9,28]],[[9,14],[9,28]],[],["variable","wire"]],["actual_exception",[[10,2],[10,29]],[[10,13],[10,29]],[],["variable","wire"]],["check",[[11,2],[11,12]],[[11,7],[11,12]],[],["variable","wire"]],["pass",[[12,2],[12,11]],[[12,7],[12,11]],[],["variable","wire"]],["dut",[[32,2],[46,3]],[[32,18],[32,21]],[],["instance","Test_f64_mulAdd"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/dependencies/hardfloat/hardfloat/tests/resources/vsrc/emulator-f64_sqrt.vh",[[[[[["process_stdin",[[18,2],[18,21]],[[18,7],[18,20]],[],["task"]],[31,8]],[]],[[["print_inputs",[[33,2],[33,20]],[[33,7],[33,19]],[],["task"]],[37,8]],[]]],null,null,null,[["rm",[[1,2],[1,14]],[[1,12],[1,14]],[],["variable","reg"]],["read_ready",[[3,2],[3,17]],[[3,7],[3,17]],[],["variable","wire"]],["read_input0",[[4,2],[4,24]],[[4,13],[4,24]],[],["variable","reg"]],["read_expected_ieee",[[5,2],[5,31]],[[5,13],[5,31]],[],["variable","reg"]],["read_expected_exception",[[6,2],[6,35]],[[6,12],[6,35]],[],["variable","reg"]],["input0",[[8,2],[8,20]],[[8,14],[8,20]],[],["variable","wire"]],["expected_ieee",[[9,2],[9,27]],[[9,14],[9,27]],[],["variable","wire"]],["expected_recoded",[[10,2],[10,30]],[[10,14],[10,30]],[],["variable","wire"]],["expected_exception",[[11,2],[11,31]],[[11,13],[11,31]],[],["variable","wire"]],["actual_ieee",[[12,2],[12,25]],[[12,14],[12,25]],[],["variable","wire"]],["actual_recoded",[[13,2],[13,28]],[[13,14],[13,28]],[],["variable","wire"]],["actual_exception",[[14,2],[14,29]],[[14,13],[14,29]],[],["variable","wire"]],["check",[[15,2],[15,12]],[[15,7],[15,12]],[],["variable","wire"]],["pass",[[16,2],[16,11]],[[16,7],[16,11]],[],["variable","wire"]],["dut",[[39,2],[59,3]],[[39,16],[39,19]],[],["instance","Test_f64_sqrt"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/dependencies/hardfloat/hardfloat/tests/resources/vsrc/emulator.v",[[[[[["hardfloatTestHarness",[[0,0],[0,28]],[[0,7],[0,27]],[],["module"]],[69,9]],[[["clk",[[2,2],[2,13]],[[2,6],[2,9]],["hardfloatTestHarness"],["variable","reg"]],["reset",[[5,2],[5,15]],[[5,6],[5,11]],["hardfloatTestHarness"],["variable","reg"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",[[[[[["AsyncResetReg",[[39,0],[39,42]],[[39,7],[39,20]],[],["module"]],[78,9]],[[["d",[[39,22],[39,23]],[[39,22],[39,23]],["AsyncResetReg"],["port"]],["q",[[39,25],[39,26]],[[39,25],[39,26]],["AsyncResetReg"],["port","d"]],["en",[[39,28],[39,30]],[[39,28],[39,30]],["AsyncResetReg"],["port","q"]],["clk",[[39,32],[39,35]],[[39,32],[39,35]],["AsyncResetReg"],["port","en"]],["rst",[[39,37],[39,40]],[[39,37],[39,40]],["AsyncResetReg"],["port","clk"]],["RESET_VALUE",[[40,0],[40,26]],[[40,10],[40,21]],["AsyncResetReg"],["parameter"]],["d",[[42,7],[42,13]],[[42,12],[42,13]],["AsyncResetReg"],["port","wire"]],["q",[[43,7],[43,13]],[[43,12],[43,13]],["AsyncResetReg"],["port","reg"]],["en",[[44,7],[44,14]],[[44,12],[44,14]],["AsyncResetReg"],["port","wire"]],["clk",[[45,7],[45,15]],[[45,12],[45,15]],["AsyncResetReg"],["port","wire"]],["rst",[[46,7],[46,15]],[[46,12],[46,15]],["AsyncResetReg"],["port","wire"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",[[[[[["ClockDivider2",[[16,0],[16,56]],[[16,7],[16,20]],[],["module"]],[23,9]],[[["clk_out",[[16,22],[16,40]],[[16,33],[16,40]],["ClockDivider2"],["port","reg"]],["clk_in",[[16,42],[16,54]],[[16,48],[16,54]],["ClockDivider2"],["port","input"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",[[[[[["ClockDivider3",[[15,0],[15,56]],[[15,7],[15,20]],[],["module"]],[36,9]],[[["clk_out",[[15,22],[15,40]],[[15,33],[15,40]],["ClockDivider3"],["port","reg"]],["clk_in",[[15,42],[15,54]],[[15,48],[15,54]],["ClockDivider3"],["port","input"]],["delay",[[17,3],[17,12]],[[17,7],[17,12]],["ClockDivider3"],["variable","reg"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/debug_rob.v",[[],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",[[[[[["EICG_wrapper",[[2,0],[7,2]],[[2,7],[2,19]],[],["module"]],[19,9]],[[["out",[[3,2],[3,12]],[[3,9],[3,12]],["EICG_wrapper"],["port","output"]],["en",[[4,2],[4,10]],[[4,8],[4,10]],["EICG_wrapper"],["port","input"]],["test_en",[[5,2],[5,15]],[[5,8],[5,15]],["EICG_wrapper"],["port","input"]],["in",[[6,2],[6,10]],[[6,8],[6,10]],["EICG_wrapper"],["port","input"]],["en_latched",[[9,2],[9,16]],[[9,6],[9,16]],["EICG_wrapper"],["variable","reg"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",[[[[[["plusarg_reader",[[6,0],[12,2]],[[6,7],[6,21]],[],["module"]],[25,9]],[[["FORMAT",[[7,3],[7,31]],[[7,13],[7,19]],["plusarg_reader"],["parameter-port","parameter"]],["WIDTH",[[8,3],[8,20]],[[8,13],[8,18]],["plusarg_reader"],["parameter-port","parameter"]],["DEFAULT",[[9,3],[9,34]],[[9,25],[9,32]],["plusarg_reader"],["parameter-port","parameter"]],["out",[[11,3],[11,25]],[[11,22],[11,25]],["plusarg_reader"],["port","output"]],["myplus",[[17,0],[17,22]],[[17,16],[17,22]],["plusarg_reader"],["variable","reg"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",[[[[[["RoccBlackBox",[[2,0],[166,66]],[[2,7],[2,19]],[],["module"]],[204,9]],[[["xLen",[[3,5],[3,24]],[[3,15],[3,19]],["RoccBlackBox"],["parameter-port","parameter"]],["PRV_SZ",[[4,5],[4,15]],[[4,5],[4,11]],["RoccBlackBox"],["parameter-port","xLen"]],["coreMaxAddrBits",[[5,5],[5,25]],[[5,5],[5,20]],["RoccBlackBox"],["parameter-port","PRV_SZ"]],["dcacheReqTagBits",[[6,5],[6,25]],[[6,5],[6,21]],["RoccBlackBox"],["parameter-port","coreMaxAddrBits"]],["M_SZ",[[7,5],[7,13]],[[7,5],[7,9]],["RoccBlackBox"],["parameter-port","dcacheReqTagBits"]],["mem_req_bits_size_width",[[8,5],[8,32]],[[8,5],[8,28]],["RoccBlackBox"],["parameter-port","M_SZ"]],["coreDataBits",[[9,5],[9,22]],[[9,5],[9,17]],["RoccBlackBox"],["parameter-port","mem_req_bits_size_width"]],["coreDataBytes",[[10,5],[10,22]],[[10,5],[10,18]],["RoccBlackBox"],["parameter-port","coreDataBits"]],["paddrBits",[[11,5],[11,19]],[[11,5],[11,14]],["RoccBlackBox"],["parameter-port","coreDataBytes"]],["vaddrBitsExtended",[[12,5],[12,27]],[[12,5],[12,22]],["RoccBlackBox"],["parameter-port","paddrBits"]],["FPConstants_RM_SZ",[[13,5],[13,26]],[[13,5],[13,22]],["RoccBlackBox"],["parameter-port","vaddrBitsExtended"]],["fLen",[[14,5],[14,14]],[[14,5],[14,9]],["RoccBlackBox"],["parameter-port","FPConstants_RM_SZ"]],["FPConstants_FLAGS_SZ",[[15,5],[15,30]],[[15,5],[15,25]],["RoccBlackBox"],["parameter-port","fLen"]],["clock",[[16,4],[16,15]],[[16,10],[16,15]],["RoccBlackBox"],["port","input"]],["reset",[[17,4],[17,46]],[[17,41],[17,46]],["RoccBlackBox"],["port","input"]],["rocc_cmd_ready",[[18,4],[18,55]],[[18,41],[18,55]],["RoccBlackBox"],["port","output"]],["rocc_cmd_valid",[[19,4],[19,55]],[[19,41],[19,55]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_inst_funct",[[20,4],[20,65]],[[20,41],[20,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_inst_rs2",[[21,4],[21,63]],[[21,41],[21,63]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_inst_rs1",[[22,4],[22,63]],[[22,41],[22,63]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_inst_xd",[[23,4],[23,62]],[[23,41],[23,62]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_inst_xs1",[[24,4],[24,63]],[[24,41],[24,63]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_inst_xs2",[[25,4],[25,63]],[[25,41],[25,63]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_inst_rd",[[26,4],[26,62]],[[26,41],[26,62]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_inst_opcode",[[27,4],[27,66]],[[27,41],[27,66]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_rs1",[[28,4],[28,58]],[[28,41],[28,58]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_rs2",[[29,4],[29,58]],[[29,41],[29,58]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_debug",[[30,4],[30,67]],[[30,41],[30,67]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_cease",[[31,4],[31,67]],[[31,41],[31,67]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_wfi",[[32,4],[32,65]],[[32,41],[32,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_isa",[[33,4],[33,65]],[[33,41],[33,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_dprv",[[34,4],[34,66]],[[34,41],[34,66]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_dv",[[35,4],[35,64]],[[35,41],[35,64]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_prv",[[36,4],[36,65]],[[36,41],[36,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_v",[[37,4],[37,63]],[[37,41],[37,63]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_sd",[[38,4],[38,64]],[[38,41],[38,64]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_zero2",[[39,4],[39,67]],[[39,41],[39,67]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_mpv",[[40,4],[40,65]],[[40,41],[40,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_gva",[[41,4],[41,65]],[[41,41],[41,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_mbe",[[42,4],[42,65]],[[42,41],[42,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_sbe",[[43,4],[43,65]],[[43,41],[43,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_sxl",[[44,4],[44,65]],[[44,41],[44,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_uxl",[[45,4],[45,65]],[[45,41],[45,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_sd_rv32",[[46,4],[46,69]],[[46,41],[46,69]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_zero1",[[47,4],[47,67]],[[47,41],[47,67]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_tsr",[[48,4],[48,65]],[[48,41],[48,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_tw",[[49,4],[49,64]],[[49,41],[49,64]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_tvm",[[50,4],[50,65]],[[50,41],[50,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_mxr",[[51,4],[51,65]],[[51,41],[51,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_sum",[[52,4],[52,65]],[[52,41],[52,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_mprv",[[53,4],[53,66]],[[53,41],[53,66]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_xs",[[54,4],[54,64]],[[54,41],[54,64]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_fs",[[55,4],[55,64]],[[55,41],[55,64]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_vs",[[56,4],[56,64]],[[56,41],[56,64]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_mpp",[[57,4],[57,65]],[[57,41],[57,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_spp",[[58,4],[58,65]],[[58,41],[58,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_mpie",[[59,4],[59,66]],[[59,41],[59,66]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_ube",[[60,4],[60,65]],[[60,41],[60,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_spie",[[61,4],[61,66]],[[61,41],[61,66]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_upie",[[62,4],[62,66]],[[62,41],[62,66]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_mie",[[63,4],[63,65]],[[63,41],[63,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_hie",[[64,4],[64,65]],[[64,41],[64,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_sie",[[65,4],[65,65]],[[65,41],[65,65]],["RoccBlackBox"],["port","input"]],["rocc_cmd_bits_status_uie",[[66,4],[66,65]],[[66,41],[66,65]],["RoccBlackBox"],["port","input"]],["rocc_resp_ready",[[67,4],[67,56]],[[67,41],[67,56]],["RoccBlackBox"],["port","input"]],["rocc_resp_valid",[[68,4],[68,56]],[[68,41],[68,56]],["RoccBlackBox"],["port","output"]],["rocc_resp_bits_rd",[[69,4],[69,58]],[[69,41],[69,58]],["RoccBlackBox"],["port","output"]],["rocc_resp_bits_data",[[70,4],[70,60]],[[70,41],[70,60]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_ready",[[71,4],[71,59]],[[71,41],[71,59]],["RoccBlackBox"],["port","input"]],["rocc_mem_req_valid",[[72,4],[72,59]],[[72,41],[72,59]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_addr",[[73,4],[73,63]],[[73,41],[73,63]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_tag",[[74,4],[74,62]],[[74,41],[74,62]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_cmd",[[75,4],[75,62]],[[75,41],[75,62]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_size",[[76,4],[76,63]],[[76,41],[76,63]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_signed",[[77,4],[77,65]],[[77,41],[77,65]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_phys",[[78,4],[78,63]],[[78,41],[78,63]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_no_alloc",[[79,4],[79,67]],[[79,41],[79,67]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_no_xcpt",[[80,4],[80,66]],[[80,41],[80,66]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_no_resp",[[81,4],[81,66]],[[81,41],[81,66]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_dprv",[[82,4],[82,63]],[[82,41],[82,63]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_dv",[[83,4],[83,61]],[[83,41],[83,61]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_data",[[84,4],[84,63]],[[84,41],[84,63]],["RoccBlackBox"],["port","output"]],["rocc_mem_req_bits_mask",[[85,4],[85,63]],[[85,41],[85,63]],["RoccBlackBox"],["port","output"]],["rocc_mem_s1_kill",[[86,4],[86,57]],[[86,41],[86,57]],["RoccBlackBox"],["port","output"]],["rocc_mem_s1_data_data",[[87,4],[87,62]],[[87,41],[87,62]],["RoccBlackBox"],["port","output"]],["rocc_mem_s1_data_mask",[[88,4],[88,62]],[[88,41],[88,62]],["RoccBlackBox"],["port","output"]],["rocc_mem_s2_nack",[[89,4],[89,57]],[[89,41],[89,57]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_nack_cause_raw",[[90,4],[90,67]],[[90,41],[90,67]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_kill",[[91,4],[91,57]],[[91,41],[91,57]],["RoccBlackBox"],["port","output"]],["rocc_mem_s2_uncached",[[92,4],[92,61]],[[92,41],[92,61]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_paddr",[[93,4],[93,58]],[[93,41],[93,58]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_gpa",[[94,4],[94,56]],[[94,41],[94,56]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_gpa_is_pte",[[95,4],[95,63]],[[95,41],[95,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_valid",[[96,4],[96,60]],[[96,41],[96,60]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_addr",[[97,4],[97,64]],[[97,41],[97,64]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_tag",[[98,4],[98,63]],[[98,41],[98,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_cmd",[[99,4],[99,63]],[[99,41],[99,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_size",[[100,4],[100,64]],[[100,41],[100,64]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_signed",[[101,4],[101,66]],[[101,41],[101,66]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_data",[[102,4],[102,64]],[[102,41],[102,64]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_mask",[[103,4],[103,64]],[[103,41],[103,64]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_replay",[[104,4],[104,66]],[[104,41],[104,66]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_has_data",[[105,4],[105,68]],[[105,41],[105,68]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_data_word_bypass",[[106,4],[106,76]],[[106,41],[106,76]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_data_raw",[[107,4],[107,68]],[[107,41],[107,68]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_store_data",[[108,4],[108,70]],[[108,41],[108,70]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_dprv",[[109,4],[109,64]],[[109,41],[109,64]],["RoccBlackBox"],["port","input"]],["rocc_mem_resp_bits_dv",[[110,4],[110,62]],[[110,41],[110,62]],["RoccBlackBox"],["port","input"]],["rocc_mem_replay_next",[[111,4],[111,61]],[[111,41],[111,61]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_xcpt_ma_ld",[[112,4],[112,63]],[[112,41],[112,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_xcpt_ma_st",[[113,4],[113,63]],[[113,41],[113,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_xcpt_pf_ld",[[114,4],[114,63]],[[114,41],[114,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_xcpt_pf_st",[[115,4],[115,63]],[[115,41],[115,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_xcpt_gf_ld",[[116,4],[116,63]],[[116,41],[116,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_xcpt_gf_st",[[117,4],[117,63]],[[117,41],[117,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_xcpt_ae_ld",[[118,4],[118,63]],[[118,41],[118,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_s2_xcpt_ae_st",[[119,4],[119,63]],[[119,41],[119,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_ordered",[[120,4],[120,57]],[[120,41],[120,57]],["RoccBlackBox"],["port","input"]],["rocc_mem_store_pending",[[121,4],[121,63]],[[121,41],[121,63]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_acquire",[[122,4],[122,62]],[[122,41],[122,62]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_release",[[123,4],[123,62]],[[123,41],[123,62]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_grant",[[124,4],[124,60]],[[124,41],[124,60]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_tlbMiss",[[125,4],[125,62]],[[125,41],[125,62]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_blocked",[[126,4],[126,62]],[[126,41],[126,62]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_canAcceptStoreThenLoad",[[127,4],[127,77]],[[127,41],[127,77]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_canAcceptStoreThenRMW",[[128,4],[128,76]],[[128,41],[128,76]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_canAcceptLoadThenLoad",[[129,4],[129,76]],[[129,41],[129,76]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_storeBufferEmptyAfterLoad",[[130,4],[130,80]],[[130,41],[130,80]],["RoccBlackBox"],["port","input"]],["rocc_mem_perf_storeBufferEmptyAfterStore",[[131,4],[131,81]],[[131,41],[131,81]],["RoccBlackBox"],["port","input"]],["rocc_mem_keep_clock_enabled",[[132,4],[132,68]],[[132,41],[132,68]],["RoccBlackBox"],["port","output"]],["rocc_mem_clock_enabled",[[133,4],[133,63]],[[133,41],[133,63]],["RoccBlackBox"],["port","input"]],["rocc_busy",[[134,4],[134,50]],[[134,41],[134,50]],["RoccBlackBox"],["port","output"]],["rocc_interrupt",[[135,4],[135,55]],[[135,41],[135,55]],["RoccBlackBox"],["port","output"]],["rocc_exception",[[136,4],[136,55]],[[136,41],[136,55]],["RoccBlackBox"],["port","input"]],["rocc_fpu_req_ready",[[137,4],[137,59]],[[137,41],[137,59]],["RoccBlackBox"],["port","input"]],["rocc_fpu_req_valid",[[138,4],[138,59]],[[138,41],[138,59]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_ldst",[[139,4],[139,63]],[[139,41],[139,63]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_wen",[[140,4],[140,62]],[[140,41],[140,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_ren1",[[141,4],[141,63]],[[141,41],[141,63]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_ren2",[[142,4],[142,63]],[[142,41],[142,63]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_ren3",[[143,4],[143,63]],[[143,41],[143,63]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_swap12",[[144,4],[144,65]],[[144,41],[144,65]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_swap23",[[145,4],[145,65]],[[145,41],[145,65]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_typeTagIn",[[146,4],[146,68]],[[146,41],[146,68]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_typeTagOut",[[147,4],[147,69]],[[147,41],[147,69]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_fromint",[[148,4],[148,66]],[[148,41],[148,66]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_toint",[[149,4],[149,64]],[[149,41],[149,64]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_fastpipe",[[150,4],[150,67]],[[150,41],[150,67]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_fma",[[151,4],[151,62]],[[151,41],[151,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_div",[[152,4],[152,62]],[[152,41],[152,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_sqrt",[[153,4],[153,63]],[[153,41],[153,63]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_wflags",[[154,4],[154,65]],[[154,41],[154,65]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_rm",[[155,4],[155,61]],[[155,41],[155,61]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_fmaCmd",[[156,4],[156,65]],[[156,41],[156,65]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_typ",[[157,4],[157,62]],[[157,41],[157,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_fmt",[[158,4],[158,62]],[[158,41],[158,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_in1",[[159,4],[159,62]],[[159,41],[159,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_in2",[[160,4],[160,62]],[[160,41],[160,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_in3",[[161,4],[161,62]],[[161,41],[161,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_req_bits_vec",[[162,4],[162,62]],[[162,41],[162,62]],["RoccBlackBox"],["port","output"]],["rocc_fpu_resp_ready",[[163,4],[163,60]],[[163,41],[163,60]],["RoccBlackBox"],["port","output"]],["rocc_fpu_resp_valid",[[164,4],[164,60]],[[164,41],[164,60]],["RoccBlackBox"],["port","input"]],["rocc_fpu_resp_bits_data",[[165,4],[165,64]],[[165,41],[165,64]],["RoccBlackBox"],["port","input"]],["rocc_fpu_resp_bits_exc",[[166,4],[166,63]],[[166,41],[166,63]],["RoccBlackBox"],["port","input"]],["acc",[[181,2],[181,20]],[[181,17],[181,20]],["RoccBlackBox"],["variable","reg"]],["doResp",[[182,2],[182,12]],[[182,6],[182,12]],["RoccBlackBox"],["variable","reg"]],["rocc_cmd_bits_inst_rd_d",[[183,2],[183,35]],[[183,12],[183,35]],["RoccBlackBox"],["variable","reg"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/SimDTM.v",[[],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/SimJTAG.v",[[],null,0]],["/home/whywhy/cs/ventus-env/exp/dependencies/rocket-chip/src/main/resources/vsrc/TestDriver.v",[[[[[["TestDriver",[[9,0],[9,18]],[[9,7],[9,17]],[],["module"]],[169,9]],[[["clock",[[11,2],[11,18]],[[11,6],[11,11]],["TestDriver"],["variable","reg"]],["reset",[[12,2],[12,18]],[[12,6],[12,11]],["TestDriver"],["variable","reg"]],["verbose",[[18,2],[18,20]],[[18,6],[18,13]],["TestDriver"],["variable","reg"]],["printf_cond",[[19,2],[19,38]],[[19,7],[19,18]],["TestDriver"],["variable","wire"]],["max_cycles",[[20,2],[20,27]],[[20,13],[20,23]],["TestDriver"],["variable","reg"]],["dump_start",[[21,2],[21,27]],[[21,13],[21,23]],["TestDriver"],["variable","reg"]],["trace_count",[[22,2],[22,28]],[[22,13],[22,24]],["TestDriver"],["variable","reg"]],["fsdbfile",[[23,2],[23,27]],[[23,15],[23,23]],["TestDriver"],["variable","reg"]],["vcdplusfile",[[24,2],[24,30]],[[24,15],[24,26]],["TestDriver"],["variable","reg"]],["vcdfile",[[25,2],[25,26]],[[25,15],[25,22]],["TestDriver"],["variable","reg"]],["rand_value",[[26,2],[26,25]],[[26,15],[26,25]],["TestDriver"],["variable","unsigned"]],["reason",[[114,2],[114,25]],[[114,14],[114,20]],["TestDriver"],["variable","reg"]],["failure",[[115,2],[115,20]],[[115,6],[115,13]],["TestDriver"],["variable","reg"]],["success",[[116,2],[116,14]],[[116,7],[116,14]],["TestDriver"],["variable","wire"]],["stderr",[[117,2],[117,31]],[[117,10],[117,16]],["TestDriver"],["variable","integer"]],["testHarness",[[163,2],[167,3]],[[163,9],[163,20]],["TestDriver"],["instance","TestHarness"]]]]]],null,null,null,[["RESET_DELAY",[[3,1],[4,0]],[[3,9],[3,20]],["source.systemverilog"],["macro"]],["MODEL",[[6,1],[7,0]],[[6,9],[6,14]],["source.systemverilog"],["macro"]],["VCDPLUSON",[[91,0],[92,0]],[[91,8],[91,17]],["source.systemverilog"],["macro"]],["VCDPLUSCLOSE",[[92,0],[94,4]],[[92,8],[92,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/rtl/ADDFP32.sv",[[[[[["ADDFP32",[[52,0],[62,2]],[[52,7],[52,14]],[],["module"]],[225,0]],[[["clock",[[53,2],[53,21]],[[53,16],[53,21]],["ADDFP32"],["port","input"]],["reset",[[54,16],[54,21]],[[54,16],[54,21]],["ADDFP32"],["port","clock"]],["io_in_ready",[[55,2],[55,27]],[[55,16],[55,27]],["ADDFP32"],["port","output"]],["io_in_valid",[[56,2],[56,27]],[[56,16],[56,27]],["ADDFP32"],["port","input"]],["io_in_bits_in1",[[57,2],[57,30]],[[57,16],[57,30]],["ADDFP32"],["port","input"]],["io_in_bits_in2",[[58,16],[58,30]],[[58,16],[58,30]],["ADDFP32"],["port","io_in_bits_in1"]],["io_out_ready",[[59,2],[59,28]],[[59,16],[59,28]],["ADDFP32"],["port","input"]],["io_out_valid",[[60,2],[60,28]],[[60,16],[60,28]],["ADDFP32"],["port","output"]],["io_out_bits_out",[[61,2],[61,31]],[[61,16],[61,31]],["ADDFP32"],["port","output"]],["s1_valid",[[64,2],[64,23]],[[64,15],[64,23]],["ADDFP32"],["variable","reg"]],["s2_valid",[[65,2],[65,23]],[[65,15],[65,23]],["ADDFP32"],["variable","reg"]],["s1_ready",[[66,2],[66,50]],[[66,15],[66,23]],["ADDFP32"],["variable","wire"]],["s2_sx",[[67,2],[67,20]],[[67,15],[67,20]],["ADDFP32"],["variable","reg"]],["s2_sy",[[68,2],[68,20]],[[68,15],[68,20]],["ADDFP32"],["variable","reg"]],["s2_ex",[[69,2],[69,20]],[[69,15],[69,20]],["ADDFP32"],["variable","reg"]],["s2_fx",[[70,2],[70,20]],[[70,15],[70,20]],["ADDFP32"],["variable","reg"]],["s2_aligned",[[71,2],[71,25]],[[71,15],[71,25]],["ADDFP32"],["variable","reg"]],["s2_guard",[[72,2],[72,23]],[[72,15],[72,23]],["ADDFP32"],["variable","reg"]],["s2_round",[[73,2],[73,23]],[[73,15],[73,23]],["ADDFP32"],["variable","reg"]],["s2_sticky",[[74,2],[74,24]],[[74,15],[74,24]],["ADDFP32"],["variable","reg"]],["s2_isSub",[[75,2],[75,23]],[[75,15],[75,23]],["ADDFP32"],["variable","reg"]],["outReg",[[76,2],[76,21]],[[76,15],[76,21]],["ADDFP32"],["variable","reg"]],["swap",[[77,2],[80,49]],[[77,15],[77,19]],["ADDFP32"],["variable","wire"]],["x",[[81,2],[81,57]],[[81,15],[81,16]],["ADDFP32"],["variable","wire"]],["y",[[82,2],[82,57]],[[82,15],[82,16]],["ADDFP32"],["variable","wire"]],["fy",[[83,2],[83,35]],[[83,15],[83,17]],["ADDFP32"],["variable","wire"]],["_diff_T_2",[[84,2],[84,62]],[[84,15],[84,24]],["ADDFP32"],["variable","wire"]],["_stickyCount_T_4",[[85,2],[85,50]],[[85,15],[85,31]],["ADDFP32"],["variable","wire"]],["_sticky_T",[[86,2],[86,43]],[[86,15],[86,24]],["ADDFP32"],["variable","wire"]],["_guard_T_4",[[87,2],[87,50]],[[87,15],[87,25]],["ADDFP32"],["variable","wire"]],["_round_T_4",[[88,2],[88,50]],[[88,15],[88,25]],["ADDFP32"],["variable","wire"]],["_stickyfask_T",[[89,2],[90,86]],[[89,15],[89,28]],["ADDFP32"],["variable","wire"]],["_sumAdd_T_2",[[91,2],[91,63]],[[91,15],[91,26]],["ADDFP32"],["variable","wire"]],["_sumSub_T_5",[[92,2],[92,56]],[[92,15],[92,26]],["ADDFP32"],["variable","wire"]],["expAdd",[[93,2],[93,62]],[[93,15],[93,21]],["ADDFP32"],["variable","wire"]],["mantAdd",[[94,2],[94,80]],[[94,15],[94,22]],["ADDFP32"],["variable","wire"]],["_mantAddR_T",[[95,2],[100,38]],[[95,15],[95,26]],["ADDFP32"],["variable","wire"]],["zeroSub",[[101,2],[101,51]],[[101,15],[101,22]],["ADDFP32"],["variable","wire"]],["_GEN",[[102,2],[104,49]],[[102,15],[102,19]],["ADDFP32"],["variable","wire"]],["sh",[[105,2],[153,115]],[[105,15],[105,17]],["ADDFP32"],["variable","wire"]],["_GEN_0",[[154,2],[154,34]],[[154,15],[154,21]],["ADDFP32"],["variable","wire"]],["_GEN_1",[[155,2],[155,49]],[[155,15],[155,21]],["ADDFP32"],["variable","wire"]],["_mantSub_T",[[156,2],[156,54]],[[156,15],[156,25]],["ADDFP32"],["variable","wire"]],["mantSub",[[157,2],[157,58]],[[157,15],[157,22]],["ADDFP32"],["variable","wire"]],["_RANDOM",[[194,4],[194,29]],[[194,17],[194,24]],["ADDFP32"],["variable","logic"]]]]]],null,null,null,[["RANDOM",[[10,2],[11,0]],[[10,10],[10,16]],["source.systemverilog"],["macro"]],["INIT_RANDOM",[[16,2],[17,0]],[[16,10],[16,21]],["source.systemverilog"],["macro"]],["RANDOMIZE_DELAY",[[22,2],[23,0]],[[22,10],[22,25]],["source.systemverilog"],["macro"]],["INIT_RANDOM_PROLOG_",[[34,4],[35,2]],[[34,12],[34,31]],["source.systemverilog"],["macro"]],["ENABLE_INITIAL_REG_",[[41,4],[42,2]],[[41,12],[41,31]],["source.systemverilog"],["macro"]],["ENABLE_INITIAL_MEM_",[[48,4],[49,2]],[[48,12],[48,31]],["source.systemverilog"],["macro"]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/rtl/EXPFP32.sv",[[[[[["MULFP32",[[57,0],[67,2]],[[57,7],[57,14]],[],["module"]],[167,0]],[[["clock",[[58,2],[58,21]],[[58,16],[58,21]],["MULFP32"],["port","input"]],["reset",[[59,16],[59,21]],[[59,16],[59,21]],["MULFP32"],["port","clock"]],["io_in_ready",[[60,2],[60,27]],[[60,16],[60,27]],["MULFP32"],["port","output"]],["io_in_valid",[[61,2],[61,27]],[[61,16],[61,27]],["MULFP32"],["port","input"]],["io_in_bits_in1",[[62,2],[62,30]],[[62,16],[62,30]],["MULFP32"],["port","input"]],["io_in_bits_in2",[[63,16],[63,30]],[[63,16],[63,30]],["MULFP32"],["port","io_in_bits_in1"]],["io_out_ready",[[64,2],[64,28]],[[64,16],[64,28]],["MULFP32"],["port","input"]],["io_out_valid",[[65,2],[65,28]],[[65,16],[65,28]],["MULFP32"],["port","output"]],["io_out_bits_out",[[66,2],[66,31]],[[66,16],[66,31]],["MULFP32"],["port","output"]],["s1_valid",[[69,2],[69,22]],[[69,14],[69,22]],["MULFP32"],["variable","reg"]],["s2_valid",[[70,2],[70,22]],[[70,14],[70,22]],["MULFP32"],["variable","reg"]],["s3_valid",[[71,2],[71,22]],[[71,14],[71,22]],["MULFP32"],["variable","reg"]],["s2_ready",[[72,2],[72,49]],[[72,14],[72,22]],["MULFP32"],["variable","wire"]],["s1_ready",[[73,2],[73,45]],[[73,14],[73,22]],["MULFP32"],["variable","wire"]],["s1_sign",[[74,2],[74,21]],[[74,14],[74,21]],["MULFP32"],["variable","reg"]],["s1_eSumS",[[75,2],[75,22]],[[75,14],[75,22]],["MULFP32"],["variable","reg"]],["s1_prod_ll",[[76,2],[76,24]],[[76,14],[76,24]],["MULFP32"],["variable","reg"]],["s1_prod_lh",[[77,2],[77,24]],[[77,14],[77,24]],["MULFP32"],["variable","reg"]],["s1_prod_hl",[[78,2],[78,24]],[[78,14],[78,24]],["MULFP32"],["variable","reg"]],["s1_prod_hh",[[79,2],[79,24]],[[79,14],[79,24]],["MULFP32"],["variable","reg"]],["s2_sign",[[80,2],[80,21]],[[80,14],[80,21]],["MULFP32"],["variable","reg"]],["s2_eSumS",[[81,2],[81,22]],[[81,14],[81,22]],["MULFP32"],["variable","reg"]],["s2_prod",[[82,2],[82,21]],[[82,14],[82,21]],["MULFP32"],["variable","reg"]],["outReg",[[83,2],[83,20]],[[83,14],[83,20]],["MULFP32"],["variable","reg"]],["_s1_eSumS_T_5",[[84,2],[85,73]],[[84,14],[84,27]],["MULFP32"],["variable","wire"]],["_GEN",[[86,2],[86,50]],[[86,14],[86,18]],["MULFP32"],["variable","wire"]],["_GEN_0",[[87,2],[87,52]],[[87,14],[87,20]],["MULFP32"],["variable","wire"]],["_GEN_1",[[88,2],[88,79]],[[88,14],[88,20]],["MULFP32"],["variable","wire"]],["_GEN_2",[[89,2],[89,79]],[[89,14],[89,20]],["MULFP32"],["variable","wire"]],["norm",[[90,2],[90,72]],[[90,14],[90,18]],["MULFP32"],["variable","wire"]],["_fracR25_T_1",[[91,2],[92,74]],[[91,14],[91,26]],["MULFP32"],["variable","wire"]],["_eAdj_T_5",[[93,2],[93,83]],[[93,14],[93,23]],["MULFP32"],["variable","wire"]],["_RANDOM",[[135,4],[135,29]],[[135,17],[135,24]],["MULFP32"],["variable","logic"]]]]],[[["DecomposeFP32",[[168,0],[173,2]],[[168,7],[168,20]],[],["module"]],[219,0]],[[["io_in_y",[[169,2],[169,23]],[[169,16],[169,23]],["DecomposeFP32"],["port","input"]],["io_out_yi",[[170,2],[170,25]],[[170,16],[170,25]],["DecomposeFP32"],["port","output"]],["io_out_yfi",[[171,2],[171,26]],[[171,16],[171,26]],["DecomposeFP32"],["port","output"]],["io_out_yfj",[[172,2],[172,26]],[[172,16],[172,26]],["DecomposeFP32"],["port","output"]],["_eS_T_1",[[175,2],[175,55]],[[175,15],[175,22]],["DecomposeFP32"],["variable","wire"]],["_shifted_T",[[176,2],[176,52]],[[176,15],[176,25]],["DecomposeFP32"],["variable","wire"]],["sh",[[177,2],[177,57]],[[177,15],[177,17]],["DecomposeFP32"],["variable","wire"]],["_shifted_T_6",[[178,2],[178,59]],[[178,15],[178,27]],["DecomposeFP32"],["variable","wire"]],["shifted",[[179,2],[180,73]],[[179,15],[179,22]],["DecomposeFP32"],["variable","wire"]],["_GEN",[[181,2],[182,83]],[[181,15],[181,19]],["DecomposeFP32"],["variable","wire"]],["clz",[[183,2],[212,81]],[[183,15],[183,18]],["DecomposeFP32"],["variable","wire"]],["_mant_T_2",[[213,2],[213,63]],[[213,15],[213,24]],["DecomposeFP32"],["variable","wire"]]]]],[[["ADDFP32",[[220,0],[230,2]],[[220,7],[220,14]],[],["module"]],[393,0]],[[["clock",[[221,2],[221,21]],[[221,16],[221,21]],["ADDFP32"],["port","input"]],["reset",[[222,16],[222,21]],[[222,16],[222,21]],["ADDFP32"],["port","clock"]],["io_in_ready",[[223,2],[223,27]],[[223,16],[223,27]],["ADDFP32"],["port","output"]],["io_in_valid",[[224,2],[224,27]],[[224,16],[224,27]],["ADDFP32"],["port","input"]],["io_in_bits_in1",[[225,2],[225,30]],[[225,16],[225,30]],["ADDFP32"],["port","input"]],["io_in_bits_in2",[[226,16],[226,30]],[[226,16],[226,30]],["ADDFP32"],["port","io_in_bits_in1"]],["io_out_ready",[[227,2],[227,28]],[[227,16],[227,28]],["ADDFP32"],["port","input"]],["io_out_valid",[[228,2],[228,28]],[[228,16],[228,28]],["ADDFP32"],["port","output"]],["io_out_bits_out",[[229,2],[229,31]],[[229,16],[229,31]],["ADDFP32"],["port","output"]],["s1_valid",[[232,2],[232,23]],[[232,15],[232,23]],["ADDFP32"],["variable","reg"]],["s2_valid",[[233,2],[233,23]],[[233,15],[233,23]],["ADDFP32"],["variable","reg"]],["s1_ready",[[234,2],[234,50]],[[234,15],[234,23]],["ADDFP32"],["variable","wire"]],["s2_sx",[[235,2],[235,20]],[[235,15],[235,20]],["ADDFP32"],["variable","reg"]],["s2_sy",[[236,2],[236,20]],[[236,15],[236,20]],["ADDFP32"],["variable","reg"]],["s2_ex",[[237,2],[237,20]],[[237,15],[237,20]],["ADDFP32"],["variable","reg"]],["s2_fx",[[238,2],[238,20]],[[238,15],[238,20]],["ADDFP32"],["variable","reg"]],["s2_aligned",[[239,2],[239,25]],[[239,15],[239,25]],["ADDFP32"],["variable","reg"]],["s2_guard",[[240,2],[240,23]],[[240,15],[240,23]],["ADDFP32"],["variable","reg"]],["s2_round",[[241,2],[241,23]],[[241,15],[241,23]],["ADDFP32"],["variable","reg"]],["s2_sticky",[[242,2],[242,24]],[[242,15],[242,24]],["ADDFP32"],["variable","reg"]],["s2_isSub",[[243,2],[243,23]],[[243,15],[243,23]],["ADDFP32"],["variable","reg"]],["outReg",[[244,2],[244,21]],[[244,15],[244,21]],["ADDFP32"],["variable","reg"]],["swap",[[245,2],[248,49]],[[245,15],[245,19]],["ADDFP32"],["variable","wire"]],["x",[[249,2],[249,57]],[[249,15],[249,16]],["ADDFP32"],["variable","wire"]],["y",[[250,2],[250,57]],[[250,15],[250,16]],["ADDFP32"],["variable","wire"]],["fy",[[251,2],[251,35]],[[251,15],[251,17]],["ADDFP32"],["variable","wire"]],["_diff_T_2",[[252,2],[252,62]],[[252,15],[252,24]],["ADDFP32"],["variable","wire"]],["_stickyCount_T_4",[[253,2],[253,50]],[[253,15],[253,31]],["ADDFP32"],["variable","wire"]],["_sticky_T",[[254,2],[254,43]],[[254,15],[254,24]],["ADDFP32"],["variable","wire"]],["_guard_T_4",[[255,2],[255,50]],[[255,15],[255,25]],["ADDFP32"],["variable","wire"]],["_round_T_4",[[256,2],[256,50]],[[256,15],[256,25]],["ADDFP32"],["variable","wire"]],["_stickyfask_T",[[257,2],[258,86]],[[257,15],[257,28]],["ADDFP32"],["variable","wire"]],["_sumAdd_T_2",[[259,2],[259,63]],[[259,15],[259,26]],["ADDFP32"],["variable","wire"]],["_sumSub_T_5",[[260,2],[260,56]],[[260,15],[260,26]],["ADDFP32"],["variable","wire"]],["expAdd",[[261,2],[261,62]],[[261,15],[261,21]],["ADDFP32"],["variable","wire"]],["mantAdd",[[262,2],[262,80]],[[262,15],[262,22]],["ADDFP32"],["variable","wire"]],["_mantAddR_T",[[263,2],[268,38]],[[263,15],[263,26]],["ADDFP32"],["variable","wire"]],["zeroSub",[[269,2],[269,51]],[[269,15],[269,22]],["ADDFP32"],["variable","wire"]],["_GEN",[[270,2],[272,49]],[[270,15],[270,19]],["ADDFP32"],["variable","wire"]],["sh",[[273,2],[321,115]],[[273,15],[273,17]],["ADDFP32"],["variable","wire"]],["_GEN_0",[[322,2],[322,34]],[[322,15],[322,21]],["ADDFP32"],["variable","wire"]],["_GEN_1",[[323,2],[323,49]],[[323,15],[323,21]],["ADDFP32"],["variable","wire"]],["_mantSub_T",[[324,2],[324,54]],[[324,15],[324,25]],["ADDFP32"],["variable","wire"]],["mantSub",[[325,2],[325,58]],[[325,15],[325,22]],["ADDFP32"],["variable","wire"]],["_RANDOM",[[362,4],[362,29]],[[362,17],[362,24]],["ADDFP32"],["variable","logic"]]]]],[[["EXPFP32LUT",[[394,0],[397,2]],[[394,7],[394,17]],[],["module"]],[658,0]],[[["io_in_idx",[[395,2],[395,25]],[[395,16],[395,25]],["EXPFP32LUT"],["port","input"]],["io_out_value",[[396,2],[396,28]],[[396,16],[396,28]],["EXPFP32LUT"],["port","output"]],["_GEN",[[399,2],[655,19]],[[399,21],[399,25]],["EXPFP32LUT"],["variable","wire"]]]]],[[["Queue1_UInt32",[[659,0],[668,2]],[[659,7],[659,20]],[],["module"]],[707,0]],[[["clock",[[660,2],[660,21]],[[660,16],[660,21]],["Queue1_UInt32"],["port","input"]],["reset",[[661,16],[661,21]],[[661,16],[661,21]],["Queue1_UInt32"],["port","clock"]],["io_enq_ready",[[662,2],[662,28]],[[662,16],[662,28]],["Queue1_UInt32"],["port","output"]],["io_enq_valid",[[663,2],[663,28]],[[663,16],[663,28]],["Queue1_UInt32"],["port","input"]],["io_enq_bits",[[664,2],[664,27]],[[664,16],[664,27]],["Queue1_UInt32"],["port","input"]],["io_deq_ready",[[665,2],[665,28]],[[665,16],[665,28]],["Queue1_UInt32"],["port","input"]],["io_deq_valid",[[666,2],[666,28]],[[666,16],[666,28]],["Queue1_UInt32"],["port","output"]],["io_deq_bits",[[667,2],[667,27]],[[667,16],[667,27]],["Queue1_UInt32"],["port","output"]],["ram",[[670,2],[670,17]],[[670,14],[670,17]],["Queue1_UInt32"],["variable","reg"]],["full",[[671,2],[671,18]],[[671,14],[671,18]],["Queue1_UInt32"],["variable","reg"]],["io_enq_ready_0",[[672,2],[672,51]],[[672,14],[672,28]],["Queue1_UInt32"],["variable","wire"]],["do_enq",[[673,2],[673,52]],[[673,14],[673,20]],["Queue1_UInt32"],["variable","wire"]],["_RANDOM",[[686,4],[686,29]],[[686,17],[686,24]],["Queue1_UInt32"],["variable","logic"]]]]],[[["ram_6x32",[[709,0],[718,2]],[[709,7],[709,15]],[],["module"]],[739,0]],[[["R0_addr",[[710,2],[710,23]],[[710,16],[710,23]],["ram_6x32"],["port","input"]],["R0_en",[[711,2],[711,21]],[[711,16],[711,21]],["ram_6x32"],["port","input"]],["R0_clk",[[712,16],[712,22]],[[712,16],[712,22]],["ram_6x32"],["port","R0_en"]],["R0_data",[[713,2],[713,23]],[[713,16],[713,23]],["ram_6x32"],["port","output"]],["W0_addr",[[714,2],[714,23]],[[714,16],[714,23]],["ram_6x32"],["port","input"]],["W0_en",[[715,2],[715,21]],[[715,16],[715,21]],["ram_6x32"],["port","input"]],["W0_clk",[[716,16],[716,22]],[[716,16],[716,22]],["ram_6x32"],["port","W0_en"]],["W0_data",[[717,2],[717,23]],[[717,16],[717,23]],["ram_6x32"],["port","input"]],["Memory",[[720,2],[720,24]],[[720,13],[720,19]],["ram_6x32"],["variable","reg"]],["_RANDOM_MEM",[[726,4],[726,26]],[[726,15],[726,26]],["ram_6x32"],["variable","reg"]]]]],[[["Queue6_UInt32",[[740,0],[749,2]],[[740,7],[740,20]],[],["module"]],[815,0]],[[["clock",[[741,2],[741,21]],[[741,16],[741,21]],["Queue6_UInt32"],["port","input"]],["reset",[[742,16],[742,21]],[[742,16],[742,21]],["Queue6_UInt32"],["port","clock"]],["io_enq_ready",[[743,2],[743,28]],[[743,16],[743,28]],["Queue6_UInt32"],["port","output"]],["io_enq_valid",[[744,2],[744,28]],[[744,16],[744,28]],["Queue6_UInt32"],["port","input"]],["io_enq_bits",[[745,2],[745,27]],[[745,16],[745,27]],["Queue6_UInt32"],["port","input"]],["io_deq_ready",[[746,2],[746,28]],[[746,16],[746,28]],["Queue6_UInt32"],["port","input"]],["io_deq_valid",[[747,2],[747,28]],[[747,16],[747,28]],["Queue6_UInt32"],["port","output"]],["io_deq_bits",[[748,2],[748,27]],[[748,16],[748,27]],["Queue6_UInt32"],["port","output"]],["enq_ptr_value",[[751,2],[751,26]],[[751,13],[751,26]],["Queue6_UInt32"],["variable","reg"]],["deq_ptr_value",[[752,2],[752,26]],[[752,13],[752,26]],["Queue6_UInt32"],["variable","reg"]],["maybe_full",[[753,2],[753,23]],[[753,13],[753,23]],["Queue6_UInt32"],["variable","reg"]],["ptr_match",[[754,2],[754,55]],[[754,13],[754,22]],["Queue6_UInt32"],["variable","wire"]],["empty",[[755,2],[755,44]],[[755,13],[755,18]],["Queue6_UInt32"],["variable","wire"]],["full",[[756,2],[756,42]],[[756,13],[756,17]],["Queue6_UInt32"],["variable","wire"]],["do_enq",[[757,2],[757,42]],[[757,13],[757,19]],["Queue6_UInt32"],["variable","wire"]],["do_deq",[[758,2],[758,43]],[[758,13],[758,19]],["Queue6_UInt32"],["variable","wire"]],["_RANDOM",[[786,4],[786,29]],[[786,17],[786,24]],["Queue6_UInt32"],["variable","logic"]],["ram_ext",[[802,2],[811,3]],[[802,11],[802,18]],["Queue6_UInt32"],["instance","ram_6x32"]]]]],[[["ram_11x8",[[817,0],[826,2]],[[817,7],[817,15]],[],["module"]],[847,0]],[[["R0_addr",[[818,2],[818,22]],[[818,15],[818,22]],["ram_11x8"],["port","input"]],["R0_en",[[819,2],[819,20]],[[819,15],[819,20]],["ram_11x8"],["port","input"]],["R0_clk",[[820,15],[820,21]],[[820,15],[820,21]],["ram_11x8"],["port","R0_en"]],["R0_data",[[821,2],[821,22]],[[821,15],[821,22]],["ram_11x8"],["port","output"]],["W0_addr",[[822,2],[822,22]],[[822,15],[822,22]],["ram_11x8"],["port","input"]],["W0_en",[[823,2],[823,20]],[[823,15],[823,20]],["ram_11x8"],["port","input"]],["W0_clk",[[824,15],[824,21]],[[824,15],[824,21]],["ram_11x8"],["port","W0_en"]],["W0_data",[[825,2],[825,22]],[[825,15],[825,22]],["ram_11x8"],["port","input"]],["Memory",[[828,2],[828,24]],[[828,12],[828,18]],["ram_11x8"],["variable","reg"]],["_RANDOM_MEM",[[834,4],[834,26]],[[834,15],[834,26]],["ram_11x8"],["variable","reg"]]]]],[[["Queue11_UInt8",[[848,0],[857,2]],[[848,7],[848,20]],[],["module"]],[923,0]],[[["clock",[[849,2],[849,20]],[[849,15],[849,20]],["Queue11_UInt8"],["port","input"]],["reset",[[850,15],[850,20]],[[850,15],[850,20]],["Queue11_UInt8"],["port","clock"]],["io_enq_ready",[[851,2],[851,27]],[[851,15],[851,27]],["Queue11_UInt8"],["port","output"]],["io_enq_valid",[[852,2],[852,27]],[[852,15],[852,27]],["Queue11_UInt8"],["port","input"]],["io_enq_bits",[[853,2],[853,26]],[[853,15],[853,26]],["Queue11_UInt8"],["port","input"]],["io_deq_ready",[[854,2],[854,27]],[[854,15],[854,27]],["Queue11_UInt8"],["port","input"]],["io_deq_valid",[[855,2],[855,27]],[[855,15],[855,27]],["Queue11_UInt8"],["port","output"]],["io_deq_bits",[[856,2],[856,26]],[[856,15],[856,26]],["Queue11_UInt8"],["port","output"]],["enq_ptr_value",[[859,2],[859,26]],[[859,13],[859,26]],["Queue11_UInt8"],["variable","reg"]],["deq_ptr_value",[[860,2],[860,26]],[[860,13],[860,26]],["Queue11_UInt8"],["variable","reg"]],["maybe_full",[[861,2],[861,23]],[[861,13],[861,23]],["Queue11_UInt8"],["variable","reg"]],["ptr_match",[[862,2],[862,55]],[[862,13],[862,22]],["Queue11_UInt8"],["variable","wire"]],["empty",[[863,2],[863,44]],[[863,13],[863,18]],["Queue11_UInt8"],["variable","wire"]],["full",[[864,2],[864,42]],[[864,13],[864,17]],["Queue11_UInt8"],["variable","wire"]],["do_enq",[[865,2],[865,42]],[[865,13],[865,19]],["Queue11_UInt8"],["variable","wire"]],["do_deq",[[866,2],[866,43]],[[866,13],[866,19]],["Queue11_UInt8"],["variable","wire"]],["_RANDOM",[[894,4],[894,29]],[[894,17],[894,24]],["Queue11_UInt8"],["variable","logic"]],["ram_ext",[[910,2],[919,3]],[[910,11],[910,18]],["Queue11_UInt8"],["instance","ram_11x8"]]]]],[[["ram_14x9",[[925,0],[934,2]],[[925,7],[925,15]],[],["module"]],[955,0]],[[["R0_addr",[[926,2],[926,22]],[[926,15],[926,22]],["ram_14x9"],["port","input"]],["R0_en",[[927,2],[927,20]],[[927,15],[927,20]],["ram_14x9"],["port","input"]],["R0_clk",[[928,15],[928,21]],[[928,15],[928,21]],["ram_14x9"],["port","R0_en"]],["R0_data",[[929,2],[929,22]],[[929,15],[929,22]],["ram_14x9"],["port","output"]],["W0_addr",[[930,2],[930,22]],[[930,15],[930,22]],["ram_14x9"],["port","input"]],["W0_en",[[931,2],[931,20]],[[931,15],[931,20]],["ram_14x9"],["port","input"]],["W0_clk",[[932,15],[932,21]],[[932,15],[932,21]],["ram_14x9"],["port","W0_en"]],["W0_data",[[933,2],[933,22]],[[933,15],[933,22]],["ram_14x9"],["port","input"]],["Memory",[[936,2],[936,24]],[[936,12],[936,18]],["ram_14x9"],["variable","reg"]],["_RANDOM_MEM",[[942,4],[942,26]],[[942,15],[942,26]],["ram_14x9"],["variable","reg"]]]]],[[["Queue14_UInt9",[[956,0],[965,2]],[[956,7],[956,20]],[],["module"]],[1031,0]],[[["clock",[[957,2],[957,20]],[[957,15],[957,20]],["Queue14_UInt9"],["port","input"]],["reset",[[958,15],[958,20]],[[958,15],[958,20]],["Queue14_UInt9"],["port","clock"]],["io_enq_ready",[[959,2],[959,27]],[[959,15],[959,27]],["Queue14_UInt9"],["port","output"]],["io_enq_valid",[[960,2],[960,27]],[[960,15],[960,27]],["Queue14_UInt9"],["port","input"]],["io_enq_bits",[[961,2],[961,26]],[[961,15],[961,26]],["Queue14_UInt9"],["port","input"]],["io_deq_ready",[[962,2],[962,27]],[[962,15],[962,27]],["Queue14_UInt9"],["port","input"]],["io_deq_valid",[[963,2],[963,27]],[[963,15],[963,27]],["Queue14_UInt9"],["port","output"]],["io_deq_bits",[[964,2],[964,26]],[[964,15],[964,26]],["Queue14_UInt9"],["port","output"]],["enq_ptr_value",[[967,2],[967,26]],[[967,13],[967,26]],["Queue14_UInt9"],["variable","reg"]],["deq_ptr_value",[[968,2],[968,26]],[[968,13],[968,26]],["Queue14_UInt9"],["variable","reg"]],["maybe_full",[[969,2],[969,23]],[[969,13],[969,23]],["Queue14_UInt9"],["variable","reg"]],["ptr_match",[[970,2],[970,55]],[[970,13],[970,22]],["Queue14_UInt9"],["variable","wire"]],["empty",[[971,2],[971,44]],[[971,13],[971,18]],["Queue14_UInt9"],["variable","wire"]],["full",[[972,2],[972,42]],[[972,13],[972,17]],["Queue14_UInt9"],["variable","wire"]],["do_enq",[[973,2],[973,42]],[[973,13],[973,19]],["Queue14_UInt9"],["variable","wire"]],["do_deq",[[974,2],[974,43]],[[974,13],[974,19]],["Queue14_UInt9"],["variable","wire"]],["_RANDOM",[[1002,4],[1002,29]],[[1002,17],[1002,24]],["Queue14_UInt9"],["variable","logic"]],["ram_ext",[[1018,2],[1027,3]],[[1018,11],[1018,18]],["Queue14_UInt9"],["instance","ram_14x9"]]]]],[[["EXPFP32",[[1032,0],[1041,2]],[[1032,7],[1032,14]],[],["module"]],[1206,0]],[[["clock",[[1033,2],[1033,21]],[[1033,16],[1033,21]],["EXPFP32"],["port","input"]],["reset",[[1034,16],[1034,21]],[[1034,16],[1034,21]],["EXPFP32"],["port","clock"]],["io_in_ready",[[1035,2],[1035,27]],[[1035,16],[1035,27]],["EXPFP32"],["port","output"]],["io_in_valid",[[1036,2],[1036,27]],[[1036,16],[1036,27]],["EXPFP32"],["port","input"]],["io_in_bits_in",[[1037,2],[1037,29]],[[1037,16],[1037,29]],["EXPFP32"],["port","input"]],["io_out_ready",[[1038,2],[1038,28]],[[1038,16],[1038,28]],["EXPFP32"],["port","input"]],["io_out_valid",[[1039,2],[1039,28]],[[1039,16],[1039,28]],["EXPFP32"],["port","output"]],["io_out_bits_out",[[1040,2],[1040,31]],[[1040,16],[1040,31]],["EXPFP32"],["port","output"]],["_qYi_io_enq_ready",[[1043,2],[1043,31]],[[1043,14],[1043,31]],["EXPFP32"],["variable","wire"]],["_qYi_io_deq_valid",[[1044,2],[1044,31]],[[1044,14],[1044,31]],["EXPFP32"],["variable","wire"]],["_qYi_io_deq_bits",[[1045,2],[1045,30]],[[1045,14],[1045,30]],["EXPFP32"],["variable","wire"]],["_qYfi_io_enq_ready",[[1046,2],[1046,32]],[[1046,14],[1046,32]],["EXPFP32"],["variable","wire"]],["_qYfi_io_deq_valid",[[1047,2],[1047,32]],[[1047,14],[1047,32]],["EXPFP32"],["variable","wire"]],["_qYfi_io_deq_bits",[[1048,2],[1048,31]],[[1048,14],[1048,31]],["EXPFP32"],["variable","wire"]],["_qYfj_io_enq_ready",[[1049,2],[1049,32]],[[1049,14],[1049,32]],["EXPFP32"],["variable","wire"]],["_qYfj_io_deq_valid",[[1050,2],[1050,32]],[[1050,14],[1050,32]],["EXPFP32"],["variable","wire"]],["_qYfj_io_deq_bits",[[1051,2],[1051,31]],[[1051,14],[1051,31]],["EXPFP32"],["variable","wire"]],["_s0Q_io_enq_ready",[[1052,2],[1052,31]],[[1052,14],[1052,31]],["EXPFP32"],["variable","wire"]],["_s0Q_io_deq_valid",[[1053,2],[1053,31]],[[1053,14],[1053,31]],["EXPFP32"],["variable","wire"]],["_s0Q_io_deq_bits",[[1054,2],[1054,30]],[[1054,14],[1054,30]],["EXPFP32"],["variable","wire"]],["_lut_io_out_value",[[1055,2],[1055,31]],[[1055,14],[1055,31]],["EXPFP32"],["variable","wire"]],["_mulC_io_in_ready",[[1056,2],[1056,31]],[[1056,14],[1056,31]],["EXPFP32"],["variable","wire"]],["_mulC_io_out_valid",[[1057,2],[1057,32]],[[1057,14],[1057,32]],["EXPFP32"],["variable","wire"]],["_mulC_io_out_bits_out",[[1058,2],[1058,35]],[[1058,14],[1058,35]],["EXPFP32"],["variable","wire"]],["_addB1_io_in_ready",[[1059,2],[1059,32]],[[1059,14],[1059,32]],["EXPFP32"],["variable","wire"]],["_addB1_io_out_valid",[[1060,2],[1060,33]],[[1060,14],[1060,33]],["EXPFP32"],["variable","wire"]],["_addB1_io_out_bits_out",[[1061,2],[1061,36]],[[1061,14],[1061,36]],["EXPFP32"],["variable","wire"]],["_mulB1_io_in_ready",[[1062,2],[1062,32]],[[1062,14],[1062,32]],["EXPFP32"],["variable","wire"]],["_mulB1_io_out_valid",[[1063,2],[1063,33]],[[1063,14],[1063,33]],["EXPFP32"],["variable","wire"]],["_mulB1_io_out_bits_out",[[1064,2],[1064,36]],[[1064,14],[1064,36]],["EXPFP32"],["variable","wire"]],["_addB0_io_in_ready",[[1065,2],[1065,32]],[[1065,14],[1065,32]],["EXPFP32"],["variable","wire"]],["_addB0_io_out_valid",[[1066,2],[1066,33]],[[1066,14],[1066,33]],["EXPFP32"],["variable","wire"]],["_addB0_io_out_bits_out",[[1067,2],[1067,36]],[[1067,14],[1067,36]],["EXPFP32"],["variable","wire"]],["_mulB0_io_in_ready",[[1068,2],[1068,32]],[[1068,14],[1068,32]],["EXPFP32"],["variable","wire"]],["_mulB0_io_out_valid",[[1069,2],[1069,33]],[[1069,14],[1069,33]],["EXPFP32"],["variable","wire"]],["_mulB0_io_out_bits_out",[[1070,2],[1070,36]],[[1070,14],[1070,36]],["EXPFP32"],["variable","wire"]],["_decomp_io_out_yi",[[1071,2],[1071,31]],[[1071,14],[1071,31]],["EXPFP32"],["variable","wire"]],["_decomp_io_out_yfi",[[1072,2],[1072,32]],[[1072,14],[1072,32]],["EXPFP32"],["variable","wire"]],["_decomp_io_out_yfj",[[1073,2],[1073,32]],[[1073,14],[1073,32]],["EXPFP32"],["variable","wire"]],["_mulA_io_out_valid",[[1074,2],[1074,32]],[[1074,14],[1074,32]],["EXPFP32"],["variable","wire"]],["_mulA_io_out_bits_out",[[1075,2],[1075,35]],[[1075,14],[1075,35]],["EXPFP32"],["variable","wire"]],["s1_fire",[[1076,2],[1078,23]],[[1076,14],[1076,21]],["EXPFP32"],["variable","wire"]],["s4_in_valid",[[1079,2],[1079,68]],[[1079,14],[1079,25]],["EXPFP32"],["variable","wire"]],["s6_in_valid",[[1080,2],[1080,68]],[[1080,14],[1080,25]],["EXPFP32"],["variable","wire"]],["_GEN",[[1081,2],[1081,50]],[[1081,14],[1081,18]],["EXPFP32"],["variable","wire"]],["_eAdjS_T_8",[[1082,2],[1083,85]],[[1082,14],[1082,24]],["EXPFP32"],["variable","wire"]],["mulA",[[1084,2],[1094,3]],[[1084,10],[1084,14]],["EXPFP32"],["instance","MULFP32"]],["decomp",[[1095,2],[1100,3]],[[1095,16],[1095,22]],["EXPFP32"],["instance","DecomposeFP32"]],["mulB0",[[1101,2],[1111,3]],[[1101,10],[1101,15]],["EXPFP32"],["instance","MULFP32"]],["addB0",[[1112,2],[1122,3]],[[1112,10],[1112,15]],["EXPFP32"],["instance","ADDFP32"]],["mulB1",[[1123,2],[1133,3]],[[1123,10],[1123,15]],["EXPFP32"],["instance","MULFP32"]],["addB1",[[1134,2],[1144,3]],[[1134,10],[1134,15]],["EXPFP32"],["instance","ADDFP32"]],["mulC",[[1145,2],[1155,3]],[[1145,10],[1145,14]],["EXPFP32"],["instance","MULFP32"]],["lut",[[1156,2],[1159,3]],[[1156,13],[1156,16]],["EXPFP32"],["instance","EXPFP32LUT"]],["s0Q",[[1160,2],[1169,3]],[[1160,16],[1160,19]],["EXPFP32"],["instance","Queue1_UInt32"]],["qYfj",[[1170,2],[1179,3]],[[1170,16],[1170,20]],["EXPFP32"],["instance","Queue6_UInt32"]],["qYfi",[[1180,2],[1189,3]],[[1180,16],[1180,20]],["EXPFP32"],["instance","Queue11_UInt8"]],["qYi",[[1190,2],[1199,3]],[[1190,16],[1190,19]],["EXPFP32"],["instance","Queue14_UInt9"]]]]]]],null,0]],["/home/whywhy/cs/ventus-env/exp/rtl/MULFP32.sv",[[[[[["MULFP32",[[52,0],[62,2]],[[52,7],[52,14]],[],["module"]],[162,0]],[[["clock",[[53,2],[53,21]],[[53,16],[53,21]],["MULFP32"],["port","input"]],["reset",[[54,16],[54,21]],[[54,16],[54,21]],["MULFP32"],["port","clock"]],["io_in_ready",[[55,2],[55,27]],[[55,16],[55,27]],["MULFP32"],["port","output"]],["io_in_valid",[[56,2],[56,27]],[[56,16],[56,27]],["MULFP32"],["port","input"]],["io_in_bits_in1",[[57,2],[57,30]],[[57,16],[57,30]],["MULFP32"],["port","input"]],["io_in_bits_in2",[[58,16],[58,30]],[[58,16],[58,30]],["MULFP32"],["port","io_in_bits_in1"]],["io_out_ready",[[59,2],[59,28]],[[59,16],[59,28]],["MULFP32"],["port","input"]],["io_out_valid",[[60,2],[60,28]],[[60,16],[60,28]],["MULFP32"],["port","output"]],["io_out_bits_out",[[61,2],[61,31]],[[61,16],[61,31]],["MULFP32"],["port","output"]],["s1_valid",[[64,2],[64,22]],[[64,14],[64,22]],["MULFP32"],["variable","reg"]],["s2_valid",[[65,2],[65,22]],[[65,14],[65,22]],["MULFP32"],["variable","reg"]],["s3_valid",[[66,2],[66,22]],[[66,14],[66,22]],["MULFP32"],["variable","reg"]],["s2_ready",[[67,2],[67,49]],[[67,14],[67,22]],["MULFP32"],["variable","wire"]],["s1_ready",[[68,2],[68,45]],[[68,14],[68,22]],["MULFP32"],["variable","wire"]],["s1_sign",[[69,2],[69,21]],[[69,14],[69,21]],["MULFP32"],["variable","reg"]],["s1_eSumS",[[70,2],[70,22]],[[70,14],[70,22]],["MULFP32"],["variable","reg"]],["s1_prod_ll",[[71,2],[71,24]],[[71,14],[71,24]],["MULFP32"],["variable","reg"]],["s1_prod_lh",[[72,2],[72,24]],[[72,14],[72,24]],["MULFP32"],["variable","reg"]],["s1_prod_hl",[[73,2],[73,24]],[[73,14],[73,24]],["MULFP32"],["variable","reg"]],["s1_prod_hh",[[74,2],[74,24]],[[74,14],[74,24]],["MULFP32"],["variable","reg"]],["s2_sign",[[75,2],[75,21]],[[75,14],[75,21]],["MULFP32"],["variable","reg"]],["s2_eSumS",[[76,2],[76,22]],[[76,14],[76,22]],["MULFP32"],["variable","reg"]],["s2_prod",[[77,2],[77,21]],[[77,14],[77,21]],["MULFP32"],["variable","reg"]],["outReg",[[78,2],[78,20]],[[78,14],[78,20]],["MULFP32"],["variable","reg"]],["_s1_eSumS_T_5",[[79,2],[80,73]],[[79,14],[79,27]],["MULFP32"],["variable","wire"]],["_GEN",[[81,2],[81,50]],[[81,14],[81,18]],["MULFP32"],["variable","wire"]],["_GEN_0",[[82,2],[82,52]],[[82,14],[82,20]],["MULFP32"],["variable","wire"]],["_GEN_1",[[83,2],[83,79]],[[83,14],[83,20]],["MULFP32"],["variable","wire"]],["_GEN_2",[[84,2],[84,79]],[[84,14],[84,20]],["MULFP32"],["variable","wire"]],["norm",[[85,2],[85,72]],[[85,14],[85,18]],["MULFP32"],["variable","wire"]],["_fracR25_T_1",[[86,2],[87,74]],[[86,14],[86,26]],["MULFP32"],["variable","wire"]],["_eAdj_T_5",[[88,2],[88,83]],[[88,14],[88,23]],["MULFP32"],["variable","wire"]],["_RANDOM",[[130,4],[130,29]],[[130,17],[130,24]],["MULFP32"],["variable","logic"]]]]]]],null,0]]]}