
Sensor_main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800100  00000806  0000089a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000806  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800108  00800108  000008a2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000008a2  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000f8  00000000  00000000  000008d2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001057  00000000  00000000  000009ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000644  00000000  00000000  00001a21  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000832  00000000  00000000  00002065  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002b8  00000000  00000000  00002898  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000041b  00000000  00000000  00002b50  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a87  00000000  00000000  00002f6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c8  00000000  00000000  000039f2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	96 c0       	rjmp	.+300    	; 0x12e <__ctors_end>
   2:	00 00       	nop
   4:	b1 c0       	rjmp	.+354    	; 0x168 <__bad_interrupt>
   6:	00 00       	nop
   8:	af c0       	rjmp	.+350    	; 0x168 <__bad_interrupt>
   a:	00 00       	nop
   c:	ad c0       	rjmp	.+346    	; 0x168 <__bad_interrupt>
   e:	00 00       	nop
  10:	ab c0       	rjmp	.+342    	; 0x168 <__bad_interrupt>
  12:	00 00       	nop
  14:	a9 c0       	rjmp	.+338    	; 0x168 <__bad_interrupt>
  16:	00 00       	nop
  18:	a7 c0       	rjmp	.+334    	; 0x168 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	a5 c0       	rjmp	.+330    	; 0x168 <__bad_interrupt>
  1e:	00 00       	nop
  20:	a3 c0       	rjmp	.+326    	; 0x168 <__bad_interrupt>
  22:	00 00       	nop
  24:	a1 c0       	rjmp	.+322    	; 0x168 <__bad_interrupt>
  26:	00 00       	nop
  28:	9f c0       	rjmp	.+318    	; 0x168 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	9d c0       	rjmp	.+314    	; 0x168 <__bad_interrupt>
  2e:	00 00       	nop
  30:	9b c0       	rjmp	.+310    	; 0x168 <__bad_interrupt>
  32:	00 00       	nop
  34:	99 c0       	rjmp	.+306    	; 0x168 <__bad_interrupt>
  36:	00 00       	nop
  38:	97 c0       	rjmp	.+302    	; 0x168 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	95 c0       	rjmp	.+298    	; 0x168 <__bad_interrupt>
  3e:	00 00       	nop
  40:	93 c0       	rjmp	.+294    	; 0x168 <__bad_interrupt>
  42:	00 00       	nop
  44:	91 c0       	rjmp	.+290    	; 0x168 <__bad_interrupt>
  46:	00 00       	nop
  48:	8f c0       	rjmp	.+286    	; 0x168 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	8d c0       	rjmp	.+282    	; 0x168 <__bad_interrupt>
  4e:	00 00       	nop
  50:	8b c0       	rjmp	.+278    	; 0x168 <__bad_interrupt>
  52:	00 00       	nop
  54:	89 c0       	rjmp	.+274    	; 0x168 <__bad_interrupt>
  56:	00 00       	nop
  58:	87 c0       	rjmp	.+270    	; 0x168 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	85 c0       	rjmp	.+266    	; 0x168 <__bad_interrupt>
  5e:	00 00       	nop
  60:	83 c0       	rjmp	.+262    	; 0x168 <__bad_interrupt>
  62:	00 00       	nop
  64:	81 c0       	rjmp	.+258    	; 0x168 <__bad_interrupt>
  66:	00 00       	nop
  68:	b2 c0       	rjmp	.+356    	; 0x1ce <__vector_26>
  6a:	00 00       	nop
  6c:	7d c0       	rjmp	.+250    	; 0x168 <__bad_interrupt>
  6e:	00 00       	nop
  70:	7b c0       	rjmp	.+246    	; 0x168 <__bad_interrupt>
  72:	00 00       	nop
  74:	79 c0       	rjmp	.+242    	; 0x168 <__bad_interrupt>
  76:	00 00       	nop
  78:	77 c0       	rjmp	.+238    	; 0x168 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	75 c0       	rjmp	.+234    	; 0x168 <__bad_interrupt>
  7e:	00 00       	nop
  80:	73 c0       	rjmp	.+230    	; 0x168 <__bad_interrupt>
  82:	00 00       	nop
  84:	71 c0       	rjmp	.+226    	; 0x168 <__bad_interrupt>
  86:	00 00       	nop
  88:	6f c0       	rjmp	.+222    	; 0x168 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	07 01       	movw	r0, r14
  8e:	50 01       	movw	r10, r0
  90:	50 01       	movw	r10, r0
  92:	50 01       	movw	r10, r0
  94:	50 01       	movw	r10, r0
  96:	50 01       	movw	r10, r0
  98:	50 01       	movw	r10, r0
  9a:	50 01       	movw	r10, r0
  9c:	0f 01       	movw	r0, r30
  9e:	50 01       	movw	r10, r0
  a0:	50 01       	movw	r10, r0
  a2:	50 01       	movw	r10, r0
  a4:	50 01       	movw	r10, r0
  a6:	50 01       	movw	r10, r0
  a8:	50 01       	movw	r10, r0
  aa:	50 01       	movw	r10, r0
  ac:	18 01       	movw	r2, r16
  ae:	50 01       	movw	r10, r0
  b0:	50 01       	movw	r10, r0
  b2:	50 01       	movw	r10, r0
  b4:	50 01       	movw	r10, r0
  b6:	50 01       	movw	r10, r0
  b8:	50 01       	movw	r10, r0
  ba:	50 01       	movw	r10, r0
  bc:	20 01       	movw	r4, r0
  be:	50 01       	movw	r10, r0
  c0:	50 01       	movw	r10, r0
  c2:	50 01       	movw	r10, r0
  c4:	50 01       	movw	r10, r0
  c6:	50 01       	movw	r10, r0
  c8:	50 01       	movw	r10, r0
  ca:	50 01       	movw	r10, r0
  cc:	22 01       	movw	r4, r4
  ce:	50 01       	movw	r10, r0
  d0:	50 01       	movw	r10, r0
  d2:	50 01       	movw	r10, r0
  d4:	50 01       	movw	r10, r0
  d6:	50 01       	movw	r10, r0
  d8:	50 01       	movw	r10, r0
  da:	50 01       	movw	r10, r0
  dc:	50 01       	movw	r10, r0
  de:	50 01       	movw	r10, r0
  e0:	50 01       	movw	r10, r0
  e2:	50 01       	movw	r10, r0
  e4:	50 01       	movw	r10, r0
  e6:	50 01       	movw	r10, r0
  e8:	50 01       	movw	r10, r0
  ea:	50 01       	movw	r10, r0
  ec:	50 01       	movw	r10, r0
  ee:	50 01       	movw	r10, r0
  f0:	50 01       	movw	r10, r0
  f2:	50 01       	movw	r10, r0
  f4:	50 01       	movw	r10, r0
  f6:	50 01       	movw	r10, r0
  f8:	50 01       	movw	r10, r0
  fa:	50 01       	movw	r10, r0
  fc:	41 01       	movw	r8, r2
  fe:	50 01       	movw	r10, r0
 100:	50 01       	movw	r10, r0
 102:	50 01       	movw	r10, r0
 104:	50 01       	movw	r10, r0
 106:	50 01       	movw	r10, r0
 108:	50 01       	movw	r10, r0
 10a:	50 01       	movw	r10, r0
 10c:	50 01       	movw	r10, r0
 10e:	50 01       	movw	r10, r0
 110:	50 01       	movw	r10, r0
 112:	50 01       	movw	r10, r0
 114:	50 01       	movw	r10, r0
 116:	50 01       	movw	r10, r0
 118:	50 01       	movw	r10, r0
 11a:	50 01       	movw	r10, r0
 11c:	4b 01       	movw	r8, r22
 11e:	50 01       	movw	r10, r0
 120:	50 01       	movw	r10, r0
 122:	50 01       	movw	r10, r0
 124:	50 01       	movw	r10, r0
 126:	50 01       	movw	r10, r0
 128:	50 01       	movw	r10, r0
 12a:	50 01       	movw	r10, r0
 12c:	45 01       	movw	r8, r10

0000012e <__ctors_end>:
 12e:	11 24       	eor	r1, r1
 130:	1f be       	out	0x3f, r1	; 63
 132:	cf ef       	ldi	r28, 0xFF	; 255
 134:	d0 e4       	ldi	r29, 0x40	; 64
 136:	de bf       	out	0x3e, r29	; 62
 138:	cd bf       	out	0x3d, r28	; 61

0000013a <__do_copy_data>:
 13a:	11 e0       	ldi	r17, 0x01	; 1
 13c:	a0 e0       	ldi	r26, 0x00	; 0
 13e:	b1 e0       	ldi	r27, 0x01	; 1
 140:	e6 e0       	ldi	r30, 0x06	; 6
 142:	f8 e0       	ldi	r31, 0x08	; 8
 144:	00 e0       	ldi	r16, 0x00	; 0
 146:	0b bf       	out	0x3b, r16	; 59
 148:	02 c0       	rjmp	.+4      	; 0x14e <__do_copy_data+0x14>
 14a:	07 90       	elpm	r0, Z+
 14c:	0d 92       	st	X+, r0
 14e:	a8 30       	cpi	r26, 0x08	; 8
 150:	b1 07       	cpc	r27, r17
 152:	d9 f7       	brne	.-10     	; 0x14a <__do_copy_data+0x10>

00000154 <__do_clear_bss>:
 154:	21 e0       	ldi	r18, 0x01	; 1
 156:	a8 e0       	ldi	r26, 0x08	; 8
 158:	b1 e0       	ldi	r27, 0x01	; 1
 15a:	01 c0       	rjmp	.+2      	; 0x15e <.do_clear_bss_start>

0000015c <.do_clear_bss_loop>:
 15c:	1d 92       	st	X+, r1

0000015e <.do_clear_bss_start>:
 15e:	a4 31       	cpi	r26, 0x14	; 20
 160:	b2 07       	cpc	r27, r18
 162:	e1 f7       	brne	.-8      	; 0x15c <.do_clear_bss_loop>
 164:	22 d1       	rcall	.+580    	; 0x3aa <main>
 166:	4d c3       	rjmp	.+1690   	; 0x802 <_exit>

00000168 <__bad_interrupt>:
 168:	4b cf       	rjmp	.-362    	; 0x0 <__vectors>

0000016a <create_empty_sensor>:
#include <stdio.h>
#include <stdbool.h>
#include "FIFO_Queue.h"

Sensor_Data* create_empty_sensor(bool data)
{
 16a:	cf 93       	push	r28
 16c:	c8 2f       	mov	r28, r24
	Sensor_Data sd;
	Sensor_Data* sd_p = malloc(sizeof(sd));
 16e:	81 e1       	ldi	r24, 0x11	; 17
 170:	91 e0       	ldi	r25, 0x01	; 1
 172:	20 d2       	rcall	.+1088   	; 0x5b4 <malloc>
 174:	fc 01       	movw	r30, r24
	sd_p->acc_x = 0;
 176:	11 82       	std	Z+1, r1	; 0x01
 178:	10 82       	st	Z, r1
	sd_p->acc_y = 0;
 17a:	13 82       	std	Z+3, r1	; 0x03
 17c:	12 82       	std	Z+2, r1	; 0x02
	sd_p->acc_z = 0;
 17e:	15 82       	std	Z+5, r1	; 0x05
 180:	14 82       	std	Z+4, r1	; 0x04
	sd_p->gyro_x = 0;
 182:	17 82       	std	Z+7, r1	; 0x07
 184:	16 82       	std	Z+6, r1	; 0x06
	sd_p->gyro_y = 0;
 186:	11 86       	std	Z+9, r1	; 0x09
 188:	10 86       	std	Z+8, r1	; 0x08
	sd_p->gyro_z = 0;
 18a:	13 86       	std	Z+11, r1	; 0x0b
 18c:	12 86       	std	Z+10, r1	; 0x0a
	sd_p->tof_distance = 0;
 18e:	14 86       	std	Z+12, r1	; 0x0c
 190:	15 86       	std	Z+13, r1	; 0x0d
 192:	16 86       	std	Z+14, r1	; 0x0e
 194:	17 86       	std	Z+15, r1	; 0x0f
	sd_p->has_data = data;
 196:	dc 01       	movw	r26, r24
 198:	a0 5f       	subi	r26, 0xF0	; 240
 19a:	be 4f       	sbci	r27, 0xFE	; 254
 19c:	cc 93       	st	X, r28
	return sd_p;
}
 19e:	cf 91       	pop	r28
 1a0:	08 95       	ret

000001a2 <i2c_init>:
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 1a2:	10 92 b9 00 	sts	0x00B9, r1
 1a6:	82 e9       	ldi	r24, 0x92	; 146
 1a8:	80 93 b8 00 	sts	0x00B8, r24
 1ac:	85 e0       	ldi	r24, 0x05	; 5
 1ae:	80 93 bc 00 	sts	0x00BC, r24
 1b2:	08 95       	ret

000001b4 <i2c_start>:
 1b4:	85 ea       	ldi	r24, 0xA5	; 165
 1b6:	80 93 bc 00 	sts	0x00BC, r24
 1ba:	10 92 07 01 	sts	0x0107, r1
 1be:	08 95       	ret

000001c0 <i2c_stop>:
 1c0:	85 e9       	ldi	r24, 0x95	; 149
 1c2:	80 93 bc 00 	sts	0x00BC, r24
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	80 93 07 01 	sts	0x0107, r24
 1cc:	08 95       	ret

000001ce <__vector_26>:
-Wondering if the i2c_stop should not set TWIE to 1, it should stop there.
===========================================================================================*/


ISR(TWI_vect)
{
 1ce:	1f 92       	push	r1
 1d0:	0f 92       	push	r0
 1d2:	0f b6       	in	r0, 0x3f	; 63
 1d4:	0f 92       	push	r0
 1d6:	11 24       	eor	r1, r1
 1d8:	0b b6       	in	r0, 0x3b	; 59
 1da:	0f 92       	push	r0
 1dc:	2f 93       	push	r18
 1de:	3f 93       	push	r19
 1e0:	4f 93       	push	r20
 1e2:	5f 93       	push	r21
 1e4:	6f 93       	push	r22
 1e6:	7f 93       	push	r23
 1e8:	8f 93       	push	r24
 1ea:	9f 93       	push	r25
 1ec:	af 93       	push	r26
 1ee:	bf 93       	push	r27
 1f0:	ef 93       	push	r30
 1f2:	ff 93       	push	r31
	uint8_t status = (TWSR & 0xF8);
 1f4:	80 91 b9 00 	lds	r24, 0x00B9
 1f8:	88 7f       	andi	r24, 0xF8	; 248
	switch (status)
 1fa:	90 e0       	ldi	r25, 0x00	; 0
 1fc:	fc 01       	movw	r30, r24
 1fe:	38 97       	sbiw	r30, 0x08	; 8
 200:	e1 35       	cpi	r30, 0x51	; 81
 202:	f1 05       	cpc	r31, r1
 204:	08 f0       	brcs	.+2      	; 0x208 <__vector_26+0x3a>
 206:	4c c0       	rjmp	.+152    	; 0x2a0 <__vector_26+0xd2>
 208:	ea 5b       	subi	r30, 0xBA	; 186
 20a:	ff 4f       	sbci	r31, 0xFF	; 255
 20c:	cd c1       	rjmp	.+922    	; 0x5a8 <__tablejump2__>
	{
		case TW_START: //0x08
		i2c_send_data(device_addr + I2C_WRITE);
 20e:	80 91 0c 01 	lds	r24, 0x010C
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 212:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 216:	85 e8       	ldi	r24, 0x85	; 133
 218:	80 93 bc 00 	sts	0x00BC, r24
 21c:	41 c0       	rjmp	.+130    	; 0x2a0 <__vector_26+0xd2>
	{
		case TW_START: //0x08
		i2c_send_data(device_addr + I2C_WRITE);
		break;
		case TW_REP_START: //0x10
		i2c_send_data(device_addr + I2C_READ);
 21e:	80 91 0c 01 	lds	r24, 0x010C
 222:	8f 5f       	subi	r24, 0xFF	; 255
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 224:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 228:	85 e8       	ldi	r24, 0x85	; 133
 22a:	80 93 bc 00 	sts	0x00BC, r24
 22e:	38 c0       	rjmp	.+112    	; 0x2a0 <__vector_26+0xd2>
		case TW_REP_START: //0x10
		i2c_send_data(device_addr + I2C_READ);
		break;
		
		case TW_MT_SLA_ACK: //3
		i2c_send_data(register_addr); //load the register we want to handle
 230:	80 91 0d 01 	lds	r24, 0x010D
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 234:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 238:	85 e8       	ldi	r24, 0x85	; 133
 23a:	80 93 bc 00 	sts	0x00BC, r24
 23e:	30 c0       	rjmp	.+96     	; 0x2a0 <__vector_26+0xd2>
		
		case TW_MT_SLA_ACK: //3
		i2c_send_data(register_addr); //load the register we want to handle
		break;
		case TW_MT_SLA_NACK: //4
		i2c_stop();	
 240:	bf df       	rcall	.-130    	; 0x1c0 <i2c_stop>
		break;
 242:	2e c0       	rjmp	.+92     	; 0x2a0 <__vector_26+0xd2>
		case TW_MT_DATA_ACK: //5
		if(write_to_slave)
 244:	80 91 06 01 	lds	r24, 0x0106
 248:	88 23       	and	r24, r24
 24a:	c9 f0       	breq	.+50     	; 0x27e <__vector_26+0xb0>
		{
			if(n_o_writes == 0)
 24c:	80 91 0a 01 	lds	r24, 0x010A
 250:	90 91 0b 01 	lds	r25, 0x010B
 254:	89 2b       	or	r24, r25
 256:	11 f4       	brne	.+4      	; 0x25c <__vector_26+0x8e>
			{
				i2c_stop();
 258:	b3 df       	rcall	.-154    	; 0x1c0 <i2c_stop>
				break;
 25a:	22 c0       	rjmp	.+68     	; 0x2a0 <__vector_26+0xd2>
			}
			else
			{
				i2c_send_data(trans_data);
 25c:	80 91 0f 01 	lds	r24, 0x010F
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 260:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 264:	85 e8       	ldi	r24, 0x85	; 133
 266:	80 93 bc 00 	sts	0x00BC, r24
			}
			else
			{
				i2c_send_data(trans_data);
			}
			n_o_writes = n_o_writes - 1; //placeringen är svår. vi minskade den innan vi hade använt den
 26a:	80 91 0a 01 	lds	r24, 0x010A
 26e:	90 91 0b 01 	lds	r25, 0x010B
 272:	01 97       	sbiw	r24, 0x01	; 1
 274:	90 93 0b 01 	sts	0x010B, r25
 278:	80 93 0a 01 	sts	0x010A, r24
 27c:	11 c0       	rjmp	.+34     	; 0x2a0 <__vector_26+0xd2>
		}
		else
		{
			i2c_start(); //repeated start
 27e:	9a df       	rcall	.-204    	; 0x1b4 <i2c_start>
 280:	0f c0       	rjmp	.+30     	; 0x2a0 <__vector_26+0xd2>
		}
		
		break;
		case TW_MR_SLA_ACK: //6
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(0 << TWEA)|(1 << TWEN)|(1 << TWIE);
 282:	85 e8       	ldi	r24, 0x85	; 133
 284:	80 93 bc 00 	sts	0x00BC, r24
		break;
 288:	0b c0       	rjmp	.+22     	; 0x2a0 <__vector_26+0xd2>
		case TW_MR_DATA_NACK: //7
		rec_data = TWDR;
 28a:	80 91 bb 00 	lds	r24, 0x00BB
 28e:	80 93 0e 01 	sts	0x010E, r24
		i2c_stop();
 292:	96 df       	rcall	.-212    	; 0x1c0 <i2c_stop>
		break;
 294:	05 c0       	rjmp	.+10     	; 0x2a0 <__vector_26+0xd2>
		case TW_MR_DATA_ACK: //8
		rec_data = TWDR;
 296:	80 91 bb 00 	lds	r24, 0x00BB
 29a:	80 93 0e 01 	sts	0x010E, r24
		i2c_stop();
 29e:	90 df       	rcall	.-224    	; 0x1c0 <i2c_stop>

		break;
	}
}
 2a0:	ff 91       	pop	r31
 2a2:	ef 91       	pop	r30
 2a4:	bf 91       	pop	r27
 2a6:	af 91       	pop	r26
 2a8:	9f 91       	pop	r25
 2aa:	8f 91       	pop	r24
 2ac:	7f 91       	pop	r23
 2ae:	6f 91       	pop	r22
 2b0:	5f 91       	pop	r21
 2b2:	4f 91       	pop	r20
 2b4:	3f 91       	pop	r19
 2b6:	2f 91       	pop	r18
 2b8:	0f 90       	pop	r0
 2ba:	0b be       	out	0x3b, r0	; 59
 2bc:	0f 90       	pop	r0
 2be:	0f be       	out	0x3f, r0	; 63
 2c0:	0f 90       	pop	r0
 2c2:	1f 90       	pop	r1
 2c4:	18 95       	reti

000002c6 <i2c_write_reg>:

void i2c_write_reg(uint8_t device_address, uint8_t reg_addr, uint8_t data, int n)
{
	while(!i2c_done){};
 2c6:	90 91 07 01 	lds	r25, 0x0107
 2ca:	99 23       	and	r25, r25
 2cc:	e1 f3       	breq	.-8      	; 0x2c6 <i2c_write_reg>
	n_o_writes = n;
 2ce:	30 93 0b 01 	sts	0x010B, r19
 2d2:	20 93 0a 01 	sts	0x010A, r18
	register_addr = reg_addr;
 2d6:	60 93 0d 01 	sts	0x010D, r22
	device_addr = device_address;
 2da:	80 93 0c 01 	sts	0x010C, r24
	trans_data = data;
 2de:	40 93 0f 01 	sts	0x010F, r20
	write_to_slave = 1;
 2e2:	81 e0       	ldi	r24, 0x01	; 1
 2e4:	80 93 06 01 	sts	0x0106, r24
	i2c_start();
 2e8:	65 cf       	rjmp	.-310    	; 0x1b4 <i2c_start>
 2ea:	08 95       	ret

000002ec <i2c_read_reg>:
}

uint8_t i2c_read_reg(uint8_t device_address, uint8_t reg_addr, int n)
{
	while(!i2c_done){};
 2ec:	90 91 07 01 	lds	r25, 0x0107
 2f0:	99 23       	and	r25, r25
 2f2:	e1 f3       	breq	.-8      	; 0x2ec <i2c_read_reg>
	n_o_reads = n;
 2f4:	50 93 09 01 	sts	0x0109, r21
 2f8:	40 93 08 01 	sts	0x0108, r20
	register_addr = reg_addr;
 2fc:	60 93 0d 01 	sts	0x010D, r22
	device_addr = device_address;
 300:	80 93 0c 01 	sts	0x010C, r24
	write_to_slave = 0;
 304:	10 92 06 01 	sts	0x0106, r1
	i2c_start();
 308:	55 df       	rcall	.-342    	; 0x1b4 <i2c_start>
	while(!i2c_done){};
 30a:	80 91 07 01 	lds	r24, 0x0107
 30e:	88 23       	and	r24, r24
 310:	e1 f3       	breq	.-8      	; 0x30a <i2c_read_reg+0x1e>
	return rec_data;
 312:	80 91 0e 01 	lds	r24, 0x010E
}
 316:	08 95       	ret

00000318 <init_temp>:
	
	sd->acc_x = data_x;
	sd->acc_y = data_y;
	sd->acc_z = data_z;
	return acc;
}
 318:	21 e0       	ldi	r18, 0x01	; 1
 31a:	30 e0       	ldi	r19, 0x00	; 0
 31c:	40 e0       	ldi	r20, 0x00	; 0
 31e:	50 e0       	ldi	r21, 0x00	; 0
 320:	62 e0       	ldi	r22, 0x02	; 2
 322:	70 e0       	ldi	r23, 0x00	; 0
 324:	82 ed       	ldi	r24, 0xD2	; 210
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	ce cf       	rjmp	.-100    	; 0x2c6 <i2c_write_reg>
 32a:	08 95       	ret

0000032c <get_temp>:
 32c:	ff 92       	push	r15
 32e:	0f 93       	push	r16
 330:	1f 93       	push	r17
 332:	cf 93       	push	r28
 334:	df 93       	push	r29
 336:	8c 01       	movw	r16, r24
 338:	60 e8       	ldi	r22, 0x80	; 128
 33a:	70 e0       	ldi	r23, 0x00	; 0
 33c:	82 ed       	ldi	r24, 0xD2	; 210
 33e:	90 e0       	ldi	r25, 0x00	; 0
 340:	d5 df       	rcall	.-86     	; 0x2ec <i2c_read_reg>
 342:	60 e8       	ldi	r22, 0x80	; 128
 344:	70 e0       	ldi	r23, 0x00	; 0
 346:	82 ed       	ldi	r24, 0xD2	; 210
 348:	90 e0       	ldi	r25, 0x00	; 0
 34a:	d0 df       	rcall	.-96     	; 0x2ec <i2c_read_reg>
 34c:	00 5f       	subi	r16, 0xF0	; 240
 34e:	1f 4f       	sbci	r17, 0xFF	; 255
 350:	c0 e8       	ldi	r28, 0x80	; 128
 352:	d0 e0       	ldi	r29, 0x00	; 0
 354:	be 01       	movw	r22, r28
 356:	82 ed       	ldi	r24, 0xD2	; 210
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	c8 df       	rcall	.-112    	; 0x2ec <i2c_read_reg>
 35c:	f8 2e       	mov	r15, r24
 35e:	be 01       	movw	r22, r28
 360:	6f 5f       	subi	r22, 0xFF	; 255
 362:	7f 4f       	sbci	r23, 0xFF	; 255
 364:	82 ed       	ldi	r24, 0xD2	; 210
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	c1 df       	rcall	.-126    	; 0x2ec <i2c_read_reg>
 36a:	98 2f       	mov	r25, r24
 36c:	88 27       	eor	r24, r24
 36e:	bc 01       	movw	r22, r24
 370:	6f 0d       	add	r22, r15
 372:	71 1d       	adc	r23, r1
 374:	88 27       	eor	r24, r24
 376:	77 fd       	sbrc	r23, 7
 378:	80 95       	com	r24
 37a:	98 2f       	mov	r25, r24
 37c:	26 d0       	rcall	.+76     	; 0x3ca <__floatsisf>
 37e:	20 e0       	ldi	r18, 0x00	; 0
 380:	30 e0       	ldi	r19, 0x00	; 0
 382:	40 e8       	ldi	r20, 0x80	; 128
 384:	5e e3       	ldi	r21, 0x3E	; 62
 386:	85 d0       	rcall	.+266    	; 0x492 <__mulsf3>
 388:	f8 01       	movw	r30, r16
 38a:	61 93       	st	Z+, r22
 38c:	71 93       	st	Z+, r23
 38e:	81 93       	st	Z+, r24
 390:	91 93       	st	Z+, r25
 392:	8f 01       	movw	r16, r30
 394:	22 96       	adiw	r28, 0x02	; 2
 396:	c1 15       	cp	r28, r1
 398:	f1 e0       	ldi	r31, 0x01	; 1
 39a:	df 07       	cpc	r29, r31
 39c:	d9 f6       	brne	.-74     	; 0x354 <get_temp+0x28>
 39e:	df 91       	pop	r29
 3a0:	cf 91       	pop	r28
 3a2:	1f 91       	pop	r17
 3a4:	0f 91       	pop	r16
 3a6:	ff 90       	pop	r15
 3a8:	08 95       	ret

000003aa <main>:

int main(void)
{
	float* temp;
	Sensor_Data* sd = create_empty_sensor(true);
 3aa:	81 e0       	ldi	r24, 0x01	; 1
 3ac:	de de       	rcall	.-580    	; 0x16a <create_empty_sensor>
 3ae:	ec 01       	movw	r28, r24
	DDRB = (1 << DDB0);
 3b0:	81 e0       	ldi	r24, 0x01	; 1
 3b2:	84 b9       	out	0x04, r24	; 4
	PORTB = (0 << PORTB0);
 3b4:	15 b8       	out	0x05, r1	; 5
	i2c_init();
 3b6:	f5 de       	rcall	.-534    	; 0x1a2 <i2c_init>
	sei();
 3b8:	78 94       	sei
	init_temp();
 3ba:	ae df       	rcall	.-164    	; 0x318 <init_temp>

	while(1)
	{
	get_temp(sd);
	float data = sd->ir[1];
	DDRB = (1 << DDB0);
 3bc:	11 e0       	ldi	r17, 0x01	; 1
	//
	//i2c_write_reg(ctrl_reg_1, set_ctrl_reg_1_100, 1);

	while(1)
	{
	get_temp(sd);
 3be:	ce 01       	movw	r24, r28
 3c0:	b5 df       	rcall	.-150    	; 0x32c <get_temp>
	float data = sd->ir[1];
	DDRB = (1 << DDB0);
 3c2:	14 b9       	out	0x04, r17	; 4
 3c4:	fc cf       	rjmp	.-8      	; 0x3be <main+0x14>

000003c6 <__floatunsisf>:
 3c6:	e8 94       	clt
 3c8:	09 c0       	rjmp	.+18     	; 0x3dc <__floatsisf+0x12>

000003ca <__floatsisf>:
 3ca:	97 fb       	bst	r25, 7
 3cc:	3e f4       	brtc	.+14     	; 0x3dc <__floatsisf+0x12>
 3ce:	90 95       	com	r25
 3d0:	80 95       	com	r24
 3d2:	70 95       	com	r23
 3d4:	61 95       	neg	r22
 3d6:	7f 4f       	sbci	r23, 0xFF	; 255
 3d8:	8f 4f       	sbci	r24, 0xFF	; 255
 3da:	9f 4f       	sbci	r25, 0xFF	; 255
 3dc:	99 23       	and	r25, r25
 3de:	a9 f0       	breq	.+42     	; 0x40a <__floatsisf+0x40>
 3e0:	f9 2f       	mov	r31, r25
 3e2:	96 e9       	ldi	r25, 0x96	; 150
 3e4:	bb 27       	eor	r27, r27
 3e6:	93 95       	inc	r25
 3e8:	f6 95       	lsr	r31
 3ea:	87 95       	ror	r24
 3ec:	77 95       	ror	r23
 3ee:	67 95       	ror	r22
 3f0:	b7 95       	ror	r27
 3f2:	f1 11       	cpse	r31, r1
 3f4:	f8 cf       	rjmp	.-16     	; 0x3e6 <__floatsisf+0x1c>
 3f6:	fa f4       	brpl	.+62     	; 0x436 <__floatsisf+0x6c>
 3f8:	bb 0f       	add	r27, r27
 3fa:	11 f4       	brne	.+4      	; 0x400 <__floatsisf+0x36>
 3fc:	60 ff       	sbrs	r22, 0
 3fe:	1b c0       	rjmp	.+54     	; 0x436 <__floatsisf+0x6c>
 400:	6f 5f       	subi	r22, 0xFF	; 255
 402:	7f 4f       	sbci	r23, 0xFF	; 255
 404:	8f 4f       	sbci	r24, 0xFF	; 255
 406:	9f 4f       	sbci	r25, 0xFF	; 255
 408:	16 c0       	rjmp	.+44     	; 0x436 <__floatsisf+0x6c>
 40a:	88 23       	and	r24, r24
 40c:	11 f0       	breq	.+4      	; 0x412 <__floatsisf+0x48>
 40e:	96 e9       	ldi	r25, 0x96	; 150
 410:	11 c0       	rjmp	.+34     	; 0x434 <__floatsisf+0x6a>
 412:	77 23       	and	r23, r23
 414:	21 f0       	breq	.+8      	; 0x41e <__floatsisf+0x54>
 416:	9e e8       	ldi	r25, 0x8E	; 142
 418:	87 2f       	mov	r24, r23
 41a:	76 2f       	mov	r23, r22
 41c:	05 c0       	rjmp	.+10     	; 0x428 <__floatsisf+0x5e>
 41e:	66 23       	and	r22, r22
 420:	71 f0       	breq	.+28     	; 0x43e <__floatsisf+0x74>
 422:	96 e8       	ldi	r25, 0x86	; 134
 424:	86 2f       	mov	r24, r22
 426:	70 e0       	ldi	r23, 0x00	; 0
 428:	60 e0       	ldi	r22, 0x00	; 0
 42a:	2a f0       	brmi	.+10     	; 0x436 <__floatsisf+0x6c>
 42c:	9a 95       	dec	r25
 42e:	66 0f       	add	r22, r22
 430:	77 1f       	adc	r23, r23
 432:	88 1f       	adc	r24, r24
 434:	da f7       	brpl	.-10     	; 0x42c <__floatsisf+0x62>
 436:	88 0f       	add	r24, r24
 438:	96 95       	lsr	r25
 43a:	87 95       	ror	r24
 43c:	97 f9       	bld	r25, 7
 43e:	08 95       	ret

00000440 <__fp_split3>:
 440:	57 fd       	sbrc	r21, 7
 442:	90 58       	subi	r25, 0x80	; 128
 444:	44 0f       	add	r20, r20
 446:	55 1f       	adc	r21, r21
 448:	59 f0       	breq	.+22     	; 0x460 <__fp_splitA+0x10>
 44a:	5f 3f       	cpi	r21, 0xFF	; 255
 44c:	71 f0       	breq	.+28     	; 0x46a <__fp_splitA+0x1a>
 44e:	47 95       	ror	r20

00000450 <__fp_splitA>:
 450:	88 0f       	add	r24, r24
 452:	97 fb       	bst	r25, 7
 454:	99 1f       	adc	r25, r25
 456:	61 f0       	breq	.+24     	; 0x470 <__fp_splitA+0x20>
 458:	9f 3f       	cpi	r25, 0xFF	; 255
 45a:	79 f0       	breq	.+30     	; 0x47a <__fp_splitA+0x2a>
 45c:	87 95       	ror	r24
 45e:	08 95       	ret
 460:	12 16       	cp	r1, r18
 462:	13 06       	cpc	r1, r19
 464:	14 06       	cpc	r1, r20
 466:	55 1f       	adc	r21, r21
 468:	f2 cf       	rjmp	.-28     	; 0x44e <__fp_split3+0xe>
 46a:	46 95       	lsr	r20
 46c:	f1 df       	rcall	.-30     	; 0x450 <__fp_splitA>
 46e:	08 c0       	rjmp	.+16     	; 0x480 <__fp_splitA+0x30>
 470:	16 16       	cp	r1, r22
 472:	17 06       	cpc	r1, r23
 474:	18 06       	cpc	r1, r24
 476:	99 1f       	adc	r25, r25
 478:	f1 cf       	rjmp	.-30     	; 0x45c <__fp_splitA+0xc>
 47a:	86 95       	lsr	r24
 47c:	71 05       	cpc	r23, r1
 47e:	61 05       	cpc	r22, r1
 480:	08 94       	sec
 482:	08 95       	ret

00000484 <__fp_zero>:
 484:	e8 94       	clt

00000486 <__fp_szero>:
 486:	bb 27       	eor	r27, r27
 488:	66 27       	eor	r22, r22
 48a:	77 27       	eor	r23, r23
 48c:	cb 01       	movw	r24, r22
 48e:	97 f9       	bld	r25, 7
 490:	08 95       	ret

00000492 <__mulsf3>:
 492:	0b d0       	rcall	.+22     	; 0x4aa <__mulsf3x>
 494:	78 c0       	rjmp	.+240    	; 0x586 <__fp_round>
 496:	69 d0       	rcall	.+210    	; 0x56a <__fp_pscA>
 498:	28 f0       	brcs	.+10     	; 0x4a4 <__mulsf3+0x12>
 49a:	6e d0       	rcall	.+220    	; 0x578 <__fp_pscB>
 49c:	18 f0       	brcs	.+6      	; 0x4a4 <__mulsf3+0x12>
 49e:	95 23       	and	r25, r21
 4a0:	09 f0       	breq	.+2      	; 0x4a4 <__mulsf3+0x12>
 4a2:	5a c0       	rjmp	.+180    	; 0x558 <__fp_inf>
 4a4:	5f c0       	rjmp	.+190    	; 0x564 <__fp_nan>
 4a6:	11 24       	eor	r1, r1
 4a8:	ee cf       	rjmp	.-36     	; 0x486 <__fp_szero>

000004aa <__mulsf3x>:
 4aa:	ca df       	rcall	.-108    	; 0x440 <__fp_split3>
 4ac:	a0 f3       	brcs	.-24     	; 0x496 <__mulsf3+0x4>

000004ae <__mulsf3_pse>:
 4ae:	95 9f       	mul	r25, r21
 4b0:	d1 f3       	breq	.-12     	; 0x4a6 <__mulsf3+0x14>
 4b2:	95 0f       	add	r25, r21
 4b4:	50 e0       	ldi	r21, 0x00	; 0
 4b6:	55 1f       	adc	r21, r21
 4b8:	62 9f       	mul	r22, r18
 4ba:	f0 01       	movw	r30, r0
 4bc:	72 9f       	mul	r23, r18
 4be:	bb 27       	eor	r27, r27
 4c0:	f0 0d       	add	r31, r0
 4c2:	b1 1d       	adc	r27, r1
 4c4:	63 9f       	mul	r22, r19
 4c6:	aa 27       	eor	r26, r26
 4c8:	f0 0d       	add	r31, r0
 4ca:	b1 1d       	adc	r27, r1
 4cc:	aa 1f       	adc	r26, r26
 4ce:	64 9f       	mul	r22, r20
 4d0:	66 27       	eor	r22, r22
 4d2:	b0 0d       	add	r27, r0
 4d4:	a1 1d       	adc	r26, r1
 4d6:	66 1f       	adc	r22, r22
 4d8:	82 9f       	mul	r24, r18
 4da:	22 27       	eor	r18, r18
 4dc:	b0 0d       	add	r27, r0
 4de:	a1 1d       	adc	r26, r1
 4e0:	62 1f       	adc	r22, r18
 4e2:	73 9f       	mul	r23, r19
 4e4:	b0 0d       	add	r27, r0
 4e6:	a1 1d       	adc	r26, r1
 4e8:	62 1f       	adc	r22, r18
 4ea:	83 9f       	mul	r24, r19
 4ec:	a0 0d       	add	r26, r0
 4ee:	61 1d       	adc	r22, r1
 4f0:	22 1f       	adc	r18, r18
 4f2:	74 9f       	mul	r23, r20
 4f4:	33 27       	eor	r19, r19
 4f6:	a0 0d       	add	r26, r0
 4f8:	61 1d       	adc	r22, r1
 4fa:	23 1f       	adc	r18, r19
 4fc:	84 9f       	mul	r24, r20
 4fe:	60 0d       	add	r22, r0
 500:	21 1d       	adc	r18, r1
 502:	82 2f       	mov	r24, r18
 504:	76 2f       	mov	r23, r22
 506:	6a 2f       	mov	r22, r26
 508:	11 24       	eor	r1, r1
 50a:	9f 57       	subi	r25, 0x7F	; 127
 50c:	50 40       	sbci	r21, 0x00	; 0
 50e:	8a f0       	brmi	.+34     	; 0x532 <__mulsf3_pse+0x84>
 510:	e1 f0       	breq	.+56     	; 0x54a <__mulsf3_pse+0x9c>
 512:	88 23       	and	r24, r24
 514:	4a f0       	brmi	.+18     	; 0x528 <__mulsf3_pse+0x7a>
 516:	ee 0f       	add	r30, r30
 518:	ff 1f       	adc	r31, r31
 51a:	bb 1f       	adc	r27, r27
 51c:	66 1f       	adc	r22, r22
 51e:	77 1f       	adc	r23, r23
 520:	88 1f       	adc	r24, r24
 522:	91 50       	subi	r25, 0x01	; 1
 524:	50 40       	sbci	r21, 0x00	; 0
 526:	a9 f7       	brne	.-22     	; 0x512 <__mulsf3_pse+0x64>
 528:	9e 3f       	cpi	r25, 0xFE	; 254
 52a:	51 05       	cpc	r21, r1
 52c:	70 f0       	brcs	.+28     	; 0x54a <__mulsf3_pse+0x9c>
 52e:	14 c0       	rjmp	.+40     	; 0x558 <__fp_inf>
 530:	aa cf       	rjmp	.-172    	; 0x486 <__fp_szero>
 532:	5f 3f       	cpi	r21, 0xFF	; 255
 534:	ec f3       	brlt	.-6      	; 0x530 <__mulsf3_pse+0x82>
 536:	98 3e       	cpi	r25, 0xE8	; 232
 538:	dc f3       	brlt	.-10     	; 0x530 <__mulsf3_pse+0x82>
 53a:	86 95       	lsr	r24
 53c:	77 95       	ror	r23
 53e:	67 95       	ror	r22
 540:	b7 95       	ror	r27
 542:	f7 95       	ror	r31
 544:	e7 95       	ror	r30
 546:	9f 5f       	subi	r25, 0xFF	; 255
 548:	c1 f7       	brne	.-16     	; 0x53a <__mulsf3_pse+0x8c>
 54a:	fe 2b       	or	r31, r30
 54c:	88 0f       	add	r24, r24
 54e:	91 1d       	adc	r25, r1
 550:	96 95       	lsr	r25
 552:	87 95       	ror	r24
 554:	97 f9       	bld	r25, 7
 556:	08 95       	ret

00000558 <__fp_inf>:
 558:	97 f9       	bld	r25, 7
 55a:	9f 67       	ori	r25, 0x7F	; 127
 55c:	80 e8       	ldi	r24, 0x80	; 128
 55e:	70 e0       	ldi	r23, 0x00	; 0
 560:	60 e0       	ldi	r22, 0x00	; 0
 562:	08 95       	ret

00000564 <__fp_nan>:
 564:	9f ef       	ldi	r25, 0xFF	; 255
 566:	80 ec       	ldi	r24, 0xC0	; 192
 568:	08 95       	ret

0000056a <__fp_pscA>:
 56a:	00 24       	eor	r0, r0
 56c:	0a 94       	dec	r0
 56e:	16 16       	cp	r1, r22
 570:	17 06       	cpc	r1, r23
 572:	18 06       	cpc	r1, r24
 574:	09 06       	cpc	r0, r25
 576:	08 95       	ret

00000578 <__fp_pscB>:
 578:	00 24       	eor	r0, r0
 57a:	0a 94       	dec	r0
 57c:	12 16       	cp	r1, r18
 57e:	13 06       	cpc	r1, r19
 580:	14 06       	cpc	r1, r20
 582:	05 06       	cpc	r0, r21
 584:	08 95       	ret

00000586 <__fp_round>:
 586:	09 2e       	mov	r0, r25
 588:	03 94       	inc	r0
 58a:	00 0c       	add	r0, r0
 58c:	11 f4       	brne	.+4      	; 0x592 <__fp_round+0xc>
 58e:	88 23       	and	r24, r24
 590:	52 f0       	brmi	.+20     	; 0x5a6 <__fp_round+0x20>
 592:	bb 0f       	add	r27, r27
 594:	40 f4       	brcc	.+16     	; 0x5a6 <__fp_round+0x20>
 596:	bf 2b       	or	r27, r31
 598:	11 f4       	brne	.+4      	; 0x59e <__fp_round+0x18>
 59a:	60 ff       	sbrs	r22, 0
 59c:	04 c0       	rjmp	.+8      	; 0x5a6 <__fp_round+0x20>
 59e:	6f 5f       	subi	r22, 0xFF	; 255
 5a0:	7f 4f       	sbci	r23, 0xFF	; 255
 5a2:	8f 4f       	sbci	r24, 0xFF	; 255
 5a4:	9f 4f       	sbci	r25, 0xFF	; 255
 5a6:	08 95       	ret

000005a8 <__tablejump2__>:
 5a8:	ee 0f       	add	r30, r30
 5aa:	ff 1f       	adc	r31, r31

000005ac <__tablejump__>:
 5ac:	05 90       	lpm	r0, Z+
 5ae:	f4 91       	lpm	r31, Z
 5b0:	e0 2d       	mov	r30, r0
 5b2:	09 94       	ijmp

000005b4 <malloc>:
 5b4:	cf 93       	push	r28
 5b6:	df 93       	push	r29
 5b8:	82 30       	cpi	r24, 0x02	; 2
 5ba:	91 05       	cpc	r25, r1
 5bc:	10 f4       	brcc	.+4      	; 0x5c2 <malloc+0xe>
 5be:	82 e0       	ldi	r24, 0x02	; 2
 5c0:	90 e0       	ldi	r25, 0x00	; 0
 5c2:	e0 91 12 01 	lds	r30, 0x0112
 5c6:	f0 91 13 01 	lds	r31, 0x0113
 5ca:	20 e0       	ldi	r18, 0x00	; 0
 5cc:	30 e0       	ldi	r19, 0x00	; 0
 5ce:	a0 e0       	ldi	r26, 0x00	; 0
 5d0:	b0 e0       	ldi	r27, 0x00	; 0
 5d2:	30 97       	sbiw	r30, 0x00	; 0
 5d4:	39 f1       	breq	.+78     	; 0x624 <malloc+0x70>
 5d6:	40 81       	ld	r20, Z
 5d8:	51 81       	ldd	r21, Z+1	; 0x01
 5da:	48 17       	cp	r20, r24
 5dc:	59 07       	cpc	r21, r25
 5de:	b8 f0       	brcs	.+46     	; 0x60e <malloc+0x5a>
 5e0:	48 17       	cp	r20, r24
 5e2:	59 07       	cpc	r21, r25
 5e4:	71 f4       	brne	.+28     	; 0x602 <malloc+0x4e>
 5e6:	82 81       	ldd	r24, Z+2	; 0x02
 5e8:	93 81       	ldd	r25, Z+3	; 0x03
 5ea:	10 97       	sbiw	r26, 0x00	; 0
 5ec:	29 f0       	breq	.+10     	; 0x5f8 <malloc+0x44>
 5ee:	13 96       	adiw	r26, 0x03	; 3
 5f0:	9c 93       	st	X, r25
 5f2:	8e 93       	st	-X, r24
 5f4:	12 97       	sbiw	r26, 0x02	; 2
 5f6:	2c c0       	rjmp	.+88     	; 0x650 <malloc+0x9c>
 5f8:	90 93 13 01 	sts	0x0113, r25
 5fc:	80 93 12 01 	sts	0x0112, r24
 600:	27 c0       	rjmp	.+78     	; 0x650 <malloc+0x9c>
 602:	21 15       	cp	r18, r1
 604:	31 05       	cpc	r19, r1
 606:	31 f0       	breq	.+12     	; 0x614 <malloc+0x60>
 608:	42 17       	cp	r20, r18
 60a:	53 07       	cpc	r21, r19
 60c:	18 f0       	brcs	.+6      	; 0x614 <malloc+0x60>
 60e:	a9 01       	movw	r20, r18
 610:	db 01       	movw	r26, r22
 612:	01 c0       	rjmp	.+2      	; 0x616 <malloc+0x62>
 614:	ef 01       	movw	r28, r30
 616:	9a 01       	movw	r18, r20
 618:	bd 01       	movw	r22, r26
 61a:	df 01       	movw	r26, r30
 61c:	02 80       	ldd	r0, Z+2	; 0x02
 61e:	f3 81       	ldd	r31, Z+3	; 0x03
 620:	e0 2d       	mov	r30, r0
 622:	d7 cf       	rjmp	.-82     	; 0x5d2 <malloc+0x1e>
 624:	21 15       	cp	r18, r1
 626:	31 05       	cpc	r19, r1
 628:	f9 f0       	breq	.+62     	; 0x668 <malloc+0xb4>
 62a:	28 1b       	sub	r18, r24
 62c:	39 0b       	sbc	r19, r25
 62e:	24 30       	cpi	r18, 0x04	; 4
 630:	31 05       	cpc	r19, r1
 632:	80 f4       	brcc	.+32     	; 0x654 <malloc+0xa0>
 634:	8a 81       	ldd	r24, Y+2	; 0x02
 636:	9b 81       	ldd	r25, Y+3	; 0x03
 638:	61 15       	cp	r22, r1
 63a:	71 05       	cpc	r23, r1
 63c:	21 f0       	breq	.+8      	; 0x646 <malloc+0x92>
 63e:	fb 01       	movw	r30, r22
 640:	93 83       	std	Z+3, r25	; 0x03
 642:	82 83       	std	Z+2, r24	; 0x02
 644:	04 c0       	rjmp	.+8      	; 0x64e <malloc+0x9a>
 646:	90 93 13 01 	sts	0x0113, r25
 64a:	80 93 12 01 	sts	0x0112, r24
 64e:	fe 01       	movw	r30, r28
 650:	32 96       	adiw	r30, 0x02	; 2
 652:	44 c0       	rjmp	.+136    	; 0x6dc <malloc+0x128>
 654:	fe 01       	movw	r30, r28
 656:	e2 0f       	add	r30, r18
 658:	f3 1f       	adc	r31, r19
 65a:	81 93       	st	Z+, r24
 65c:	91 93       	st	Z+, r25
 65e:	22 50       	subi	r18, 0x02	; 2
 660:	31 09       	sbc	r19, r1
 662:	39 83       	std	Y+1, r19	; 0x01
 664:	28 83       	st	Y, r18
 666:	3a c0       	rjmp	.+116    	; 0x6dc <malloc+0x128>
 668:	20 91 10 01 	lds	r18, 0x0110
 66c:	30 91 11 01 	lds	r19, 0x0111
 670:	23 2b       	or	r18, r19
 672:	41 f4       	brne	.+16     	; 0x684 <malloc+0xd0>
 674:	20 91 02 01 	lds	r18, 0x0102
 678:	30 91 03 01 	lds	r19, 0x0103
 67c:	30 93 11 01 	sts	0x0111, r19
 680:	20 93 10 01 	sts	0x0110, r18
 684:	20 91 00 01 	lds	r18, 0x0100
 688:	30 91 01 01 	lds	r19, 0x0101
 68c:	21 15       	cp	r18, r1
 68e:	31 05       	cpc	r19, r1
 690:	41 f4       	brne	.+16     	; 0x6a2 <malloc+0xee>
 692:	2d b7       	in	r18, 0x3d	; 61
 694:	3e b7       	in	r19, 0x3e	; 62
 696:	40 91 04 01 	lds	r20, 0x0104
 69a:	50 91 05 01 	lds	r21, 0x0105
 69e:	24 1b       	sub	r18, r20
 6a0:	35 0b       	sbc	r19, r21
 6a2:	e0 91 10 01 	lds	r30, 0x0110
 6a6:	f0 91 11 01 	lds	r31, 0x0111
 6aa:	e2 17       	cp	r30, r18
 6ac:	f3 07       	cpc	r31, r19
 6ae:	a0 f4       	brcc	.+40     	; 0x6d8 <malloc+0x124>
 6b0:	2e 1b       	sub	r18, r30
 6b2:	3f 0b       	sbc	r19, r31
 6b4:	28 17       	cp	r18, r24
 6b6:	39 07       	cpc	r19, r25
 6b8:	78 f0       	brcs	.+30     	; 0x6d8 <malloc+0x124>
 6ba:	ac 01       	movw	r20, r24
 6bc:	4e 5f       	subi	r20, 0xFE	; 254
 6be:	5f 4f       	sbci	r21, 0xFF	; 255
 6c0:	24 17       	cp	r18, r20
 6c2:	35 07       	cpc	r19, r21
 6c4:	48 f0       	brcs	.+18     	; 0x6d8 <malloc+0x124>
 6c6:	4e 0f       	add	r20, r30
 6c8:	5f 1f       	adc	r21, r31
 6ca:	50 93 11 01 	sts	0x0111, r21
 6ce:	40 93 10 01 	sts	0x0110, r20
 6d2:	81 93       	st	Z+, r24
 6d4:	91 93       	st	Z+, r25
 6d6:	02 c0       	rjmp	.+4      	; 0x6dc <malloc+0x128>
 6d8:	e0 e0       	ldi	r30, 0x00	; 0
 6da:	f0 e0       	ldi	r31, 0x00	; 0
 6dc:	cf 01       	movw	r24, r30
 6de:	df 91       	pop	r29
 6e0:	cf 91       	pop	r28
 6e2:	08 95       	ret

000006e4 <free>:
 6e4:	cf 93       	push	r28
 6e6:	df 93       	push	r29
 6e8:	00 97       	sbiw	r24, 0x00	; 0
 6ea:	09 f4       	brne	.+2      	; 0x6ee <free+0xa>
 6ec:	87 c0       	rjmp	.+270    	; 0x7fc <free+0x118>
 6ee:	fc 01       	movw	r30, r24
 6f0:	32 97       	sbiw	r30, 0x02	; 2
 6f2:	13 82       	std	Z+3, r1	; 0x03
 6f4:	12 82       	std	Z+2, r1	; 0x02
 6f6:	c0 91 12 01 	lds	r28, 0x0112
 6fa:	d0 91 13 01 	lds	r29, 0x0113
 6fe:	20 97       	sbiw	r28, 0x00	; 0
 700:	81 f4       	brne	.+32     	; 0x722 <free+0x3e>
 702:	20 81       	ld	r18, Z
 704:	31 81       	ldd	r19, Z+1	; 0x01
 706:	28 0f       	add	r18, r24
 708:	39 1f       	adc	r19, r25
 70a:	80 91 10 01 	lds	r24, 0x0110
 70e:	90 91 11 01 	lds	r25, 0x0111
 712:	82 17       	cp	r24, r18
 714:	93 07       	cpc	r25, r19
 716:	79 f5       	brne	.+94     	; 0x776 <free+0x92>
 718:	f0 93 11 01 	sts	0x0111, r31
 71c:	e0 93 10 01 	sts	0x0110, r30
 720:	6d c0       	rjmp	.+218    	; 0x7fc <free+0x118>
 722:	de 01       	movw	r26, r28
 724:	20 e0       	ldi	r18, 0x00	; 0
 726:	30 e0       	ldi	r19, 0x00	; 0
 728:	ae 17       	cp	r26, r30
 72a:	bf 07       	cpc	r27, r31
 72c:	50 f4       	brcc	.+20     	; 0x742 <free+0x5e>
 72e:	12 96       	adiw	r26, 0x02	; 2
 730:	4d 91       	ld	r20, X+
 732:	5c 91       	ld	r21, X
 734:	13 97       	sbiw	r26, 0x03	; 3
 736:	9d 01       	movw	r18, r26
 738:	41 15       	cp	r20, r1
 73a:	51 05       	cpc	r21, r1
 73c:	09 f1       	breq	.+66     	; 0x780 <free+0x9c>
 73e:	da 01       	movw	r26, r20
 740:	f3 cf       	rjmp	.-26     	; 0x728 <free+0x44>
 742:	b3 83       	std	Z+3, r27	; 0x03
 744:	a2 83       	std	Z+2, r26	; 0x02
 746:	40 81       	ld	r20, Z
 748:	51 81       	ldd	r21, Z+1	; 0x01
 74a:	84 0f       	add	r24, r20
 74c:	95 1f       	adc	r25, r21
 74e:	8a 17       	cp	r24, r26
 750:	9b 07       	cpc	r25, r27
 752:	71 f4       	brne	.+28     	; 0x770 <free+0x8c>
 754:	8d 91       	ld	r24, X+
 756:	9c 91       	ld	r25, X
 758:	11 97       	sbiw	r26, 0x01	; 1
 75a:	84 0f       	add	r24, r20
 75c:	95 1f       	adc	r25, r21
 75e:	02 96       	adiw	r24, 0x02	; 2
 760:	91 83       	std	Z+1, r25	; 0x01
 762:	80 83       	st	Z, r24
 764:	12 96       	adiw	r26, 0x02	; 2
 766:	8d 91       	ld	r24, X+
 768:	9c 91       	ld	r25, X
 76a:	13 97       	sbiw	r26, 0x03	; 3
 76c:	93 83       	std	Z+3, r25	; 0x03
 76e:	82 83       	std	Z+2, r24	; 0x02
 770:	21 15       	cp	r18, r1
 772:	31 05       	cpc	r19, r1
 774:	29 f4       	brne	.+10     	; 0x780 <free+0x9c>
 776:	f0 93 13 01 	sts	0x0113, r31
 77a:	e0 93 12 01 	sts	0x0112, r30
 77e:	3e c0       	rjmp	.+124    	; 0x7fc <free+0x118>
 780:	d9 01       	movw	r26, r18
 782:	13 96       	adiw	r26, 0x03	; 3
 784:	fc 93       	st	X, r31
 786:	ee 93       	st	-X, r30
 788:	12 97       	sbiw	r26, 0x02	; 2
 78a:	4d 91       	ld	r20, X+
 78c:	5d 91       	ld	r21, X+
 78e:	a4 0f       	add	r26, r20
 790:	b5 1f       	adc	r27, r21
 792:	ea 17       	cp	r30, r26
 794:	fb 07       	cpc	r31, r27
 796:	79 f4       	brne	.+30     	; 0x7b6 <free+0xd2>
 798:	80 81       	ld	r24, Z
 79a:	91 81       	ldd	r25, Z+1	; 0x01
 79c:	84 0f       	add	r24, r20
 79e:	95 1f       	adc	r25, r21
 7a0:	02 96       	adiw	r24, 0x02	; 2
 7a2:	d9 01       	movw	r26, r18
 7a4:	11 96       	adiw	r26, 0x01	; 1
 7a6:	9c 93       	st	X, r25
 7a8:	8e 93       	st	-X, r24
 7aa:	82 81       	ldd	r24, Z+2	; 0x02
 7ac:	93 81       	ldd	r25, Z+3	; 0x03
 7ae:	13 96       	adiw	r26, 0x03	; 3
 7b0:	9c 93       	st	X, r25
 7b2:	8e 93       	st	-X, r24
 7b4:	12 97       	sbiw	r26, 0x02	; 2
 7b6:	e0 e0       	ldi	r30, 0x00	; 0
 7b8:	f0 e0       	ldi	r31, 0x00	; 0
 7ba:	8a 81       	ldd	r24, Y+2	; 0x02
 7bc:	9b 81       	ldd	r25, Y+3	; 0x03
 7be:	00 97       	sbiw	r24, 0x00	; 0
 7c0:	19 f0       	breq	.+6      	; 0x7c8 <free+0xe4>
 7c2:	fe 01       	movw	r30, r28
 7c4:	ec 01       	movw	r28, r24
 7c6:	f9 cf       	rjmp	.-14     	; 0x7ba <free+0xd6>
 7c8:	ce 01       	movw	r24, r28
 7ca:	02 96       	adiw	r24, 0x02	; 2
 7cc:	28 81       	ld	r18, Y
 7ce:	39 81       	ldd	r19, Y+1	; 0x01
 7d0:	82 0f       	add	r24, r18
 7d2:	93 1f       	adc	r25, r19
 7d4:	20 91 10 01 	lds	r18, 0x0110
 7d8:	30 91 11 01 	lds	r19, 0x0111
 7dc:	28 17       	cp	r18, r24
 7de:	39 07       	cpc	r19, r25
 7e0:	69 f4       	brne	.+26     	; 0x7fc <free+0x118>
 7e2:	30 97       	sbiw	r30, 0x00	; 0
 7e4:	29 f4       	brne	.+10     	; 0x7f0 <free+0x10c>
 7e6:	10 92 13 01 	sts	0x0113, r1
 7ea:	10 92 12 01 	sts	0x0112, r1
 7ee:	02 c0       	rjmp	.+4      	; 0x7f4 <free+0x110>
 7f0:	13 82       	std	Z+3, r1	; 0x03
 7f2:	12 82       	std	Z+2, r1	; 0x02
 7f4:	d0 93 11 01 	sts	0x0111, r29
 7f8:	c0 93 10 01 	sts	0x0110, r28
 7fc:	df 91       	pop	r29
 7fe:	cf 91       	pop	r28
 800:	08 95       	ret

00000802 <_exit>:
 802:	f8 94       	cli

00000804 <__stop_program>:
 804:	ff cf       	rjmp	.-2      	; 0x804 <__stop_program>
