// Seed: 818068037
`define pp_17 0
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input id_14,
    output id_15,
    output id_16
);
  assign id_4 = id_8;
  always @(posedge id_10 or posedge id_9) begin
    id_16 = id_1;
  end
endmodule
