#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021c15699dd0 .scope module, "tb_up_counter_4bit" "tb_up_counter_4bit" 2 10;
 .timescale 0 0;
v0000021c1569b5b0_0 .var "clk", 0 0;
v0000021c1569b650_0 .net "count", 3 0, v0000021c15593420_0;  1 drivers
v0000021c1569b6f0_0 .var "rst", 0 0;
E_0000021c1569c970 .event posedge, v0000021c15593200_0;
S_0000021c15699f60 .scope module, "uut" "up_counter_4bit" 2 14, 2 1 0, S_0000021c15699dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 4 "count";
v0000021c15593200_0 .net "clk", 0 0, v0000021c1569b5b0_0;  1 drivers
v0000021c15593420_0 .var "count", 3 0;
v0000021c156999c0_0 .net "rst", 0 0, v0000021c1569b6f0_0;  1 drivers
E_0000021c1569c9f0 .event posedge, v0000021c156999c0_0, v0000021c15593200_0;
    .scope S_0000021c15699f60;
T_0 ;
    %wait E_0000021c1569c9f0;
    %load/vec4 v0000021c156999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c15593420_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021c15593420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021c15593420_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021c15699dd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c1569b5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c1569b6f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c1569b6f0_0, 0, 1;
    %pushi/vec4 15, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c1569b5b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c1569b5b0_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000021c15699dd0;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "up_counter_sim.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021c15699dd0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000021c15699dd0;
T_3 ;
    %wait E_0000021c1569c970;
    %load/vec4 v0000021c1569b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 2 34 "$display", "Time=%0t | rst=%b clk=%b | count=%b", $time, v0000021c1569b6f0_0, v0000021c1569b5b0_0, v0000021c1569b650_0 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "up_counter_sim.v";
