// Seed: 2182472354
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    inout logic id_5
    , id_7,
    input reg id_6
);
  reg id_8, id_9 = id_6;
  logic id_10;
  logic id_11;
  logic id_12 = 1'b0 | id_4;
  type_20 id_13 (
      1,
      id_7
  );
  type_21 id_14 (
      id_9 * (id_0),
      1
  );
  always id_8 <= 1;
  assign id_12 = 1;
  type_22(
      .id_0(id_9), .id_1(1), .id_2(id_3)
  );
endmodule
