/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : zv_flat_defines                                                */
/*  File     : zv_flat_defines.h                                              */
/*                                                                            */
/*  Author   : reggen 1.56                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#define MED_XREG_ARB_SCB_SLV_PPM_PPM_GLBL_REGS_PPM_VERSION                                                                        0x00000000
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_GLBL_REGS_PPM_INT_CTRL_ENBL_SET                                                              0x00000010
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_GLBL_REGS_PPM_INT_CTRL_ENBL_CLR                                                              0x00000014
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_GLBL_REGS_PPM_INT_CTRL_STAT_SET                                                              0x00000018
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_GLBL_REGS_PPM_INT_CTRL_STAT_CLR                                                              0x0000001C
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCHED_REGS_SCHED_CONTROL                                                                     0x00001000
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCHED_REGS_SCHED_CONFIG                                                                      0x00001004
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCHED_REGS_SCHED_STATUS                                                                      0x00001008
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCHED_REGS_PPM_BASE_ADDR                                                                     0x00001020
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCHED_REGS_PPM_CRYPTO_DESC0                                                                  0x00001040
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCHED_REGS_PPM_CRYPTO_DESC1                                                                  0x00001044
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCHED_REGS_PPM_CRYPTO_DESC2                                                                  0x00001048
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCHED_REGS_PPM_CRYPTO_DESC3                                                                  0x0000104C
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_CONTROL                                                                         0x00002000
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_CONFIG                                                                          0x00002004
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_STATUS                                                                          0x00002008
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_MATCH_INDEX                                                                     0x0000200C
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_FILTER_MASK                                                                     0x00002010
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_START_ADDR                                                                      0x00002020
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_PACKET_CNT                                                                      0x00002024
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_RESULT_ADDR                                                                     0x00002040
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_DEBUG0                                                                          0x00002100
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_DEBUG1                                                                          0x00002104
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_DEBUG2                                                                          0x00002108
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_PID_REGS_PID_DEBUG3                                                                          0x0000210C
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_CONTROL                                                                        0x00004000
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_CONFIG                                                                         0x00004004
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_STATUS                                                                         0x00004008
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_MASK                                                                           0x00004010
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_PATTERN                                                                        0x00004014
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_START_ADDR                                                                     0x00004020
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_SIZE                                                                           0x00004024
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_INDEX                                                                          0x00004028
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_RESULT_ADDR                                                                    0x00004040
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_DEBUG0                                                                         0x00004100
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD0_REGS_SCD_DEBUG1                                                                         0x00004104
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_CONTROL                                                                        0x00005000
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_CONFIG                                                                         0x00005004
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_STATUS                                                                         0x00005008
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_MASK                                                                           0x00005010
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_PATTERN                                                                        0x00005014
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_START_ADDR                                                                     0x00005020
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_SIZE                                                                           0x00005024
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_INDEX                                                                          0x00005028
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_RESULT_ADDR                                                                    0x00005040
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_DEBUG0                                                                         0x00005100
#define MED_XREG_ARB_SCB_SLV_PPM_PPM_SCD1_REGS_SCD_DEBUG1                                                                         0x00005104
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SCRATCH_0                                                                    0x00028004
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SCRATCH_1                                                                    0x00028008
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SCRATCH_2                                                                    0x0002800C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SCRATCH_3                                                                    0x00028010
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_CHIP_ID                                                                      0x000280F0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_TAG_VERSION                                                                  0x000280F4
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_FPGA_IDENTIFIER                                                              0x000280F8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_CPU_CROSS_TRIG                                                               0x00028100
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_CPU_TRACE_CTRL                                                               0x00028104
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_ECO_REG                                                                      0x00028234
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_MCARD                                                                0x00028280
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_SPI                                                                  0x00028284
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_GPIO                                                                 0x00028288
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_GPIO_4_6                                                             0x0002828C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_I2C0                                                                 0x00028290
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_I2C1                                                                 0x00028294
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_UART0                                                                0x00028298
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_UART1                                                                0x0002829C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_UART2                                                                0x000282A0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_MMC_PTS2                                                             0x000282A4
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_NAND_MMC                                                             0x000282A8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_JTAG                                                                 0x000282AC
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_MISC                                                                 0x000282B0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_RGMII0                                                               0x000282B4
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_RGMII1_PTS3                                                          0x000282B8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_RGMII_REFCLK                                                         0x000282BC
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_MOCA                                                                 0x000282C0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_MOCA_AFE_CLK                                                         0x000282C4
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_MTR                                                                  0x000282C8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_PTS0                                                                 0x000282CC
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_PTS1                                                                 0x000282D0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_STS0                                                                 0x000282D4
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_STS1                                                                 0x000282D8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_STS2                                                                 0x000282DC
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_STS3                                                                 0x000282E0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_STS4                                                                 0x000282E4
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_STS5                                                                 0x000282E8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_STS6                                                                 0x000282EC
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_STS7                                                                 0x000282F0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_CLOCK_OUT                                                            0x000282F4
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_DRV_STR_PCIE_REFCLK_OUT                                                      0x000282F8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_MCARD                                                              0x00028300
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_SPI                                                                0x00028304
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_GPIO                                                               0x00028308
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_GPIO_4_6                                                           0x0002830C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_I2C0                                                               0x00028310
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_I2C1                                                               0x00028314
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_UART0                                                              0x00028318
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_UART1                                                              0x0002831C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_UART2                                                              0x00028320
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_MMC_PTS2                                                           0x00028324
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_NAND_MMC                                                           0x00028328
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_JTAG                                                               0x0002832C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_MISC                                                               0x00028330
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_RGMII0                                                             0x00028334
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_RGMII1_PTS3                                                        0x00028338
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_RGMII_REFCLK                                                       0x0002833C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_MOCA                                                               0x00028340
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_MOCA_AFE_CLK                                                       0x00028344
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_MTR                                                                0x00028348
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_PTS0                                                               0x0002834C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_PTS1                                                               0x00028350
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_STS0                                                               0x00028354
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_STS1                                                               0x00028358
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_STS2                                                               0x0002835C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_STS3                                                               0x00028360
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_STS4                                                               0x00028364
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_STS5                                                               0x00028368
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_STS6                                                               0x0002836C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_STS7                                                               0x00028370
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_CLOCK_OUT                                                          0x00028374
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_REG_SLEW_RATE_PCIE_REFCLK_OUT                                                    0x00028378
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA00                                                                 0x00028800
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA01                                                                 0x00028804
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA02                                                                 0x00028808
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA03                                                                 0x0002880C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA04                                                                 0x00028810
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA05                                                                 0x00028814
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA06                                                                 0x00028818
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA07                                                                 0x0002881C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA08                                                                 0x00028820
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA09                                                                 0x00028824
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA10                                                                 0x00028828
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA11                                                                 0x0002882C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA12                                                                 0x00028830
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA13                                                                 0x00028834
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA14                                                                 0x00028838
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA15                                                                 0x0002883C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA16                                                                 0x00028840
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA17                                                                 0x00028844
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA18                                                                 0x00028848
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA19                                                                 0x0002884C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA20                                                                 0x00028850
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA21                                                                 0x00028854
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA22                                                                 0x00028858
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA23                                                                 0x0002885C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA24                                                                 0x00028860
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA25                                                                 0x00028864
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA26                                                                 0x00028868
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA27                                                                 0x0002886C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA28                                                                 0x00028870
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA29                                                                 0x00028874
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA30                                                                 0x00028878
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_MISC_CTRL_SEMAPHORE_SEMA31                                                                 0x0002887C
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER0_MODE                                                        0x00029000
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER0_LOAD                                                        0x00029008
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER0_COMPARE                                                     0x00029018
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER0                                                             0x00029028
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER1_MODE                                                        0x00029040
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER1_LOAD                                                        0x00029048
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER1_COMPARE                                                     0x00029058
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER1                                                             0x00029068
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER2_MODE                                                        0x00029080
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER2_LOAD                                                        0x00029088
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER2_COMPARE                                                     0x00029098
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER2                                                             0x000290A8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER3_MODE                                                        0x000290C0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER3_LOAD                                                        0x000290C8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER3_COMPARE                                                     0x000290D8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_TIMER3                                                             0x000290E8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_INTERRUPT_ENABLE                                                   0x00029100
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_INTERRUPT_STATUS                                                   0x00029104
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_0_TIMER_XREG_INTERRUPT_CLEAR                                                    0x00029108
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER0_MODE                                                        0x00029400
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER0_LOAD                                                        0x00029408
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER0_COMPARE                                                     0x00029418
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER0                                                             0x00029428
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER1_MODE                                                        0x00029440
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER1_LOAD                                                        0x00029448
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER1_COMPARE                                                     0x00029458
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER1                                                             0x00029468
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER2_MODE                                                        0x00029480
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER2_LOAD                                                        0x00029488
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER2_COMPARE                                                     0x00029498
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER2                                                             0x000294A8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER3_MODE                                                        0x000294C0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER3_LOAD                                                        0x000294C8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER3_COMPARE                                                     0x000294D8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_TIMER3                                                             0x000294E8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_INTERRUPT_ENABLE                                                   0x00029500
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_INTERRUPT_STATUS                                                   0x00029504
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_EVNT_1_TIMER_XREG_INTERRUPT_CLEAR                                                    0x00029508
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER0_MODE                                                           0x00029800
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER0_LOAD                                                           0x00029808
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER0_COMPARE                                                        0x00029818
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER0                                                                0x00029828
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER1_MODE                                                           0x00029840
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER1_LOAD                                                           0x00029848
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER1_COMPARE                                                        0x00029858
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER1                                                                0x00029868
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER2_MODE                                                           0x00029880
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER2_LOAD                                                           0x00029888
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER2_COMPARE                                                        0x00029898
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER2                                                                0x000298A8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER3_MODE                                                           0x000298C0
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER3_LOAD                                                           0x000298C8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER3_COMPARE                                                        0x000298D8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_TIMER3                                                                0x000298E8
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_INTERRUPT_ENABLE                                                      0x00029900
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_INTERRUPT_STATUS                                                      0x00029904
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_WDT_TIMER_XREG_INTERRUPT_CLEAR                                                       0x00029908
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_INST_WDT_SECURITY_SEC_ENBL                                                           0x00029F00
#define MED_XREG_ARB_SCB_SLV_MISC_CTRL_TIMER_INST_WDT_SECURITY_SEC_STAT                                                           0x00029F04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_ISR_SET                                                 0x00030000
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_ISR_CLR                                                 0x00030004
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INT_EN_SET                                              0x00030008
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INT_EN_CLR                                              0x0003000C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS00                                           0x00030100
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS01                                           0x00030104
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS02                                           0x00030108
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS03                                           0x0003010C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS04                                           0x00030110
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS05                                           0x00030114
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS06                                           0x00030118
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS07                                           0x0003011C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS08                                           0x00030120
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS09                                           0x00030124
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS10                                           0x00030128
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS11                                           0x0003012C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS12                                           0x00030130
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS13                                           0x00030134
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS14                                           0x00030138
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS15                                           0x0003013C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS16                                           0x00030140
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS17                                           0x00030144
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS18                                           0x00030148
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS19                                           0x0003014C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS20                                           0x00030150
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS21                                           0x00030154
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS22                                           0x00030158
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS23                                           0x0003015C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS24                                           0x00030160
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS25                                           0x00030164
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS26                                           0x00030168
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS27                                           0x0003016C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS28                                           0x00030170
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS29                                           0x00030174
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS30                                           0x00030178
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS31                                           0x0003017C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL00                                        0x00030200
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL01                                        0x00030204
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL02                                        0x00030208
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL03                                        0x0003020C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL04                                        0x00030210
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL05                                        0x00030214
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL06                                        0x00030218
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL07                                        0x0003021C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL08                                        0x00030220
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL09                                        0x00030224
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL10                                        0x00030228
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL11                                        0x0003022C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL12                                        0x00030230
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL13                                        0x00030234
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL14                                        0x00030238
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL15                                        0x0003023C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL16                                        0x00030240
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL17                                        0x00030244
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL18                                        0x00030248
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL19                                        0x0003024C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL20                                        0x00030250
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL21                                        0x00030254
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL22                                        0x00030258
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL23                                        0x0003025C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL24                                        0x00030260
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL25                                        0x00030264
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL26                                        0x00030268
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL27                                        0x0003026C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL28                                        0x00030270
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL29                                        0x00030274
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL30                                        0x00030278
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL31                                        0x0003027C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_ISR_SET                                                 0x00030400
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_ISR_CLR                                                 0x00030404
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INT_EN_SET                                              0x00030408
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INT_EN_CLR                                              0x0003040C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS00                                           0x00030500
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS01                                           0x00030504
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS02                                           0x00030508
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS03                                           0x0003050C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS04                                           0x00030510
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS05                                           0x00030514
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS06                                           0x00030518
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS07                                           0x0003051C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS08                                           0x00030520
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS09                                           0x00030524
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS10                                           0x00030528
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS11                                           0x0003052C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS12                                           0x00030530
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS13                                           0x00030534
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS14                                           0x00030538
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS15                                           0x0003053C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS16                                           0x00030540
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS17                                           0x00030544
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS18                                           0x00030548
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS19                                           0x0003054C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS20                                           0x00030550
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS21                                           0x00030554
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS22                                           0x00030558
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS23                                           0x0003055C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS24                                           0x00030560
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS25                                           0x00030564
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS26                                           0x00030568
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS27                                           0x0003056C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS28                                           0x00030570
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS29                                           0x00030574
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS30                                           0x00030578
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS31                                           0x0003057C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL00                                        0x00030600
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL01                                        0x00030604
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL02                                        0x00030608
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL03                                        0x0003060C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL04                                        0x00030610
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL05                                        0x00030614
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL06                                        0x00030618
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL07                                        0x0003061C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL08                                        0x00030620
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL09                                        0x00030624
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL10                                        0x00030628
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL11                                        0x0003062C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL12                                        0x00030630
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL13                                        0x00030634
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL14                                        0x00030638
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL15                                        0x0003063C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL16                                        0x00030640
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL17                                        0x00030644
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL18                                        0x00030648
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL19                                        0x0003064C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL20                                        0x00030650
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL21                                        0x00030654
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL22                                        0x00030658
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL23                                        0x0003065C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL24                                        0x00030660
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL25                                        0x00030664
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL26                                        0x00030668
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL27                                        0x0003066C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL28                                        0x00030670
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL29                                        0x00030674
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL30                                        0x00030678
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL31                                        0x0003067C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_ISR_SET                                                 0x00030800
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_ISR_CLR                                                 0x00030804
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INT_EN_SET                                              0x00030808
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INT_EN_CLR                                              0x0003080C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS00                                           0x00030900
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS01                                           0x00030904
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS02                                           0x00030908
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS03                                           0x0003090C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS04                                           0x00030910
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS05                                           0x00030914
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS06                                           0x00030918
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS07                                           0x0003091C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS08                                           0x00030920
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS09                                           0x00030924
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS10                                           0x00030928
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS11                                           0x0003092C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS12                                           0x00030930
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS13                                           0x00030934
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS14                                           0x00030938
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS15                                           0x0003093C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS16                                           0x00030940
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS17                                           0x00030944
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS18                                           0x00030948
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS19                                           0x0003094C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS20                                           0x00030950
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS21                                           0x00030954
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS22                                           0x00030958
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS23                                           0x0003095C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS24                                           0x00030960
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS25                                           0x00030964
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS26                                           0x00030968
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS27                                           0x0003096C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS28                                           0x00030970
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS29                                           0x00030974
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS30                                           0x00030978
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS31                                           0x0003097C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL00                                        0x00030A00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL01                                        0x00030A04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL02                                        0x00030A08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL03                                        0x00030A0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL04                                        0x00030A10
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL05                                        0x00030A14
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL06                                        0x00030A18
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL07                                        0x00030A1C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL08                                        0x00030A20
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL09                                        0x00030A24
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL10                                        0x00030A28
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL11                                        0x00030A2C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL12                                        0x00030A30
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL13                                        0x00030A34
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL14                                        0x00030A38
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL15                                        0x00030A3C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL16                                        0x00030A40
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL17                                        0x00030A44
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL18                                        0x00030A48
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL19                                        0x00030A4C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL20                                        0x00030A50
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL21                                        0x00030A54
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL22                                        0x00030A58
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL23                                        0x00030A5C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL24                                        0x00030A60
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL25                                        0x00030A64
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL26                                        0x00030A68
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL27                                        0x00030A6C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL28                                        0x00030A70
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL29                                        0x00030A74
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL30                                        0x00030A78
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL31                                        0x00030A7C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_ISR_SET                                                 0x00030C00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_ISR_CLR                                                 0x00030C04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INT_EN_SET                                              0x00030C08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INT_EN_CLR                                              0x00030C0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS00                                           0x00030D00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS01                                           0x00030D04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS02                                           0x00030D08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS03                                           0x00030D0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS04                                           0x00030D10
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS05                                           0x00030D14
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS06                                           0x00030D18
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS07                                           0x00030D1C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS08                                           0x00030D20
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS09                                           0x00030D24
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS10                                           0x00030D28
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS11                                           0x00030D2C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS12                                           0x00030D30
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS13                                           0x00030D34
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS14                                           0x00030D38
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS15                                           0x00030D3C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS16                                           0x00030D40
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS17                                           0x00030D44
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS18                                           0x00030D48
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS19                                           0x00030D4C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS20                                           0x00030D50
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS21                                           0x00030D54
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS22                                           0x00030D58
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS23                                           0x00030D5C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS24                                           0x00030D60
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS25                                           0x00030D64
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS26                                           0x00030D68
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS27                                           0x00030D6C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS28                                           0x00030D70
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS29                                           0x00030D74
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS30                                           0x00030D78
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS31                                           0x00030D7C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL00                                        0x00030E00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL01                                        0x00030E04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL02                                        0x00030E08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL03                                        0x00030E0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL04                                        0x00030E10
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL05                                        0x00030E14
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL06                                        0x00030E18
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL07                                        0x00030E1C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL08                                        0x00030E20
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL09                                        0x00030E24
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL10                                        0x00030E28
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL11                                        0x00030E2C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL12                                        0x00030E30
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL13                                        0x00030E34
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL14                                        0x00030E38
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL15                                        0x00030E3C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL16                                        0x00030E40
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL17                                        0x00030E44
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL18                                        0x00030E48
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL19                                        0x00030E4C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL20                                        0x00030E50
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL21                                        0x00030E54
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL22                                        0x00030E58
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL23                                        0x00030E5C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL24                                        0x00030E60
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL25                                        0x00030E64
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL26                                        0x00030E68
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL27                                        0x00030E6C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL28                                        0x00030E70
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL29                                        0x00030E74
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL30                                        0x00030E78
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL31                                        0x00030E7C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_ISR_SET                                                 0x00031000
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_ISR_CLR                                                 0x00031004
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INT_EN_SET                                              0x00031008
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INT_EN_CLR                                              0x0003100C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS00                                           0x00031100
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS01                                           0x00031104
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS02                                           0x00031108
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS03                                           0x0003110C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS04                                           0x00031110
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS05                                           0x00031114
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS06                                           0x00031118
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS07                                           0x0003111C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS08                                           0x00031120
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS09                                           0x00031124
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS10                                           0x00031128
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS11                                           0x0003112C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS12                                           0x00031130
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS13                                           0x00031134
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS14                                           0x00031138
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS15                                           0x0003113C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS16                                           0x00031140
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS17                                           0x00031144
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS18                                           0x00031148
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS19                                           0x0003114C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS20                                           0x00031150
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS21                                           0x00031154
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS22                                           0x00031158
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS23                                           0x0003115C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS24                                           0x00031160
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS25                                           0x00031164
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS26                                           0x00031168
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS27                                           0x0003116C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS28                                           0x00031170
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS29                                           0x00031174
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS30                                           0x00031178
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS31                                           0x0003117C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL00                                        0x00031200
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL01                                        0x00031204
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL02                                        0x00031208
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL03                                        0x0003120C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL04                                        0x00031210
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL05                                        0x00031214
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL06                                        0x00031218
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL07                                        0x0003121C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL08                                        0x00031220
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL09                                        0x00031224
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL10                                        0x00031228
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL11                                        0x0003122C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL12                                        0x00031230
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL13                                        0x00031234
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL14                                        0x00031238
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL15                                        0x0003123C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL16                                        0x00031240
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL17                                        0x00031244
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL18                                        0x00031248
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL19                                        0x0003124C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL20                                        0x00031250
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL21                                        0x00031254
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL22                                        0x00031258
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL23                                        0x0003125C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL24                                        0x00031260
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL25                                        0x00031264
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL26                                        0x00031268
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL27                                        0x0003126C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL28                                        0x00031270
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL29                                        0x00031274
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL30                                        0x00031278
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL31                                        0x0003127C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_ISR_SET                                                 0x00031400
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_ISR_CLR                                                 0x00031404
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INT_EN_SET                                              0x00031408
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INT_EN_CLR                                              0x0003140C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS00                                           0x00031500
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS01                                           0x00031504
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS02                                           0x00031508
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS03                                           0x0003150C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS04                                           0x00031510
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS05                                           0x00031514
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS06                                           0x00031518
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS07                                           0x0003151C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS08                                           0x00031520
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS09                                           0x00031524
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS10                                           0x00031528
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS11                                           0x0003152C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS12                                           0x00031530
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS13                                           0x00031534
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS14                                           0x00031538
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS15                                           0x0003153C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS16                                           0x00031540
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS17                                           0x00031544
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS18                                           0x00031548
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS19                                           0x0003154C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS20                                           0x00031550
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS21                                           0x00031554
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS22                                           0x00031558
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS23                                           0x0003155C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS24                                           0x00031560
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS25                                           0x00031564
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS26                                           0x00031568
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS27                                           0x0003156C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS28                                           0x00031570
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS29                                           0x00031574
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS30                                           0x00031578
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS31                                           0x0003157C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL00                                        0x00031600
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL01                                        0x00031604
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL02                                        0x00031608
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL03                                        0x0003160C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL04                                        0x00031610
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL05                                        0x00031614
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL06                                        0x00031618
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL07                                        0x0003161C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL08                                        0x00031620
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL09                                        0x00031624
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL10                                        0x00031628
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL11                                        0x0003162C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL12                                        0x00031630
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL13                                        0x00031634
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL14                                        0x00031638
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL15                                        0x0003163C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL16                                        0x00031640
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL17                                        0x00031644
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL18                                        0x00031648
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL19                                        0x0003164C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL20                                        0x00031650
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL21                                        0x00031654
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL22                                        0x00031658
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL23                                        0x0003165C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL24                                        0x00031660
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL25                                        0x00031664
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL26                                        0x00031668
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL27                                        0x0003166C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL28                                        0x00031670
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL29                                        0x00031674
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL30                                        0x00031678
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL31                                        0x0003167C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_ISR_SET                                                 0x00031800
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_ISR_CLR                                                 0x00031804
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INT_EN_SET                                              0x00031808
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INT_EN_CLR                                              0x0003180C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS00                                           0x00031900
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS01                                           0x00031904
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS02                                           0x00031908
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS03                                           0x0003190C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS04                                           0x00031910
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS05                                           0x00031914
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS06                                           0x00031918
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS07                                           0x0003191C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS08                                           0x00031920
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS09                                           0x00031924
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS10                                           0x00031928
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS11                                           0x0003192C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS12                                           0x00031930
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS13                                           0x00031934
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS14                                           0x00031938
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS15                                           0x0003193C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS16                                           0x00031940
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS17                                           0x00031944
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS18                                           0x00031948
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS19                                           0x0003194C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS20                                           0x00031950
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS21                                           0x00031954
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS22                                           0x00031958
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS23                                           0x0003195C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS24                                           0x00031960
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS25                                           0x00031964
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS26                                           0x00031968
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS27                                           0x0003196C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS28                                           0x00031970
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS29                                           0x00031974
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS30                                           0x00031978
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS31                                           0x0003197C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL00                                        0x00031A00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL01                                        0x00031A04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL02                                        0x00031A08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL03                                        0x00031A0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL04                                        0x00031A10
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL05                                        0x00031A14
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL06                                        0x00031A18
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL07                                        0x00031A1C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL08                                        0x00031A20
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL09                                        0x00031A24
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL10                                        0x00031A28
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL11                                        0x00031A2C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL12                                        0x00031A30
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL13                                        0x00031A34
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL14                                        0x00031A38
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL15                                        0x00031A3C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL16                                        0x00031A40
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL17                                        0x00031A44
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL18                                        0x00031A48
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL19                                        0x00031A4C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL20                                        0x00031A50
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL21                                        0x00031A54
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL22                                        0x00031A58
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL23                                        0x00031A5C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL24                                        0x00031A60
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL25                                        0x00031A64
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL26                                        0x00031A68
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL27                                        0x00031A6C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL28                                        0x00031A70
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL29                                        0x00031A74
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL30                                        0x00031A78
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL31                                        0x00031A7C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_ISR_SET                                                 0x00031C00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_ISR_CLR                                                 0x00031C04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INT_EN_SET                                              0x00031C08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INT_EN_CLR                                              0x00031C0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS00                                           0x00031D00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS01                                           0x00031D04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS02                                           0x00031D08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS03                                           0x00031D0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS04                                           0x00031D10
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS05                                           0x00031D14
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS06                                           0x00031D18
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS07                                           0x00031D1C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS08                                           0x00031D20
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS09                                           0x00031D24
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS10                                           0x00031D28
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS11                                           0x00031D2C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS12                                           0x00031D30
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS13                                           0x00031D34
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS14                                           0x00031D38
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS15                                           0x00031D3C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS16                                           0x00031D40
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS17                                           0x00031D44
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS18                                           0x00031D48
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS19                                           0x00031D4C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS20                                           0x00031D50
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS21                                           0x00031D54
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS22                                           0x00031D58
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS23                                           0x00031D5C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS24                                           0x00031D60
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS25                                           0x00031D64
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS26                                           0x00031D68
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS27                                           0x00031D6C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS28                                           0x00031D70
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS29                                           0x00031D74
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS30                                           0x00031D78
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS31                                           0x00031D7C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL00                                        0x00031E00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL01                                        0x00031E04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL02                                        0x00031E08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL03                                        0x00031E0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL04                                        0x00031E10
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL05                                        0x00031E14
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL06                                        0x00031E18
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL07                                        0x00031E1C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL08                                        0x00031E20
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL09                                        0x00031E24
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL10                                        0x00031E28
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL11                                        0x00031E2C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL12                                        0x00031E30
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL13                                        0x00031E34
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL14                                        0x00031E38
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL15                                        0x00031E3C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL16                                        0x00031E40
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL17                                        0x00031E44
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL18                                        0x00031E48
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL19                                        0x00031E4C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL20                                        0x00031E50
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL21                                        0x00031E54
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL22                                        0x00031E58
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL23                                        0x00031E5C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL24                                        0x00031E60
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL25                                        0x00031E64
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL26                                        0x00031E68
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL27                                        0x00031E6C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL28                                        0x00031E70
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL29                                        0x00031E74
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL30                                        0x00031E78
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL31                                        0x00031E7C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_CPU2CPU_STS_SET                                        0x00038000
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_CPU2CPU_STS_CLR                                        0x00038004
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_CPU2CPU_EN_SET                                         0x00038008
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_CPU2CPU_EN_CLR                                         0x0003800C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_IBER_SET                                               0x00038010
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_IBER_CLR                                               0x00038014
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_IBSR                                                   0x00038018
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_IOL_TO_CPU                                             0x0003801C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_CPU2CPU_STS_SET                                        0x00038040
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_CPU2CPU_STS_CLR                                        0x00038044
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_CPU2CPU_EN_SET                                         0x00038048
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_CPU2CPU_EN_CLR                                         0x0003804C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_IBER_SET                                               0x00038050
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_IBER_CLR                                               0x00038054
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_IBSR                                                   0x00038058
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_IOL_TO_CPU                                             0x0003805C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_CPU2CPU_STS_SET                                        0x00038080
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_CPU2CPU_STS_CLR                                        0x00038084
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_CPU2CPU_EN_SET                                         0x00038088
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_CPU2CPU_EN_CLR                                         0x0003808C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_IBER_SET                                               0x00038090
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_IBER_CLR                                               0x00038094
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_IBSR                                                   0x00038098
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_IOL_TO_CPU                                             0x0003809C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_CPU2CPU_STS_SET                                        0x000380C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_CPU2CPU_STS_CLR                                        0x000380C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_CPU2CPU_EN_SET                                         0x000380C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_CPU2CPU_EN_CLR                                         0x000380CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_IBER_SET                                               0x000380D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_IBER_CLR                                               0x000380D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_IBSR                                                   0x000380D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_IOL_TO_CPU                                             0x000380DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_CPU2CPU_STS_SET                                        0x00038100
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_CPU2CPU_STS_CLR                                        0x00038104
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_CPU2CPU_EN_SET                                         0x00038108
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_CPU2CPU_EN_CLR                                         0x0003810C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_IBER_SET                                               0x00038110
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_IBER_CLR                                               0x00038114
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_IBSR                                                   0x00038118
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_IOL_TO_CPU                                             0x0003811C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_CPU2CPU_STS_SET                                        0x00038140
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_CPU2CPU_STS_CLR                                        0x00038144
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_CPU2CPU_EN_SET                                         0x00038148
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_CPU2CPU_EN_CLR                                         0x0003814C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_IBER_SET                                               0x00038150
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_IBER_CLR                                               0x00038154
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_IBSR                                                   0x00038158
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_IOL_TO_CPU                                             0x0003815C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_CPU2CPU_STS_SET                                        0x00038180
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_CPU2CPU_STS_CLR                                        0x00038184
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_CPU2CPU_EN_SET                                         0x00038188
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_CPU2CPU_EN_CLR                                         0x0003818C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_IBER_SET                                               0x00038190
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_IBER_CLR                                               0x00038194
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_IBSR                                                   0x00038198
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_IOL_TO_CPU                                             0x0003819C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_CPU2CPU_STS_SET                                        0x000381C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_CPU2CPU_STS_CLR                                        0x000381C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_CPU2CPU_EN_SET                                         0x000381C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_CPU2CPU_EN_CLR                                         0x000381CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_IBER_SET                                               0x000381D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_IBER_CLR                                               0x000381D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_IBSR                                                   0x000381D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_IOL_TO_CPU                                             0x000381DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_CPU2CPU_STS_SET                                        0x00038200
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_CPU2CPU_STS_CLR                                        0x00038204
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_CPU2CPU_EN_SET                                         0x00038208
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_CPU2CPU_EN_CLR                                         0x0003820C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_IBER_SET                                               0x00038210
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_IBER_CLR                                               0x00038214
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_IBSR                                                   0x00038218
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_IOL_TO_CPU                                             0x0003821C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_CPU2CPU_STS_SET                                        0x00038240
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_CPU2CPU_STS_CLR                                        0x00038244
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_CPU2CPU_EN_SET                                         0x00038248
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_CPU2CPU_EN_CLR                                         0x0003824C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_IBER_SET                                               0x00038250
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_IBER_CLR                                               0x00038254
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_IBSR                                                   0x00038258
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_IOL_TO_CPU                                             0x0003825C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_CPU2CPU_STS_SET                                        0x00038280
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_CPU2CPU_STS_CLR                                        0x00038284
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_CPU2CPU_EN_SET                                         0x00038288
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_CPU2CPU_EN_CLR                                         0x0003828C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_IBER_SET                                               0x00038290
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_IBER_CLR                                               0x00038294
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_IBSR                                                   0x00038298
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_IOL_TO_CPU                                             0x0003829C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_CPU2CPU_STS_SET                                        0x000382C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_CPU2CPU_STS_CLR                                        0x000382C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_CPU2CPU_EN_SET                                         0x000382C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_CPU2CPU_EN_CLR                                         0x000382CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_IBER_SET                                               0x000382D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_IBER_CLR                                               0x000382D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_IBSR                                                   0x000382D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_IOL_TO_CPU                                             0x000382DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_CPU2CPU_STS_SET                                        0x00038300
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_CPU2CPU_STS_CLR                                        0x00038304
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_CPU2CPU_EN_SET                                         0x00038308
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_CPU2CPU_EN_CLR                                         0x0003830C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_IBER_SET                                               0x00038310
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_IBER_CLR                                               0x00038314
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_IBSR                                                   0x00038318
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_IOL_TO_CPU                                             0x0003831C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_CPU2CPU_STS_SET                                        0x00038340
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_CPU2CPU_STS_CLR                                        0x00038344
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_CPU2CPU_EN_SET                                         0x00038348
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_CPU2CPU_EN_CLR                                         0x0003834C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_IBER_SET                                               0x00038350
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_IBER_CLR                                               0x00038354
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_IBSR                                                   0x00038358
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_IOL_TO_CPU                                             0x0003835C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_CPU2CPU_STS_SET                                        0x00038380
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_CPU2CPU_STS_CLR                                        0x00038384
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_CPU2CPU_EN_SET                                         0x00038388
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_CPU2CPU_EN_CLR                                         0x0003838C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_IBER_SET                                               0x00038390
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_IBER_CLR                                               0x00038394
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_IBSR                                                   0x00038398
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_IOL_TO_CPU                                             0x0003839C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_CPU2CPU_STS_SET                                        0x000383C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_CPU2CPU_STS_CLR                                        0x000383C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_CPU2CPU_EN_SET                                         0x000383C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_CPU2CPU_EN_CLR                                         0x000383CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_IBER_SET                                               0x000383D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_IBER_CLR                                               0x000383D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_IBSR                                                   0x000383D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_IOL_TO_CPU                                             0x000383DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_CPU2CPU_STS_SET                                        0x00038400
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_CPU2CPU_STS_CLR                                        0x00038404
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_CPU2CPU_EN_SET                                         0x00038408
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_CPU2CPU_EN_CLR                                         0x0003840C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_IBER_SET                                               0x00038410
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_IBER_CLR                                               0x00038414
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_IBSR                                                   0x00038418
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_IOL_TO_CPU                                             0x0003841C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_CPU2CPU_STS_SET                                        0x00038440
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_CPU2CPU_STS_CLR                                        0x00038444
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_CPU2CPU_EN_SET                                         0x00038448
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_CPU2CPU_EN_CLR                                         0x0003844C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_IBER_SET                                               0x00038450
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_IBER_CLR                                               0x00038454
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_IBSR                                                   0x00038458
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_IOL_TO_CPU                                             0x0003845C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_CPU2CPU_STS_SET                                        0x00038480
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_CPU2CPU_STS_CLR                                        0x00038484
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_CPU2CPU_EN_SET                                         0x00038488
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_CPU2CPU_EN_CLR                                         0x0003848C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_IBER_SET                                               0x00038490
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_IBER_CLR                                               0x00038494
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_IBSR                                                   0x00038498
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_IOL_TO_CPU                                             0x0003849C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_CPU2CPU_STS_SET                                        0x000384C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_CPU2CPU_STS_CLR                                        0x000384C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_CPU2CPU_EN_SET                                         0x000384C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_CPU2CPU_EN_CLR                                         0x000384CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_IBER_SET                                               0x000384D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_IBER_CLR                                               0x000384D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_IBSR                                                   0x000384D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_IOL_TO_CPU                                             0x000384DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_CPU2CPU_STS_SET                                        0x00038500
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_CPU2CPU_STS_CLR                                        0x00038504
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_CPU2CPU_EN_SET                                         0x00038508
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_CPU2CPU_EN_CLR                                         0x0003850C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_IBER_SET                                               0x00038510
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_IBER_CLR                                               0x00038514
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_IBSR                                                   0x00038518
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_IOL_TO_CPU                                             0x0003851C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_CPU2CPU_STS_SET                                        0x00038540
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_CPU2CPU_STS_CLR                                        0x00038544
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_CPU2CPU_EN_SET                                         0x00038548
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_CPU2CPU_EN_CLR                                         0x0003854C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_IBER_SET                                               0x00038550
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_IBER_CLR                                               0x00038554
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_IBSR                                                   0x00038558
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_IOL_TO_CPU                                             0x0003855C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_CPU2CPU_STS_SET                                        0x00038580
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_CPU2CPU_STS_CLR                                        0x00038584
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_CPU2CPU_EN_SET                                         0x00038588
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_CPU2CPU_EN_CLR                                         0x0003858C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_IBER_SET                                               0x00038590
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_IBER_CLR                                               0x00038594
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_IBSR                                                   0x00038598
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_IOL_TO_CPU                                             0x0003859C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_CPU2CPU_STS_SET                                        0x000385C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_CPU2CPU_STS_CLR                                        0x000385C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_CPU2CPU_EN_SET                                         0x000385C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_CPU2CPU_EN_CLR                                         0x000385CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_IBER_SET                                               0x000385D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_IBER_CLR                                               0x000385D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_IBSR                                                   0x000385D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_IOL_TO_CPU                                             0x000385DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_CPU2CPU_STS_SET                                        0x00038600
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_CPU2CPU_STS_CLR                                        0x00038604
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_CPU2CPU_EN_SET                                         0x00038608
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_CPU2CPU_EN_CLR                                         0x0003860C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_IBER_SET                                               0x00038610
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_IBER_CLR                                               0x00038614
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_IBSR                                                   0x00038618
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_IOL_TO_CPU                                             0x0003861C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_CPU2CPU_STS_SET                                        0x00038640
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_CPU2CPU_STS_CLR                                        0x00038644
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_CPU2CPU_EN_SET                                         0x00038648
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_CPU2CPU_EN_CLR                                         0x0003864C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_IBER_SET                                               0x00038650
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_IBER_CLR                                               0x00038654
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_IBSR                                                   0x00038658
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_IOL_TO_CPU                                             0x0003865C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_CPU2CPU_STS_SET                                        0x00038680
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_CPU2CPU_STS_CLR                                        0x00038684
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_CPU2CPU_EN_SET                                         0x00038688
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_CPU2CPU_EN_CLR                                         0x0003868C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_IBER_SET                                               0x00038690
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_IBER_CLR                                               0x00038694
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_IBSR                                                   0x00038698
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_IOL_TO_CPU                                             0x0003869C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_CPU2CPU_STS_SET                                        0x000386C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_CPU2CPU_STS_CLR                                        0x000386C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_CPU2CPU_EN_SET                                         0x000386C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_CPU2CPU_EN_CLR                                         0x000386CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_IBER_SET                                               0x000386D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_IBER_CLR                                               0x000386D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_IBSR                                                   0x000386D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_IOL_TO_CPU                                             0x000386DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_CPU2CPU_STS_SET                                        0x00038700
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_CPU2CPU_STS_CLR                                        0x00038704
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_CPU2CPU_EN_SET                                         0x00038708
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_CPU2CPU_EN_CLR                                         0x0003870C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_IBER_SET                                               0x00038710
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_IBER_CLR                                               0x00038714
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_IBSR                                                   0x00038718
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_IOL_TO_CPU                                             0x0003871C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_CPU2CPU_STS_SET                                        0x00038740
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_CPU2CPU_STS_CLR                                        0x00038744
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_CPU2CPU_EN_SET                                         0x00038748
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_CPU2CPU_EN_CLR                                         0x0003874C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_IBER_SET                                               0x00038750
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_IBER_CLR                                               0x00038754
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_IBSR                                                   0x00038758
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_IOL_TO_CPU                                             0x0003875C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_CPU2CPU_STS_SET                                        0x00038780
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_CPU2CPU_STS_CLR                                        0x00038784
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_CPU2CPU_EN_SET                                         0x00038788
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_CPU2CPU_EN_CLR                                         0x0003878C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_IBER_SET                                               0x00038790
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_IBER_CLR                                               0x00038794
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_IBSR                                                   0x00038798
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_IOL_TO_CPU                                             0x0003879C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_CPU2CPU_STS_SET                                        0x000387C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_CPU2CPU_STS_CLR                                        0x000387C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_CPU2CPU_EN_SET                                         0x000387C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_CPU2CPU_EN_CLR                                         0x000387CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_IBER_SET                                               0x000387D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_IBER_CLR                                               0x000387D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_IBSR                                                   0x000387D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_IOL_TO_CPU                                             0x000387DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_CPU2CPU_STS_SET                                        0x00038800
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_CPU2CPU_STS_CLR                                        0x00038804
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_CPU2CPU_EN_SET                                         0x00038808
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_CPU2CPU_EN_CLR                                         0x0003880C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_IBER_SET                                               0x00038810
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_IBER_CLR                                               0x00038814
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_IBSR                                                   0x00038818
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_IOL_TO_CPU                                             0x0003881C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_CPU2CPU_STS_SET                                        0x00038840
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_CPU2CPU_STS_CLR                                        0x00038844
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_CPU2CPU_EN_SET                                         0x00038848
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_CPU2CPU_EN_CLR                                         0x0003884C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_IBER_SET                                               0x00038850
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_IBER_CLR                                               0x00038854
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_IBSR                                                   0x00038858
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_IOL_TO_CPU                                             0x0003885C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_CPU2CPU_STS_SET                                        0x00038880
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_CPU2CPU_STS_CLR                                        0x00038884
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_CPU2CPU_EN_SET                                         0x00038888
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_CPU2CPU_EN_CLR                                         0x0003888C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_IBER_SET                                               0x00038890
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_IBER_CLR                                               0x00038894
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_IBSR                                                   0x00038898
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_IOL_TO_CPU                                             0x0003889C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_CPU2CPU_STS_SET                                        0x000388C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_CPU2CPU_STS_CLR                                        0x000388C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_CPU2CPU_EN_SET                                         0x000388C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_CPU2CPU_EN_CLR                                         0x000388CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_IBER_SET                                               0x000388D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_IBER_CLR                                               0x000388D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_IBSR                                                   0x000388D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_IOL_TO_CPU                                             0x000388DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_CPU2CPU_STS_SET                                        0x00038900
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_CPU2CPU_STS_CLR                                        0x00038904
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_CPU2CPU_EN_SET                                         0x00038908
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_CPU2CPU_EN_CLR                                         0x0003890C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_IBER_SET                                               0x00038910
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_IBER_CLR                                               0x00038914
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_IBSR                                                   0x00038918
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_IOL_TO_CPU                                             0x0003891C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_CPU2CPU_STS_SET                                        0x00038940
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_CPU2CPU_STS_CLR                                        0x00038944
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_CPU2CPU_EN_SET                                         0x00038948
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_CPU2CPU_EN_CLR                                         0x0003894C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_IBER_SET                                               0x00038950
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_IBER_CLR                                               0x00038954
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_IBSR                                                   0x00038958
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_IOL_TO_CPU                                             0x0003895C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_CPU2CPU_STS_SET                                        0x00038980
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_CPU2CPU_STS_CLR                                        0x00038984
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_CPU2CPU_EN_SET                                         0x00038988
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_CPU2CPU_EN_CLR                                         0x0003898C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_IBER_SET                                               0x00038990
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_IBER_CLR                                               0x00038994
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_IBSR                                                   0x00038998
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_IOL_TO_CPU                                             0x0003899C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_CPU2CPU_STS_SET                                        0x000389C0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_CPU2CPU_STS_CLR                                        0x000389C4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_CPU2CPU_EN_SET                                         0x000389C8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_CPU2CPU_EN_CLR                                         0x000389CC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_IBER_SET                                               0x000389D0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_IBER_CLR                                               0x000389D4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_IBSR                                                   0x000389D8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_IOL_TO_CPU                                             0x000389DC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_CPU2CPU_STS_SET                                        0x00038A00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_CPU2CPU_STS_CLR                                        0x00038A04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_CPU2CPU_EN_SET                                         0x00038A08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_CPU2CPU_EN_CLR                                         0x00038A0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_IBER_SET                                               0x00038A10
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_IBER_CLR                                               0x00038A14
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_IBSR                                                   0x00038A18
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_IOL_TO_CPU                                             0x00038A1C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_CPU2CPU_STS_SET                                        0x00038A40
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_CPU2CPU_STS_CLR                                        0x00038A44
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_CPU2CPU_EN_SET                                         0x00038A48
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_CPU2CPU_EN_CLR                                         0x00038A4C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_IBER_SET                                               0x00038A50
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_IBER_CLR                                               0x00038A54
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_IBSR                                                   0x00038A58
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_IOL_TO_CPU                                             0x00038A5C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_CPU2CPU_STS_SET                                        0x00038A80
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_CPU2CPU_STS_CLR                                        0x00038A84
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_CPU2CPU_EN_SET                                         0x00038A88
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_CPU2CPU_EN_CLR                                         0x00038A8C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_IBER_SET                                               0x00038A90
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_IBER_CLR                                               0x00038A94
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_IBSR                                                   0x00038A98
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_IOL_TO_CPU                                             0x00038A9C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_CPU2CPU_STS_SET                                        0x00038AC0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_CPU2CPU_STS_CLR                                        0x00038AC4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_CPU2CPU_EN_SET                                         0x00038AC8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_CPU2CPU_EN_CLR                                         0x00038ACC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_IBER_SET                                               0x00038AD0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_IBER_CLR                                               0x00038AD4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_IBSR                                                   0x00038AD8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_IOL_TO_CPU                                             0x00038ADC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_CPU2CPU_STS_SET                                        0x00038B00
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_CPU2CPU_STS_CLR                                        0x00038B04
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_CPU2CPU_EN_SET                                         0x00038B08
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_CPU2CPU_EN_CLR                                         0x00038B0C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_IBER_SET                                               0x00038B10
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_IBER_CLR                                               0x00038B14
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_IBSR                                                   0x00038B18
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_IOL_TO_CPU                                             0x00038B1C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_CPU2CPU_STS_SET                                        0x00038B40
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_CPU2CPU_STS_CLR                                        0x00038B44
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_CPU2CPU_EN_SET                                         0x00038B48
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_CPU2CPU_EN_CLR                                         0x00038B4C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_IBER_SET                                               0x00038B50
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_IBER_CLR                                               0x00038B54
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_IBSR                                                   0x00038B58
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_IOL_TO_CPU                                             0x00038B5C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_CPU2CPU_STS_SET                                        0x00038B80
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_CPU2CPU_STS_CLR                                        0x00038B84
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_CPU2CPU_EN_SET                                         0x00038B88
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_CPU2CPU_EN_CLR                                         0x00038B8C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_IBER_SET                                               0x00038B90
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_IBER_CLR                                               0x00038B94
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_IBSR                                                   0x00038B98
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_IOL_TO_CPU                                             0x00038B9C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_CPU2CPU_STS_SET                                        0x00038BC0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_CPU2CPU_STS_CLR                                        0x00038BC4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_CPU2CPU_EN_SET                                         0x00038BC8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_CPU2CPU_EN_CLR                                         0x00038BCC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_IBER_SET                                               0x00038BD0
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_IBER_CLR                                               0x00038BD4
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_IBSR                                                   0x00038BD8
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_IOL_TO_CPU                                             0x00038BDC
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER0                                                       0x0003A000
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER1                                                       0x0003A004
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER2                                                       0x0003A008
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER3                                                       0x0003A00C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER4                                                       0x0003A010
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER5                                                       0x0003A014
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER6                                                       0x0003A018
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER7                                                       0x0003A01C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER8                                                       0x0003A020
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER9                                                       0x0003A024
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS0_SET                                                          0x0003C000
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS0_CLR                                                          0x0003C004
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS1_SET                                                          0x0003C008
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS1_CLR                                                          0x0003C00C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS2_SET                                                          0x0003C010
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS2_CLR                                                          0x0003C014
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS3_SET                                                          0x0003C018
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS3_CLR                                                          0x0003C01C
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS4_SET                                                          0x0003C020
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_STS4_CLR                                                          0x0003C024
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_MASK0                                                             0x0003C100
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_MASK1                                                             0x0003C108
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_MASK2                                                             0x0003C110
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_MASK3                                                             0x0003C118
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_COMP_INT_MASK4                                                             0x0003C120
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_IOL_REG_ACCESS_ERR_STS                                                     0x0003C200
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_IOL_REG_ACCESS_INTR_EN                                                     0x0003C204
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_TRIGGER_REG_ACCESS_ERR_STS                                                 0x0003C208
#define MED_XREG_ARB_SCB_SLV_INT_CTRL_INT_CTRL_LCL_REG_TRIGGER_REG_ACCESS_INTR_EN                                                 0x0003C20C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_CONTROL                                                                                    0x00041000
#define MED_XREG_ARB_SCB_SLV_XMEM_MEM_CONTROLLER_STATUS                                                                           0x00041004
#define MED_XREG_ARB_SCB_SLV_XMEM_ECO_REGISTER                                                                                    0x00041008
#define MED_XREG_ARB_SCB_SLV_XMEM_DISABLE_CLIENTS_SET                                                                             0x00041010
#define MED_XREG_ARB_SCB_SLV_XMEM_DISABLE_CLIENTS_CLR                                                                             0x00041014
#define MED_XREG_ARB_SCB_SLV_XMEM_DISABLE_CLIENTS                                                                                 0x00041018
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENTS_DISABLE                                                                                 0x0004101C
#define MED_XREG_ARB_SCB_SLV_XMEM_DWC_LOW_POWER                                                                                   0x00041030
#define MED_XREG_ARB_SCB_SLV_XMEM_DWC_APB_PCTL                                                                                    0x00041034
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_0_REQ_CONFIG                                                                             0x00043000
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_1_REQ_CONFIG                                                                             0x00043004
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_2_REQ_CONFIG                                                                             0x00043008
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_3_REQ_CONFIG                                                                             0x0004300C
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_4_REQ_CONFIG                                                                             0x00043010
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_5_REQ_CONFIG                                                                             0x00043014
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_6_REQ_CONFIG                                                                             0x00043018
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_7_REQ_CONFIG                                                                             0x0004301C
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_8_REQ_CONFIG                                                                             0x00043020
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_9_REQ_CONFIG                                                                             0x00043024
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_10_REQ_CONFIG                                                                            0x00043028
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_11_REQ_CONFIG                                                                            0x0004302C
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_12_REQ_CONFIG                                                                            0x00043030
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_13_REQ_CONFIG                                                                            0x00043034
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_14_REQ_CONFIG                                                                            0x00043038
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_15_REQ_CONFIG                                                                            0x0004303C
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_16_REQ_CONFIG                                                                            0x00043040
#define MED_XREG_ARB_SCB_SLV_XMEM_AXIMUX_PRI_REQ_CONFIG                                                                           0x00043100
#define MED_XREG_ARB_SCB_SLV_XMEM_AXIMUX_PRI_1_CONFIG                                                                             0x00043114
#define MED_XREG_ARB_SCB_SLV_XMEM_AXIMUX_PRI_2_CONFIG                                                                             0x00043118
#define MED_XREG_ARB_SCB_SLV_XMEM_AXIMUX_PRI_3_CONFIG                                                                             0x0004311C
#define MED_XREG_ARB_SCB_SLV_XMEM_AXIMUX_PRI_4_CONFIG                                                                             0x00043120
#define MED_XREG_ARB_SCB_SLV_XMEM_AXIMUX_PRI_5_CONFIG                                                                             0x00043124
#define MED_XREG_ARB_SCB_SLV_XMEM_AXIMUX_PRI_6_CONFIG                                                                             0x00043128
#define MED_XREG_ARB_SCB_SLV_XMEM_AXIMUX_PRI_7_CONFIG                                                                             0x0004312C
#define MED_XREG_ARB_SCB_SLV_XMEM_START_ADDR_TRAP_0                                                                               0x00044000
#define MED_XREG_ARB_SCB_SLV_XMEM_END_ADDR_TRAP_0                                                                                 0x00044004
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_EN_WR_TRAP_0                                                                             0x00044008
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_EN_RD_TRAP_0                                                                             0x0004400C
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_ADDR_TRAPPED_0                                                                           0x00044010
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_INFO_TRAPPED_0                                                                           0x00044014
#define MED_XREG_ARB_SCB_SLV_XMEM_START_ADDR_TRAP_1                                                                               0x00044020
#define MED_XREG_ARB_SCB_SLV_XMEM_END_ADDR_TRAP_1                                                                                 0x00044024
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_EN_WR_TRAP_1                                                                             0x00044028
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_EN_RD_TRAP_1                                                                             0x0004402C
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_ADDR_TRAPPED_1                                                                           0x00044030
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_INFO_TRAPPED_1                                                                           0x00044034
#define MED_XREG_ARB_SCB_SLV_XMEM_START_ADDR_TRAP_2                                                                               0x00044040
#define MED_XREG_ARB_SCB_SLV_XMEM_END_ADDR_TRAP_2                                                                                 0x00044044
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_EN_WR_TRAP_2                                                                             0x00044048
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_EN_RD_TRAP_2                                                                             0x0004404C
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_ADDR_TRAPPED_2                                                                           0x00044050
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_INFO_TRAPPED_2                                                                           0x00044054
#define MED_XREG_ARB_SCB_SLV_XMEM_START_ADDR_TRAP_3                                                                               0x00044060
#define MED_XREG_ARB_SCB_SLV_XMEM_END_ADDR_TRAP_3                                                                                 0x00044064
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_EN_WR_TRAP_3                                                                             0x00044068
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_EN_RD_TRAP_3                                                                             0x0004406C
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_ADDR_TRAPPED_3                                                                           0x00044070
#define MED_XREG_ARB_SCB_SLV_XMEM_CLIENT_INFO_TRAPPED_3                                                                           0x00044074
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_ENABLE                                                                             0x00044080
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_ENABLE                                                                              0x00044084
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_0                                                                   0x0004408C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_0                                                                    0x00044090
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_1                                                                   0x00044094
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_1                                                                    0x00044098
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_2                                                                   0x0004409C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_2                                                                    0x00044100
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_3                                                                   0x00044104
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_3                                                                    0x00044108
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_4                                                                   0x0004410C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_4                                                                    0x00044110
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_5                                                                   0x00044114
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_5                                                                    0x00044118
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_6                                                                   0x0004411C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_6                                                                    0x00044120
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_7                                                                   0x00044124
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_7                                                                    0x00044128
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_8                                                                   0x0004412C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_8                                                                    0x00044130
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_9                                                                   0x00044134
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_9                                                                    0x00044138
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_10                                                                  0x0004413C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_10                                                                   0x00044140
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_11                                                                  0x00044144
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_11                                                                   0x00044148
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_12                                                                  0x0004414C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_12                                                                   0x00044150
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_13                                                                  0x00044154
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_13                                                                   0x00044158
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_14                                                                  0x0004415C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_14                                                                   0x00044160
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_15                                                                  0x00044164
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_15                                                                   0x00044168
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_WRITE_COUNTER_STATUS_16                                                                  0x0004416C
#define MED_XREG_ARB_SCB_SLV_XMEM_DDR_BW_READ_COUNTER_STATUS_16                                                                   0x00044170
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_INTERRUPT_ENBL_SET                                                                         0x00045000
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_INTERRUPT_ENBL_CLR                                                                         0x00045004
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_INTERRUPT_STAT_SET                                                                         0x00045008
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_INTERRUPT_STAT_CLR                                                                         0x0004500C
#define MED_XREG_ARB_SCB_SLV_XMEM_COMP_CONTROL                                                                                    0x00046000
#define MED_XREG_ARB_SCB_SLV_XMEM_COMP_STATUS                                                                                     0x00046004
#define MED_XREG_ARB_SCB_SLV_XMEM_COMP_UPDATE                                                                                     0x00046008
#define MED_XREG_ARB_SCB_SLV_XMEM_DQS_SKEW_WRSEL_MOD                                                                              0x00046100
#define MED_XREG_ARB_SCB_SLV_XMEM_DM_SKEW_WRSEL_MOD                                                                               0x00046104
#define MED_XREG_ARB_SCB_SLV_XMEM_DQ_SKEW_WRSEL_MOD0                                                                              0x00046110
#define MED_XREG_ARB_SCB_SLV_XMEM_DQ_SKEW_WRSEL_MOD1                                                                              0x00046114
#define MED_XREG_ARB_SCB_SLV_XMEM_DQ_SKEW_WRSEL_MOD2                                                                              0x00046118
#define MED_XREG_ARB_SCB_SLV_XMEM_DQ_SKEW_WRSEL_MOD3                                                                              0x0004611C
#define MED_XREG_ARB_SCB_SLV_XMEM_CTL_DLL_CONTROL                                                                                 0x00046300
#define MED_XREG_ARB_SCB_SLV_XMEM_CTL_DLL_STATUS                                                                                  0x00046304
#define MED_XREG_ARB_SCB_SLV_XMEM_CTL_DLL_LIMIT                                                                                   0x00046310
#define MED_XREG_ARB_SCB_SLV_XMEM_CTL_DLL_BYPCTL                                                                                  0x00046320
#define MED_XREG_ARB_SCB_SLV_XMEM_DATA_DLL_CONTROL                                                                                0x00046380
#define MED_XREG_ARB_SCB_SLV_XMEM_DATA_DLL_STATUS                                                                                 0x00046384
#define MED_XREG_ARB_SCB_SLV_XMEM_DATA_DLL_LIMIT                                                                                  0x00046390
#define MED_XREG_ARB_SCB_SLV_XMEM_DATA_DLL_BYPCTL                                                                                 0x000463A0
#define MED_XREG_ARB_SCB_SLV_XMEM_MISC_CONTROL                                                                                    0x00046400
#define MED_XREG_ARB_SCB_SLV_XMEM_ODIS_CONTROL                                                                                    0x00046410
#define MED_XREG_ARB_SCB_SLV_XMEM_OUTBYPEN_CONTROL                                                                                0x00046420
#define MED_XREG_ARB_SCB_SLV_XMEM_OUT_CONTROL                                                                                     0x00046430
#define MED_XREG_ARB_SCB_SLV_XMEM_IMPED_OBSERVE                                                                                   0x00046440
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_MUX                                                                                         0x00046500
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_BIST_CTRL                                                                                   0x00046580
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_BISTERR_DQ                                                                                  0x00046584
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_BISTERR_ADDR                                                                                0x00046588
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_BISTERR_CTRL                                                                                0x0004658C
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_RESET_N_SET                                                                           0x00046600
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_RESET_N_CLR                                                                           0x00046604
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_RESET_N                                                                               0x00046608
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_STATUS                                                                                0x00046610
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_SETTING_LOWER_0                                                                       0x00046620
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_SETTING_UPPER_0                                                                       0x00046624
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_SETTING_LOWER_1                                                                       0x00046628
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_SETTING_UPPER_1                                                                       0x0004662C
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_SETTING_LOWER_2                                                                       0x00046630
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_SETTING_UPPER_2                                                                       0x00046634
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_SETTING_LOWER_3                                                                       0x00046638
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_SETTING_UPPER_3                                                                       0x0004663C
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_DELAY_LOWER_0                                                                         0x00046640
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_DELAY_UPPER_0                                                                         0x00046644
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_DELAY_LOWER_1                                                                         0x00046648
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_DELAY_UPPER_1                                                                         0x0004664C
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_DELAY_LOWER_2                                                                         0x00046650
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_DELAY_UPPER_2                                                                         0x00046654
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_DELAY_LOWER_3                                                                         0x00046658
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_DELAY_UPPER_3                                                                         0x0004665C
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_GATE_RESET_N_SET                                                                      0x00046660
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_GATE_RESET_N_CLR                                                                      0x00046664
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_RDLVL_GATE_RESET_N                                                                          0x00046668
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_WRLVL_RESET_N_SET                                                                           0x00046680
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_WRLVL_RESET_N_CLR                                                                           0x00046684
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_WRLVL_RESET_N                                                                               0x00046688
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_WRLVL_STATUS                                                                                0x00046690
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_WRLVL_SETTING_0                                                                             0x000466A0
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_WRLVL_SETTING_1                                                                             0x000466A4
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_WRLVL_SETTING_2                                                                             0x000466A8
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_WRLVL_SETTING_3                                                                             0x000466AC
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_LOOPBACK_ADDRCMD                                                                            0x000466B0
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_LFSR_WRDATA                                                                                 0x000466B4
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_LFSR_RDDATA                                                                                 0x000466B8
#define MED_XREG_ARB_SCB_SLV_XMEM_PHY_LOOPBACK_STATUS                                                                             0x000466C0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURITY_CTRL_SEC_ENBL                                                                     0x00047FF0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURITY_CTRL_SEC_STAT                                                                     0x00047FF4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_ENABLE                                                           0x00048008
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_STATUS                                                           0x0004800C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_ODD_KEY_0                                                        0x00048010
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_ODD_KEY_1                                                        0x00048014
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_ODD_KEY_2                                                        0x00048018
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_ODD_KEY_3                                                        0x0004801C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_EVEN_KEY_0                                                       0x00048020
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_EVEN_KEY_1                                                       0x00048024
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_EVEN_KEY_2                                                       0x00048028
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_DDR_OBFUSCATION_EVEN_KEY_3                                                       0x0004802C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_OBFUS_DMA_RD_WR_INTERVAL                                                         0x00048030
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_OBFUS_DMA_DATA_SIZE                                                              0x00048034
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_0                                                              0x00048100
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_0                                                                0x00048104
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_1                                                              0x00048110
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_1                                                                0x00048114
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_2                                                              0x00048120
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_2                                                                0x00048124
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_3                                                              0x00048130
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_3                                                                0x00048134
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_4                                                              0x00048140
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_4                                                                0x00048144
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_5                                                              0x00048150
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_5                                                                0x00048154
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_6                                                              0x00048160
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_6                                                                0x00048164
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_7                                                              0x00048170
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_7                                                                0x00048174
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_8                                                              0x00048180
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_8                                                                0x00048184
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_9                                                              0x00048190
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_9                                                                0x00048194
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_10                                                             0x000481A0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_10                                                               0x000481A4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_11                                                             0x000481B0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_11                                                               0x000481B4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_12                                                             0x000481C0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_12                                                               0x000481C4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_13                                                             0x000481D0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_13                                                               0x000481D4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_14                                                             0x000481E0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_14                                                               0x000481E4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_START_ADDR_15                                                             0x000481F0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURE_END_ADDR_15                                                               0x000481F4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_ENABLE_SECURITY                                                                  0x000481FC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_HPU_SECURITY_ACCESS                                                              0x00048204
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_FWPU_SECURITY_ACCESS                                                             0x00048208
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_MEPU_SECURITY_ACCESS                                                             0x0004820C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_APU_SECURITY_ACCESS                                                              0x00048210
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_FUSION_SECURITY_ACCESS                                                           0x00048214
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_PCIE_SECURITY_ACCESS                                                             0x00048218
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_MDMA_SECURITY_ACCESS                                                             0x0004821C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_USB_SECURITY_ACCESS                                                              0x00048220
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_XUVI_SECURITY_ACCESS                                                             0x00048224
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_GMAC0_SECURITY_ACCESS                                                            0x00048228
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_GMAC1_SECURITY_ACCESS                                                            0x0004822C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_UNUSED_SECURITY_ACCESS                                                           0x00048230
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_VPIPE_SECURITY_ACCESS                                                            0x00048234
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_JTAG_SECURITY_ACCESS                                                             0x00048238
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SPU_SECURITY_ACCESS                                                              0x0004823C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SPI_SECURITY_ACCESS                                                              0x00048240
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_MCARD_SECURITY_ACCESS                                                            0x00048244
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_NAND_SECURITY_ACCESS                                                             0x00048248
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SDMMC_SECURITY_ACCESS                                                            0x0004824C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_GLOBAL_SECURITY_ACCESS                                                           0x00048250
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURITY_INTERRUPT_ENBL_SET                                                      0x00048300
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURITY_INTERRUPT_ENBL_CLR                                                      0x00048304
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURITY_INTERRUPT_STAT_SET                                                      0x00048308
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURITY_INTERRUPT_STAT_CLR                                                      0x0004830C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURITY_CAPTURE_EN                                                              0x00048310
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURITY_STATUS                                                                  0x00048314
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SECURITY_ADDR_STATUS                                                             0x00048318
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_OBFUS_DEBUG                                                                      0x00048500
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_00                                                  0x0004C000
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_01                                                  0x0004C004
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_02                                                  0x0004C008
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_03                                                  0x0004C00C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_04                                                  0x0004C010
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_05                                                  0x0004C014
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_06                                                  0x0004C018
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_07                                                  0x0004C01C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_08                                                  0x0004C020
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_09                                                  0x0004C024
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_10                                                  0x0004C028
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_11                                                  0x0004C02C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_12                                                  0x0004C030
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_13                                                  0x0004C034
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_14                                                  0x0004C038
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_15                                                  0x0004C03C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_16                                                  0x0004C040
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_17                                                  0x0004C044
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_18                                                  0x0004C048
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_19                                                  0x0004C04C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_20                                                  0x0004C050
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_21                                                  0x0004C054
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_22                                                  0x0004C058
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_23                                                  0x0004C05C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_24                                                  0x0004C060
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_25                                                  0x0004C064
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_26                                                  0x0004C068
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_27                                                  0x0004C06C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_28                                                  0x0004C070
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_29                                                  0x0004C074
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_30                                                  0x0004C078
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_31                                                  0x0004C07C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_32                                                  0x0004C080
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_33                                                  0x0004C084
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_34                                                  0x0004C088
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_35                                                  0x0004C08C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_36                                                  0x0004C090
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_37                                                  0x0004C094
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_38                                                  0x0004C098
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_39                                                  0x0004C09C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_40                                                  0x0004C0A0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_41                                                  0x0004C0A4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_42                                                  0x0004C0A8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_43                                                  0x0004C0AC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_44                                                  0x0004C0B0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_45                                                  0x0004C0B4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_46                                                  0x0004C0B8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_47                                                  0x0004C0BC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_48                                                  0x0004C0C0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_49                                                  0x0004C0C4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_50                                                  0x0004C0C8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_51                                                  0x0004C0CC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_52                                                  0x0004C0D0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_53                                                  0x0004C0D4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_54                                                  0x0004C0D8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_55                                                  0x0004C0DC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_56                                                  0x0004C0E0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_57                                                  0x0004C0E4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_58                                                  0x0004C0E8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_59                                                  0x0004C0EC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_60                                                  0x0004C0F0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_61                                                  0x0004C0F4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_62                                                  0x0004C0F8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_63                                                  0x0004C0FC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_00                                                 0x0004C200
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_01                                                 0x0004C204
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_02                                                 0x0004C208
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_03                                                 0x0004C20C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_04                                                 0x0004C210
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_05                                                 0x0004C214
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_06                                                 0x0004C218
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_07                                                 0x0004C21C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_08                                                 0x0004C220
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_09                                                 0x0004C224
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_10                                                 0x0004C228
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_11                                                 0x0004C22C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_12                                                 0x0004C230
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_13                                                 0x0004C234
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_14                                                 0x0004C238
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_15                                                 0x0004C23C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_16                                                 0x0004C240
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_17                                                 0x0004C244
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_18                                                 0x0004C248
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_19                                                 0x0004C24C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_20                                                 0x0004C250
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_21                                                 0x0004C254
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_22                                                 0x0004C258
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_23                                                 0x0004C25C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_24                                                 0x0004C260
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_25                                                 0x0004C264
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_26                                                 0x0004C268
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_27                                                 0x0004C26C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_28                                                 0x0004C270
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_29                                                 0x0004C274
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_30                                                 0x0004C278
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_31                                                 0x0004C27C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_32                                                 0x0004C280
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_33                                                 0x0004C284
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_34                                                 0x0004C288
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_35                                                 0x0004C28C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_36                                                 0x0004C290
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_37                                                 0x0004C294
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_38                                                 0x0004C298
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_39                                                 0x0004C29C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_40                                                 0x0004C2A0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_41                                                 0x0004C2A4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_42                                                 0x0004C2A8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_43                                                 0x0004C2AC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_44                                                 0x0004C2B0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_45                                                 0x0004C2B4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_46                                                 0x0004C2B8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_47                                                 0x0004C2BC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_48                                                 0x0004C2C0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_49                                                 0x0004C2C4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_50                                                 0x0004C2C8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_51                                                 0x0004C2CC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_52                                                 0x0004C2D0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_53                                                 0x0004C2D4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_54                                                 0x0004C2D8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_55                                                 0x0004C2DC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_56                                                 0x0004C2E0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_57                                                 0x0004C2E4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_58                                                 0x0004C2E8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_59                                                 0x0004C2EC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_60                                                 0x0004C2F0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_61                                                 0x0004C2F4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_62                                                 0x0004C2F8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_63                                                 0x0004C2FC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_00                                              0x0004C800
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_01                                              0x0004C804
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_02                                              0x0004C808
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_03                                              0x0004C80C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_04                                              0x0004C810
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_05                                              0x0004C814
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_06                                              0x0004C818
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_07                                              0x0004C81C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_08                                              0x0004C820
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_09                                              0x0004C824
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_10                                              0x0004C828
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_11                                              0x0004C82C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_12                                              0x0004C830
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_13                                              0x0004C834
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_14                                              0x0004C838
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_15                                              0x0004C83C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_16                                              0x0004C840
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_17                                              0x0004C844
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_18                                              0x0004C848
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_19                                              0x0004C84C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_20                                              0x0004C850
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_21                                              0x0004C854
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_22                                              0x0004C858
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_23                                              0x0004C85C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_24                                              0x0004C860
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_25                                              0x0004C864
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_26                                              0x0004C868
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_27                                              0x0004C86C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_28                                              0x0004C870
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_29                                              0x0004C874
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_30                                              0x0004C878
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_31                                              0x0004C87C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_32                                              0x0004C880
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_33                                              0x0004C884
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_34                                              0x0004C888
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_35                                              0x0004C88C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_36                                              0x0004C890
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_37                                              0x0004C894
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_38                                              0x0004C898
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_39                                              0x0004C89C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_40                                              0x0004C8A0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_41                                              0x0004C8A4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_42                                              0x0004C8A8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_43                                              0x0004C8AC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_44                                              0x0004C8B0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_45                                              0x0004C8B4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_46                                              0x0004C8B8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_47                                              0x0004C8BC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_48                                              0x0004C8C0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_49                                              0x0004C8C4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_50                                              0x0004C8C8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_51                                              0x0004C8CC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_52                                              0x0004C8D0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_53                                              0x0004C8D4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_54                                              0x0004C8D8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_55                                              0x0004C8DC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_56                                              0x0004C8E0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_57                                              0x0004C8E4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_58                                              0x0004C8E8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_59                                              0x0004C8EC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_60                                              0x0004C8F0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_61                                              0x0004C8F4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_62                                              0x0004C8F8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_63                                              0x0004C8FC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_00                                             0x0004CA00
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_01                                             0x0004CA04
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_02                                             0x0004CA08
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_03                                             0x0004CA0C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_04                                             0x0004CA10
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_05                                             0x0004CA14
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_06                                             0x0004CA18
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_07                                             0x0004CA1C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_08                                             0x0004CA20
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_09                                             0x0004CA24
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_10                                             0x0004CA28
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_11                                             0x0004CA2C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_12                                             0x0004CA30
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_13                                             0x0004CA34
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_14                                             0x0004CA38
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_15                                             0x0004CA3C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_16                                             0x0004CA40
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_17                                             0x0004CA44
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_18                                             0x0004CA48
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_19                                             0x0004CA4C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_20                                             0x0004CA50
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_21                                             0x0004CA54
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_22                                             0x0004CA58
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_23                                             0x0004CA5C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_24                                             0x0004CA60
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_25                                             0x0004CA64
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_26                                             0x0004CA68
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_27                                             0x0004CA6C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_28                                             0x0004CA70
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_29                                             0x0004CA74
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_30                                             0x0004CA78
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_31                                             0x0004CA7C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_32                                             0x0004CA80
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_33                                             0x0004CA84
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_34                                             0x0004CA88
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_35                                             0x0004CA8C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_36                                             0x0004CA90
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_37                                             0x0004CA94
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_38                                             0x0004CA98
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_39                                             0x0004CA9C
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_40                                             0x0004CAA0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_41                                             0x0004CAA4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_42                                             0x0004CAA8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_43                                             0x0004CAAC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_44                                             0x0004CAB0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_45                                             0x0004CAB4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_46                                             0x0004CAB8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_47                                             0x0004CABC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_48                                             0x0004CAC0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_49                                             0x0004CAC4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_50                                             0x0004CAC8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_51                                             0x0004CACC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_52                                             0x0004CAD0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_53                                             0x0004CAD4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_54                                             0x0004CAD8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_55                                             0x0004CADC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_56                                             0x0004CAE0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_57                                             0x0004CAE4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_58                                             0x0004CAE8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_59                                             0x0004CAEC
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_60                                             0x0004CAF0
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_61                                             0x0004CAF4
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_62                                             0x0004CAF8
#define MED_XREG_ARB_SCB_SLV_XMEM_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_63                                             0x0004CAFC
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG1                                                            0x00050000
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG2                                                            0x00050004
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG3                                                            0x00050008
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG4                                                            0x0005000C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG5                                                            0x00050010
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG6                                                            0x00050014
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG7                                                            0x00050018
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG8                                                            0x0005001C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG9                                                            0x00050020
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG1                                                            0x00050040
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG2                                                            0x00050044
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG3                                                            0x00050048
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG4                                                            0x0005004C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG5                                                            0x00050050
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG6                                                            0x00050054
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG7                                                            0x00050058
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG8                                                            0x0005005C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG9                                                            0x00050060
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG1                                                            0x00050080
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG2                                                            0x00050084
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG3                                                            0x00050088
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG4                                                            0x0005008C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG5                                                            0x00050090
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG6                                                            0x00050094
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG7                                                            0x00050098
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG8                                                            0x0005009C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG9                                                            0x000500A0
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG1                                                            0x000500C0
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG2                                                            0x000500C4
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG3                                                            0x000500C8
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG4                                                            0x000500CC
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG5                                                            0x000500D0
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG6                                                            0x000500D4
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG7                                                            0x000500D8
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG8                                                            0x000500DC
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG9                                                            0x000500E0
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG1                                                            0x00050100
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG2                                                            0x00050104
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG3                                                            0x00050108
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG4                                                            0x0005010C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG5                                                            0x00050110
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG6                                                            0x00050114
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG7                                                            0x00050118
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG8                                                            0x0005011C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG9                                                            0x00050120
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG1                                                            0x00050140
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG2                                                            0x00050144
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG3                                                            0x00050148
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG4                                                            0x0005014C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG5                                                            0x00050150
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG6                                                            0x00050154
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG7                                                            0x00050158
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG8                                                            0x0005015C
#define MED_XREG_ARB_SCB_SLV_FDMA_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG9                                                            0x00050160
#define MED_XREG_ARB_SCB_SLV_FDMA_FDMA_INT_STAT_SET                                                                               0x00052000
#define MED_XREG_ARB_SCB_SLV_FDMA_FDMA_INT_STAT_CLR                                                                               0x00052004
#define MED_XREG_ARB_SCB_SLV_FDMA_FDMA_INT_EN_SET                                                                                 0x00052010
#define MED_XREG_ARB_SCB_SLV_FDMA_FDMA_INT_EN_CLR                                                                                 0x00052014
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG00_LS_BASE_PTR                                                                0x00054000
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG00_LS_CTRL1                                                                   0x00054008
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG00_LS_CTRL2                                                                   0x0005400C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG00_LS_WRITE_ADDR                                                              0x00054010
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG00_LS_STAT                                                                    0x00054014
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG01_LS_BASE_PTR                                                                0x00054040
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG01_LS_CTRL1                                                                   0x00054048
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG01_LS_CTRL2                                                                   0x0005404C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG01_LS_WRITE_ADDR                                                              0x00054050
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG01_LS_STAT                                                                    0x00054054
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG02_LS_BASE_PTR                                                                0x00054080
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG02_LS_CTRL1                                                                   0x00054088
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG02_LS_CTRL2                                                                   0x0005408C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG02_LS_WRITE_ADDR                                                              0x00054090
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG02_LS_STAT                                                                    0x00054094
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG03_LS_BASE_PTR                                                                0x000540C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG03_LS_CTRL1                                                                   0x000540C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG03_LS_CTRL2                                                                   0x000540CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG03_LS_WRITE_ADDR                                                              0x000540D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG03_LS_STAT                                                                    0x000540D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG04_LS_BASE_PTR                                                                0x00054100
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG04_LS_CTRL1                                                                   0x00054108
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG04_LS_CTRL2                                                                   0x0005410C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG04_LS_WRITE_ADDR                                                              0x00054110
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG04_LS_STAT                                                                    0x00054114
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG05_LS_BASE_PTR                                                                0x00054140
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG05_LS_CTRL1                                                                   0x00054148
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG05_LS_CTRL2                                                                   0x0005414C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG05_LS_WRITE_ADDR                                                              0x00054150
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG05_LS_STAT                                                                    0x00054154
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG06_LS_BASE_PTR                                                                0x00054180
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG06_LS_CTRL1                                                                   0x00054188
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG06_LS_CTRL2                                                                   0x0005418C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG06_LS_WRITE_ADDR                                                              0x00054190
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG06_LS_STAT                                                                    0x00054194
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG07_LS_BASE_PTR                                                                0x000541C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG07_LS_CTRL1                                                                   0x000541C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG07_LS_CTRL2                                                                   0x000541CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG07_LS_WRITE_ADDR                                                              0x000541D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG07_LS_STAT                                                                    0x000541D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG08_LS_BASE_PTR                                                                0x00054200
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG08_LS_CTRL1                                                                   0x00054208
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG08_LS_CTRL2                                                                   0x0005420C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG08_LS_WRITE_ADDR                                                              0x00054210
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG08_LS_STAT                                                                    0x00054214
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG09_LS_BASE_PTR                                                                0x00054240
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG09_LS_CTRL1                                                                   0x00054248
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG09_LS_CTRL2                                                                   0x0005424C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG09_LS_WRITE_ADDR                                                              0x00054250
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG09_LS_STAT                                                                    0x00054254
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG10_LS_BASE_PTR                                                                0x00054280
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG10_LS_CTRL1                                                                   0x00054288
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG10_LS_CTRL2                                                                   0x0005428C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG10_LS_WRITE_ADDR                                                              0x00054290
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG10_LS_STAT                                                                    0x00054294
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG11_LS_BASE_PTR                                                                0x000542C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG11_LS_CTRL1                                                                   0x000542C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG11_LS_CTRL2                                                                   0x000542CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG11_LS_WRITE_ADDR                                                              0x000542D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG11_LS_STAT                                                                    0x000542D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG12_LS_BASE_PTR                                                                0x00054300
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG12_LS_CTRL1                                                                   0x00054308
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG12_LS_CTRL2                                                                   0x0005430C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG12_LS_WRITE_ADDR                                                              0x00054310
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG12_LS_STAT                                                                    0x00054314
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG13_LS_BASE_PTR                                                                0x00054340
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG13_LS_CTRL1                                                                   0x00054348
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG13_LS_CTRL2                                                                   0x0005434C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG13_LS_WRITE_ADDR                                                              0x00054350
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG13_LS_STAT                                                                    0x00054354
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG14_LS_BASE_PTR                                                                0x00054380
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG14_LS_CTRL1                                                                   0x00054388
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG14_LS_CTRL2                                                                   0x0005438C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG14_LS_WRITE_ADDR                                                              0x00054390
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG14_LS_STAT                                                                    0x00054394
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG15_LS_BASE_PTR                                                                0x000543C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG15_LS_CTRL1                                                                   0x000543C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG15_LS_CTRL2                                                                   0x000543CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG15_LS_WRITE_ADDR                                                              0x000543D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG15_LS_STAT                                                                    0x000543D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG16_LS_BASE_PTR                                                                0x00054400
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG16_LS_CTRL1                                                                   0x00054408
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG16_LS_CTRL2                                                                   0x0005440C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG16_LS_WRITE_ADDR                                                              0x00054410
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG16_LS_STAT                                                                    0x00054414
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG17_LS_BASE_PTR                                                                0x00054440
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG17_LS_CTRL1                                                                   0x00054448
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG17_LS_CTRL2                                                                   0x0005444C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG17_LS_WRITE_ADDR                                                              0x00054450
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG17_LS_STAT                                                                    0x00054454
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG18_LS_BASE_PTR                                                                0x00054480
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG18_LS_CTRL1                                                                   0x00054488
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG18_LS_CTRL2                                                                   0x0005448C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG18_LS_WRITE_ADDR                                                              0x00054490
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG18_LS_STAT                                                                    0x00054494
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG19_LS_BASE_PTR                                                                0x000544C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG19_LS_CTRL1                                                                   0x000544C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG19_LS_CTRL2                                                                   0x000544CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG19_LS_WRITE_ADDR                                                              0x000544D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG19_LS_STAT                                                                    0x000544D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG20_LS_BASE_PTR                                                                0x00054500
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG20_LS_CTRL1                                                                   0x00054508
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG20_LS_CTRL2                                                                   0x0005450C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG20_LS_WRITE_ADDR                                                              0x00054510
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG20_LS_STAT                                                                    0x00054514
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG21_LS_BASE_PTR                                                                0x00054540
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG21_LS_CTRL1                                                                   0x00054548
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG21_LS_CTRL2                                                                   0x0005454C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG21_LS_WRITE_ADDR                                                              0x00054550
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG21_LS_STAT                                                                    0x00054554
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG22_LS_BASE_PTR                                                                0x00054580
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG22_LS_CTRL1                                                                   0x00054588
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG22_LS_CTRL2                                                                   0x0005458C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG22_LS_WRITE_ADDR                                                              0x00054590
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG22_LS_STAT                                                                    0x00054594
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG23_LS_BASE_PTR                                                                0x000545C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG23_LS_CTRL1                                                                   0x000545C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG23_LS_CTRL2                                                                   0x000545CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG23_LS_WRITE_ADDR                                                              0x000545D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG23_LS_STAT                                                                    0x000545D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG24_LS_BASE_PTR                                                                0x00054600
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG24_LS_CTRL1                                                                   0x00054608
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG24_LS_CTRL2                                                                   0x0005460C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG24_LS_WRITE_ADDR                                                              0x00054610
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG24_LS_STAT                                                                    0x00054614
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG25_LS_BASE_PTR                                                                0x00054640
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG25_LS_CTRL1                                                                   0x00054648
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG25_LS_CTRL2                                                                   0x0005464C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG25_LS_WRITE_ADDR                                                              0x00054650
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG25_LS_STAT                                                                    0x00054654
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG26_LS_BASE_PTR                                                                0x00054680
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG26_LS_CTRL1                                                                   0x00054688
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG26_LS_CTRL2                                                                   0x0005468C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG26_LS_WRITE_ADDR                                                              0x00054690
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG26_LS_STAT                                                                    0x00054694
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG27_LS_BASE_PTR                                                                0x000546C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG27_LS_CTRL1                                                                   0x000546C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG27_LS_CTRL2                                                                   0x000546CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG27_LS_WRITE_ADDR                                                              0x000546D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG27_LS_STAT                                                                    0x000546D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG28_LS_BASE_PTR                                                                0x00054700
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG28_LS_CTRL1                                                                   0x00054708
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG28_LS_CTRL2                                                                   0x0005470C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG28_LS_WRITE_ADDR                                                              0x00054710
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG28_LS_STAT                                                                    0x00054714
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG29_LS_BASE_PTR                                                                0x00054740
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG29_LS_CTRL1                                                                   0x00054748
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG29_LS_CTRL2                                                                   0x0005474C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG29_LS_WRITE_ADDR                                                              0x00054750
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG29_LS_STAT                                                                    0x00054754
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG30_LS_BASE_PTR                                                                0x00054780
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG30_LS_CTRL1                                                                   0x00054788
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG30_LS_CTRL2                                                                   0x0005478C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG30_LS_WRITE_ADDR                                                              0x00054790
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG30_LS_STAT                                                                    0x00054794
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG31_LS_BASE_PTR                                                                0x000547C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG31_LS_CTRL1                                                                   0x000547C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG31_LS_CTRL2                                                                   0x000547CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG31_LS_WRITE_ADDR                                                              0x000547D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG31_LS_STAT                                                                    0x000547D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG32_LS_BASE_PTR                                                                0x00054800
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG32_LS_CTRL1                                                                   0x00054808
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG32_LS_CTRL2                                                                   0x0005480C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG32_LS_WRITE_ADDR                                                              0x00054810
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG32_LS_STAT                                                                    0x00054814
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG33_LS_BASE_PTR                                                                0x00054840
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG33_LS_CTRL1                                                                   0x00054848
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG33_LS_CTRL2                                                                   0x0005484C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG33_LS_WRITE_ADDR                                                              0x00054850
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG33_LS_STAT                                                                    0x00054854
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG34_LS_BASE_PTR                                                                0x00054880
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG34_LS_CTRL1                                                                   0x00054888
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG34_LS_CTRL2                                                                   0x0005488C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG34_LS_WRITE_ADDR                                                              0x00054890
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG34_LS_STAT                                                                    0x00054894
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG35_LS_BASE_PTR                                                                0x000548C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG35_LS_CTRL1                                                                   0x000548C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG35_LS_CTRL2                                                                   0x000548CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG35_LS_WRITE_ADDR                                                              0x000548D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG35_LS_STAT                                                                    0x000548D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG36_LS_BASE_PTR                                                                0x00054900
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG36_LS_CTRL1                                                                   0x00054908
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG36_LS_CTRL2                                                                   0x0005490C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG36_LS_WRITE_ADDR                                                              0x00054910
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG36_LS_STAT                                                                    0x00054914
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG37_LS_BASE_PTR                                                                0x00054940
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG37_LS_CTRL1                                                                   0x00054948
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG37_LS_CTRL2                                                                   0x0005494C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG37_LS_WRITE_ADDR                                                              0x00054950
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG37_LS_STAT                                                                    0x00054954
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG38_LS_BASE_PTR                                                                0x00054980
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG38_LS_CTRL1                                                                   0x00054988
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG38_LS_CTRL2                                                                   0x0005498C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG38_LS_WRITE_ADDR                                                              0x00054990
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG38_LS_STAT                                                                    0x00054994
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG39_LS_BASE_PTR                                                                0x000549C0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG39_LS_CTRL1                                                                   0x000549C8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG39_LS_CTRL2                                                                   0x000549CC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG39_LS_WRITE_ADDR                                                              0x000549D0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG39_LS_STAT                                                                    0x000549D4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG40_LS_BASE_PTR                                                                0x00054A00
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG40_LS_CTRL1                                                                   0x00054A08
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG40_LS_CTRL2                                                                   0x00054A0C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG40_LS_WRITE_ADDR                                                              0x00054A10
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG40_LS_STAT                                                                    0x00054A14
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG41_LS_BASE_PTR                                                                0x00054A40
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG41_LS_CTRL1                                                                   0x00054A48
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG41_LS_CTRL2                                                                   0x00054A4C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG41_LS_WRITE_ADDR                                                              0x00054A50
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG41_LS_STAT                                                                    0x00054A54
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG42_LS_BASE_PTR                                                                0x00054A80
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG42_LS_CTRL1                                                                   0x00054A88
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG42_LS_CTRL2                                                                   0x00054A8C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG42_LS_WRITE_ADDR                                                              0x00054A90
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG42_LS_STAT                                                                    0x00054A94
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG43_LS_BASE_PTR                                                                0x00054AC0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG43_LS_CTRL1                                                                   0x00054AC8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG43_LS_CTRL2                                                                   0x00054ACC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG43_LS_WRITE_ADDR                                                              0x00054AD0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG43_LS_STAT                                                                    0x00054AD4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG44_LS_BASE_PTR                                                                0x00054B00
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG44_LS_CTRL1                                                                   0x00054B08
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG44_LS_CTRL2                                                                   0x00054B0C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG44_LS_WRITE_ADDR                                                              0x00054B10
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG44_LS_STAT                                                                    0x00054B14
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG45_LS_BASE_PTR                                                                0x00054B40
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG45_LS_CTRL1                                                                   0x00054B48
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG45_LS_CTRL2                                                                   0x00054B4C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG45_LS_WRITE_ADDR                                                              0x00054B50
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG45_LS_STAT                                                                    0x00054B54
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG46_LS_BASE_PTR                                                                0x00054B80
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG46_LS_CTRL1                                                                   0x00054B88
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG46_LS_CTRL2                                                                   0x00054B8C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG46_LS_WRITE_ADDR                                                              0x00054B90
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG46_LS_STAT                                                                    0x00054B94
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG47_LS_BASE_PTR                                                                0x00054BC0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG47_LS_CTRL1                                                                   0x00054BC8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG47_LS_CTRL2                                                                   0x00054BCC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG47_LS_WRITE_ADDR                                                              0x00054BD0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG47_LS_STAT                                                                    0x00054BD4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG48_LS_BASE_PTR                                                                0x00054C00
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG48_LS_CTRL1                                                                   0x00054C08
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG48_LS_CTRL2                                                                   0x00054C0C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG48_LS_WRITE_ADDR                                                              0x00054C10
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG48_LS_STAT                                                                    0x00054C14
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG49_LS_BASE_PTR                                                                0x00054C40
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG49_LS_CTRL1                                                                   0x00054C48
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG49_LS_CTRL2                                                                   0x00054C4C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG49_LS_WRITE_ADDR                                                              0x00054C50
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG49_LS_STAT                                                                    0x00054C54
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG50_LS_BASE_PTR                                                                0x00054C80
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG50_LS_CTRL1                                                                   0x00054C88
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG50_LS_CTRL2                                                                   0x00054C8C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG50_LS_WRITE_ADDR                                                              0x00054C90
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG50_LS_STAT                                                                    0x00054C94
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG51_LS_BASE_PTR                                                                0x00054CC0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG51_LS_CTRL1                                                                   0x00054CC8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG51_LS_CTRL2                                                                   0x00054CCC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG51_LS_WRITE_ADDR                                                              0x00054CD0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG51_LS_STAT                                                                    0x00054CD4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG52_LS_BASE_PTR                                                                0x00054D00
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG52_LS_CTRL1                                                                   0x00054D08
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG52_LS_CTRL2                                                                   0x00054D0C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG52_LS_WRITE_ADDR                                                              0x00054D10
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG52_LS_STAT                                                                    0x00054D14
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG53_LS_BASE_PTR                                                                0x00054D40
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG53_LS_CTRL1                                                                   0x00054D48
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG53_LS_CTRL2                                                                   0x00054D4C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG53_LS_WRITE_ADDR                                                              0x00054D50
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG53_LS_STAT                                                                    0x00054D54
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG54_LS_BASE_PTR                                                                0x00054D80
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG54_LS_CTRL1                                                                   0x00054D88
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG54_LS_CTRL2                                                                   0x00054D8C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG54_LS_WRITE_ADDR                                                              0x00054D90
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG54_LS_STAT                                                                    0x00054D94
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG55_LS_BASE_PTR                                                                0x00054DC0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG55_LS_CTRL1                                                                   0x00054DC8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG55_LS_CTRL2                                                                   0x00054DCC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG55_LS_WRITE_ADDR                                                              0x00054DD0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG55_LS_STAT                                                                    0x00054DD4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG56_LS_BASE_PTR                                                                0x00054E00
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG56_LS_CTRL1                                                                   0x00054E08
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG56_LS_CTRL2                                                                   0x00054E0C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG56_LS_WRITE_ADDR                                                              0x00054E10
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG56_LS_STAT                                                                    0x00054E14
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG57_LS_BASE_PTR                                                                0x00054E40
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG57_LS_CTRL1                                                                   0x00054E48
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG57_LS_CTRL2                                                                   0x00054E4C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG57_LS_WRITE_ADDR                                                              0x00054E50
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG57_LS_STAT                                                                    0x00054E54
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG58_LS_BASE_PTR                                                                0x00054E80
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG58_LS_CTRL1                                                                   0x00054E88
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG58_LS_CTRL2                                                                   0x00054E8C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG58_LS_WRITE_ADDR                                                              0x00054E90
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG58_LS_STAT                                                                    0x00054E94
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG59_LS_BASE_PTR                                                                0x00054EC0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG59_LS_CTRL1                                                                   0x00054EC8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG59_LS_CTRL2                                                                   0x00054ECC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG59_LS_WRITE_ADDR                                                              0x00054ED0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG59_LS_STAT                                                                    0x00054ED4
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG60_LS_BASE_PTR                                                                0x00054F00
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG60_LS_CTRL1                                                                   0x00054F08
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG60_LS_CTRL2                                                                   0x00054F0C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG60_LS_WRITE_ADDR                                                              0x00054F10
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG60_LS_STAT                                                                    0x00054F14
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG61_LS_BASE_PTR                                                                0x00054F40
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG61_LS_CTRL1                                                                   0x00054F48
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG61_LS_CTRL2                                                                   0x00054F4C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG61_LS_WRITE_ADDR                                                              0x00054F50
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG61_LS_STAT                                                                    0x00054F54
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG62_LS_BASE_PTR                                                                0x00054F80
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG62_LS_CTRL1                                                                   0x00054F88
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG62_LS_CTRL2                                                                   0x00054F8C
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG62_LS_WRITE_ADDR                                                              0x00054F90
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG62_LS_STAT                                                                    0x00054F94
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG63_LS_BASE_PTR                                                                0x00054FC0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG63_LS_CTRL1                                                                   0x00054FC8
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG63_LS_CTRL2                                                                   0x00054FCC
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG63_LS_WRITE_ADDR                                                              0x00054FD0
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MDMA_LIST_REG63_LS_STAT                                                                    0x00054FD4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG00_LS_BLOCK_ADDR                                                       0x00055000
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG00_LS_BLOCK_STAT                                                       0x00055004
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG01_LS_BLOCK_ADDR                                                       0x00055040
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG01_LS_BLOCK_STAT                                                       0x00055044
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG02_LS_BLOCK_ADDR                                                       0x00055080
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG02_LS_BLOCK_STAT                                                       0x00055084
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG03_LS_BLOCK_ADDR                                                       0x000550C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG03_LS_BLOCK_STAT                                                       0x000550C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG04_LS_BLOCK_ADDR                                                       0x00055100
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG04_LS_BLOCK_STAT                                                       0x00055104
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG05_LS_BLOCK_ADDR                                                       0x00055140
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG05_LS_BLOCK_STAT                                                       0x00055144
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG06_LS_BLOCK_ADDR                                                       0x00055180
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG06_LS_BLOCK_STAT                                                       0x00055184
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG07_LS_BLOCK_ADDR                                                       0x000551C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG07_LS_BLOCK_STAT                                                       0x000551C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG08_LS_BLOCK_ADDR                                                       0x00055200
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG08_LS_BLOCK_STAT                                                       0x00055204
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG09_LS_BLOCK_ADDR                                                       0x00055240
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG09_LS_BLOCK_STAT                                                       0x00055244
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG10_LS_BLOCK_ADDR                                                       0x00055280
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG10_LS_BLOCK_STAT                                                       0x00055284
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG11_LS_BLOCK_ADDR                                                       0x000552C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG11_LS_BLOCK_STAT                                                       0x000552C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG12_LS_BLOCK_ADDR                                                       0x00055300
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG12_LS_BLOCK_STAT                                                       0x00055304
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG13_LS_BLOCK_ADDR                                                       0x00055340
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG13_LS_BLOCK_STAT                                                       0x00055344
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG14_LS_BLOCK_ADDR                                                       0x00055380
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG14_LS_BLOCK_STAT                                                       0x00055384
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG15_LS_BLOCK_ADDR                                                       0x000553C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG15_LS_BLOCK_STAT                                                       0x000553C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG16_LS_BLOCK_ADDR                                                       0x00055400
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG16_LS_BLOCK_STAT                                                       0x00055404
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG17_LS_BLOCK_ADDR                                                       0x00055440
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG17_LS_BLOCK_STAT                                                       0x00055444
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG18_LS_BLOCK_ADDR                                                       0x00055480
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG18_LS_BLOCK_STAT                                                       0x00055484
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG19_LS_BLOCK_ADDR                                                       0x000554C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG19_LS_BLOCK_STAT                                                       0x000554C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG20_LS_BLOCK_ADDR                                                       0x00055500
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG20_LS_BLOCK_STAT                                                       0x00055504
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG21_LS_BLOCK_ADDR                                                       0x00055540
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG21_LS_BLOCK_STAT                                                       0x00055544
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG22_LS_BLOCK_ADDR                                                       0x00055580
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG22_LS_BLOCK_STAT                                                       0x00055584
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG23_LS_BLOCK_ADDR                                                       0x000555C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG23_LS_BLOCK_STAT                                                       0x000555C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG24_LS_BLOCK_ADDR                                                       0x00055600
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG24_LS_BLOCK_STAT                                                       0x00055604
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG25_LS_BLOCK_ADDR                                                       0x00055640
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG25_LS_BLOCK_STAT                                                       0x00055644
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG26_LS_BLOCK_ADDR                                                       0x00055680
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG26_LS_BLOCK_STAT                                                       0x00055684
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG27_LS_BLOCK_ADDR                                                       0x000556C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG27_LS_BLOCK_STAT                                                       0x000556C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG28_LS_BLOCK_ADDR                                                       0x00055700
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG28_LS_BLOCK_STAT                                                       0x00055704
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG29_LS_BLOCK_ADDR                                                       0x00055740
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG29_LS_BLOCK_STAT                                                       0x00055744
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG30_LS_BLOCK_ADDR                                                       0x00055780
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG30_LS_BLOCK_STAT                                                       0x00055784
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG31_LS_BLOCK_ADDR                                                       0x000557C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG31_LS_BLOCK_STAT                                                       0x000557C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG32_LS_BLOCK_ADDR                                                       0x00055800
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG32_LS_BLOCK_STAT                                                       0x00055804
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG33_LS_BLOCK_ADDR                                                       0x00055840
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG33_LS_BLOCK_STAT                                                       0x00055844
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG34_LS_BLOCK_ADDR                                                       0x00055880
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG34_LS_BLOCK_STAT                                                       0x00055884
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG35_LS_BLOCK_ADDR                                                       0x000558C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG35_LS_BLOCK_STAT                                                       0x000558C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG36_LS_BLOCK_ADDR                                                       0x00055900
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG36_LS_BLOCK_STAT                                                       0x00055904
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG37_LS_BLOCK_ADDR                                                       0x00055940
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG37_LS_BLOCK_STAT                                                       0x00055944
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG38_LS_BLOCK_ADDR                                                       0x00055980
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG38_LS_BLOCK_STAT                                                       0x00055984
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG39_LS_BLOCK_ADDR                                                       0x000559C0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG39_LS_BLOCK_STAT                                                       0x000559C4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG40_LS_BLOCK_ADDR                                                       0x00055A00
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG40_LS_BLOCK_STAT                                                       0x00055A04
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG41_LS_BLOCK_ADDR                                                       0x00055A40
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG41_LS_BLOCK_STAT                                                       0x00055A44
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG42_LS_BLOCK_ADDR                                                       0x00055A80
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG42_LS_BLOCK_STAT                                                       0x00055A84
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG43_LS_BLOCK_ADDR                                                       0x00055AC0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG43_LS_BLOCK_STAT                                                       0x00055AC4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG44_LS_BLOCK_ADDR                                                       0x00055B00
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG44_LS_BLOCK_STAT                                                       0x00055B04
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG45_LS_BLOCK_ADDR                                                       0x00055B40
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG45_LS_BLOCK_STAT                                                       0x00055B44
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG46_LS_BLOCK_ADDR                                                       0x00055B80
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG46_LS_BLOCK_STAT                                                       0x00055B84
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG47_LS_BLOCK_ADDR                                                       0x00055BC0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG47_LS_BLOCK_STAT                                                       0x00055BC4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG48_LS_BLOCK_ADDR                                                       0x00055C00
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG48_LS_BLOCK_STAT                                                       0x00055C04
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG49_LS_BLOCK_ADDR                                                       0x00055C40
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG49_LS_BLOCK_STAT                                                       0x00055C44
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG50_LS_BLOCK_ADDR                                                       0x00055C80
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG50_LS_BLOCK_STAT                                                       0x00055C84
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG51_LS_BLOCK_ADDR                                                       0x00055CC0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG51_LS_BLOCK_STAT                                                       0x00055CC4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG52_LS_BLOCK_ADDR                                                       0x00055D00
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG52_LS_BLOCK_STAT                                                       0x00055D04
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG53_LS_BLOCK_ADDR                                                       0x00055D40
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG53_LS_BLOCK_STAT                                                       0x00055D44
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG54_LS_BLOCK_ADDR                                                       0x00055D80
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG54_LS_BLOCK_STAT                                                       0x00055D84
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG55_LS_BLOCK_ADDR                                                       0x00055DC0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG55_LS_BLOCK_STAT                                                       0x00055DC4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG56_LS_BLOCK_ADDR                                                       0x00055E00
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG56_LS_BLOCK_STAT                                                       0x00055E04
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG57_LS_BLOCK_ADDR                                                       0x00055E40
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG57_LS_BLOCK_STAT                                                       0x00055E44
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG58_LS_BLOCK_ADDR                                                       0x00055E80
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG58_LS_BLOCK_STAT                                                       0x00055E84
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG59_LS_BLOCK_ADDR                                                       0x00055EC0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG59_LS_BLOCK_STAT                                                       0x00055EC4
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG60_LS_BLOCK_ADDR                                                       0x00055F00
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG60_LS_BLOCK_STAT                                                       0x00055F04
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG61_LS_BLOCK_ADDR                                                       0x00055F40
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG61_LS_BLOCK_STAT                                                       0x00055F44
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG62_LS_BLOCK_ADDR                                                       0x00055F80
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG62_LS_BLOCK_STAT                                                       0x00055F84
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG63_LS_BLOCK_ADDR                                                       0x00055FC0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_MDMA_HW_LS_REG63_LS_BLOCK_STAT                                                       0x00055FC4
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG00_DESCR_INT_STAT_SET                                                    0x00056000
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG00_DESCR_INT_STAT_CLR                                                    0x00056004
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG00_DESCR_INT_EN_SET                                                      0x00056010
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG00_DESCR_INT_EN_CLR                                                      0x00056014
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG01_DESCR_INT_STAT_SET                                                    0x00056100
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG01_DESCR_INT_STAT_CLR                                                    0x00056104
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG01_DESCR_INT_EN_SET                                                      0x00056110
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG01_DESCR_INT_EN_CLR                                                      0x00056114
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG02_DESCR_INT_STAT_SET                                                    0x00056200
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG02_DESCR_INT_STAT_CLR                                                    0x00056204
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG02_DESCR_INT_EN_SET                                                      0x00056210
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG02_DESCR_INT_EN_CLR                                                      0x00056214
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG03_DESCR_INT_STAT_SET                                                    0x00056300
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG03_DESCR_INT_STAT_CLR                                                    0x00056304
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG03_DESCR_INT_EN_SET                                                      0x00056310
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG03_DESCR_INT_EN_CLR                                                      0x00056314
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG04_DESCR_INT_STAT_SET                                                    0x00056400
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG04_DESCR_INT_STAT_CLR                                                    0x00056404
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG04_DESCR_INT_EN_SET                                                      0x00056410
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG04_DESCR_INT_EN_CLR                                                      0x00056414
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG05_DESCR_INT_STAT_SET                                                    0x00056500
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG05_DESCR_INT_STAT_CLR                                                    0x00056504
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG05_DESCR_INT_EN_SET                                                      0x00056510
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG05_DESCR_INT_EN_CLR                                                      0x00056514
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG06_DESCR_INT_STAT_SET                                                    0x00056600
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG06_DESCR_INT_STAT_CLR                                                    0x00056604
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG06_DESCR_INT_EN_SET                                                      0x00056610
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG06_DESCR_INT_EN_CLR                                                      0x00056614
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG07_DESCR_INT_STAT_SET                                                    0x00056700
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG07_DESCR_INT_STAT_CLR                                                    0x00056704
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG07_DESCR_INT_EN_SET                                                      0x00056710
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG07_DESCR_INT_EN_CLR                                                      0x00056714
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG08_DESCR_INT_STAT_SET                                                    0x00056800
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG08_DESCR_INT_STAT_CLR                                                    0x00056804
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG08_DESCR_INT_EN_SET                                                      0x00056810
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG08_DESCR_INT_EN_CLR                                                      0x00056814
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG09_DESCR_INT_STAT_SET                                                    0x00056900
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG09_DESCR_INT_STAT_CLR                                                    0x00056904
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG09_DESCR_INT_EN_SET                                                      0x00056910
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG09_DESCR_INT_EN_CLR                                                      0x00056914
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG10_DESCR_INT_STAT_SET                                                    0x00056A00
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG10_DESCR_INT_STAT_CLR                                                    0x00056A04
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG10_DESCR_INT_EN_SET                                                      0x00056A10
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG10_DESCR_INT_EN_CLR                                                      0x00056A14
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG11_DESCR_INT_STAT_SET                                                    0x00056B00
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG11_DESCR_INT_STAT_CLR                                                    0x00056B04
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG11_DESCR_INT_EN_SET                                                      0x00056B10
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG11_DESCR_INT_EN_CLR                                                      0x00056B14
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG12_DESCR_INT_STAT_SET                                                    0x00056C00
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG12_DESCR_INT_STAT_CLR                                                    0x00056C04
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG12_DESCR_INT_EN_SET                                                      0x00056C10
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG12_DESCR_INT_EN_CLR                                                      0x00056C14
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG13_DESCR_INT_STAT_SET                                                    0x00056D00
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG13_DESCR_INT_STAT_CLR                                                    0x00056D04
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG13_DESCR_INT_EN_SET                                                      0x00056D10
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG13_DESCR_INT_EN_CLR                                                      0x00056D14
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG14_DESCR_INT_STAT_SET                                                    0x00056E00
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG14_DESCR_INT_STAT_CLR                                                    0x00056E04
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG14_DESCR_INT_EN_SET                                                      0x00056E10
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG14_DESCR_INT_EN_CLR                                                      0x00056E14
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG15_DESCR_INT_STAT_SET                                                    0x00056F00
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG15_DESCR_INT_STAT_CLR                                                    0x00056F04
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG15_DESCR_INT_EN_SET                                                      0x00056F10
#define MED_XREG_ARB_SCB_SLV_MDMA_DESCR_INT_DESCR_INT_REG15_DESCR_INT_EN_CLR                                                      0x00056F14
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG1                                                                0x00057000
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG2                                                                0x00057004
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG3                                                                0x00057008
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG4                                                                0x0005700C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG5                                                                0x00057010
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG6                                                                0x00057014
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG7                                                                0x00057018
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG8                                                                0x0005701C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG00_CH_REG9                                                                0x00057020
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG1                                                                0x00057040
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG2                                                                0x00057044
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG3                                                                0x00057048
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG4                                                                0x0005704C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG5                                                                0x00057050
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG6                                                                0x00057054
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG7                                                                0x00057058
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG8                                                                0x0005705C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG01_CH_REG9                                                                0x00057060
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG1                                                                0x00057080
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG2                                                                0x00057084
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG3                                                                0x00057088
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG4                                                                0x0005708C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG5                                                                0x00057090
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG6                                                                0x00057094
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG7                                                                0x00057098
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG8                                                                0x0005709C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG02_CH_REG9                                                                0x000570A0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG1                                                                0x000570C0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG2                                                                0x000570C4
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG3                                                                0x000570C8
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG4                                                                0x000570CC
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG5                                                                0x000570D0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG6                                                                0x000570D4
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG7                                                                0x000570D8
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG8                                                                0x000570DC
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG03_CH_REG9                                                                0x000570E0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG1                                                                0x00057100
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG2                                                                0x00057104
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG3                                                                0x00057108
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG4                                                                0x0005710C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG5                                                                0x00057110
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG6                                                                0x00057114
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG7                                                                0x00057118
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG8                                                                0x0005711C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG04_CH_REG9                                                                0x00057120
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG1                                                                0x00057140
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG2                                                                0x00057144
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG3                                                                0x00057148
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG4                                                                0x0005714C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG5                                                                0x00057150
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG6                                                                0x00057154
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG7                                                                0x00057158
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG8                                                                0x0005715C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG05_CH_REG9                                                                0x00057160
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG1                                                                0x00057180
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG2                                                                0x00057184
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG3                                                                0x00057188
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG4                                                                0x0005718C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG5                                                                0x00057190
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG6                                                                0x00057194
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG7                                                                0x00057198
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG8                                                                0x0005719C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG06_CH_REG9                                                                0x000571A0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG1                                                                0x000571C0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG2                                                                0x000571C4
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG3                                                                0x000571C8
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG4                                                                0x000571CC
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG5                                                                0x000571D0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG6                                                                0x000571D4
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG7                                                                0x000571D8
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG8                                                                0x000571DC
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG07_CH_REG9                                                                0x000571E0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG1                                                                0x00057200
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG2                                                                0x00057204
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG3                                                                0x00057208
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG4                                                                0x0005720C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG5                                                                0x00057210
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG6                                                                0x00057214
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG7                                                                0x00057218
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG8                                                                0x0005721C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG08_CH_REG9                                                                0x00057220
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG1                                                                0x00057240
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG2                                                                0x00057244
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG3                                                                0x00057248
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG4                                                                0x0005724C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG5                                                                0x00057250
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG6                                                                0x00057254
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG7                                                                0x00057258
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG8                                                                0x0005725C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG09_CH_REG9                                                                0x00057260
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG1                                                                0x00057280
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG2                                                                0x00057284
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG3                                                                0x00057288
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG4                                                                0x0005728C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG5                                                                0x00057290
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG6                                                                0x00057294
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG7                                                                0x00057298
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG8                                                                0x0005729C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG10_CH_REG9                                                                0x000572A0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG1                                                                0x000572C0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG2                                                                0x000572C4
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG3                                                                0x000572C8
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG4                                                                0x000572CC
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG5                                                                0x000572D0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG6                                                                0x000572D4
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG7                                                                0x000572D8
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG8                                                                0x000572DC
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG11_CH_REG9                                                                0x000572E0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG1                                                                0x00057300
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG2                                                                0x00057304
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG3                                                                0x00057308
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG4                                                                0x0005730C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG5                                                                0x00057310
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG6                                                                0x00057314
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG7                                                                0x00057318
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG8                                                                0x0005731C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG12_CH_REG9                                                                0x00057320
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG1                                                                0x00057340
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG2                                                                0x00057344
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG3                                                                0x00057348
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG4                                                                0x0005734C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG5                                                                0x00057350
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG6                                                                0x00057354
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG7                                                                0x00057358
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG8                                                                0x0005735C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG13_CH_REG9                                                                0x00057360
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG1                                                                0x00057380
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG2                                                                0x00057384
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG3                                                                0x00057388
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG4                                                                0x0005738C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG5                                                                0x00057390
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG6                                                                0x00057394
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG7                                                                0x00057398
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG8                                                                0x0005739C
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG14_CH_REG9                                                                0x000573A0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG1                                                                0x000573C0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG2                                                                0x000573C4
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG3                                                                0x000573C8
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG4                                                                0x000573CC
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG5                                                                0x000573D0
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG6                                                                0x000573D4
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG7                                                                0x000573D8
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG8                                                                0x000573DC
#define MED_XREG_ARB_SCB_SLV_MDMA_CHAN_DMA_CORE_CHAN_REG15_CH_REG9                                                                0x000573E0
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_INT_STAT_SET                                                                               0x00057800
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_INT_STAT_CLR                                                                               0x00057804
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_INT_EN_SET                                                                                 0x00057810
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_INT_EN_CLR                                                                                 0x00057814
#define MED_XREG_ARB_SCB_SLV_MDMA_LISTDONE_INT_STAT0_SET                                                                          0x00057820
#define MED_XREG_ARB_SCB_SLV_MDMA_LISTDONE_INT_STAT0_CLR                                                                          0x00057824
#define MED_XREG_ARB_SCB_SLV_MDMA_LISTDONE_INT_EN0_SET                                                                            0x00057830
#define MED_XREG_ARB_SCB_SLV_MDMA_LISTDONE_INT_EN0_CLR                                                                            0x00057834
#define MED_XREG_ARB_SCB_SLV_MDMA_LISTDONE_INT_STAT1_SET                                                                          0x00057840
#define MED_XREG_ARB_SCB_SLV_MDMA_LISTDONE_INT_STAT1_CLR                                                                          0x00057844
#define MED_XREG_ARB_SCB_SLV_MDMA_LISTDONE_INT_EN1_SET                                                                            0x00057850
#define MED_XREG_ARB_SCB_SLV_MDMA_LISTDONE_INT_EN1_CLR                                                                            0x00057854
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MT_INT_STAT0_SET                                                                           0x00057860
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MT_INT_STAT0_CLR                                                                           0x00057864
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MT_INT_EN0_SET                                                                             0x00057870
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MT_INT_EN0_CLR                                                                             0x00057874
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MT_INT_STAT1_SET                                                                           0x00057880
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MT_INT_STAT1_CLR                                                                           0x00057884
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MT_INT_EN1_SET                                                                             0x00057890
#define MED_XREG_ARB_SCB_SLV_MDMA_LIST_MT_INT_EN1_CLR                                                                             0x00057894
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_STAT                                                                                 0x00057900
#define MED_XREG_ARB_SCB_SLV_MDMA_MDMA_HW_LS_Q_FLUSH                                                                              0x00057A00
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_GLBL_REGS_CRYPTO_VERSION                                                               0x0005C000
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_GLBL_REGS_CRYPTO_INT_CTRL_ENBL_SET                                                     0x0005C010
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_GLBL_REGS_CRYPTO_INT_CTRL_ENBL_CLR                                                     0x0005C014
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_GLBL_REGS_CRYPTO_INT_CTRL_STAT_SET                                                     0x0005C018
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_GLBL_REGS_CRYPTO_INT_CTRL_STAT_CLR                                                     0x0005C01C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_GLBL_REGS_CRYPTO_XREG_M_ERR                                                            0x0005C020
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_GLBL_REGS_CROSSBAR_HASH                                                                0x0005C040
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_GLBL_REGS_CROSSBAR_CIPHER                                                              0x0005C044
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_CONTROL                                                                  0x0005C100
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_CONFIG                                                                   0x0005C104
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_STATUS                                                                   0x0005C108
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_DESC_ID                                                                  0x0005C10C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_ERR_FLAGS_SET                                                            0x0005C118
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_ERR_FLAGS_CLR                                                            0x0005C11C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_SRC_ADDR                                                                 0x0005C120
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_SRC_SIZE                                                                 0x0005C124
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_SRC_DCNT                                                                 0x0005C128
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_DST_ADDR                                                                 0x0005C130
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_DST_SIZE                                                                 0x0005C134
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_CHN_DST_DCNT                                                                 0x0005C138
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_REGS_SPARE                                                                        0x0005C13C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_CONTROL                                                                  0x0005C140
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_CONFIG                                                                   0x0005C144
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_STATUS                                                                   0x0005C148
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_DESC_ID                                                                  0x0005C14C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_ERR_FLAGS_SET                                                            0x0005C158
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_ERR_FLAGS_CLR                                                            0x0005C15C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_SRC_ADDR                                                                 0x0005C160
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_SRC_SIZE                                                                 0x0005C164
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_SRC_DCNT                                                                 0x0005C168
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_DST_ADDR                                                                 0x0005C170
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_DST_SIZE                                                                 0x0005C174
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_CHN_DST_DCNT                                                                 0x0005C178
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_REGS_SPARE                                                                        0x0005C17C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_CONTROL                                                                  0x0005C180
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_CONFIG                                                                   0x0005C184
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_STATUS                                                                   0x0005C188
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_DESC_ID                                                                  0x0005C18C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_ERR_FLAGS_SET                                                            0x0005C198
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_ERR_FLAGS_CLR                                                            0x0005C19C
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_SRC_ADDR                                                                 0x0005C1A0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_SRC_SIZE                                                                 0x0005C1A4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_SRC_DCNT                                                                 0x0005C1A8
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_DST_ADDR                                                                 0x0005C1B0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_DST_SIZE                                                                 0x0005C1B4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_CHN_DST_DCNT                                                                 0x0005C1B8
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_REGS_SPARE                                                                        0x0005C1BC
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_CONTROL                                                                  0x0005C1C0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_CONFIG                                                                   0x0005C1C4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_STATUS                                                                   0x0005C1C8
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_DESC_ID                                                                  0x0005C1CC
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_ERR_FLAGS_SET                                                            0x0005C1D8
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_ERR_FLAGS_CLR                                                            0x0005C1DC
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_SRC_ADDR                                                                 0x0005C1E0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_SRC_SIZE                                                                 0x0005C1E4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_SRC_DCNT                                                                 0x0005C1E8
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_DST_ADDR                                                                 0x0005C1F0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_DST_SIZE                                                                 0x0005C1F4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_CHN_DST_DCNT                                                                 0x0005C1F8
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_REGS_SPARE                                                                        0x0005C1FC
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_AES0_REGS_CRYPTO_AES_CNTR_MASK                                                         0x0005C300
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_AES1_REGS_CRYPTO_AES_CNTR_MASK                                                         0x0005C500
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MULTI20_REGS_CRYPTO_MULTI2_CFG                                                         0x0005C600
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MULTI20_REGS_CRYPTO_MULTI2_DBG                                                         0x0005C604
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MULTI21_REGS_CRYPTO_MULTI2_CFG                                                         0x0005C640
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MULTI21_REGS_CRYPTO_MULTI2_DBG                                                         0x0005C644
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN0_KEY_ACCESS_SET                                                  0x0005D000
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN0_KEY_ACCESS_CLR                                                  0x0005D004
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN1_KEY_ACCESS_SET                                                  0x0005D010
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN1_KEY_ACCESS_CLR                                                  0x0005D014
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN2_KEY_ACCESS_SET                                                  0x0005D020
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN2_KEY_ACCESS_CLR                                                  0x0005D024
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN3_KEY_ACCESS_SET                                                  0x0005D030
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN3_KEY_ACCESS_CLR                                                  0x0005D034
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_XREG_KEY_MASK_SET                                                    0x0005D080
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_XREG_KEY_MASK_CLR                                                    0x0005D084
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_XREG_KEY_VIOL                                                        0x0005D090
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN0_DESC_ACCESS_SET                                                 0x0005D0A0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN0_DESC_ACCESS_CLR                                                 0x0005D0A4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN1_DESC_ACCESS_SET                                                 0x0005D0B0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN1_DESC_ACCESS_CLR                                                 0x0005D0B4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN2_DESC_ACCESS_SET                                                 0x0005D0C0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN2_DESC_ACCESS_CLR                                                 0x0005D0C4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN3_DESC_ACCESS_SET                                                 0x0005D0D0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_CHN3_DESC_ACCESS_CLR                                                 0x0005D0D4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_XREG_DESC_MASK_SET                                                   0x0005D0E0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_XREG_DESC_MASK_CLR                                                   0x0005D0E4
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_ACCESS_CRYPTO_XREG_DESC_VIOL                                                       0x0005D0F0
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_SECURITY_SEC_ENBL                                                                 0x0005D800
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN0_SECURITY_SEC_STAT                                                                 0x0005D804
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_SECURITY_SEC_ENBL                                                                 0x0005D810
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN1_SECURITY_SEC_STAT                                                                 0x0005D814
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_SECURITY_SEC_ENBL                                                                 0x0005D820
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN2_SECURITY_SEC_STAT                                                                 0x0005D824
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_SECURITY_SEC_ENBL                                                                 0x0005D830
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_CHN3_SECURITY_SEC_STAT                                                                 0x0005D834
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_KEY_SECURITY_SEC_ENBL                                                                  0x0005D900
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_KEY_SECURITY_SEC_STAT                                                                  0x0005D904
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_SECURITY_SEC_ENBL                                                                  0x0005DA00
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_MEM_SECURITY_SEC_STAT                                                                  0x0005DA04
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_AES0_SECURITY_SEC_ENBL                                                                 0x0005DB00
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_AES0_SECURITY_SEC_STAT                                                                 0x0005DB04
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_AES1_SECURITY_SEC_ENBL                                                                 0x0005DB10
#define MED_XREG_ARB_SCB_SLV_CRYPTO_CRYPTO_AES1_SECURITY_SEC_STAT                                                                 0x0005DB14
#define MED_XREG_ARB_SCB_SLV_PPM_SECURITY_CTRL_SEC_ENBL                                                                           0x0005E010
#define MED_XREG_ARB_SCB_SLV_PPM_SECURITY_CTRL_SEC_STAT                                                                           0x0005E014
#define MED_XREG_ARB_SCB_SLV_CRYPTO_SECURITY_CTRL_SEC_ENBL                                                                        0x0005E020
#define MED_XREG_ARB_SCB_SLV_CRYPTO_SECURITY_CTRL_SEC_STAT                                                                        0x0005E024
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_PIPE_CONFIG                                                                   0x0005F000
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_PIPE                                                                    0x0005F010
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_PIXEL_SIZE                                                              0x0005F014
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_MB_SIZE                                                                 0x0005F018
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_H264                                                                    0x0005F024
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_MPEG2                                                                   0x0005F028
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_MPEG2_4_PARAM1                                                          0x0005F034
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_H264_PARAM1                                                             0x0005F038
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_PIPE                                                                   0x0005F040
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_PIXEL_SIZE                                                             0x0005F044
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_MB_SIZE                                                                0x0005F048
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_SIDE_CROP                                                              0x0005F04C
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_VERT_CROP                                                              0x0005F050
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_H264                                                                   0x0005F054
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_MPEG2                                                                  0x0005F058
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_MPEG2_4_PARAM1                                                         0x0005F064
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_OUTPUT_H264_PARAM1                                                            0x0005F068
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_0_1                                                     0x0005F080
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_2_3                                                     0x0005F084
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_4_5                                                     0x0005F088
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_6_7                                                     0x0005F08C
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_8_9                                                     0x0005F090
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_0_1                                                     0x0005F094
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_2_3                                                     0x0005F098
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_4_5                                                     0x0005F09C
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_6_7                                                     0x0005F0A0
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_8_9                                                     0x0005F0A4
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_10                                                      0x0005F0A8
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_SLICE_CONFIG_0                                                     0x0005F0AC
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_BLOCK_CONFIG_0                                                     0x0005F0B0
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC0                                                               0x0005F0B8
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC1                                                               0x0005F0BC
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC2                                                               0x0005F0C0
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC3                                                               0x0005F0C4
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC4                                                               0x0005F0C8
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC5                                                               0x0005F0CC
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC6                                                               0x0005F0D0
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC7                                                               0x0005F0D4
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC8                                                               0x0005F0D8
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC9                                                               0x0005F0DC
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC10                                                              0x0005F0E0
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC11                                                              0x0005F0E4
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC12                                                              0x0005F0E8
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC13                                                              0x0005F0EC
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC14                                                              0x0005F0F0
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_INPUT_HEVC_POC                                                                0x0005F0F4
#define MED_XREG_ARB_SCB_SLV_GLOBAL_CTRL_GLOBAL_REG_ECO_REGISTER                                                                  0x0005F0FC
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MISC_CTRL_RESET_SET                                                                     0x00070000
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MISC_CTRL_RESET_CLR                                                                     0x00070004
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MISC_CTRL_RESET                                                                         0x00070008
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_INT_CTRL_RESET_SET                                                                      0x00070010
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_INT_CTRL_RESET_CLR                                                                      0x00070014
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_INT_CTRL_RESET                                                                          0x00070018
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GLOBAL_CTRL_RESET_SET                                                                   0x00070020
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GLOBAL_CTRL_RESET_CLR                                                                   0x00070024
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GLOBAL_CTRL_RESET                                                                       0x00070028
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FDMA_RESET_SET                                                                          0x00070030
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FDMA_RESET_CLR                                                                          0x00070034
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FDMA_RESET                                                                              0x00070038
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MDMA_RESET_SET                                                                          0x00070040
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MDMA_RESET_CLR                                                                          0x00070044
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MDMA_RESET                                                                              0x00070048
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_PPM_RESET_SET                                                                           0x00070050
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_PPM_RESET_CLR                                                                           0x00070054
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_PPM_RESET                                                                               0x00070058
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_CRYPTO_RESET_SET                                                                        0x00070060
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_CRYPTO_RESET_CLR                                                                        0x00070064
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_CRYPTO_RESET                                                                            0x00070068
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FWPU_RESET_SET                                                                          0x00070070
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FWPU_RESET_CLR                                                                          0x00070074
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FWPU_RESET                                                                              0x00070078
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GDMA_XMEM_RESET_SET                                                                     0x00070080
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GDMA_XMEM_RESET_CLR                                                                     0x00070084
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GDMA_XMEM_RESET                                                                         0x00070088
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XMEM_RESET_SET                                                                          0x00070090
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XMEM_RESET_CLR                                                                          0x00070094
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XMEM_RESET                                                                              0x00070098
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MISC_CTRL_CLK_EN_SET                                                                    0x00070100
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MISC_CTRL_CLK_EN_CLR                                                                    0x00070104
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MISC_CTRL_CLK_EN                                                                        0x00070108
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_INT_CTRL_CLK_EN_SET                                                                     0x00070110
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_INT_CTRL_CLK_EN_CLR                                                                     0x00070114
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_INT_CTRL_CLK_EN                                                                         0x00070118
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GLOBAL_CTRL_CLK_EN_SET                                                                  0x00070120
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GLOBAL_CTRL_CLK_EN_CLR                                                                  0x00070124
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GLOBAL_CTRL_CLK_EN                                                                      0x00070128
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FDMA_CLK_EN_SET                                                                         0x00070130
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FDMA_CLK_EN_CLR                                                                         0x00070134
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FDMA_CLK_EN                                                                             0x00070138
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MDMA_CLK_EN_SET                                                                         0x00070140
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MDMA_CLK_EN_CLR                                                                         0x00070144
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MDMA_CLK_EN                                                                             0x00070148
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_PPM_CLK_EN_SET                                                                          0x00070150
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_PPM_CLK_EN_CLR                                                                          0x00070154
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_PPM_CLK_EN                                                                              0x00070158
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_CRYPTO_CLK_EN_SET                                                                       0x00070160
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_CRYPTO_CLK_EN_CLR                                                                       0x00070164
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_CRYPTO_CLK_EN                                                                           0x00070168
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FWPU_CLK_EN_SET                                                                         0x00070170
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FWPU_CLK_EN_CLR                                                                         0x00070174
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FWPU_CLK_EN                                                                             0x00070178
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GDMA_XMEM_CLK_EN_SET                                                                    0x00070180
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GDMA_XMEM_CLK_EN_CLR                                                                    0x00070184
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_GDMA_XMEM_CLK_EN                                                                        0x00070188
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XMEM_CLOCK_ENABLE_SET                                                                   0x00070190
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XMEM_CLOCK_ENABLE_CLR                                                                   0x00070194
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XMEM_CLOCK_ENABLE                                                                       0x00070198
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                   0x00070200
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                   0x00070204
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                   0x00070208
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                   0x0007020C
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_TIMEOUT_EN                                                                         0x00070300
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                     0x00070304
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                      0x00070308
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                     0x00070310
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                       0x00070314
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                                   0x00070380
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                               0x00070384
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                                0x00070388
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                               0x00070390
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                                 0x00070394
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_0                                                                        0x00070400
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                   0x00070404
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_1                                                                        0x00070410
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                   0x00070414
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_2                                                                        0x00070420
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_2_ADDR                                                                   0x00070424
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_3                                                                        0x00070430
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_3_ADDR                                                                   0x00070434
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_4                                                                        0x00070440
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_4_ADDR                                                                   0x00070444
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_5                                                                        0x00070450
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_5_ADDR                                                                   0x00070454
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_6                                                                        0x00070460
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_6_ADDR                                                                   0x00070464
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_7                                                                        0x00070470
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_XREG_COHERENCY_7_ADDR                                                                   0x00070474
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                             0x00070500
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                             0x00070504
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_ECO_REG                                                                                 0x00070E00
#define MED_XREG_ARB_SCB_SLV_SCB_BLK_CTRL_MEM_ADJ_OUT                                                                             0x00070E10
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_CONFIG                                                                             0x000C0000
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_REF_EN_1                                                                           0x000C0004
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_REF_EN_2                                                                           0x000C0008
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_REF_EN_3                                                                           0x000C000C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_REF_EN_4                                                                           0x000C0010
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_CONTROL                                                                            0x000C0014
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_STATUS                                                                             0x000C0018
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_CACHE_0_PART0_CFG                                                                  0x000C001C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_CACHE_0_PART1_CFG                                                                  0x000C0020
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_CACHE_0_PART2_CFG                                                                  0x000C0024
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_CACHE_0_PART3_CFG                                                                  0x000C0028
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_CACHE_1_PART0_CFG                                                                  0x000C002C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_CACHE_1_PART1_CFG                                                                  0x000C0030
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_0_00                                                        0x000C0034
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_1_01                                                        0x000C0038
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_2_02                                                        0x000C003C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_3_03                                                        0x000C0040
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_4_04                                                        0x000C0044
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_5_05                                                        0x000C0048
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_6_06                                                        0x000C004C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_7_07                                                        0x000C0050
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_8_08                                                        0x000C0054
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_9_09                                                        0x000C0058
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_A_10                                                        0x000C005C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_B_11                                                        0x000C0060
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_C_12                                                        0x000C0064
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_D_13                                                        0x000C0068
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_E_14                                                        0x000C006C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_F_15                                                        0x000C0070
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_0_16                                                        0x000C0074
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_1_17                                                        0x000C0078
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_2_18                                                        0x000C007C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_3_19                                                        0x000C0080
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_4_20                                                        0x000C0084
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_5_21                                                        0x000C0088
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_6_22                                                        0x000C008C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_7_23                                                        0x000C0090
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_8_24                                                        0x000C0094
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_9_25                                                        0x000C0098
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_A_26                                                        0x000C009C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_B_27                                                        0x000C00A0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_C_28                                                        0x000C00A4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_D_29                                                        0x000C00A8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_E_30                                                        0x000C00AC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_F_31                                                        0x000C00B0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_0_32                                                        0x000C00B4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_1_33                                                        0x000C00B8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_2_34                                                        0x000C00BC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_3_35                                                        0x000C00C0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_4_36                                                        0x000C00C4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_5_37                                                        0x000C00C8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_6_38                                                        0x000C00CC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_7_39                                                        0x000C00D0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_8_40                                                        0x000C00D4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_9_41                                                        0x000C00D8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_A_42                                                        0x000C00DC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_B_43                                                        0x000C00E0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_C_44                                                        0x000C00E4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_D_45                                                        0x000C00E8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_E_46                                                        0x000C00EC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_F_47                                                        0x000C00F0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_0_48                                                        0x000C00F4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_1_49                                                        0x000C00F8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_2_50                                                        0x000C00FC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_3_51                                                        0x000C0100
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_4_52                                                        0x000C0104
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_5_53                                                        0x000C0108
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_6_54                                                        0x000C010C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_7_55                                                        0x000C0110
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_8_56                                                        0x000C0114
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_9_57                                                        0x000C0118
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_A_58                                                        0x000C011C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_B_59                                                        0x000C0120
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_C_60                                                        0x000C0124
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_D_61                                                        0x000C0128
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_E_62                                                        0x000C012C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_F_63                                                        0x000C0130
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_0_64                                                        0x000C0134
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_1_65                                                        0x000C0138
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_2_66                                                        0x000C013C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_3_67                                                        0x000C0140
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_4_68                                                        0x000C0144
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_5_69                                                        0x000C0148
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_6_70                                                        0x000C014C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_7_71                                                        0x000C0150
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_8_72                                                        0x000C0154
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_9_73                                                        0x000C0158
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_A_74                                                        0x000C015C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_B_75                                                        0x000C0160
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_C_76                                                        0x000C0164
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_D_77                                                        0x000C0168
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_E_78                                                        0x000C016C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_F_79                                                        0x000C0170
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_0_80                                                        0x000C0174
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_1_81                                                        0x000C0178
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_2_82                                                        0x000C017C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_3_83                                                        0x000C0180
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_4_84                                                        0x000C0184
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_5_85                                                        0x000C0188
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_6_86                                                        0x000C018C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_7_87                                                        0x000C0190
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_8_88                                                        0x000C0194
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_9_89                                                        0x000C0198
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_A_90                                                        0x000C019C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_B_91                                                        0x000C01A0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_C_92                                                        0x000C01A4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_D_93                                                        0x000C01A8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_E_94                                                        0x000C01AC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_F_95                                                        0x000C01B0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_0_96                                                        0x000C01B4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_1_97                                                        0x000C01B8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_2_98                                                        0x000C01BC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_3_99                                                        0x000C01C0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_4_100                                                       0x000C01C4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_5_101                                                       0x000C01C8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_6_102                                                       0x000C01CC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_7_103                                                       0x000C01D0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_8_104                                                       0x000C01D4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_9_105                                                       0x000C01D8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_A_106                                                       0x000C01DC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_B_107                                                       0x000C01E0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_C_108                                                       0x000C01E4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_D_109                                                       0x000C01E8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_E_110                                                       0x000C01EC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_F_111                                                       0x000C01F0
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_0_112                                                       0x000C01F4
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_1_113                                                       0x000C01F8
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_2_114                                                       0x000C01FC
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_3_115                                                       0x000C0200
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_4_116                                                       0x000C0204
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_5_117                                                       0x000C0208
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_6_118                                                       0x000C020C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_7_119                                                       0x000C0210
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_8_120                                                       0x000C0214
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_9_121                                                       0x000C0218
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_A_122                                                       0x000C021C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_B_123                                                       0x000C0220
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_C_124                                                       0x000C0224
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_D_125                                                       0x000C0228
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_E_126                                                       0x000C022C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_F_127                                                       0x000C0230
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_COUNT_HIT                                                                          0x000C0234
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_COUNT_MISS                                                                         0x000C0238
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_COUNT_TOTAL                                                                        0x000C023C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_HRU_ADDRESS                                                                        0x000C0240
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_HRU_RDATA                                                                          0x000C0244
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_HRU_WDATA                                                                          0x000C0248
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_VRU_ADDRESS                                                                        0x000C024C
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_VRU_RDATA                                                                          0x000C0250
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_VRU_WDATA                                                                          0x000C0254
#define MED_XREG_ARB_MC_CACHE_SLV_MC_CACHE_MCC_DDR_STRIDE                                                                         0x000C0258
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_CACHE_SYS_RESET_SET                                                                    0x000D0000
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_CACHE_SYS_RESET_CLR                                                                    0x000D0004
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_CACHE_SYS_RESET                                                                        0x000D0008
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_CACHE_SYS_CLOCK_ENABLE_SET                                                             0x000D0100
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_CACHE_SYS_CLOCK_ENABLE_CLR                                                             0x000D0104
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_CACHE_SYS_CLOCK_ENABLE                                                                 0x000D0108
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                  0x000D0200
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                  0x000D0204
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                  0x000D0208
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                  0x000D020C
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_XREG_TIMEOUT_EN                                                                        0x000D0300
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                    0x000D0304
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                     0x000D0308
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                    0x000D0310
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                      0x000D0314
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_XREG_COHERENCY_0                                                                       0x000D0400
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                  0x000D0404
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                            0x000D0500
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                            0x000D0504
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_ECO_REG                                                                                0x000D0E00
#define MED_XREG_ARB_MC_CACHE_SLV_BLK_CTRL_MEM_ADJ_OUT                                                                            0x000D0E10
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_SS1                                                                              0x000E0000
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_SS2                                                                              0x000E0004
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_BW                                                                               0x000E0008
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CFG                                                                              0x000E000C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CLK1                                                                             0x000E0010
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CLK2                                                                             0x000E0014
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CLK3                                                                             0x000E0018
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CLK4                                                                             0x000E001C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_DEBUG                                                                            0x000E0020
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_SPARE                                                                            0x000E0024
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_STATUS                                                                           0x000E0028
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_SS1                                                                               0x000E0030
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_SS2                                                                               0x000E0034
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_BW                                                                                0x000E0038
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_CFG                                                                               0x000E003C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_CLK1                                                                              0x000E0040
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_CLK3                                                                              0x000E0048
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_DEBUG                                                                             0x000E0050
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_SPARE                                                                             0x000E0054
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_STATUS                                                                            0x000E0058
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_SS1                                                                               0x000E0060
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_SS2                                                                               0x000E0064
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_BW                                                                                0x000E0068
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CFG                                                                               0x000E006C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CLK1                                                                              0x000E0070
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CLK2                                                                              0x000E0074
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CLK3                                                                              0x000E0078
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CLK4                                                                              0x000E007C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_DEBUG                                                                             0x000E0080
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_SPARE                                                                             0x000E0084
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_STATUS                                                                            0x000E0088
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_FFB                                                                                0x000E0090
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_BW                                                                                 0x000E0098
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CFG                                                                                0x000E009C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CLK1                                                                               0x000E00A0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CLK2                                                                               0x000E00A4
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CLK3                                                                               0x000E00A8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CLK4                                                                               0x000E00AC
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_DEBUG                                                                              0x000E00B0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_SPARE                                                                              0x000E00B4
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_STATUS                                                                             0x000E00B8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_FFB                                                                               0x000E00C0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_BW                                                                                0x000E00C8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_CFG                                                                               0x000E00CC
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_CLK1                                                                              0x000E00D0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_CLK2                                                                              0x000E00D4
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_CLK3                                                                              0x000E00D8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_DEBUG                                                                             0x000E00E0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_SPARE                                                                             0x000E00E4
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_STATUS                                                                            0x000E00E8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_FFB                                                                               0x000E00F0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_BW                                                                                0x000E00F8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_CFG                                                                               0x000E00FC
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_CLK1                                                                              0x000E0100
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_CLK2                                                                              0x000E0104
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_CLK3                                                                              0x000E0108
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_DEBUG                                                                             0x000E0110
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_SPARE                                                                             0x000E0114
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_STATUS                                                                            0x000E0118
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_FFB                                                                               0x000E0120
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_BW                                                                                0x000E0128
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_CFG                                                                               0x000E012C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_CLK3                                                                              0x000E0138
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_DEBUG                                                                             0x000E0140
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_SPARE                                                                             0x000E0144
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_STATUS                                                                            0x000E0148
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_SS1                                                                               0x000E0150
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_SS2                                                                               0x000E0154
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_BW                                                                                0x000E0158
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CFG                                                                               0x000E015C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CLK1                                                                              0x000E0160
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CLK2                                                                              0x000E0164
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CLK3                                                                              0x000E0168
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CLK4                                                                              0x000E016C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_DEBUG                                                                             0x000E0170
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_SPARE                                                                             0x000E0174
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_STATUS                                                                            0x000E0178
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL_SET                                                                           0x000E0200
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL_CLR                                                                           0x000E0204
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL                                                                               0x000E0208
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL2_SET                                                                          0x000E020C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL2_CLR                                                                          0x000E0210
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL2                                                                              0x000E0214
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_LOCK_STATUS                                                                           0x000E0300
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_TEST_CLK_CONFIG                                                                           0x000E0380
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_GPIO_0_1                                                                              0x000E0400
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_GPIO_2_3                                                                              0x000E0404
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_GPIO_4_6                                                                              0x000E0408
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_BOOTSEL_AJTAG1                                                                        0x000E040C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_I2C0                                                                                  0x000E0410
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_I2C1                                                                                  0x000E0414
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_MCARD                                                                                 0x000E0418
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_MMC_PTS2                                                                              0x000E041C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_MTR                                                                                   0x000E0420
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_NAND_MMC                                                                              0x000E0424
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_PCIE_WAKE_BP_CLK7                                                                     0x000E0428
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_PTS0                                                                                  0x000E042C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_PTS1                                                                                  0x000E0430
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_PTS1PAR                                                                               0x000E0434
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII_REFCLK                                                                          0x000E0438
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII0                                                                                0x000E043C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII1_PTS3                                                                           0x000E0440
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII1_PTS3PAR                                                                        0x000E0444
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_SPI_QUAD                                                                              0x000E0448
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_STS6                                                                                  0x000E044C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_STS7                                                                                  0x000E0450
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_UART2                                                                                 0x000E0454
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_STS5_AJTAG0                                                                           0x000E0458
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_EXTUSB2RCLK_AJTAG1                                                                    0x000E045C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII1_AJTAG0                                                                         0x000E0460
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_MDINT_BP_CLK1                                                                         0x000E0464
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_STS4                                                                                  0x000E0468
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_BLOCK_RESET_SET                                                                       0x000E0500
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_BLOCK_RESET_CLR                                                                       0x000E0504
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_BLOCK_RESET                                                                           0x000E0508
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_SYSTEM_RESET_SET                                                                      0x000E0510
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_SYSTEM_RESET_CLR                                                                      0x000E0514
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_SYSTEM_RESET                                                                          0x000E0518
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_CLOCK_ENABLE_SET                                                                      0x000E0520
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_CLOCK_ENABLE_CLR                                                                      0x000E0524
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_CLOCK_ENABLE                                                                          0x000E0528
#define MED_XREG_ARB_CLKRST_SLV_BOOT_BOOT_STRAP                                                                                   0x000E0580
#define MED_XREG_ARB_CLKRST_SLV_INTERRUPTS_INT_CLKRST_ENBL_SET                                                                    0x000E0600
#define MED_XREG_ARB_CLKRST_SLV_INTERRUPTS_INT_CLKRST_ENBL_CLR                                                                    0x000E0604
#define MED_XREG_ARB_CLKRST_SLV_INTERRUPTS_INT_CLKRST_STAT_SET                                                                    0x000E0608
#define MED_XREG_ARB_CLKRST_SLV_INTERRUPTS_INT_CLKRST_STAT_CLR                                                                    0x000E060C
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_0_SET                                                                             0x000E0680
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_0_CLR                                                                             0x000E0684
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_0                                                                                 0x000E0688
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_1_SET                                                                             0x000E0690
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_1_CLR                                                                             0x000E0694
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_1                                                                                 0x000E0698
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_2_SET                                                                             0x000E06A0
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_2_CLR                                                                             0x000E06A4
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_2                                                                                 0x000E06A8
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_3_SET                                                                             0x000E06B0
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_3_CLR                                                                             0x000E06B4
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_3                                                                                 0x000E06B8
#define MED_XREG_ARB_CLKRST_SLV_RNG_RAND_SEED_LSW                                                                                 0x000E0700
#define MED_XREG_ARB_CLKRST_SLV_RNG_RAND_SEED_MSW                                                                                 0x000E0704
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_CTL                                                                                       0x000E0708
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_OSC1                                                                                      0x000E070C
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_OSC2                                                                                      0x000E0710
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_OSC3                                                                                      0x000E0714
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_OSC4                                                                                      0x000E0718
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_MFD_SYS_RESET_SET                                                                   0x00188000
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_MFD_SYS_RESET_CLR                                                                   0x00188004
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_MFD_SYS_RESET                                                                       0x00188008
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_MFD_SYS_CLOCK_ENABLE_SET                                                            0x00188100
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_MFD_SYS_CLOCK_ENABLE_CLR                                                            0x00188104
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_MFD_SYS_CLOCK_ENABLE                                                                0x00188108
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                               0x00188200
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                               0x00188204
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                               0x00188208
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                               0x0018820C
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_XREG_TIMEOUT_EN                                                                     0x00188300
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                 0x00188304
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                  0x00188308
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                 0x00188310
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                   0x00188314
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_XREG_COHERENCY_0                                                                    0x00188400
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                               0x00188404
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                         0x00188500
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                         0x00188504
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_ECO_REG                                                                             0x00188E00
#define MED_XREG_ARB_DEC_MFD_SLV_MFD_BLK_CTRL_MEM_ADJ_OUT                                                                         0x00188E10
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_ENABLE_CRB                                                               0x001C0000
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INIT_CLIENT_BUFFER_STATUS                                                0x001C0800
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_RES_CLIENT_BUFFER_STATUS                                                 0x001C0804
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INTER_CLIENT_BUFFER_STATUS                                               0x001C0808
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INTRA_CLIENT_BUFFER_STATUS                                               0x001C080C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_DEBLOCK_CLIENT_BUFFER_STATUS                                             0x001C0810
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INIT_CLIENT_CURRENT_CTU_ADDR_TS                                          0x001C0820
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_RES_CLIENT_CURRENT_CTU_ADDR_TS                                           0x001C0824
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INTER_CLIENT_CURRENT_CTU_ADDR_TS                                         0x001C0828
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INTRA_CLIENT_CURRENT_CTU_ADDR_TS                                         0x001C082C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_DEBLOCK_CLIENT_CURRENT_CTU_ADDR_TS                                       0x001C0830
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_CLIENT_TRACKER_CTU_ADDR_TS                                               0x001C0880
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_CLIENT_DEBUG_CTU_ADDR_TS                                                 0x001C0900
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_SELECT_BUFFER                                                            0x001C0980
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_XREG_HAS_ACCESS_TO_BUFFER                                                0x001C0984
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_CLIENT_FORCE_DONE                                                        0x001C0990
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_ENBL_SET                                                   0x001C0A00
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_ENBL_CLR                                                   0x001C0A04
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_STAT_SET                                                   0x001C0A08
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_STAT_CLR                                                   0x001C0A0C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_DEBUG_ENBL_SET                                                   0x001C0A10
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_DEBUG_ENBL_CLR                                                   0x001C0A14
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_DEBUG_STAT_SET                                                   0x001C0A18
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_DEBUG_STAT_CLR                                                   0x001C0A1C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_TRACKER_ENBL_SET                                                 0x001C0A20
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_TRACKER_ENBL_CLR                                                 0x001C0A24
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_TRACKER_STAT_SET                                                 0x001C0A28
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_TRACKER_STAT_CLR                                                 0x001C0A2C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_STATUS                                                     0x001C0B00
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_CONTROL                                                                            0x001CA200
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_STATUS                                                                             0x001CA204
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_BASE                                                                               0x001CA208
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_CTU_START_X_Y                                                                      0x001CA20C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_LOADED_LEVEL                                                                       0x001CA210
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_CONSUMED_LEVEL                                                                     0x001CA214
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_CTU_WM_LEVEL                                                                       0x001CA218
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_INTERRUPT_CTRL_ENBL_SET                                                            0x001CA21C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_INTERRUPT_CTRL_ENBL_CLR                                                            0x001CA220
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_INTERRUPT_CTRL_STAT_SET                                                            0x001CA224
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_INTERRUPT_CTRL_STAT_CLR                                                            0x001CA228
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_BUF0_START_X_Y                                                                     0x001CA22C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_BUF1_START_X_Y                                                                     0x001CA230
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_BUF2_START_X_Y                                                                     0x001CA234
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_BUF3_START_X_Y                                                                     0x001CA238
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_MVB_MVB_DMA_STRIDE                                                                         0x001CA23C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_00                                                                 0x001CA800
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_01                                                                 0x001CA804
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_02                                                                 0x001CA808
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_03                                                                 0x001CA80C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_04                                                                 0x001CA810
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_05                                                                 0x001CA814
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_06                                                                 0x001CA818
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_07                                                                 0x001CA81C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_08                                                                 0x001CA820
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_09                                                                 0x001CA824
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_10                                                                 0x001CA828
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_11                                                                 0x001CA82C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_12                                                                 0x001CA830
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_13                                                                 0x001CA834
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_14                                                                 0x001CA838
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_15                                                                 0x001CA83C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_00_PUSH                                                            0x001CA900
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_01_PUSH                                                            0x001CA904
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_02_PUSH                                                            0x001CA908
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_03_PUSH                                                            0x001CA90C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_04_PUSH                                                            0x001CA910
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_05_PUSH                                                            0x001CA914
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_06_PUSH                                                            0x001CA918
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_07_PUSH                                                            0x001CA91C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_08_PUSH                                                            0x001CA920
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_09_PUSH                                                            0x001CA924
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_10_PUSH                                                            0x001CA928
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_11_PUSH                                                            0x001CA92C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_12_PUSH                                                            0x001CA930
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_13_PUSH                                                            0x001CA934
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_14_PUSH                                                            0x001CA938
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COEF_FIELD_15_PUSH                                                            0x001CA93C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_WP_PIC_CONTROL_REG                                                                   0x001CB000
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_WP_SLICE_CONTROL_REG                                                                 0x001CB004
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_WP_LUMA_CONTROL_REG                                                                  0x001CB008
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_WP_CHROMA_CONTROL_REG                                                                0x001CB00C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_4                                                                              0x001CB010
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_5                                                                              0x001CB014
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_6                                                                              0x001CB018
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_7                                                                              0x001CB01C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_8                                                                              0x001CB020
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_9                                                                              0x001CB024
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_10                                                                             0x001CB028
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_11                                                                             0x001CB02C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_12                                                                             0x001CB030
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_13                                                                             0x001CB034
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_14                                                                             0x001CB038
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_15                                                                             0x001CB03C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_16                                                                             0x001CB040
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_17                                                                             0x001CB044
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_18                                                                             0x001CB048
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_19                                                                             0x001CB04C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_20                                                                             0x001CB050
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_21                                                                             0x001CB054
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX10_CB_WP                                                                   0x001CB100
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_LUMA_WP                                                                 0x001CB104
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_CR_WP                                                                   0x001CB108
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_CB_WP                                                                   0x001CB10C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_LUMA_WP                                                                 0x001CB110
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_CR_WP                                                                   0x001CB114
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_CB_WP                                                                   0x001CB118
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_LUMA_WP                                                                 0x001CB11C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_CR_WP                                                                   0x001CB120
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_CB_WP                                                                   0x001CB124
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_LUMA_WP                                                                 0x001CB128
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_CR_WP                                                                   0x001CB12C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_CB_WP                                                                   0x001CB130
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_LUMA_WP                                                                 0x001CB134
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_CR_WP                                                                   0x001CB138
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_CB_WP                                                                   0x001CB13C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_LUMA_WP                                                                  0x001CB140
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_CR_WP                                                                    0x001CB144
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_CB_WP                                                                    0x001CB148
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_LUMA_WP                                                                  0x001CB14C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_CR_WP                                                                    0x001CB150
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_CB_WP                                                                    0x001CB154
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_COEF_BUSY_COUNT                                                                           0x001CB800
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_INTER_BUSY_COUNT                                                                          0x001CB804
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_INTRA_BUSY_COUNT                                                                          0x001CB808
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_FULL_STATUS                                                                          0x001CB80C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_DEBUG_CONTROL                                                                             0x001CB810
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_0                                                                   0x001CB900
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_1                                                                   0x001CB904
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_2                                                                   0x001CB908
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_3                                                                   0x001CB90C
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_4                                                                   0x001CB910
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_ACCESS_COMMON_WORD_00_PUSH                                                           0x001CC7FC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_WP_PIC_CONTROL_REG                                                                   0x001CB000
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_WP_SLICE_CONTROL_REG                                                                 0x001CB004
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_WP_LUMA_CONTROL_REG                                                                  0x001CB008
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_WP_CHROMA_CONTROL_REG                                                                0x001CB00C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_4                                                                              0x001CB010
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_5                                                                              0x001CB014
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_6                                                                              0x001CB018
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_7                                                                              0x001CB01C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_8                                                                              0x001CB020
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_9                                                                              0x001CB024
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_10                                                                             0x001CB028
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_11                                                                             0x001CB02C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_12                                                                             0x001CB030
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_13                                                                             0x001CB034
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_14                                                                             0x001CB038
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_15                                                                             0x001CB03C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_16                                                                             0x001CB040
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_17                                                                             0x001CB044
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_18                                                                             0x001CB048
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_19                                                                             0x001CB04C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_20                                                                             0x001CB050
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_21                                                                             0x001CB054
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_22                                                                             0x001CB058
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_23                                                                             0x001CB05C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_24                                                                             0x001CB060
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_25                                                                             0x001CB064
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_26                                                                             0x001CB068
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_27                                                                             0x001CB06C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_28                                                                             0x001CB070
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_29                                                                             0x001CB074
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_30                                                                             0x001CB078
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_ENTRY_31                                                                             0x001CB07C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX0_LUMA_WP                                                                  0x001CB080
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX0_CR_WP                                                                    0x001CB084
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX0_CB_WP                                                                    0x001CB088
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX1_LUMA_WP                                                                  0x001CB08C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX1_CR_WP                                                                    0x001CB090
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX1_CB_WP                                                                    0x001CB094
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX2_LUMA_WP                                                                  0x001CB098
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX2_CR_WP                                                                    0x001CB09C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX2_CB_WP                                                                    0x001CB0A0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX3_LUMA_WP                                                                  0x001CB0A4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX3_CR_WP                                                                    0x001CB0A8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX3_CB_WP                                                                    0x001CB0AC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX4_LUMA_WP                                                                  0x001CB0B0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX4_CR_WP                                                                    0x001CB0B4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX4_CB_WP                                                                    0x001CB0B8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX5_LUMA_WP                                                                  0x001CB0BC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX5_CR_WP                                                                    0x001CB0C0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX5_CB_WP                                                                    0x001CB0C4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX6_LUMA_WP                                                                  0x001CB0C8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX6_CR_WP                                                                    0x001CB0CC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX6_CB_WP                                                                    0x001CB0D0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX7_LUMA_WP                                                                  0x001CB0D4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX7_CR_WP                                                                    0x001CB0D8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX7_CB_WP                                                                    0x001CB0DC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX8_LUMA_WP                                                                  0x001CB0E0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX8_CR_WP                                                                    0x001CB0E4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX8_CB_WP                                                                    0x001CB0E8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX9_LUMA_WP                                                                  0x001CB0EC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX9_CR_WP                                                                    0x001CB0F0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX9_CB_WP                                                                    0x001CB0F4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX10_LUMA_WP                                                                 0x001CB0F8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX10_CR_WP                                                                   0x001CB0FC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX10_CB_WP                                                                   0x001CB100
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_LUMA_WP                                                                 0x001CB104
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_CR_WP                                                                   0x001CB108
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_CB_WP                                                                   0x001CB10C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_LUMA_WP                                                                 0x001CB110
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_CR_WP                                                                   0x001CB114
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_CB_WP                                                                   0x001CB118
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_LUMA_WP                                                                 0x001CB11C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_CR_WP                                                                   0x001CB120
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_CB_WP                                                                   0x001CB124
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_LUMA_WP                                                                 0x001CB128
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_CR_WP                                                                   0x001CB12C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_CB_WP                                                                   0x001CB130
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_LUMA_WP                                                                 0x001CB134
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_CR_WP                                                                   0x001CB138
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_CB_WP                                                                   0x001CB13C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_LUMA_WP                                                                  0x001CB140
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_CR_WP                                                                    0x001CB144
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_CB_WP                                                                    0x001CB148
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_LUMA_WP                                                                  0x001CB14C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_CR_WP                                                                    0x001CB150
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_CB_WP                                                                    0x001CB154
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX2_LUMA_WP                                                                  0x001CB158
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX2_CR_WP                                                                    0x001CB15C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX2_CB_WP                                                                    0x001CB160
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX3_LUMA_WP                                                                  0x001CB164
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX3_CR_WP                                                                    0x001CB168
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX3_CB_WP                                                                    0x001CB16C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX4_LUMA_WP                                                                  0x001CB170
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX4_CR_WP                                                                    0x001CB174
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX4_CB_WP                                                                    0x001CB178
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX5_LUMA_WP                                                                  0x001CB17C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX5_CR_WP                                                                    0x001CB180
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX5_CB_WP                                                                    0x001CB184
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX6_LUMA_WP                                                                  0x001CB188
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX6_CR_WP                                                                    0x001CB18C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX6_CB_WP                                                                    0x001CB190
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX7_LUMA_WP                                                                  0x001CB194
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX7_CR_WP                                                                    0x001CB198
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX7_CB_WP                                                                    0x001CB19C
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX8_LUMA_WP                                                                  0x001CB1A0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX8_CR_WP                                                                    0x001CB1A4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX8_CB_WP                                                                    0x001CB1A8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX9_LUMA_WP                                                                  0x001CB1AC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX9_CR_WP                                                                    0x001CB1B0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX9_CB_WP                                                                    0x001CB1B4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX10_LUMA_WP                                                                 0x001CB1B8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX10_CR_WP                                                                   0x001CB1BC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX10_CB_WP                                                                   0x001CB1C0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX11_LUMA_WP                                                                 0x001CB1C4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX11_CR_WP                                                                   0x001CB1C8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX11_CB_WP                                                                   0x001CB1CC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX12_LUMA_WP                                                                 0x001CB1D0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX12_CR_WP                                                                   0x001CB1D4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX12_CB_WP                                                                   0x001CB1D8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX13_LUMA_WP                                                                 0x001CB1DC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX13_CR_WP                                                                   0x001CB1E0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX13_CB_WP                                                                   0x001CB1E4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX14_LUMA_WP                                                                 0x001CB1E8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX14_CR_WP                                                                   0x001CB1EC
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX14_CB_WP                                                                   0x001CB1F0
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX15_LUMA_WP                                                                 0x001CB1F4
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX15_CR_WP                                                                   0x001CB1F8
#define MED_XREG_ARB_HEVC_SLV_HEVC_DEC_INTER_L1_REF_IDX15_CB_WP                                                                   0x001CB1FC
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_COEF_BUSY_COUNT                                                                           0x001CB800
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_INTER_BUSY_COUNT                                                                          0x001CB804
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_INTRA_BUSY_COUNT                                                                          0x001CB808
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_FULL_STATUS                                                                          0x001CB80C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_DEBUG_CONTROL                                                                             0x001CB810
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_DEBUG_STATUS                                                                              0x001CB814
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_CONCAT_MB_CHK                                                                             0x001CB818
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_CONCAT_MB_CHK_SET                                                                         0x001CB81C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_CUR_MB                                                                                    0x001CB820
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_CONCAT_MB_CHK_EN                                                                          0x001CB824
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_GET_BITS_STATUS                                                                          0x001CB880
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_STORED_BITS                                                                              0x001CB884
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_BIT_COUNT_LOWER                                                                          0x001CB88C
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_USED_COUNT                                                                               0x001CB890
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_CODE_A                                                                                   0x001CB894
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_CODE_MASK_A                                                                              0x001CB898
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_CODE_B                                                                                   0x001CB89C
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_CODE_MASK_B                                                                              0x001CB8A0
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_CODE_C                                                                                   0x001CB8A4
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_CODE_MASK_C                                                                              0x001CB8A8
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_CODE_D                                                                                   0x001CB8AC
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_CODE_MASK_D                                                                              0x001CB8B0
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_SEARCH                                                                                   0x001CB8B4
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_ENDIAN_SWAP                                                                              0x001CB8B8
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_BIT_COUNT_LATCH_UPPER                                                                    0x001CB8BC
#define MED_XREG_ARB_HEVC_SLV_ED_GETBITS_XREG_BITS_TO_FLUSH                                                                       0x001CB8C0
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_0                                                                   0x001CB900
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_1                                                                   0x001CB904
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_2                                                                   0x001CB908
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_3                                                                   0x001CB90C
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_4                                                                   0x001CB910
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_HEADER_CONFIG_5                                                                   0x001CB914
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_SLICE_CONFIG                                                                      0x001CB918
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_NEW_SLICE                                                                         0x001CB91C
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_STATUS_0                                                                          0x001CB920
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_CABAC_ERROR_ENBL_SET                                                              0x001CB924
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_CABAC_ERROR_ENBL_CLR                                                              0x001CB928
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_CABAC_ERROR_STAT_SET                                                              0x001CB92C
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_CABAC_ERROR_STAT_CLR                                                              0x001CB930
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_CABAC_STATUS_ENBL_SET                                                             0x001CB940
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_CABAC_STATUS_ENBL_CLR                                                             0x001CB944
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_CABAC_STATUS_STAT_SET                                                             0x001CB948
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_CABAC_STATUS_STAT_CLR                                                             0x001CB94C
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_DEBUG_CONFIG_0                                                                    0x001CB950
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_DEBUG_STATUS_0                                                                    0x001CB954
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_DEBUG_STATUS_1                                                                    0x001CB958
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_DEBUG_STATUS_2                                                                    0x001CB95C
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_DEBUG_STATUS_3                                                                    0x001CB960
#define MED_XREG_ARB_HEVC_SLV_ED_HEVC_CABAC_DEC_TEMP_REG                                                                          0x001CB964
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_REGS_ED_BRG_SCRATCH                                                                  0x001CB980
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_REGS_INT_ED                                                                          0x001CB984
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_REGS_INT_ED_ENABLE                                                                   0x001CB988
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_REGS_FORCE_PULL                                                                      0x001CB98C
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_REGS_CONCAT_COEF_FIFO_COUNT                                                          0x001CB990
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_REGS_CONCAT_INTRA_FIFO_COUNT                                                         0x001CB994
#define MED_XREG_ARB_HEVC_SLV_ED_CONCAT_FIFO_REGS_CONCAT_INTER_FIFO_COUNT                                                         0x001CB998
#define MED_XREG_ARB_HEVC_SLV_ED_ED_IF_ED_GETBITS_FIFO_WRITE                                                                      0x001CB9C0
#define MED_XREG_ARB_HEVC_SLV_ED_ED_IF_ED_GETBITS_FIFO_ENABLE                                                                     0x001CB9C8
#define MED_XREG_ARB_HEVC_SLV_ED_ED_IF_ED_GETBITS_FIFO_STATUS                                                                     0x001CB9CC
#define MED_XREG_ARB_HEVC_SLV_ED_ED_IF_PUTBITS_MON                                                                                0x001CB9D0
#define MED_XREG_ARB_HEVC_SLV_ED_ED_IF_PUTBITS_FLAGS                                                                              0x001CB9D4
#define MED_XREG_ARB_HEVC_SLV_ED_ED_IF_PUTBITS_POP                                                                                0x001CB9D8
#define MED_XREG_ARB_HEVC_SLV_ED_ED_IF_ED_PUTBITS_CTRL                                                                            0x001CB9DC
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_PIPE_CONFIG                                                                          0x001CC000
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_PIPE                                                                           0x001CC004
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_PIXEL_SIZE                                                                     0x001CC008
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_MB_SIZE                                                                        0x001CC00C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_ECO_REGISTER                                                                         0x001CC010
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INTRA_DECODE_ENABLE                                                                  0x001CC014
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_HEVC_DBLK_CONTROL_STATUS                                                             0x001CC018
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_HEVC_DBLK_BETA_TC_OFFSET_PARAMS                                                      0x001CC01C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_HEVC_DBLK_POC_IDS_LIST0_REG0                                                         0x001CC020
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_HEVC_DBLK_POC_IDS_LIST0_REG1                                                         0x001CC024
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_HEVC_DBLK_POC_IDS_LIST1_REG0                                                         0x001CC028
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_HEVC_DBLK_POC_IDS_LIST1_REG1                                                         0x001CC02C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_SLICE_QP_Y                                                                           0x001CC030
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_EC_SYNC_ENABLE                                                                       0x001CC034
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_CHROMA_QP_OFFSET                                                                     0x001CC038
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_CU_QP_DELTA                                                                          0x001CC03C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_SAO_CFG                                                                              0x001CC044
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_REC_LUMA_F0                                                                          0x001CC048
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_REC_CHROMA_F0                                                                        0x001CC04C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_REC_LUMA_F1                                                                          0x001CC050
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_REC_CHROMA_F1                                                                        0x001CC054
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_COL_MV                                                                               0x001CC058
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_DMA_CFG                                                                              0x001CC05C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_HEVC_MVP_SLICE_CFG                                                                   0x001CC060
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_LAST_CTU_IN_SLICE_POS                                                                0x001CC064
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INTERRUPT_CTRL_ENBL_SET                                                              0x001CC070
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INTERRUPT_CTRL_ENBL_CLR                                                              0x001CC074
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INTERRUPT_CTRL_STAT_SET                                                              0x001CC078
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INTERRUPT_CTRL_STAT_CLR                                                              0x001CC07C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_COL_BD_REG_0_1                                                            0x001CC080
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_COL_BD_REG_2_3                                                            0x001CC084
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_COL_BD_REG_4_5                                                            0x001CC088
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_COL_BD_REG_6_7                                                            0x001CC08C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_COL_BD_REG_8_9                                                            0x001CC090
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_ROW_BD_REG_0_1                                                            0x001CC094
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_ROW_BD_REG_2_3                                                            0x001CC098
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_ROW_BD_REG_4_5                                                            0x001CC09C
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_ROW_BD_REG_6_7                                                            0x001CC0A0
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_ROW_BD_REG_8_9                                                            0x001CC0A4
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_ROW_BD_REG_10                                                             0x001CC0A8
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_SLICE_CONFIG_0                                                            0x001CC0AC
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_BLOCK_CONFIG_0                                                            0x001CC0B0
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_LT                                                                        0x001CC0B4
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC0                                                                      0x001CC0B8
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC1                                                                      0x001CC0BC
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC2                                                                      0x001CC0C0
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC3                                                                      0x001CC0C4
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC4                                                                      0x001CC0C8
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC5                                                                      0x001CC0CC
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC6                                                                      0x001CC0D0
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC7                                                                      0x001CC0D4
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC8                                                                      0x001CC0D8
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC9                                                                      0x001CC0DC
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC10                                                                     0x001CC0E0
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC11                                                                     0x001CC0E4
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC12                                                                     0x001CC0E8
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC13                                                                     0x001CC0EC
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC14                                                                     0x001CC0F0
#define MED_XREG_ARB_HEVC_SLV_GLOBAL_REG_DEC_INPUT_HEVC_POC                                                                       0x001CC0F4
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_HEVC_SYS_RESET_SET                                                                         0x001D0000
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_HEVC_SYS_RESET_CLR                                                                         0x001D0004
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_HEVC_SYS_RESET                                                                             0x001D0008
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_HEVC_SYS_CLOCK_ENABLE_SET                                                                  0x001D0010
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_HEVC_SYS_CLOCK_ENABLE_CLR                                                                  0x001D0014
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_HEVC_SYS_CLOCK_ENABLE                                                                      0x001D0018
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                      0x001D0020
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                      0x001D0024
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                      0x001D0028
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                      0x001D002C
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_XREG_TIMEOUT_EN                                                                            0x001D0030
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                        0x001D0034
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                         0x001D003C
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                        0x001D0040
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                          0x001D0044
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_XREG_COHERENCY_0                                                                           0x001D0048
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                      0x001D004C
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                                0x001D0050
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                                0x001D0054
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_ECO_REG                                                                                    0x001D0060
#define MED_XREG_ARB_HEVC_SLV_BLK_CTRL_MEM_ADJ_OUT                                                                                0x001D0070
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SET_XMEM_TAG                                                                          0x00200300
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_OUTSTANDING_XMEM_WR_COUNT                                                             0x00200304
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_ECO_REGISTER                                                                          0x00200308
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_BOOT_ADDRESS                                                                          0x0020030C
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_ENABLE_NMI_FROM_IOL                                                                   0x00200310
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_TRACE_PORT_CTRL                                                                       0x00200380
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SPU_CPU_CONTROL_SET                                                                   0x00201000
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SPU_CPU_CONTROL_CLR                                                                   0x00201004
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SPU_CPU_STATUS                                                                        0x0020100C
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SPU_XMEM_PRIORITY                                                                     0x00201010
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_CONFIG                                                                       0x00400000
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_MEM_INTF                                                                     0x00400004
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_INTR_EN                                                                      0x00400010
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_INTR_STATUS                                                                  0x00400014
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBL_BUFF                                                                     0x0040001C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_SRC_DIMENSION                                                                0x00400020
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DEST_DIMENSION                                                               0x00400024
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_INITIAL_PHASE                                                                0x00400028
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PHASE_INCR                                                                   0x0040002C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_Y_BUFF_BASE                                                                  0x00400030
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_C_BUFF_BASE                                                                  0x00400034
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PRM_BUFF_BASE                                                                0x00400038
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBL_BUFF_OFFSET                                                              0x0040003C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_LUMA_CROP                                                                    0x00400040
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_ANAMORPHIC_REG                                                               0x00400044
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_CHROMA_INITIAL_PHASE                                                         0x00400048
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_CHROMA_PHASE_INCR                                                            0x0040004C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_LUMA_INITIAL_PHASE                                                 0x00400050
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_LUMA_PHASE_INCR                                                    0x00400054
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_CHROMA_INITIAL_PHASE                                               0x00400058
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_CHROMA_PHASE_INCR                                                  0x0040005C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_Y_BUFF_BASE                                                        0x00400060
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_C_BUFF_BASE                                                        0x00400064
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_CHROMA_CROP                                                                  0x00400068
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PIX_MB_LOC                                                                   0x0040006C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PRM_MB_LOC                                                                   0x00400070
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PIX_FRM_CNT                                                                  0x00400074
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PRM_FRM_CNT                                                                  0x00400078
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBG_CTL                                                                      0x0040007C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_ADDR_X_INIT                                                                  0x00400090
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_ADDR_Y_INIT                                                                  0x00400094
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PRM_INIT_PHASE                                                               0x00400098
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_OUT_PAD                                                                      0x0040009C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBG_STAT                                                                     0x004000A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBG_PIX_LOC                                                                  0x004000A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBG_PRM_LOC                                                                  0x004000A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_CONFIG                                                                     0x00400100
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_MEM_INTF                                                                   0x00400104
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_INTR_EN                                                                    0x00400110
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_INTR_STATUS                                                                0x00400114
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBL_BUFF                                                                   0x0040011C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_SRC_DIMENSION                                                              0x00400120
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DEST_DIMENSION                                                             0x00400124
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_INITIAL_PHASE                                                              0x00400128
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PHASE_INCR                                                                 0x0040012C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_Y_BUFF_BASE                                                                0x00400130
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_C_BUFF_BASE                                                                0x00400134
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PRM_BUFF_BASE                                                              0x00400138
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBL_BUFF_OFFSET                                                            0x0040013C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_LUMA_CROP                                                                  0x00400140
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_CHROMA_CROP                                                                0x00400144
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_CHROMA_INITIAL_PHASE                                                       0x00400148
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_CHROMA_PHASE_INCR                                                          0x0040014C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_LUMA_INITIAL_PHASE                                               0x00400150
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_LUMA_PHASE_INCR                                                  0x00400154
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_CHROMA_INITIAL_PHASE                                             0x00400158
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_CHROMA_PHASE_INCR                                                0x0040015C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_Y_BUFF_BASE                                                      0x00400160
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_C_BUFF_BASE                                                      0x00400164
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PIX_MB_LOC                                                                 0x00400168
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PRM_MB_LOC                                                                 0x0040016C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PIX_FRM_CNT                                                                0x00400170
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PRM_FRM_CNT                                                                0x00400174
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBG_CTL                                                                    0x00400178
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_NUM_REP                                                                    0x0040018C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_REP_PIXELS                                                                 0x00400190
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_ADDR_X_INIT                                                                0x00400194
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_ADDR_Y_INIT                                                                0x00400198
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PRM_INIT_PHASE                                                             0x0040019C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBG_STAT                                                                   0x004001A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBG_PIX_LOC                                                                0x004001A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBG_PRM_LOC                                                                0x004001A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR0                                                              0x0041E000
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR1                                                              0x0041E004
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR2                                                              0x0041E008
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR3                                                              0x0041E00C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR4                                                              0x0041E010
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR5                                                              0x0041E014
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR6                                                              0x0041E018
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR7                                                              0x0041E01C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR8                                                              0x0041E020
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR9                                                              0x0041E024
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR10                                                             0x0041E028
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR11                                                             0x0041E02C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR12                                                             0x0041E030
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR13                                                             0x0041E034
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR14                                                             0x0041E038
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR15                                                             0x0041E03C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR16                                                             0x0041E040
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR17                                                             0x0041E044
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR18                                                             0x0041E048
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR19                                                             0x0041E04C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR20                                                             0x0041E050
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR21                                                             0x0041E054
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR22                                                             0x0041E058
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR23                                                             0x0041E05C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR24                                                             0x0041E060
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR25                                                             0x0041E064
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR26                                                             0x0041E068
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR27                                                             0x0041E06C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR28                                                             0x0041E070
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR29                                                             0x0041E074
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR30                                                             0x0041E078
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR31                                                             0x0041E07C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR32                                                             0x0041E080
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR33                                                             0x0041E084
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR34                                                             0x0041E088
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR35                                                             0x0041E08C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR36                                                             0x0041E090
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR37                                                             0x0041E094
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR38                                                             0x0041E098
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR39                                                             0x0041E09C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR40                                                             0x0041E0A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR41                                                             0x0041E0A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR42                                                             0x0041E0A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR43                                                             0x0041E0AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR44                                                             0x0041E0B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR45                                                             0x0041E0B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR46                                                             0x0041E0B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR47                                                             0x0041E0BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR48                                                             0x0041E0C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR49                                                             0x0041E0C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR50                                                             0x0041E0C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR51                                                             0x0041E0CC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR52                                                             0x0041E0D0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR53                                                             0x0041E0D4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR54                                                             0x0041E0D8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR55                                                             0x0041E0DC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR56                                                             0x0041E0E0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR57                                                             0x0041E0E4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR58                                                             0x0041E0E8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR59                                                             0x0041E0EC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR60                                                             0x0041E0F0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR61                                                             0x0041E0F4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR62                                                             0x0041E0F8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR63                                                             0x0041E0FC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_PREDICATE_BITS                                                    0x0041E100
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_ALU_COND                                                          0x0041E104
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MERGE_WINDOW                                                      0x0041E108
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MB_COORD                                                          0x0041E10C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MV_RANGE_X                                                        0x0041E110
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MV_RANGE_Y                                                        0x0041E114
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_PAGE                                                              0x0041E118
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_PC_STACK                                                          0x0041E11C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_CIRC_BUFF1_CNTL_STAT                                              0x0041E120
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_PC_INITIAL                                                        0x0041E124
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MVRP_CTRL_STATUS                                                  0x0041E128
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MAILBOX_IN                                                        0x0041E12C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MAILBOX_OUT                                                       0x0041E130
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_HW_CTRL_STATUS                                                    0x0041E134
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_CIRC_BUFF2_CNTL_STAT                                              0x0041E138
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_ALGORITHM_DONE                                                    0x0041E13C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP0                                                 0x0041E140
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP1                                                 0x0041E144
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP2                                                 0x0041E148
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_MBX_MBY_BP3                                                       0x0041E14C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_MVRP_READ_ADDR_BP4                                                0x0041E150
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_MVRP_WRITE_ADDR_BP5                                               0x0041E154
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_BP_STATUS                                                         0x0041E158
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_STEP_N                                                            0x0041E15C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_DBG_STATUS                                                        0x0041E160
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_DBG_CNTL                                                          0x0041E164
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_BR_TRACE_CNTL                                                     0x0041E168
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD00                                                    0x0041E180
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD01                                                    0x0041E184
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD02                                                    0x0041E188
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD03                                                    0x0041E18C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD04                                                    0x0041E190
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD05                                                    0x0041E194
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD06                                                    0x0041E198
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD07                                                    0x0041E19C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD08                                                    0x0041E1A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD09                                                    0x0041E1A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD10                                                    0x0041E1A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD11                                                    0x0041E1AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD12                                                    0x0041E1B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD13                                                    0x0041E1B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD14                                                    0x0041E1B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD15                                                    0x0041E1BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD16                                                    0x0041E1C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD17                                                    0x0041E1C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD18                                                    0x0041E1C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD19                                                    0x0041E1CC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD20                                                    0x0041E1D0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD21                                                    0x0041E1D4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD22                                                    0x0041E1D8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD23                                                    0x0041E1DC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD24                                                    0x0041E1E0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD25                                                    0x0041E1E4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD26                                                    0x0041E1E8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD27                                                    0x0041E1EC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD28                                                    0x0041E1F0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD29                                                    0x0041E1F4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD30                                                    0x0041E1F8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD31                                                    0x0041E1FC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR0                                                              0x0042E000
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR1                                                              0x0042E004
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR2                                                              0x0042E008
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR3                                                              0x0042E00C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR4                                                              0x0042E010
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR5                                                              0x0042E014
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR6                                                              0x0042E018
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR7                                                              0x0042E01C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR8                                                              0x0042E020
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR9                                                              0x0042E024
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR10                                                             0x0042E028
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR11                                                             0x0042E02C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR12                                                             0x0042E030
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR13                                                             0x0042E034
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR14                                                             0x0042E038
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR15                                                             0x0042E03C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR16                                                             0x0042E040
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR17                                                             0x0042E044
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR18                                                             0x0042E048
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR19                                                             0x0042E04C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR20                                                             0x0042E050
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR21                                                             0x0042E054
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR22                                                             0x0042E058
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR23                                                             0x0042E05C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR24                                                             0x0042E060
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR25                                                             0x0042E064
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR26                                                             0x0042E068
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR27                                                             0x0042E06C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR28                                                             0x0042E070
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR29                                                             0x0042E074
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR30                                                             0x0042E078
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR31                                                             0x0042E07C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR32                                                             0x0042E080
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR33                                                             0x0042E084
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR34                                                             0x0042E088
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR35                                                             0x0042E08C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR36                                                             0x0042E090
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR37                                                             0x0042E094
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR38                                                             0x0042E098
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR39                                                             0x0042E09C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR40                                                             0x0042E0A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR41                                                             0x0042E0A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR42                                                             0x0042E0A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR43                                                             0x0042E0AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR44                                                             0x0042E0B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR45                                                             0x0042E0B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR46                                                             0x0042E0B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR47                                                             0x0042E0BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR48                                                             0x0042E0C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR49                                                             0x0042E0C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR50                                                             0x0042E0C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR51                                                             0x0042E0CC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR52                                                             0x0042E0D0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR53                                                             0x0042E0D4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR54                                                             0x0042E0D8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR55                                                             0x0042E0DC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR56                                                             0x0042E0E0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR57                                                             0x0042E0E4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR58                                                             0x0042E0E8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR59                                                             0x0042E0EC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR60                                                             0x0042E0F0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR61                                                             0x0042E0F4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR62                                                             0x0042E0F8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR63                                                             0x0042E0FC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_PREDICATE_BITS                                                    0x0042E100
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_ALU_COND                                                          0x0042E104
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MERGE_WINDOW                                                      0x0042E108
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MB_COORD                                                          0x0042E10C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MV_RANGE_X                                                        0x0042E110
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MV_RANGE_Y                                                        0x0042E114
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_PAGE                                                              0x0042E118
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_PC_STACK                                                          0x0042E11C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_CIRC_BUFF1_CNTL_STAT                                              0x0042E120
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_PC_INITIAL                                                        0x0042E124
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MVRP_CTRL_STATUS                                                  0x0042E128
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MAILBOX_IN                                                        0x0042E12C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MAILBOX_OUT                                                       0x0042E130
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_HW_CTRL_STATUS                                                    0x0042E134
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_CIRC_BUFF2_CNTL_STAT                                              0x0042E138
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_ALGORITHM_DONE                                                    0x0042E13C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP0                                                 0x0042E140
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP1                                                 0x0042E144
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP2                                                 0x0042E148
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_MBX_MBY_BP3                                                       0x0042E14C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_MVRP_READ_ADDR_BP4                                                0x0042E150
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_MVRP_WRITE_ADDR_BP5                                               0x0042E154
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_BP_STATUS                                                         0x0042E158
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_STEP_N                                                            0x0042E15C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_DBG_STATUS                                                        0x0042E160
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_DBG_CNTL                                                          0x0042E164
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_BR_TRACE_CNTL                                                     0x0042E168
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD00                                                    0x0042E180
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD01                                                    0x0042E184
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD02                                                    0x0042E188
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD03                                                    0x0042E18C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD04                                                    0x0042E190
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD05                                                    0x0042E194
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD06                                                    0x0042E198
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD07                                                    0x0042E19C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD08                                                    0x0042E1A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD09                                                    0x0042E1A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD10                                                    0x0042E1A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD11                                                    0x0042E1AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD12                                                    0x0042E1B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD13                                                    0x0042E1B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD14                                                    0x0042E1B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD15                                                    0x0042E1BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD16                                                    0x0042E1C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD17                                                    0x0042E1C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD18                                                    0x0042E1C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD19                                                    0x0042E1CC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD20                                                    0x0042E1D0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD21                                                    0x0042E1D4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD22                                                    0x0042E1D8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD23                                                    0x0042E1DC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD24                                                    0x0042E1E0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD25                                                    0x0042E1E4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD26                                                    0x0042E1E8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD27                                                    0x0042E1EC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD28                                                    0x0042E1F0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD29                                                    0x0042E1F4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD30                                                    0x0042E1F8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD31                                                    0x0042E1FC
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_PARTITION_ENABLE                 0x00440000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_NUM_OF_UNIT_ROWS                 0x00440004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_WIDTH                    0x00440008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_BUFFER_HEIGHT                    0x0044000C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_BASE_ADDRESS                 0x00440010
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_BASE_ODD_ADDRESS             0x00440014
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_BUFFER_HEIGHT_REPLICATION        0x0044001C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_PART_CONFIG                      0x00440030
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_UPPER_LINE_IN_BUF        0x00440080
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_LOWER_LINE_IN_BUF        0x00440084
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440088
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044008C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_PART_STATUS                      0x00440090
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_PARTITION_ENABLE                 0x00440100
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_NUM_OF_UNIT_ROWS                 0x00440104
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_WIDTH                    0x00440108
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_BUFFER_HEIGHT                    0x0044010C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_BASE_ADDRESS                 0x00440110
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_BASE_ODD_ADDRESS             0x00440114
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_BUFFER_HEIGHT_REPLICATION        0x0044011C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_PART_CONFIG                      0x00440130
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_UPPER_LINE_IN_BUF        0x00440180
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_LOWER_LINE_IN_BUF        0x00440184
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440188
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044018C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_PART_STATUS                      0x00440190
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_PARTITION_ENABLE                 0x00440200
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_NUM_OF_UNIT_ROWS                 0x00440204
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_WIDTH                    0x00440208
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_BUFFER_HEIGHT                    0x0044020C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_BASE_ADDRESS                 0x00440210
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_BASE_ODD_ADDRESS             0x00440214
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_BUFFER_HEIGHT_REPLICATION        0x0044021C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_PART_CONFIG                      0x00440230
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_UPPER_LINE_IN_BUF        0x00440280
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_LOWER_LINE_IN_BUF        0x00440284
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440288
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044028C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_PART_STATUS                      0x00440290
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_PARTITION_ENABLE                 0x00440300
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_NUM_OF_UNIT_ROWS                 0x00440304
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_WIDTH                    0x00440308
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_BUFFER_HEIGHT                    0x0044030C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_BASE_ADDRESS                 0x00440310
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_BASE_ODD_ADDRESS             0x00440314
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_BUFFER_HEIGHT_REPLICATION        0x0044031C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_PART_CONFIG                      0x00440330
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_UPPER_LINE_IN_BUF        0x00440380
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_LOWER_LINE_IN_BUF        0x00440384
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440388
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044038C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_PART_STATUS                      0x00440390
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_PARTITION_ENABLE                 0x00440400
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_NUM_OF_UNIT_ROWS                 0x00440404
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_WIDTH                    0x00440408
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_BUFFER_HEIGHT                    0x0044040C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_BASE_ADDRESS                 0x00440410
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_BASE_ODD_ADDRESS             0x00440414
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_BUFFER_HEIGHT_REPLICATION        0x0044041C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_PART_CONFIG                      0x00440430
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_UPPER_LINE_IN_BUF        0x00440480
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_LOWER_LINE_IN_BUF        0x00440484
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440488
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044048C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_PART_STATUS                      0x00440490
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_PARTITION_ENABLE                 0x00440500
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_NUM_OF_UNIT_ROWS                 0x00440504
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_WIDTH                    0x00440508
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_BUFFER_HEIGHT                    0x0044050C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_BASE_ADDRESS                 0x00440510
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_BASE_ODD_ADDRESS             0x00440514
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_BUFFER_HEIGHT_REPLICATION        0x0044051C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_PART_CONFIG                      0x00440530
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_UPPER_LINE_IN_BUF        0x00440580
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_LOWER_LINE_IN_BUF        0x00440584
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440588
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044058C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_PART_STATUS                      0x00440590
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_PARTITION_ENABLE                 0x00440600
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_NUM_OF_UNIT_ROWS                 0x00440604
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_WIDTH                    0x00440608
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_BUFFER_HEIGHT                    0x0044060C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_BASE_ADDRESS                 0x00440610
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_BASE_ODD_ADDRESS             0x00440614
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_BUFFER_HEIGHT_REPLICATION        0x0044061C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_PART_CONFIG                      0x00440630
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_UPPER_LINE_IN_BUF        0x00440680
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_LOWER_LINE_IN_BUF        0x00440684
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440688
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044068C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_PART_STATUS                      0x00440690
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_PARTITION_ENABLE                 0x00440700
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_NUM_OF_UNIT_ROWS                 0x00440704
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_WIDTH                    0x00440708
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_BUFFER_HEIGHT                    0x0044070C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_BASE_ADDRESS                 0x00440710
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_BASE_ODD_ADDRESS             0x00440714
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_BUFFER_HEIGHT_REPLICATION        0x0044071C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_PART_CONFIG                      0x00440730
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_UPPER_LINE_IN_BUF        0x00440780
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_LOWER_LINE_IN_BUF        0x00440784
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440788
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044078C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_PART_STATUS                      0x00440790
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_PARTITION_ENABLE                 0x00440800
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_NUM_OF_UNIT_ROWS                 0x00440804
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_WIDTH                    0x00440808
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_BUFFER_HEIGHT                    0x0044080C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_BASE_ADDRESS                 0x00440810
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_BASE_ODD_ADDRESS             0x00440814
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_BUFFER_HEIGHT_REPLICATION        0x0044081C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_PART_CONFIG                      0x00440830
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_UPPER_LINE_IN_BUF        0x00440880
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_LOWER_LINE_IN_BUF        0x00440884
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440888
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044088C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_PART_STATUS                      0x00440890
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_PARTITION_ENABLE                 0x00440900
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_NUM_OF_UNIT_ROWS                 0x00440904
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_WIDTH                    0x00440908
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_BUFFER_HEIGHT                    0x0044090C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_BASE_ADDRESS                 0x00440910
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_BASE_ODD_ADDRESS             0x00440914
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_BUFFER_HEIGHT_REPLICATION        0x0044091C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_PART_CONFIG                      0x00440930
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_UPPER_LINE_IN_BUF        0x00440980
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_LOWER_LINE_IN_BUF        0x00440984
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00440988
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x0044098C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_PART_STATUS                      0x00440990
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_PARTITION_ENABLE                0x00440A00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_NUM_OF_UNIT_ROWS                0x00440A04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_WIDTH                   0x00440A08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_BUFFER_HEIGHT                   0x00440A0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_BASE_ADDRESS                0x00440A10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_BASE_ODD_ADDRESS            0x00440A14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_BUFFER_HEIGHT_REPLICATION       0x00440A1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_PART_CONFIG                     0x00440A30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_UPPER_LINE_IN_BUF       0x00440A80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_LOWER_LINE_IN_BUF       0x00440A84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00440A88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00440A8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_PART_STATUS                     0x00440A90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_PARTITION_ENABLE                0x00440B00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_NUM_OF_UNIT_ROWS                0x00440B04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_WIDTH                   0x00440B08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_BUFFER_HEIGHT                   0x00440B0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_BASE_ADDRESS                0x00440B10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_BASE_ODD_ADDRESS            0x00440B14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_BUFFER_HEIGHT_REPLICATION       0x00440B1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_PART_CONFIG                     0x00440B30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_UPPER_LINE_IN_BUF       0x00440B80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_LOWER_LINE_IN_BUF       0x00440B84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00440B88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00440B8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_PART_STATUS                     0x00440B90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_PARTITION_ENABLE                0x00440C00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_NUM_OF_UNIT_ROWS                0x00440C04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_WIDTH                   0x00440C08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_BUFFER_HEIGHT                   0x00440C0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_BASE_ADDRESS                0x00440C10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_BASE_ODD_ADDRESS            0x00440C14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_BUFFER_HEIGHT_REPLICATION       0x00440C1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_PART_CONFIG                     0x00440C30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_UPPER_LINE_IN_BUF       0x00440C80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_LOWER_LINE_IN_BUF       0x00440C84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00440C88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00440C8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_PART_STATUS                     0x00440C90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_PARTITION_ENABLE                0x00440D00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_NUM_OF_UNIT_ROWS                0x00440D04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_WIDTH                   0x00440D08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_BUFFER_HEIGHT                   0x00440D0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_BASE_ADDRESS                0x00440D10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_BASE_ODD_ADDRESS            0x00440D14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_BUFFER_HEIGHT_REPLICATION       0x00440D1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_PART_CONFIG                     0x00440D30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_UPPER_LINE_IN_BUF       0x00440D80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_LOWER_LINE_IN_BUF       0x00440D84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00440D88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00440D8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_PART_STATUS                     0x00440D90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_PARTITION_ENABLE                0x00440E00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_NUM_OF_UNIT_ROWS                0x00440E04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_WIDTH                   0x00440E08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_BUFFER_HEIGHT                   0x00440E0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_BASE_ADDRESS                0x00440E10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_BASE_ODD_ADDRESS            0x00440E14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_BUFFER_HEIGHT_REPLICATION       0x00440E1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_PART_CONFIG                     0x00440E30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_UPPER_LINE_IN_BUF       0x00440E80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_LOWER_LINE_IN_BUF       0x00440E84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00440E88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00440E8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_PART_STATUS                     0x00440E90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_PARTITION_ENABLE                0x00440F00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_NUM_OF_UNIT_ROWS                0x00440F04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_WIDTH                   0x00440F08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_BUFFER_HEIGHT                   0x00440F0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_BASE_ADDRESS                0x00440F10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_BASE_ODD_ADDRESS            0x00440F14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_BUFFER_HEIGHT_REPLICATION       0x00440F1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_PART_CONFIG                     0x00440F30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_UPPER_LINE_IN_BUF       0x00440F80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_LOWER_LINE_IN_BUF       0x00440F84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00440F88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00440F8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_PART_STATUS                     0x00440F90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_PARTITION_ENABLE                0x00441000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_NUM_OF_UNIT_ROWS                0x00441004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_WIDTH                   0x00441008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_BUFFER_HEIGHT                   0x0044100C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_BASE_ADDRESS                0x00441010
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_BASE_ODD_ADDRESS            0x00441014
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_BUFFER_HEIGHT_REPLICATION       0x0044101C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_PART_CONFIG                     0x00441030
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_UPPER_LINE_IN_BUF       0x00441080
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_LOWER_LINE_IN_BUF       0x00441084
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00441088
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x0044108C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_PART_STATUS                     0x00441090
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_PARTITION_ENABLE                0x00441100
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_NUM_OF_UNIT_ROWS                0x00441104
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_WIDTH                   0x00441108
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_BUFFER_HEIGHT                   0x0044110C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_BASE_ADDRESS                0x00441110
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_BASE_ODD_ADDRESS            0x00441114
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_BUFFER_HEIGHT_REPLICATION       0x0044111C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_PART_CONFIG                     0x00441130
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_UPPER_LINE_IN_BUF       0x00441180
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_LOWER_LINE_IN_BUF       0x00441184
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00441188
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x0044118C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_PART_STATUS                     0x00441190
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_PARTITION_ENABLE                0x00441200
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_NUM_OF_UNIT_ROWS                0x00441204
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_WIDTH                   0x00441208
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_BUFFER_HEIGHT                   0x0044120C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_BASE_ADDRESS                0x00441210
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_BASE_ODD_ADDRESS            0x00441214
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_BUFFER_HEIGHT_REPLICATION       0x0044121C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_PART_CONFIG                     0x00441230
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_UPPER_LINE_IN_BUF       0x00441280
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_LOWER_LINE_IN_BUF       0x00441284
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00441288
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x0044128C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_PART_STATUS                     0x00441290
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_PARTITION_ENABLE                0x00441300
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_NUM_OF_UNIT_ROWS                0x00441304
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_WIDTH                   0x00441308
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_BUFFER_HEIGHT                   0x0044130C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_BASE_ADDRESS                0x00441310
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_BASE_ODD_ADDRESS            0x00441314
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_BUFFER_HEIGHT_REPLICATION       0x0044131C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_PART_CONFIG                     0x00441330
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_UPPER_LINE_IN_BUF       0x00441380
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_LOWER_LINE_IN_BUF       0x00441384
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00441388
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x0044138C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_PART_STATUS                     0x00441390
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_PARTITION_ENABLE                0x00441400
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_NUM_OF_UNIT_ROWS                0x00441404
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_WIDTH                   0x00441408
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_BUFFER_HEIGHT                   0x0044140C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_BASE_ADDRESS                0x00441410
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_BASE_ODD_ADDRESS            0x00441414
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_BUFFER_HEIGHT_REPLICATION       0x0044141C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_PART_CONFIG                     0x00441430
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_UPPER_LINE_IN_BUF       0x00441480
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_LOWER_LINE_IN_BUF       0x00441484
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00441488
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x0044148C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_PART_STATUS                     0x00441490
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_PARTITION_ENABLE                0x00441500
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_NUM_OF_UNIT_ROWS                0x00441504
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_WIDTH                   0x00441508
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_BUFFER_HEIGHT                   0x0044150C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_BASE_ADDRESS                0x00441510
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_BASE_ODD_ADDRESS            0x00441514
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_BUFFER_HEIGHT_REPLICATION       0x0044151C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_PART_CONFIG                     0x00441530
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_UPPER_LINE_IN_BUF       0x00441580
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_LOWER_LINE_IN_BUF       0x00441584
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00441588
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x0044158C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_PART_STATUS                     0x00441590
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_PARTITION_ENABLE                0x00441600
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_NUM_OF_UNIT_ROWS                0x00441604
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_WIDTH                   0x00441608
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_BUFFER_HEIGHT                   0x0044160C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_BASE_ADDRESS                0x00441610
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_BASE_ODD_ADDRESS            0x00441614
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_BUFFER_HEIGHT_REPLICATION       0x0044161C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_PART_CONFIG                     0x00441630
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_UPPER_LINE_IN_BUF       0x00441680
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_LOWER_LINE_IN_BUF       0x00441684
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00441688
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x0044168C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_PART_STATUS                     0x00441690
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_SCALER_MODE                           0x00448000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_YUV0_CSS0_MODE                        0x00448004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_DEINT_MODE                            0x00448008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_YUV1_CSS1_MODE                        0x0044800C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_VDEC_DEINT_WR               0x00448080
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_DEINT_WR                    0x00448084
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_DEINT_RD                    0x00448088
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_YUV0_WR                     0x0044808C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_CSS0_WR                     0x00448090
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_CFG_FRAME_WIDTH                                       0x00450000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_CFG_FRAME_HEIGHT                                      0x00450004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_ROTATION_PARAMS                                       0x00450008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_RI_LUMA_TOP_ADDRESS                                   0x00450010
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_RI_LUMA_BOT_ADDRESS                                   0x00450014
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_RI_CHROMA_TOP_ADDRESS                                 0x00450018
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_RI_CHROMA_BOT_ADDRESS                                 0x0045001C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_TEMP_CHOOSE                                           0x00450020
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_0                                                                    0x00460000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_1                                                                    0x00460004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_2                                                                    0x00460008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_3                                                                    0x0046000C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_4                                                                    0x00460010
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_5                                                                    0x00460014
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_6                                                                    0x00460018
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_0                                                                    0x00460020
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_1                                                                    0x00460024
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_2                                                                    0x00460028
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_3                                                                    0x0046002C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_4                                                                    0x00460030
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_MEM_DIRECT_PATH                                                             0x00460034
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_READ_ENDIANESS                                                              0x00460038
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WRITE_ENDIANESS                                                             0x0046003C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WRITE_FRAME_RESET                                                           0x00460040
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_0                                                                    0x00460060
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_1                                                                    0x00460064
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_2                                                                    0x00460068
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_3                                                                    0x0046006C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_4                                                                    0x00460070
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WRITE_ENDIANESS                                                             0x00460074
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_INPUT_VDEC                                                                0x00460078
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_FRAME_RESET                                                                 0x0046007C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_CFG_FRAME_WIDTH                                                               0x004600A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_CFG_FRAME_HEIGHT                                                              0x004600A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_CURR_FRAME_FIELD                                                              0x004600A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_READ_PARAM_BASE_ADDR                                                          0x004600AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_READ_CHROMA_TOP_BASE_ADDR                                                     0x004600B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_READ_CHROMA_BOT_BASE_ADDR                                                     0x004600B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_SCALE_STEP                                                                    0x004600B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_RESET_SCALER_FRAME                                                            0x004600BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_OUTSTANDING_TRANS                                                                0x004600C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_FREE_TWO_MB_PARAM                                                             0x004600C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_READ_FRAME_RESET                                                              0x004600C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_CHANNEL_0_MODE                                                           0x00460100
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_CHANNEL_0_RESET                                                          0x00460104
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_CHANNEL_1_RESET                                                          0x00460108
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_READ_ENDIANESS                                                           0x0046010C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WRITE_ENDIANESS                                                          0x00460110
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_CHROMA_DISP_PIC_WIDTH_IN_PELS                                                    0x00460120
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_CHROMA_DISP_PIC_HEIGHT_IN_PELS                                                   0x00460124
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_LUMA_DISP_PIC_WIDTH_IN_PELS                                                      0x00460128
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_LUMA_DISP_PIC_HEIGHT_IN_PELS                                                     0x0046012C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_ADDR_USED_INTERRUPT_COUNT_CH0                                                    0x00460140
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_ADDR_USED_INTERRUPT_COUNT_CH1                                                    0x00460144
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_ADDR_STATUS_CH0                                                                  0x00460148
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_ADDR_STATUS_CH1                                                                  0x0046014C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_CSS_0                                                         0x00460200
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_CSS_1                                                         0x00460204
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_0_PIC0                                                     0x00460210
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_0_PIC0                                                     0x00460214
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_0_PIC0                                                     0x00460218
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_0_PIC0                                                     0x0046021C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_1_PIC0                                                     0x00460220
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_1_PIC0                                                     0x00460224
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_1_PIC0                                                     0x00460228
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_1_PIC0                                                     0x0046022C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_0_PIC1                                                     0x00460230
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_0_PIC1                                                     0x00460234
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_0_PIC1                                                     0x00460238
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_0_PIC1                                                     0x0046023C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_1_PIC1                                                     0x00460240
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_1_PIC1                                                     0x00460244
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_1_PIC1                                                     0x00460248
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_1_PIC1                                                     0x0046024C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_0_PIC2                                                     0x00460250
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_0_PIC2                                                     0x00460254
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_0_PIC2                                                     0x00460258
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_0_PIC2                                                     0x0046025C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_1_PIC2                                                     0x00460260
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_1_PIC2                                                     0x00460264
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_1_PIC2                                                     0x00460268
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_1_PIC2                                                     0x0046026C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_0_PIC3                                                     0x00460270
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_0_PIC3                                                     0x00460274
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_0_PIC3                                                     0x00460278
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_0_PIC3                                                     0x0046027C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_1_PIC3                                                     0x00460280
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_1_PIC3                                                     0x00460284
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_1_PIC3                                                     0x00460288
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_1_PIC3                                                     0x0046028C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_CSS                                                           0x00460400
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LT_PIC0                                                       0x00460410
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LB_PIC0                                                       0x00460414
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CT_PIC0                                                       0x00460418
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CB_PIC0                                                       0x0046041C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LT_PIC1                                                       0x00460420
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LB_PIC1                                                       0x00460424
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CT_PIC1                                                       0x00460428
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CB_PIC1                                                       0x0046042C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LT_PIC2                                                       0x00460430
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LB_PIC2                                                       0x00460434
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CT_PIC2                                                       0x00460438
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CB_PIC2                                                       0x0046043C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LT_PIC3                                                       0x00460440
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LB_PIC3                                                       0x00460444
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CT_PIC3                                                       0x00460448
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CB_PIC3                                                       0x0046044C
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_CONTROL_REG                                                                          0x00480000
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_CONTROL_REG                                                                          0x00480004
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_PACKING_CONTROL                                                                      0x00480008
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_PACKING_CONTROL                                                                      0x0048000C
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_PICTURE_SIZE                                                                         0x00480010
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_PICTURE_SIZE                                                                         0x00480014
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_STRIDE_SIZE                                                                          0x00480018
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_STRIDE_SIZE                                                                          0x0048001C
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_PICTURE_COUNT                                                                        0x00480020
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_PICTURE_COUNT                                                                        0x00480024
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_COUNT_REGISTERS                                                                      0x00480028
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_COUNT_REGISTERS                                                                      0x0048002C
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_NUM_BUF_LINES                                                                        0x00480030
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_NUM_BUF_LINES                                                                        0x00480034
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_Y2Y                                                                            0x004A0004
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_U2Y                                                                            0x004A0008
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_V2Y                                                                            0x004A000C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_Y2U                                                                            0x004A0010
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_U2U                                                                            0x004A0014
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_V2U                                                                            0x004A0018
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_Y2V                                                                            0x004A001C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_U2V                                                                            0x004A0020
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_V2V                                                                            0x004A0024
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID                                                                                    0x004A0028
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CTL                                                                                0x004A0030
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_DIM                                                                                0x004A0038
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_ALPHA                                                                          0x004A0040
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_CTL                                                                            0x004A0044
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_MEM                                                                            0x004A0048
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_MEM_UV                                                                         0x004A004C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_MEM_ODD                                                                        0x004A0050
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_MEM_UV_ODD                                                                     0x004A0054
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_POS                                                                            0x004A0058
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_DIM                                                                            0x004A005C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_BRIGHTNESS                                                                     0x004A0060
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_CONTRAST                                                                       0x004A0064
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_ALPHA                                                                          0x004A0080
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_CTL                                                                            0x004A0084
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_MEM                                                                            0x004A0088
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_MEM_UV                                                                         0x004A008C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_MEM_ODD                                                                        0x004A0090
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_MEM_UV_ODD                                                                     0x004A0094
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_POS                                                                            0x004A0098
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_DIM                                                                            0x004A009C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_BRIGHTNESS                                                                     0x004A00A0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_CONTRAST                                                                       0x004A00A4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_ALPHA                                                                          0x004A00C0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_CTL                                                                            0x004A00C4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_MEM                                                                            0x004A00C8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_MEM_UV                                                                         0x004A00CC
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_MEM_ODD                                                                        0x004A00D0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_MEM_UV_ODD                                                                     0x004A00D4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_POS                                                                            0x004A00D8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_DIM                                                                            0x004A00DC
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_BRIGHTNESS                                                                     0x004A00E0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_CONTRAST                                                                       0x004A00E4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_ALPHA                                                                          0x004A0100
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_CTL                                                                            0x004A0104
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_MEM                                                                            0x004A0108
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_MEM_UV                                                                         0x004A010C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_MEM_ODD                                                                        0x004A0110
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_MEM_UV_ODD                                                                     0x004A0114
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_POS                                                                            0x004A0118
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_DIM                                                                            0x004A011C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_BRIGHTNESS                                                                     0x004A0120
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_CONTRAST                                                                       0x004A0124
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_ALPHA                                                                          0x004A0140
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_CTL                                                                            0x004A0144
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_MEM                                                                            0x004A0148
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_MEM_UV                                                                         0x004A014C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_MEM_ODD                                                                        0x004A0150
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_MEM_UV_ODD                                                                     0x004A0154
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_POS                                                                            0x004A0158
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_DIM                                                                            0x004A015C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_BRIGHTNESS                                                                     0x004A0160
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_CONTRAST                                                                       0x004A0164
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_ALPHA                                                                          0x004A0180
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_CTL                                                                            0x004A0184
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_MEM                                                                            0x004A0188
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_MEM_UV                                                                         0x004A018C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_MEM_ODD                                                                        0x004A0190
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_MEM_UV_ODD                                                                     0x004A0194
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_POS                                                                            0x004A0198
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_DIM                                                                            0x004A019C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_BRIGHTNESS                                                                     0x004A01A0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_CONTRAST                                                                       0x004A01A4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_ALPHA                                                                          0x004A01C0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_CTL                                                                            0x004A01C4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_MEM                                                                            0x004A01C8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_MEM_UV                                                                         0x004A01CC
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_MEM_ODD                                                                        0x004A01D0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_MEM_UV_ODD                                                                     0x004A01D4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_POS                                                                            0x004A01D8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_DIM                                                                            0x004A01DC
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_BRIGHTNESS                                                                     0x004A01E0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_CONTRAST                                                                       0x004A01E4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_ALPHA                                                                          0x004A0200
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_CTL                                                                            0x004A0204
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_MEM                                                                            0x004A0208
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_MEM_UV                                                                         0x004A020C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_MEM_ODD                                                                        0x004A0210
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_MEM_UV_ODD                                                                     0x004A0214
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_POS                                                                            0x004A0218
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_DIM                                                                            0x004A021C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_BRIGHTNESS                                                                     0x004A0220
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_CONTRAST                                                                       0x004A0224
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_DBG_STOP_MB                                                                                0x004A0240
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_DBG_CURRENT_MB                                                                             0x004A0244
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_DBG                                                                                        0x004A0258
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_Y2Y                                                                      0x004A0280
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_U2Y                                                                      0x004A0284
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_V2Y                                                                      0x004A0288
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_Y2U                                                                      0x004A0290
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_U2U                                                                      0x004A0294
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_V2U                                                                      0x004A0298
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_Y2V                                                                      0x004A02A0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_U2V                                                                      0x004A02A4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_V2V                                                                      0x004A02A8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_Y2Y                                                                      0x004A02C0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_U2Y                                                                      0x004A02C4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_V2Y                                                                      0x004A02C8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_Y2U                                                                      0x004A02D0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_U2U                                                                      0x004A02D4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_V2U                                                                      0x004A02D8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_Y2V                                                                      0x004A02E0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_U2V                                                                      0x004A02E4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_V2V                                                                      0x004A02E8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_PRE_Y                                                                          0x004A0300
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_PRE_U                                                                          0x004A0304
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_PRE_V                                                                          0x004A0308
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_POST_Y                                                                         0x004A0310
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_POST_U                                                                         0x004A0314
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_POST_V                                                                         0x004A0318
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_PRE_Y                                                                    0x004A0320
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_PRE_U                                                                    0x004A0324
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_PRE_V                                                                    0x004A0328
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_POST_Y                                                                   0x004A0330
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_POST_U                                                                   0x004A0334
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_POST_V                                                                   0x004A0338
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_PRE_Y                                                                    0x004A0340
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_PRE_U                                                                    0x004A0344
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_PRE_V                                                                    0x004A0348
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_POST_Y                                                                   0x004A0350
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_POST_U                                                                   0x004A0354
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_POST_V                                                                   0x004A0358
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_CTL                                                                         0x004A0360
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_PARAM                                                                       0x004A0364
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_Y                                                                           0x004A0370
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_UV                                                                          0x004A0374
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_Y_ODD                                                                       0x004A0378
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_UV_ODD                                                                      0x004A037C
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_CONTROL_STATUS                                                                           0x004B0000
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FINGER_MOTION_THRESHOLD                                                                  0x004B0004
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FINGER_PIXEL_COUNT                                                                       0x004B0008
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_MOTION_PIXEL_COUNT                                                                       0x004B0010
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FIELD_SIZE_MBX                                                                           0x004B0014
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FIELD_SIZE_MBY                                                                           0x004B0018
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FIELD_COMPARE_CONTROL                                                                    0x004B001C
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_TOP_FIELD_COMPARE_BLOCK_SADS                                                             0x004B0020
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_TOP_FIELD_COMPARE_SUM_BLOCK_SAD                                                          0x004B0024
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_TOP_FIELD_COMPARE_SUM_SQRD_BLOCK_MAD                                                     0x004B0028
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_BOT_FIELD_COMPARE_BLOCK_SADS                                                             0x004B0030
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_BOT_FIELD_COMPARE_SUM_BLOCK_SAD                                                          0x004B0034
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_BOT_FIELD_COMPARE_SUM_SQRD_BLOCK_MAD                                                     0x004B0038
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_CONTROL0                                                                                   0x004C0000
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_MAX_MBX0                                                                                   0x004C0004
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_MAX_MBY0                                                                                   0x004C0008
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_INPUT_FORMAT0                                                                              0x004C000C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_OUTPUT_FORMAT0                                                                             0x004C0010
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V0_COEF0_E                                                                                 0x004C0014
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V1_COEF0_E                                                                                 0x004C0018
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V2_COEF0_E                                                                                 0x004C001C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V0_COEF0_O                                                                                 0x004C0020
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V1_COEF0_O                                                                                 0x004C0024
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V2_COEF0_O                                                                                 0x004C0028
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H0_COEF0                                                                                   0x004C002C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H1_COEF0                                                                                   0x004C0030
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H2_COEF0                                                                                   0x004C0034
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H3_COEF0                                                                                   0x004C0038
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H4_COEF0                                                                                   0x004C003C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_CONTROL1                                                                                   0x004C0040
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_MAX_MBX1                                                                                   0x004C0044
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_MAX_MBY1                                                                                   0x004C0048
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_INPUT_FORMAT1                                                                              0x004C004C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_OUTPUT_FORMAT1                                                                             0x004C0050
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V0_COEF1_E                                                                                 0x004C0054
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V1_COEF1_E                                                                                 0x004C0058
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V2_COEF1_E                                                                                 0x004C005C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V0_COEF1_O                                                                                 0x004C0060
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V1_COEF1_O                                                                                 0x004C0064
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V2_COEF1_O                                                                                 0x004C0068
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H0_COEF1                                                                                   0x004C006C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H1_COEF1                                                                                   0x004C0070
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H2_COEF1                                                                                   0x004C0074
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H3_COEF1                                                                                   0x004C0078
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H4_COEF1                                                                                   0x004C007C
#define MED_XREG_ARB_VBIB_SLV_VBIB_GLUE_REGS_CONFIG                                                                               0x004D0000
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_RESET_SET                                                                        0x004E0000
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_RESET_CLR                                                                        0x004E0004
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_RESET                                                                            0x004E0008
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_CLOCK_ENABLE_SET                                                                 0x004E0100
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_CLOCK_ENABLE_CLR                                                                 0x004E0104
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_CLOCK_ENABLE                                                                     0x004E0108
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x004E0200
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x004E0204
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x004E0208
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x004E020C
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x004E0300
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x004E0304
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x004E0308
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x004E0310
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x004E0314
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_0                                                                      0x004E0400
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x004E0404
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_1                                                                      0x004E0410
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                 0x004E0414
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_2                                                                      0x004E0420
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_2_ADDR                                                                 0x004E0424
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_3                                                                      0x004E0430
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_3_ADDR                                                                 0x004E0434
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x004E0500
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x004E0504
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_ECO_REG                                                                               0x004E0E00
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_MEM_ADJ_OUT                                                                           0x004E0E10
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_SBUF_MEM_ADJ_OUT                                                                      0x004E0E14
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_XUVI_VERSION                                                                         0x00700000
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_GLBL_SPARE                                                                           0x00700010
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_ACCESS_ERR                                                                           0x00700020
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_ACCESS_ADDR                                                                          0x00700024
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_PLLCLK_SEL                                                                           0x00700030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_CONTROL_SET                                                                       0x00700400
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_CONTROL_CLR                                                                       0x00700404
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_STATUS                                                                            0x00700410
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_SELECT_SET                                                                        0x00700420
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_SELECT_CLR                                                                        0x00700424
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC0_LSW                                                                              0x00700500
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC0_MSW                                                                              0x00700504
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC1_LSW                                                                              0x00700510
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC1_MSW                                                                              0x00700514
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC2_LSW                                                                              0x00700520
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC2_MSW                                                                              0x00700524
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCA_LSW                                                                              0x00700600
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCA_MSW                                                                              0x00700604
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCB_LSW                                                                              0x00700610
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCB_MSW                                                                              0x00700614
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCC_LSW                                                                              0x00700620
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCC_MSW                                                                              0x00700624
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCD_LSW                                                                              0x00700630
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCD_MSW                                                                              0x00700634
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS0_PIN_CONTROL                                                                       0x00700800
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS1_PIN_CONTROL                                                                       0x00700804
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS2_PIN_CONTROL                                                                       0x00700808
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS3_PIN_CONTROL                                                                       0x0070080C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS4_PIN_CONTROL                                                                       0x00700810
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS5_PIN_CONTROL                                                                       0x00700814
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS6_PIN_CONTROL                                                                       0x00700818
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS7_PIN_CONTROL                                                                       0x0070081C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS0_PIN_CONTROL                                                                       0x00700820
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS1_PIN_CONTROL                                                                       0x00700824
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS2_PIN_CONTROL                                                                       0x00700828
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS3_PIN_CONTROL                                                                       0x0070082C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS0_CLK_CONTROL                                                                       0x00700900
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS1_CLK_CONTROL                                                                       0x00700904
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS2_CLK_CONTROL                                                                       0x00700908
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS3_CLK_CONTROL                                                                       0x0070090C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS4_CLK_CONTROL                                                                       0x00700910
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS5_CLK_CONTROL                                                                       0x00700914
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS6_CLK_CONTROL                                                                       0x00700918
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS7_CLK_CONTROL                                                                       0x0070091C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS0_CLK_CONTROL                                                                       0x00700920
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS1_CLK_CONTROL                                                                       0x00700924
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS2_CLK_CONTROL                                                                       0x00700928
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS3_CLK_CONTROL                                                                       0x0070092C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS0_CLK_DETECT                                                                        0x00700A00
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS1_CLK_DETECT                                                                        0x00700A04
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS2_CLK_DETECT                                                                        0x00700A08
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS3_CLK_DETECT                                                                        0x00700A0C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS4_CLK_DETECT                                                                        0x00700A10
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS5_CLK_DETECT                                                                        0x00700A14
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS6_CLK_DETECT                                                                        0x00700A18
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS7_CLK_DETECT                                                                        0x00700A1C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS0_CLK_DETECT                                                                        0x00700A20
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS1_CLK_DETECT                                                                        0x00700A24
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS2_CLK_DETECT                                                                        0x00700A28
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS3_CLK_DETECT                                                                        0x00700A2C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS0_CDC_STATUS                                                                        0x00700B00
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS1_CDC_STATUS                                                                        0x00700B04
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS2_CDC_STATUS                                                                        0x00700B08
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS3_CDC_STATUS                                                                        0x00700B0C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS4_CDC_STATUS                                                                        0x00700B10
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS5_CDC_STATUS                                                                        0x00700B14
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS6_CDC_STATUS                                                                        0x00700B18
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS7_CDC_STATUS                                                                        0x00700B1C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS0_CDC_STATUS                                                                        0x00700B20
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS1_CDC_STATUS                                                                        0x00700B24
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS2_CDC_STATUS                                                                        0x00700B28
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS3_CDC_STATUS                                                                        0x00700B2C
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_STS_CONTROL                                                                     0x00700C00
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_PTS_CONTROL                                                                     0x00700C04
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_LOOPBACK                                                                        0x00700C10
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_LFSR_CONTROL                                                                    0x00700C20
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_LFSR_CONFIG                                                                     0x00700C30
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_LFSR_STATUS                                                                     0x00700C40
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_CONTROL                                                                          0x00701000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_CONFIG                                                                           0x00701004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_STATUS                                                                           0x00701008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_LIST_ID                                                                          0x0070100C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00701010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00701014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00701018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070101C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_PACKET_COUNT                                                                         0x00701020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_PACKET_SIZE                                                                          0x00701024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_NULL_HEADER                                                                          0x00701028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_NULL_CONFIG                                                                          0x0070102C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_SYNC_CONTROL                                                                         0x00701030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_HEADER_CONTROL                                                                       0x00701034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_STC_DELTA                                                                            0x00701040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_CONTROL                                                                          0x00701400
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_CONFIG                                                                           0x00701404
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_STATUS                                                                           0x00701408
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_LIST_ID                                                                          0x0070140C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00701410
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00701414
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00701418
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070141C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_PACKET_COUNT                                                                         0x00701420
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_PACKET_SIZE                                                                          0x00701424
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_NULL_HEADER                                                                          0x00701428
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_NULL_CONFIG                                                                          0x0070142C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_SYNC_CONTROL                                                                         0x00701430
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_HEADER_CONTROL                                                                       0x00701434
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_STC_DELTA                                                                            0x00701440
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_CONTROL                                                                          0x00701800
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_CONFIG                                                                           0x00701804
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_STATUS                                                                           0x00701808
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_LIST_ID                                                                          0x0070180C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00701810
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00701814
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00701818
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070181C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_PACKET_COUNT                                                                         0x00701820
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_PACKET_SIZE                                                                          0x00701824
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_NULL_HEADER                                                                          0x00701828
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_NULL_CONFIG                                                                          0x0070182C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_SYNC_CONTROL                                                                         0x00701830
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_HEADER_CONTROL                                                                       0x00701834
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_STC_DELTA                                                                            0x00701840
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_CONTROL                                                                          0x00701C00
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_CONFIG                                                                           0x00701C04
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_STATUS                                                                           0x00701C08
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_LIST_ID                                                                          0x00701C0C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00701C10
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00701C14
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00701C18
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x00701C1C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_PACKET_COUNT                                                                         0x00701C20
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_PACKET_SIZE                                                                          0x00701C24
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_NULL_HEADER                                                                          0x00701C28
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_NULL_CONFIG                                                                          0x00701C2C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_SYNC_CONTROL                                                                         0x00701C30
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_HEADER_CONTROL                                                                       0x00701C34
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_STC_DELTA                                                                            0x00701C40
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_CONTROL                                                                          0x00702000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_CONFIG                                                                           0x00702004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_STATUS                                                                           0x00702008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_LIST_ID                                                                          0x0070200C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00702010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00702014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00702018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070201C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_PACKET_COUNT                                                                         0x00702020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_PACKET_SIZE                                                                          0x00702024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_NULL_HEADER                                                                          0x00702028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_NULL_CONFIG                                                                          0x0070202C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_SYNC_CONTROL                                                                         0x00702030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_HEADER_CONTROL                                                                       0x00702034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_STC_DELTA                                                                            0x00702040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_CONTROL                                                                          0x00702400
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_CONFIG                                                                           0x00702404
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_STATUS                                                                           0x00702408
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_LIST_ID                                                                          0x0070240C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00702410
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00702414
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00702418
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070241C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_PACKET_COUNT                                                                         0x00702420
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_PACKET_SIZE                                                                          0x00702424
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_NULL_HEADER                                                                          0x00702428
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_NULL_CONFIG                                                                          0x0070242C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_SYNC_CONTROL                                                                         0x00702430
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_HEADER_CONTROL                                                                       0x00702434
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_STC_DELTA                                                                            0x00702440
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_CONTROL                                                                          0x00702800
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_CONFIG                                                                           0x00702804
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_STATUS                                                                           0x00702808
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_LIST_ID                                                                          0x0070280C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00702810
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00702814
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00702818
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070281C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_PACKET_COUNT                                                                         0x00702820
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_PACKET_SIZE                                                                          0x00702824
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_NULL_HEADER                                                                          0x00702828
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_NULL_CONFIG                                                                          0x0070282C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_SYNC_CONTROL                                                                         0x00702830
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_HEADER_CONTROL                                                                       0x00702834
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_STC_DELTA                                                                            0x00702840
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_CONTROL                                                                          0x00702C00
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_CONFIG                                                                           0x00702C04
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_STATUS                                                                           0x00702C08
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_LIST_ID                                                                          0x00702C0C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00702C10
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00702C14
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00702C18
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x00702C1C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_PACKET_COUNT                                                                         0x00702C20
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_PACKET_SIZE                                                                          0x00702C24
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_NULL_HEADER                                                                          0x00702C28
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_NULL_CONFIG                                                                          0x00702C2C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_SYNC_CONTROL                                                                         0x00702C30
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_HEADER_CONTROL                                                                       0x00702C34
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_STC_DELTA                                                                            0x00702C40
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_CONTROL                                                                          0x00703000
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_CONFIG                                                                           0x00703004
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_STATUS                                                                           0x00703008
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_LIST_ID                                                                          0x0070300C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00703010
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00703014
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00703018
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070301C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_PACKET_COUNT                                                                         0x00703020
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_PACKET_SIZE                                                                          0x00703024
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_NULL_HEADER                                                                          0x00703028
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_NULL_CONFIG                                                                          0x0070302C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_SYNC_CONTROL                                                                         0x00703030
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_HEADER_CONTROL                                                                       0x00703034
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_STC_DELTA                                                                            0x00703040
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_CONTROL                                                                          0x00703400
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_CONFIG                                                                           0x00703404
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_STATUS                                                                           0x00703408
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_LIST_ID                                                                          0x0070340C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00703410
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00703414
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00703418
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070341C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_PACKET_COUNT                                                                         0x00703420
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_PACKET_SIZE                                                                          0x00703424
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_NULL_HEADER                                                                          0x00703428
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_NULL_CONFIG                                                                          0x0070342C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_SYNC_CONTROL                                                                         0x00703430
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_HEADER_CONTROL                                                                       0x00703434
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_STC_DELTA                                                                            0x00703440
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_CONTROL                                                                          0x00703800
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_CONFIG                                                                           0x00703804
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_STATUS                                                                           0x00703808
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_LIST_ID                                                                          0x0070380C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00703810
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00703814
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00703818
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070381C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_PACKET_COUNT                                                                         0x00703820
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_PACKET_SIZE                                                                          0x00703824
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_NULL_HEADER                                                                          0x00703828
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_NULL_CONFIG                                                                          0x0070382C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_SYNC_CONTROL                                                                         0x00703830
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_HEADER_CONTROL                                                                       0x00703834
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_STC_DELTA                                                                            0x00703840
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_CONTROL                                                                          0x00703C00
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_CONFIG                                                                           0x00703C04
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_STATUS                                                                           0x00703C08
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_LIST_ID                                                                          0x00703C0C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00703C10
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00703C14
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00703C18
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x00703C1C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_PACKET_COUNT                                                                         0x00703C20
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_PACKET_SIZE                                                                          0x00703C24
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_NULL_HEADER                                                                          0x00703C28
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_NULL_CONFIG                                                                          0x00703C2C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_SYNC_CONTROL                                                                         0x00703C30
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_HEADER_CONTROL                                                                       0x00703C34
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_STC_DELTA                                                                            0x00703C40
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_CONTROL                                                                          0x00704000
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_CONFIG                                                                           0x00704004
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_STATUS                                                                           0x00704008
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_LIST_ID                                                                          0x0070400C
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00704010
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00704014
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00704018
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070401C
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_AUD_SAMPLES                                                                          0x00704020
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_WS_ALIGN                                                                             0x00704030
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_BIT_CTRS                                                                             0x00704040
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_CONTROL                                                                          0x00704400
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_CONFIG                                                                           0x00704404
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_STATUS                                                                           0x00704408
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_LIST_ID                                                                          0x0070440C
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00704410
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00704414
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00704418
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070441C
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_AUD_SAMPLES                                                                          0x00704420
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_WS_ALIGN                                                                             0x00704430
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_BIT_CTRS                                                                             0x00704440
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_CONTROL                                                                          0x00704800
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_CONFIG                                                                           0x00704804
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_STATUS                                                                           0x00704808
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_LIST_ID                                                                          0x0070480C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00704810
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00704814
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00704818
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0070481C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_HORZ_SIZE                                                                       0x00704820
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_HORZ_CLKS                                                                       0x00704824
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_VERT_SIZE                                                                       0x00704828
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_VERT_LINES                                                                      0x0070482C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_HANC_AMOUNT                                                                     0x00704830
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_HANC_RANGE                                                                      0x00704834
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_VANC_AMOUNT                                                                     0x00704838
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_VANC_RANGE                                                                      0x0070483C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_HORZ_SIZE                                                                       0x00704840
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_HORZ_CLKS                                                                       0x00704844
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_VERT_SIZE                                                                       0x00704848
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_VERT_LINES                                                                      0x0070484C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_HANC_AMOUNT                                                                     0x00704850
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_HANC_RANGE                                                                      0x00704854
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_VANC_AMOUNT                                                                     0x00704858
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_VANC_RANGE                                                                      0x0070485C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_PICTURE_COUNT                                                                        0x00704860
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_VID_DEBUG0                                                                           0x00704880
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_VID_DEBUG1                                                                           0x00704884
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_VID_DEBUG2                                                                           0x00704888
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_VID_DEBUG3                                                                           0x0070488C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD_UPDATE_CONTROL                                                                   0x00704900
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD_UPDATE_STATUS                                                                    0x00704904
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_CONTROL                                                                          0x00704C00
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_CONFIG                                                                           0x00704C04
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_STATUS                                                                           0x00704C08
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_LIST_ID                                                                          0x00704C0C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x00704C10
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x00704C14
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_INT_CTRL_STAT_SET                                                                0x00704C18
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x00704C1C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_HORZ_SIZE                                                                       0x00704C20
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_HORZ_CLKS                                                                       0x00704C24
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_VERT_SIZE                                                                       0x00704C28
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_VERT_LINES                                                                      0x00704C2C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_HANC_AMOUNT                                                                     0x00704C30
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_HANC_RANGE                                                                      0x00704C34
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_VANC_AMOUNT                                                                     0x00704C38
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_VANC_RANGE                                                                      0x00704C3C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_HORZ_SIZE                                                                       0x00704C40
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_HORZ_CLKS                                                                       0x00704C44
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_VERT_SIZE                                                                       0x00704C48
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_VERT_LINES                                                                      0x00704C4C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_HANC_AMOUNT                                                                     0x00704C50
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_HANC_RANGE                                                                      0x00704C54
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_VANC_AMOUNT                                                                     0x00704C58
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_VANC_RANGE                                                                      0x00704C5C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_PICTURE_COUNT                                                                        0x00704C60
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_VID_DEBUG0                                                                           0x00704C80
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_VID_DEBUG1                                                                           0x00704C84
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_VID_DEBUG2                                                                           0x00704C88
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_VID_DEBUG3                                                                           0x00704C8C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD_UPDATE_CONTROL                                                                   0x00704D00
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD_UPDATE_STATUS                                                                    0x00704D04
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CONTROL                                                                           0x00705000
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_STATUS                                                                            0x00705008
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN00                                                                         0x00705100
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN01                                                                         0x00705104
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN02                                                                         0x00705108
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN03                                                                         0x0070510C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN04                                                                         0x00705110
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN05                                                                         0x00705114
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN06                                                                         0x00705118
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN07                                                                         0x0070511C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN08                                                                         0x00705120
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN09                                                                         0x00705124
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN10                                                                         0x00705128
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN11                                                                         0x0070512C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN00                                                                         0x00705200
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN01                                                                         0x00705204
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN02                                                                         0x00705208
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN03                                                                         0x0070520C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN04                                                                         0x00705210
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN05                                                                         0x00705214
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN06                                                                         0x00705218
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN07                                                                         0x0070521C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN08                                                                         0x00705220
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN09                                                                         0x00705224
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN10                                                                         0x00705228
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN11                                                                         0x0070522C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_CONTROL                                                                         0x00706000
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_CONFIG                                                                          0x00706004
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_STATUS                                                                          0x00706008
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_INT_CTRL_ENBL_SET                                                               0x00706010
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_INT_CTRL_ENBL_CLR                                                               0x00706014
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_INT_CTRL_STAT_SET                                                               0x00706018
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_INT_CTRL_STAT_CLR                                                               0x0070601C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_ARBITRATION_SET                                                                 0x00706020
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_ARBITRATION_CLR                                                                 0x00706024
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_PID_ENABLES_SET                                                                 0x00706028
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_PID_ENABLES_CLR                                                                 0x0070602C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XMEM_BURST                                                                      0x00706030
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_M_BURST                                                                    0x00706034
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XMEM_ERR                                                                        0x00706038
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_M_ERR                                                                      0x0070603C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_XFER                                                                       0x00706040
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_WR_DONE                                                                    0x00706048
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_RD_DONE                                                                    0x0070604C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_WR_RETQ                                                                    0x00706050
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_RD_RETQ                                                                    0x00706054
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_RETQ_DATA0                                                                 0x00706058
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_RETQ_DATA1                                                                 0x0070605C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_RETQ_STAT                                                                  0x00706060
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_RETQ_CNTL                                                                  0x00706068
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_RETQ_CNTU                                                                  0x0070606C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_RETQ_FLUSH                                                                      0x00706080
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL00                                                                       0x00706100
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL01                                                                       0x00706104
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL02                                                                       0x00706108
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL03                                                                       0x0070610C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL04                                                                       0x00706110
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL05                                                                       0x00706114
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL06                                                                       0x00706118
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL07                                                                       0x0070611C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL08                                                                       0x00706120
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL09                                                                       0x00706124
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL10                                                                       0x00706128
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL11                                                                       0x0070612C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL12                                                                       0x00706130
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL13                                                                       0x00706134
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL14                                                                       0x00706138
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL15                                                                       0x0070613C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL16                                                                       0x00706140
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL17                                                                       0x00706144
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL18                                                                       0x00706148
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL19                                                                       0x0070614C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL20                                                                       0x00706150
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL21                                                                       0x00706154
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL22                                                                       0x00706158
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL23                                                                       0x0070615C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL24                                                                       0x00706160
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL25                                                                       0x00706164
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL26                                                                       0x00706168
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL27                                                                       0x0070616C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL28                                                                       0x00706170
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL29                                                                       0x00706174
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL30                                                                       0x00706178
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL31                                                                       0x0070617C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_ENBL_SET                                                       0x00706200
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_ENBL_CLR                                                       0x00706204
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_STAT_SET                                                       0x00706208
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_STAT_CLR                                                       0x0070620C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_ENBL_SET                                                       0x00706210
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_ENBL_CLR                                                       0x00706214
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_STAT_SET                                                       0x00706218
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_STAT_CLR                                                       0x0070621C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_ENBL_SET                                                       0x00706220
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_ENBL_CLR                                                       0x00706224
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_STAT_SET                                                       0x00706228
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_STAT_CLR                                                       0x0070622C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_ENBL_SET                                                       0x00706230
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_ENBL_CLR                                                       0x00706234
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_STAT_SET                                                       0x00706238
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_STAT_CLR                                                       0x0070623C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_ENBL_SET                                                        0x00706240
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_ENBL_CLR                                                        0x00706244
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_STAT_SET                                                        0x00706248
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_STAT_CLR                                                        0x0070624C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_ENBL_SET                                                        0x00706250
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_ENBL_CLR                                                        0x00706254
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_STAT_SET                                                        0x00706258
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_STAT_CLR                                                        0x0070625C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_ENBL_SET                                                        0x00706260
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_ENBL_CLR                                                        0x00706264
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_STAT_SET                                                        0x00706268
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_STAT_CLR                                                        0x0070626C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_ENBL_SET                                                        0x00706270
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_ENBL_CLR                                                        0x00706274
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_STAT_SET                                                        0x00706278
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_STAT_CLR                                                        0x0070627C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_ENBL_SET                                                        0x00706280
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_ENBL_CLR                                                        0x00706284
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_STAT_SET                                                        0x00706288
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_STAT_CLR                                                        0x0070628C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_ENBL_SET                                                         0x00706290
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_ENBL_CLR                                                         0x00706294
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_STAT_SET                                                         0x00706298
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_STAT_CLR                                                         0x0070629C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO00_CONTROL                                                                       0x00706300
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO00_CONFIG                                                                        0x00706304
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO00_STATUS                                                                        0x00706308
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO00_LEVELS                                                                        0x0070630C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO01_CONTROL                                                                       0x00706310
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO01_CONFIG                                                                        0x00706314
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO01_STATUS                                                                        0x00706318
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO01_LEVELS                                                                        0x0070631C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO02_CONTROL                                                                       0x00706320
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO02_CONFIG                                                                        0x00706324
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO02_STATUS                                                                        0x00706328
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO02_LEVELS                                                                        0x0070632C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO03_CONTROL                                                                       0x00706330
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO03_CONFIG                                                                        0x00706334
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO03_STATUS                                                                        0x00706338
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO03_LEVELS                                                                        0x0070633C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO04_CONTROL                                                                       0x00706340
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO04_CONFIG                                                                        0x00706344
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO04_STATUS                                                                        0x00706348
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO04_LEVELS                                                                        0x0070634C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO05_CONTROL                                                                       0x00706350
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO05_CONFIG                                                                        0x00706354
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO05_STATUS                                                                        0x00706358
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO05_LEVELS                                                                        0x0070635C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO06_CONTROL                                                                       0x00706360
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO06_CONFIG                                                                        0x00706364
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO06_STATUS                                                                        0x00706368
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO06_LEVELS                                                                        0x0070636C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO07_CONTROL                                                                       0x00706370
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO07_CONFIG                                                                        0x00706374
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO07_STATUS                                                                        0x00706378
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO07_LEVELS                                                                        0x0070637C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO08_CONTROL                                                                       0x00706380
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO08_CONFIG                                                                        0x00706384
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO08_STATUS                                                                        0x00706388
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO08_LEVELS                                                                        0x0070638C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO09_CONTROL                                                                       0x00706390
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO09_CONFIG                                                                        0x00706394
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO09_STATUS                                                                        0x00706398
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO09_LEVELS                                                                        0x0070639C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO10_CONTROL                                                                       0x007063A0
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO10_CONFIG                                                                        0x007063A4
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO10_STATUS                                                                        0x007063A8
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO10_LEVELS                                                                        0x007063AC
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO11_CONTROL                                                                       0x007063B0
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO11_CONFIG                                                                        0x007063B4
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO11_STATUS                                                                        0x007063B8
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO11_LEVELS                                                                        0x007063BC
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_SPARE                                                                                0x00706FFC
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_RESET_SET                                                                    0x00710000
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_RESET_CLR                                                                    0x00710004
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_RESET                                                                        0x00710008
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_RESET_SET                                                                    0x00710010
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_RESET_CLR                                                                    0x00710014
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_RESET                                                                        0x00710018
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_CLK_EN_SET                                                                   0x00710100
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_CLK_EN_CLR                                                                   0x00710104
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_CLK_EN                                                                       0x00710108
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_CLK_EN_SET                                                                   0x00710110
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_CLK_EN_CLR                                                                   0x00710114
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_CLK_EN                                                                       0x00710118
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT0_ENBL_SET                                                              0x00710200
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT0_ENBL_CLR                                                              0x00710204
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT0_STAT                                                                  0x00710208
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT1_ENBL_SET                                                              0x00710210
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT1_ENBL_CLR                                                              0x00710214
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT1_STAT                                                                  0x00710218
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT2_ENBL_SET                                                              0x00710220
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT2_ENBL_CLR                                                              0x00710224
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT2_STAT                                                                  0x00710228
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT3_ENBL_SET                                                              0x00710230
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT3_ENBL_CLR                                                              0x00710234
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT3_STAT                                                                  0x00710238
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x00710280
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x00710284
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x00710288
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x0071028C
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x00710300
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x00710304
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x00710308
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x00710310
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x00710314
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_COHERENCY_0                                                                      0x00710400
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x00710404
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_COHERENCY_1                                                                      0x00710410
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                 0x00710414
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x00710500
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x00710504
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_ECO_REG                                                                               0x00710E00
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_MEM_ADJ_OUT                                                                           0x00710E10
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MB_LOC                                                                     0x00808000
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL0_0                                                                     0x00808004
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL0_1                                                                     0x00808008
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL0_2                                                                     0x0080800C
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL0_3                                                                     0x00808010
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL1_0                                                                     0x00808014
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL1_1                                                                     0x00808018
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL1_2                                                                     0x0080801C
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL1_3                                                                     0x00808020
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MB_TYPE                                                                    0x00808024
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_QP_CBP                                                                     0x00808028
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR0                                                                            0x0080E000
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR1                                                                            0x0080E004
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR2                                                                            0x0080E008
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR3                                                                            0x0080E00C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR4                                                                            0x0080E010
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR5                                                                            0x0080E014
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR6                                                                            0x0080E018
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR7                                                                            0x0080E01C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR8                                                                            0x0080E020
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR9                                                                            0x0080E024
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR10                                                                           0x0080E028
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR11                                                                           0x0080E02C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR12                                                                           0x0080E030
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR13                                                                           0x0080E034
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR14                                                                           0x0080E038
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR15                                                                           0x0080E03C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR16                                                                           0x0080E040
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR17                                                                           0x0080E044
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR18                                                                           0x0080E048
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR19                                                                           0x0080E04C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR20                                                                           0x0080E050
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR21                                                                           0x0080E054
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR22                                                                           0x0080E058
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR23                                                                           0x0080E05C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR24                                                                           0x0080E060
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR25                                                                           0x0080E064
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR26                                                                           0x0080E068
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR27                                                                           0x0080E06C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR28                                                                           0x0080E070
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR29                                                                           0x0080E074
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR30                                                                           0x0080E078
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR31                                                                           0x0080E07C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR32                                                                           0x0080E080
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR33                                                                           0x0080E084
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR34                                                                           0x0080E088
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR35                                                                           0x0080E08C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR36                                                                           0x0080E090
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR37                                                                           0x0080E094
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR38                                                                           0x0080E098
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR39                                                                           0x0080E09C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR40                                                                           0x0080E0A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR41                                                                           0x0080E0A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR42                                                                           0x0080E0A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR43                                                                           0x0080E0AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR44                                                                           0x0080E0B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR45                                                                           0x0080E0B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR46                                                                           0x0080E0B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR47                                                                           0x0080E0BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR48                                                                           0x0080E0C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR49                                                                           0x0080E0C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR50                                                                           0x0080E0C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR51                                                                           0x0080E0CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR52                                                                           0x0080E0D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR53                                                                           0x0080E0D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR54                                                                           0x0080E0D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR55                                                                           0x0080E0DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR56                                                                           0x0080E0E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR57                                                                           0x0080E0E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR58                                                                           0x0080E0E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR59                                                                           0x0080E0EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR60                                                                           0x0080E0F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR61                                                                           0x0080E0F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR62                                                                           0x0080E0F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR63                                                                           0x0080E0FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_PREDICATE_BITS                                                                  0x0080E100
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_ALU_COND                                                                        0x0080E104
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MERGE_WINDOW                                                                    0x0080E108
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MB_COORD                                                                        0x0080E10C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MV_RANGE_X                                                                      0x0080E110
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MV_RANGE_Y                                                                      0x0080E114
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_PAGE                                                                            0x0080E118
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_PC_STACK                                                                        0x0080E11C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_CIRC_BUFF1_CNTL_STAT                                                            0x0080E120
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_PC_INITIAL                                                                      0x0080E124
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MVRP_CTRL_STATUS                                                                0x0080E128
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MAILBOX_IN                                                                      0x0080E12C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MAILBOX_OUT                                                                     0x0080E130
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_HW_CTRL_STATUS                                                                  0x0080E134
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_CIRC_BUFF2_CNTL_STAT                                                            0x0080E138
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_ALGORITHM_DONE                                                                  0x0080E13C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_PC_BREAKPOINT_BP0                                                               0x0080E140
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_PC_BREAKPOINT_BP1                                                               0x0080E144
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_PC_BREAKPOINT_BP2                                                               0x0080E148
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_MBX_MBY_BP3                                                                     0x0080E14C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_MVRP_READ_ADDR_BP4                                                              0x0080E150
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_MVRP_WRITE_ADDR_BP5                                                             0x0080E154
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_BP_STATUS                                                                       0x0080E158
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_STEP_N                                                                          0x0080E15C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_DBG_STATUS                                                                      0x0080E160
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_DBG_CNTL                                                                        0x0080E164
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_BR_TRACE_CNTL                                                                   0x0080E168
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD00                                                                  0x0080E180
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD01                                                                  0x0080E184
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD02                                                                  0x0080E188
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD03                                                                  0x0080E18C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD04                                                                  0x0080E190
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD05                                                                  0x0080E194
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD06                                                                  0x0080E198
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD07                                                                  0x0080E19C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD08                                                                  0x0080E1A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD09                                                                  0x0080E1A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD10                                                                  0x0080E1A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD11                                                                  0x0080E1AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD12                                                                  0x0080E1B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD13                                                                  0x0080E1B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD14                                                                  0x0080E1B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD15                                                                  0x0080E1BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD16                                                                  0x0080E1C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD17                                                                  0x0080E1C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD18                                                                  0x0080E1C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD19                                                                  0x0080E1CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD20                                                                  0x0080E1D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD21                                                                  0x0080E1D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD22                                                                  0x0080E1D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD23                                                                  0x0080E1DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD24                                                                  0x0080E1E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD25                                                                  0x0080E1E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD26                                                                  0x0080E1E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD27                                                                  0x0080E1EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD28                                                                  0x0080E1F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD29                                                                  0x0080E1F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD30                                                                  0x0080E1F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD31                                                                  0x0080E1FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_FP_CONTROL_STATUS                                                                0x00810000
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_MVR_CONTROL_STATUS                                                                  0x00810008
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PIPE_CONTROL_STATUS                                                              0x0081000C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_ME_CNTL_STAT                                                                     0x00810010
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_FE_CNTL_STAT                                                                     0x00810014
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_CONTROL_STATUS                                                                0x00810018
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTERRUPT_REG                                                                    0x0081001C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_SEARCH_TYPE                                                                   0x00810020
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PG_CONTROL_STATUS                                                                0x00810024
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PG_RES_CONTROL_STATUS                                                            0x00810028
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_TXCODE_CONTROL                                                                   0x0081002C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_TB_CNTL_STAT                                                                     0x00810030
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA0_CNTL_STAT                                                                   0x00810034
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA1_CNTL_STAT                                                                   0x00810038
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA2_CNTL_STAT                                                                   0x0081003C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PIPE_START                                                                       0x00810040
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA3_CNTL_STAT                                                                   0x00810044
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA_ENDIANNESS_CNTL                                                              0x00810048
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_ENCODE_1ST_PASS_CNTL                                                             0x00810054
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_MVRP_AQUANT_CNTL_STAT                                                            0x00810058
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_HALF_PEL_RESULTS                                                              0x0081005C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_QRTR_PEL_L0_RESULTS                                                           0x00810060
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_QRTR_PEL_L1_RESULTS                                                           0x00810064
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PTRFILE_RSVD_REG0                                                                0x00810068
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PTRFILE_RSVD_REG1                                                                0x0081006C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_PG_WEIGHTED_PRED_CNTL                                                               0x00810070
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_MVR_DEBUG                                                                        0x00810078
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA_STRIDE                                                                       0x0081007C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_LUMA_PER_REFID_WEIGHTS                                                        0x00810080
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_LUMA_PER_REFID_OFFSETS                                                        0x00810084
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_CR_PER_REFID_WEIGHTS                                                          0x00810088
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_CR_PER_REFID_OFFSETS                                                          0x0081008C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_CB_PER_REFID_WEIGHTS                                                          0x00810090
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_CB_PER_REFID_OFFSETS                                                          0x00810094
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_LUMA_PER_REFID_WEIGHTS                                                        0x00810098
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_LUMA_PER_REFID_OFFSETS                                                        0x0081009C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_CR_PER_REFID_WEIGHTS                                                          0x008100A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_CR_PER_REFID_OFFSETS                                                          0x008100A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_CB_PER_REFID_WEIGHTS                                                          0x008100A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_CB_PER_REFID_OFFSETS                                                          0x008100AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_LUMA_LOGWD                                                                       0x008100B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_CHROMA_LOGWD                                                                     0x008100B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PTRFILE_SPACE_HOLDERE                                                            0x008100B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PTRFILE_SPACE_HOLDERF                                                            0x008100BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTRPTS_ME_INTERRUPT_CTRL_ENBL_SET                                               0x008100C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTRPTS_ME_INTERRUPT_CTRL_ENBL_CLR                                               0x008100C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTRPTS_ME_INTERRUPT_CTRL_STAT_SET                                               0x008100C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTRPTS_ME_INTERRUPT_CTRL_STAT_CLR                                               0x008100CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_0                                                                     0x00810200
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_0                                                                0x00810204
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_0                                                                     0x00810208
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_0                                                                    0x0081020C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_1                                                                     0x00810210
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_1                                                                0x00810214
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_1                                                                     0x00810218
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_1                                                                    0x0081021C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_2                                                                     0x00810220
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_2                                                                0x00810224
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_2                                                                     0x00810228
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_2                                                                    0x0081022C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_3                                                                     0x00810230
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_3                                                                0x00810234
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_3                                                                     0x00810238
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_3                                                                    0x0081023C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_4                                                                     0x00810240
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_4                                                                0x00810244
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_4                                                                     0x00810248
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_4                                                                    0x0081024C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_5                                                                     0x00810250
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_5                                                                0x00810254
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_5                                                                     0x00810258
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_5                                                                    0x0081025C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_6                                                                     0x00810260
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_6                                                                0x00810264
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_6                                                                     0x00810268
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_6                                                                    0x0081026C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_7                                                                     0x00810270
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_7                                                                0x00810274
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_7                                                                     0x00810278
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_7                                                                    0x0081027C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_0                                                                     0x00810280
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_0                                                                0x00810284
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_0                                                                     0x00810288
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_0                                                                    0x0081028C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_1                                                                     0x00810290
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_1                                                                0x00810294
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_1                                                                     0x00810298
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_1                                                                    0x0081029C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_2                                                                     0x008102A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_2                                                                0x008102A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_2                                                                     0x008102A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_2                                                                    0x008102AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_3                                                                     0x008102B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_3                                                                0x008102B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_3                                                                     0x008102B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_3                                                                    0x008102BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_4                                                                     0x008102C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_4                                                                0x008102C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_4                                                                     0x008102C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_4                                                                    0x008102CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_5                                                                     0x008102D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_5                                                                0x008102D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_5                                                                     0x008102D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_5                                                                    0x008102DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_6                                                                     0x008102E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_6                                                                0x008102E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_6                                                                     0x008102E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_6                                                                    0x008102EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_7                                                                     0x008102F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_7                                                                0x008102F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_7                                                                     0x008102F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_7                                                                    0x008102FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_0                                                                     0x00810300
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_0                                                                0x00810304
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_0                                                                     0x00810308
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_0                                                                    0x0081030C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_1                                                                     0x00810310
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_1                                                                0x00810314
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_1                                                                     0x00810318
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_1                                                                    0x0081031C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_2                                                                     0x00810320
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_2                                                                0x00810324
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_2                                                                     0x00810328
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_2                                                                    0x0081032C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_3                                                                     0x00810330
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_3                                                                0x00810334
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_3                                                                     0x00810338
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_3                                                                    0x0081033C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_4                                                                     0x00810340
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_4                                                                0x00810344
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_4                                                                     0x00810348
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_4                                                                    0x0081034C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_5                                                                     0x00810350
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_5                                                                0x00810354
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_5                                                                     0x00810358
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_5                                                                    0x0081035C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_6                                                                     0x00810360
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_6                                                                0x00810364
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_6                                                                     0x00810368
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_6                                                                    0x0081036C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_7                                                                     0x00810370
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_7                                                                0x00810374
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_7                                                                     0x00810378
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_7                                                                    0x0081037C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_0                                                                     0x00810880
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_0                                                                0x00810884
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_0                                                                     0x00810888
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_0                                                                    0x0081088C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_1                                                                     0x00810890
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_1                                                                0x00810894
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_1                                                                     0x00810898
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_1                                                                    0x0081089C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_2                                                                     0x008108A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_2                                                                0x008108A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_2                                                                     0x008108A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_2                                                                    0x008108AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_3                                                                     0x008108B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_3                                                                0x008108B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_3                                                                     0x008108B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_3                                                                    0x008108BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_4                                                                     0x008108C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_4                                                                0x008108C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_4                                                                     0x008108C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_4                                                                    0x008108CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_5                                                                     0x008108D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_5                                                                0x008108D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_5                                                                     0x008108D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_5                                                                    0x008108DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_6                                                                     0x008108E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_6                                                                0x008108E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_6                                                                     0x008108E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_6                                                                    0x008108EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_7                                                                     0x008108F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_7                                                                0x008108F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_7                                                                     0x008108F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_7                                                                    0x008108FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_00                                                                            0x00810900
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_01                                                                            0x00810910
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_02                                                                            0x00810920
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_03                                                                            0x00810930
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_05                                                                            0x00810950
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_08                                                                            0x00810980
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_09                                                                            0x00810990
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_0A                                                                            0x008109A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_0B                                                                            0x008109B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_0D                                                                            0x008109D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_00                                                                            0x00810A00
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_01                                                                            0x00810A10
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_02                                                                            0x00810A20
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_03                                                                            0x00810A30
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_08                                                                            0x00810A80
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_09                                                                            0x00810A90
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_0A                                                                            0x00810AA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_0B                                                                            0x00810AB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_00                                                                          0x00810B00
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_01                                                                          0x00810B10
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_02                                                                          0x00810B20
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_03                                                                          0x00810B30
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_04                                                                          0x00810B40
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_05                                                                          0x00810B50
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_06                                                                          0x00810B60
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_07                                                                          0x00810B70
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_08                                                                          0x00810B80
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_09                                                                          0x00810B90
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0A                                                                          0x00810BA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0B                                                                          0x00810BB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0C                                                                          0x00810BC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0D                                                                          0x00810BD0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0E                                                                          0x00810BE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0F                                                                          0x00810BF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_SD_MODEBITS_L0                                                                          0x00810C00
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_SD_MODEBITS_L1                                                                          0x00810C04
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_MODEBITS_L0                                                                          0x00810C08
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_MODEBITS_L1                                                                          0x00810C0C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_MODEBITS_BI                                                                          0x00810C10
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_SD_REFIDXBITS_FRAME_L0                                                                  0x00810C14
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_SD_REFIDXBITS_FIELD_L0                                                                  0x00810C18
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_REFIDXBITS_FRAME_L0                                                                  0x00810C1C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_REFIDXBITS_FIELD_L0                                                                  0x00810C20
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_ENCODE_1ST_PASS                                                                         0x00810C24
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_REFIDX_FIELD_PARITY_L0                                                                  0x00810C30
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_REFIDX_FIELD_PARITY_L1                                                                  0x00810C34
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_0TO3                                                                    0x00810C40
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_4TO7                                                                    0x00810C44
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_8TO11                                                                   0x00810C48
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_12TO15                                                                  0x00810C4C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_16TO19                                                                  0x00810C50
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_20TO23                                                                  0x00810C54
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_24TO27                                                                  0x00810C58
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_28TO31                                                                  0x00810C5C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_32TO35                                                                  0x00810C60
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_36TO39                                                                  0x00810C64
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_40TO43                                                                  0x00810C68
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_44TO47                                                                  0x00810C6C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_48TO51                                                                  0x00810C70
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_FULL_16X16_MIN_COST                                                                     0x00810C80
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_UPPER_16X8_MIN_COST                                                                     0x00810C84
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_LOWER_16X8_MIN_COST                                                                     0x00810C88
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_LEFT_8X16_MIN_COST                                                                      0x00810C8C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_RIGHT_8X16_MIN_COST                                                                     0x00810C90
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_UPPER_LEFT_8X8_MIN_COST                                                                 0x00810C94
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_UPPER_RIGHT_8X8_MIN_COST                                                                0x00810C98
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_LOWER_LEFT_8X8_MIN_COST                                                                 0x00810C9C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_LOWER_RIGHT_8X8_MIN_COST                                                                0x00810CA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_0                                                                         0x00810D00
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_1                                                                         0x00810D04
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_2                                                                         0x00810D08
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_3                                                                         0x00810D0C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_4                                                                         0x00810D10
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_5                                                                         0x00810D14
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_6                                                                         0x00810D18
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_7                                                                         0x00810D1C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_8                                                                         0x00810D20
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_9                                                                         0x00810D24
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_10                                                                        0x00810D28
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_11                                                                        0x00810D2C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_12                                                                        0x00810D30
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_13                                                                        0x00810D34
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_14                                                                        0x00810D38
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_15                                                                        0x00810D3C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_16                                                                        0x00810D40
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_17                                                                        0x00810D44
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_18                                                                        0x00810D48
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_19                                                                        0x00810D4C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_20                                                                        0x00810D50
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_21                                                                        0x00810D54
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_22                                                                        0x00810D58
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_23                                                                        0x00810D5C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_24                                                                        0x00810D60
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_25                                                                        0x00810D64
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_26                                                                        0x00810D68
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_27                                                                        0x00810D6C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_28                                                                        0x00810D70
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_29                                                                        0x00810D74
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_30                                                                        0x00810D78
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_31                                                                        0x00810D7C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_0                                                                       0x00810D80
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_1                                                                       0x00810D84
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_2                                                                       0x00810D88
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_3                                                                       0x00810D8C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_4                                                                       0x00810D90
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_5                                                                       0x00810D94
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_6                                                                       0x00810D98
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_7                                                                       0x00810D9C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_8                                                                       0x00810DA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_9                                                                       0x00810DA4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_10                                                                      0x00810DA8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_11                                                                      0x00810DAC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_12                                                                      0x00810DB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_13                                                                      0x00810DB4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_14                                                                      0x00810DB8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_15                                                                      0x00810DBC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_16                                                                      0x00810DC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_17                                                                      0x00810DC4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_18                                                                      0x00810DC8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_19                                                                      0x00810DCC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_20                                                                      0x00810DD0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_21                                                                      0x00810DD4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_22                                                                      0x00810DD8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_23                                                                      0x00810DDC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_24                                                                      0x00810DE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_25                                                                      0x00810DE4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_26                                                                      0x00810DE8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_27                                                                      0x00810DEC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_28                                                                      0x00810DF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_29                                                                      0x00810DF4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_30                                                                      0x00810DF8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_31                                                                      0x00810DFC
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_0                                                                         0x00810E00
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_1                                                                         0x00810E04
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_2                                                                         0x00810E08
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_3                                                                         0x00810E0C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_4                                                                         0x00810E10
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_5                                                                         0x00810E14
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_6                                                                         0x00810E18
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_7                                                                         0x00810E1C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_8                                                                         0x00810E20
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_9                                                                         0x00810E24
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_10                                                                        0x00810E28
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_11                                                                        0x00810E2C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_12                                                                        0x00810E30
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_13                                                                        0x00810E34
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_14                                                                        0x00810E38
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_15                                                                        0x00810E3C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_16                                                                        0x00810E40
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_17                                                                        0x00810E44
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_18                                                                        0x00810E48
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_19                                                                        0x00810E4C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_20                                                                        0x00810E50
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_21                                                                        0x00810E54
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_22                                                                        0x00810E58
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_23                                                                        0x00810E5C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_24                                                                        0x00810E60
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_25                                                                        0x00810E64
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_26                                                                        0x00810E68
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_27                                                                        0x00810E6C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_28                                                                        0x00810E70
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_29                                                                        0x00810E74
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_30                                                                        0x00810E78
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_31                                                                        0x00810E7C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_0                                                                       0x00810E80
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_1                                                                       0x00810E84
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_2                                                                       0x00810E88
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_3                                                                       0x00810E8C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_4                                                                       0x00810E90
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_5                                                                       0x00810E94
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_6                                                                       0x00810E98
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_7                                                                       0x00810E9C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_8                                                                       0x00810EA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_9                                                                       0x00810EA4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_10                                                                      0x00810EA8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_11                                                                      0x00810EAC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_12                                                                      0x00810EB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_13                                                                      0x00810EB4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_14                                                                      0x00810EB8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_15                                                                      0x00810EBC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_16                                                                      0x00810EC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_17                                                                      0x00810EC4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_18                                                                      0x00810EC8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_19                                                                      0x00810ECC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_20                                                                      0x00810ED0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_21                                                                      0x00810ED4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_22                                                                      0x00810ED8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_23                                                                      0x00810EDC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_24                                                                      0x00810EE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_25                                                                      0x00810EE4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_26                                                                      0x00810EE8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_27                                                                      0x00810EEC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_28                                                                      0x00810EF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_29                                                                      0x00810EF4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_30                                                                      0x00810EF8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_31                                                                      0x00810EFC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_00                                                                           0x00810F00
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_01                                                                           0x00810F10
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_02                                                                           0x00810F20
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_03                                                                           0x00810F30
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_04                                                                           0x00810F40
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_05                                                                           0x00810F50
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_06                                                                           0x00810F60
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_07                                                                           0x00810F70
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_08                                                                           0x00810F80
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_09                                                                           0x00810F90
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0A                                                                           0x00810FA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0B                                                                           0x00810FB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0C                                                                           0x00810FC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0D                                                                           0x00810FD0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0E                                                                           0x00810FE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0F                                                                           0x00810FF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_COLOC_MEM_COL_CONFIG                                                                           0x00815200
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR0                                                                            0x0081E000
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR1                                                                            0x0081E004
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR2                                                                            0x0081E008
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR3                                                                            0x0081E00C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR4                                                                            0x0081E010
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR5                                                                            0x0081E014
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR6                                                                            0x0081E018
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR7                                                                            0x0081E01C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR8                                                                            0x0081E020
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR9                                                                            0x0081E024
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR10                                                                           0x0081E028
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR11                                                                           0x0081E02C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR12                                                                           0x0081E030
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR13                                                                           0x0081E034
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR14                                                                           0x0081E038
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR15                                                                           0x0081E03C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR16                                                                           0x0081E040
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR17                                                                           0x0081E044
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR18                                                                           0x0081E048
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR19                                                                           0x0081E04C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR20                                                                           0x0081E050
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR21                                                                           0x0081E054
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR22                                                                           0x0081E058
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR23                                                                           0x0081E05C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR24                                                                           0x0081E060
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR25                                                                           0x0081E064
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR26                                                                           0x0081E068
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR27                                                                           0x0081E06C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR28                                                                           0x0081E070
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR29                                                                           0x0081E074
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR30                                                                           0x0081E078
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR31                                                                           0x0081E07C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR32                                                                           0x0081E080
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR33                                                                           0x0081E084
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR34                                                                           0x0081E088
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR35                                                                           0x0081E08C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR36                                                                           0x0081E090
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR37                                                                           0x0081E094
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR38                                                                           0x0081E098
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR39                                                                           0x0081E09C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR40                                                                           0x0081E0A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR41                                                                           0x0081E0A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR42                                                                           0x0081E0A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR43                                                                           0x0081E0AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR44                                                                           0x0081E0B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR45                                                                           0x0081E0B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR46                                                                           0x0081E0B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR47                                                                           0x0081E0BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR48                                                                           0x0081E0C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR49                                                                           0x0081E0C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR50                                                                           0x0081E0C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR51                                                                           0x0081E0CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR52                                                                           0x0081E0D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR53                                                                           0x0081E0D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR54                                                                           0x0081E0D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR55                                                                           0x0081E0DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR56                                                                           0x0081E0E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR57                                                                           0x0081E0E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR58                                                                           0x0081E0E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR59                                                                           0x0081E0EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR60                                                                           0x0081E0F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR61                                                                           0x0081E0F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR62                                                                           0x0081E0F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR63                                                                           0x0081E0FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_PREDICATE_BITS                                                                  0x0081E100
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_ALU_COND                                                                        0x0081E104
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MERGE_WINDOW                                                                    0x0081E108
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MB_COORD                                                                        0x0081E10C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MV_RANGE_X                                                                      0x0081E110
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MV_RANGE_Y                                                                      0x0081E114
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_PAGE                                                                            0x0081E118
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_PC_STACK                                                                        0x0081E11C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_CIRC_BUFF1_CNTL_STAT                                                            0x0081E120
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_PC_INITIAL                                                                      0x0081E124
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MVRP_CTRL_STATUS                                                                0x0081E128
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MAILBOX_IN                                                                      0x0081E12C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MAILBOX_OUT                                                                     0x0081E130
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_HW_CTRL_STATUS                                                                  0x0081E134
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_CIRC_BUFF2_CNTL_STAT                                                            0x0081E138
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_ALGORITHM_DONE                                                                  0x0081E13C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_PC_BREAKPOINT_BP0                                                               0x0081E140
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_PC_BREAKPOINT_BP1                                                               0x0081E144
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_PC_BREAKPOINT_BP2                                                               0x0081E148
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_MBX_MBY_BP3                                                                     0x0081E14C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_MVRP_READ_ADDR_BP4                                                              0x0081E150
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_MVRP_WRITE_ADDR_BP5                                                             0x0081E154
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_BP_STATUS                                                                       0x0081E158
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_STEP_N                                                                          0x0081E15C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_DBG_STATUS                                                                      0x0081E160
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_DBG_CNTL                                                                        0x0081E164
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_BR_TRACE_CNTL                                                                   0x0081E168
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD00                                                                  0x0081E180
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD01                                                                  0x0081E184
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD02                                                                  0x0081E188
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD03                                                                  0x0081E18C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD04                                                                  0x0081E190
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD05                                                                  0x0081E194
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD06                                                                  0x0081E198
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD07                                                                  0x0081E19C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD08                                                                  0x0081E1A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD09                                                                  0x0081E1A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD10                                                                  0x0081E1A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD11                                                                  0x0081E1AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD12                                                                  0x0081E1B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD13                                                                  0x0081E1B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD14                                                                  0x0081E1B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD15                                                                  0x0081E1BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD16                                                                  0x0081E1C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD17                                                                  0x0081E1C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD18                                                                  0x0081E1C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD19                                                                  0x0081E1CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD20                                                                  0x0081E1D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD21                                                                  0x0081E1D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD22                                                                  0x0081E1D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD23                                                                  0x0081E1DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD24                                                                  0x0081E1E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD25                                                                  0x0081E1E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD26                                                                  0x0081E1E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD27                                                                  0x0081E1EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD28                                                                  0x0081E1F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD29                                                                  0x0081E1F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD30                                                                  0x0081E1F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD31                                                                  0x0081E1FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_PIPE_CONFIG                                                                            0x0081FF00
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_PIPE                                                                             0x0081FF10
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_PIXEL_SIZE                                                                       0x0081FF14
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_MB_SIZE                                                                          0x0081FF18
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_H264                                                                             0x0081FF24
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_MPEG2                                                                            0x0081FF28
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                   0x0081FF34
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_H264_PARAM1                                                                      0x0081FF38
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_PIPE                                                                            0x0081FF40
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_PIXEL_SIZE                                                                      0x0081FF44
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_MB_SIZE                                                                         0x0081FF48
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_SIDE_CROP                                                                       0x0081FF4C
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_VERT_CROP                                                                       0x0081FF50
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_H264                                                                            0x0081FF54
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_MPEG2                                                                           0x0081FF58
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                                  0x0081FF64
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_H264_PARAM1                                                                     0x0081FF68
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                              0x0081FF80
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                              0x0081FF84
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                              0x0081FF88
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                              0x0081FF8C
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                              0x0081FF90
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                              0x0081FF94
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                              0x0081FF98
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                              0x0081FF9C
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                              0x0081FFA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                              0x0081FFA4
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                               0x0081FFA8
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                              0x0081FFAC
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                              0x0081FFB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC0                                                                        0x0081FFB8
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC1                                                                        0x0081FFBC
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC2                                                                        0x0081FFC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC3                                                                        0x0081FFC4
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC4                                                                        0x0081FFC8
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC5                                                                        0x0081FFCC
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC6                                                                        0x0081FFD0
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC7                                                                        0x0081FFD4
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC8                                                                        0x0081FFD8
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC9                                                                        0x0081FFDC
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC10                                                                       0x0081FFE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC11                                                                       0x0081FFE4
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC12                                                                       0x0081FFE8
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC13                                                                       0x0081FFEC
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC14                                                                       0x0081FFF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_POC                                                                         0x0081FFF4
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_ECO_REGISTER                                                                           0x0081FFFC
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_LUMA_TF                                                                       0x00820000
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_LUMA_BF                                                                       0x00820004
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_CHROMA_TF                                                                     0x00820008
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_CHROMA_BF                                                                     0x0082000C
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_PS                                                                            0x00820010
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMA_CTRL_REG                                                                               0x00820014
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_ENC_IN_CTRL_REG                                                                            0x00820018
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_SLICE_CTRL_REG                                                                             0x0082001C
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_ENC_IN_STATUS                                                                              0x00820020
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DEBUG_CTRL_REG                                                                             0x00820024
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DEBUG_STATUS                                                                               0x00820028
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_PS_BF                                                                         0x0082002C
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_SET_XMEM_TAG                                                                        0x00830300
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_OUTSTANDING_XMEM_WR_COUNT                                                           0x00830304
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_ECO_REGISTER                                                                        0x00830308
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_BOOT_ADDRESS                                                                        0x0083030C
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_TRACE_PORT_CTRL                                                                     0x00830380
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_MEPU_CPU_CONTROL_SET                                                                0x00831000
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_MEPU_CPU_CONTROL_CLR                                                                0x00831004
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_MEPU_CPU_STATUS                                                                     0x0083100C
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_MEPU_XMEM_PRIORITY                                                                  0x00831010
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_PARTITION_ENABLE                                        0x00840000
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_NUM_OF_UNIT_ROWS                                        0x00840004
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_WIDTH                                           0x00840008
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_BUFFER_HEIGHT                                           0x0084000C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_BASE_ADDRESS                                        0x00840010
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00840014
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00840018
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_DMA_STRIDE                                          0x0084001C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_DMA_DDR_MODE                                        0x00840020
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_PIC_MODE                                                0x00840024
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_UPPER_LINE_IN_BUF                               0x00840080
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_LOWER_LINE_IN_BUF                               0x00840084
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00840088
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x0084008C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_PART_STATUS                                             0x00840090
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_OUTSTANDING_DATA_STATUS                                 0x00840094
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_PARTITION_ENABLE                                        0x00840100
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_NUM_OF_UNIT_ROWS                                        0x00840104
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_WIDTH                                           0x00840108
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_BUFFER_HEIGHT                                           0x0084010C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_BASE_ADDRESS                                        0x00840110
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00840114
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00840118
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_DMA_STRIDE                                          0x0084011C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_DMA_DDR_MODE                                        0x00840120
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_PIC_MODE                                                0x00840124
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_UPPER_LINE_IN_BUF                               0x00840180
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_LOWER_LINE_IN_BUF                               0x00840184
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00840188
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x0084018C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_PART_STATUS                                             0x00840190
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_OUTSTANDING_DATA_STATUS                                 0x00840194
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_PARTITION_ENABLE                                        0x00840200
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_NUM_OF_UNIT_ROWS                                        0x00840204
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_WIDTH                                           0x00840208
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_BUFFER_HEIGHT                                           0x0084020C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_BASE_ADDRESS                                        0x00840210
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00840214
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00840218
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_DMA_STRIDE                                          0x0084021C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_DMA_DDR_MODE                                        0x00840220
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_PIC_MODE                                                0x00840224
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_UPPER_LINE_IN_BUF                               0x00840280
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_LOWER_LINE_IN_BUF                               0x00840284
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00840288
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x0084028C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_PART_STATUS                                             0x00840290
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_OUTSTANDING_DATA_STATUS                                 0x00840294
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_PARTITION_ENABLE                                        0x00840300
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_NUM_OF_UNIT_ROWS                                        0x00840304
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_WIDTH                                           0x00840308
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_BUFFER_HEIGHT                                           0x0084030C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_BASE_ADDRESS                                        0x00840310
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00840314
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00840318
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_DMA_STRIDE                                          0x0084031C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_DMA_DDR_MODE                                        0x00840320
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_PIC_MODE                                                0x00840324
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_UPPER_LINE_IN_BUF                               0x00840380
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_LOWER_LINE_IN_BUF                               0x00840384
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00840388
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x0084038C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_PART_STATUS                                             0x00840390
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_OUTSTANDING_DATA_STATUS                                 0x00840394
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_PARTITION_ENABLE                                        0x00840400
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_NUM_OF_UNIT_ROWS                                        0x00840404
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_WIDTH                                           0x00840408
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_BUFFER_HEIGHT                                           0x0084040C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_BASE_ADDRESS                                        0x00840410
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00840414
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00840418
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_DMA_STRIDE                                          0x0084041C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_DMA_DDR_MODE                                        0x00840420
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_PIC_MODE                                                0x00840424
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_UPPER_LINE_IN_BUF                               0x00840480
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_LOWER_LINE_IN_BUF                               0x00840484
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00840488
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x0084048C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_PART_STATUS                                             0x00840490
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_OUTSTANDING_DATA_STATUS                                 0x00840494
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_PARTITION_ENABLE                                        0x00840500
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_NUM_OF_UNIT_ROWS                                        0x00840504
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_WIDTH                                           0x00840508
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_BUFFER_HEIGHT                                           0x0084050C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_BASE_ADDRESS                                        0x00840510
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00840514
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00840518
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_DMA_STRIDE                                          0x0084051C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_DMA_DDR_MODE                                        0x00840520
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_PIC_MODE                                                0x00840524
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_UPPER_LINE_IN_BUF                               0x00840580
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_LOWER_LINE_IN_BUF                               0x00840584
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00840588
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x0084058C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_PART_STATUS                                             0x00840590
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_OUTSTANDING_DATA_STATUS                                 0x00840594
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_PARTITION_ENABLE                                        0x00840600
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_NUM_OF_UNIT_ROWS                                        0x00840604
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_WIDTH                                           0x00840608
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_BUFFER_HEIGHT                                           0x0084060C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_BASE_ADDRESS                                        0x00840610
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00840614
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00840618
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_DMA_STRIDE                                          0x0084061C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_DMA_DDR_MODE                                        0x00840620
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_PIC_MODE                                                0x00840624
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_UPPER_LINE_IN_BUF                               0x00840680
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_LOWER_LINE_IN_BUF                               0x00840684
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00840688
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x0084068C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_PART_STATUS                                             0x00840690
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_OUTSTANDING_DATA_STATUS                                 0x00840694
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_PARTITION_ENABLE                                        0x00840700
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_NUM_OF_UNIT_ROWS                                        0x00840704
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_WIDTH                                           0x00840708
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_BUFFER_HEIGHT                                           0x0084070C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_BASE_ADDRESS                                        0x00840710
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00840714
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00840718
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_DMA_STRIDE                                          0x0084071C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_DMA_DDR_MODE                                        0x00840720
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_PIC_MODE                                                0x00840724
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_UPPER_LINE_IN_BUF                               0x00840780
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_LOWER_LINE_IN_BUF                               0x00840784
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00840788
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x0084078C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_PART_STATUS                                             0x00840790
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_OUTSTANDING_DATA_STATUS                                 0x00840794
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_ENBL_SET                              0x00848000
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_ENBL_CLR                              0x00848004
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_STAT_SET                              0x00848008
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_STAT_CLR                              0x0084800C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_PARTITION_ENABLE                                    0x00860000
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_NUM_OF_UNIT_ROWS                                    0x00860004
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_WIDTH                                       0x00860008
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_BUFFER_HEIGHT                                       0x0086000C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_BASE_ADDRESS                                    0x00860010
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00860014
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00860018
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_DMA_STRIDE                                      0x0086001C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_DMA_DDR_MODE                                    0x00860020
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_PIC_MODE                                            0x00860024
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_UPPER_LINE_IN_BUF                           0x00860080
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_LOWER_LINE_IN_BUF                           0x00860084
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00860088
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x0086008C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_PART_STATUS                                         0x00860090
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_OUTSTANDING_DATA_STATUS                             0x00860094
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_PARTITION_ENABLE                                    0x00860100
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_NUM_OF_UNIT_ROWS                                    0x00860104
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_WIDTH                                       0x00860108
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_BUFFER_HEIGHT                                       0x0086010C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_BASE_ADDRESS                                    0x00860110
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00860114
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00860118
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_DMA_STRIDE                                      0x0086011C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_DMA_DDR_MODE                                    0x00860120
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_PIC_MODE                                            0x00860124
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_UPPER_LINE_IN_BUF                           0x00860180
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_LOWER_LINE_IN_BUF                           0x00860184
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00860188
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x0086018C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_PART_STATUS                                         0x00860190
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_OUTSTANDING_DATA_STATUS                             0x00860194
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_PARTITION_ENABLE                                    0x00860200
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_NUM_OF_UNIT_ROWS                                    0x00860204
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_WIDTH                                       0x00860208
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_BUFFER_HEIGHT                                       0x0086020C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_BASE_ADDRESS                                    0x00860210
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00860214
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00860218
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_DMA_STRIDE                                      0x0086021C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_DMA_DDR_MODE                                    0x00860220
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_PIC_MODE                                            0x00860224
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_UPPER_LINE_IN_BUF                           0x00860280
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_LOWER_LINE_IN_BUF                           0x00860284
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00860288
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x0086028C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_PART_STATUS                                         0x00860290
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_OUTSTANDING_DATA_STATUS                             0x00860294
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_PARTITION_ENABLE                                    0x00860300
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_NUM_OF_UNIT_ROWS                                    0x00860304
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_WIDTH                                       0x00860308
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_BUFFER_HEIGHT                                       0x0086030C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_BASE_ADDRESS                                    0x00860310
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00860314
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00860318
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_DMA_STRIDE                                      0x0086031C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_DMA_DDR_MODE                                    0x00860320
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_PIC_MODE                                            0x00860324
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_UPPER_LINE_IN_BUF                           0x00860380
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_LOWER_LINE_IN_BUF                           0x00860384
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00860388
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x0086038C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_PART_STATUS                                         0x00860390
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_OUTSTANDING_DATA_STATUS                             0x00860394
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_PARTITION_ENABLE                                    0x00860400
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_NUM_OF_UNIT_ROWS                                    0x00860404
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_WIDTH                                       0x00860408
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_BUFFER_HEIGHT                                       0x0086040C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_BASE_ADDRESS                                    0x00860410
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00860414
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00860418
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_DMA_STRIDE                                      0x0086041C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_DMA_DDR_MODE                                    0x00860420
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_PIC_MODE                                            0x00860424
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_UPPER_LINE_IN_BUF                           0x00860480
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_LOWER_LINE_IN_BUF                           0x00860484
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00860488
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x0086048C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_PART_STATUS                                         0x00860490
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_OUTSTANDING_DATA_STATUS                             0x00860494
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_PARTITION_ENABLE                                    0x00860500
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_NUM_OF_UNIT_ROWS                                    0x00860504
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_WIDTH                                       0x00860508
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_BUFFER_HEIGHT                                       0x0086050C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_BASE_ADDRESS                                    0x00860510
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00860514
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00860518
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_DMA_STRIDE                                      0x0086051C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_DMA_DDR_MODE                                    0x00860520
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_PIC_MODE                                            0x00860524
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_UPPER_LINE_IN_BUF                           0x00860580
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_LOWER_LINE_IN_BUF                           0x00860584
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00860588
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x0086058C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_PART_STATUS                                         0x00860590
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_OUTSTANDING_DATA_STATUS                             0x00860594
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_PARTITION_ENABLE                                    0x00860600
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_NUM_OF_UNIT_ROWS                                    0x00860604
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_WIDTH                                       0x00860608
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_BUFFER_HEIGHT                                       0x0086060C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_BASE_ADDRESS                                    0x00860610
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00860614
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00860618
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_DMA_STRIDE                                      0x0086061C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_DMA_DDR_MODE                                    0x00860620
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_PIC_MODE                                            0x00860624
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_UPPER_LINE_IN_BUF                           0x00860680
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_LOWER_LINE_IN_BUF                           0x00860684
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00860688
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x0086068C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_PART_STATUS                                         0x00860690
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_OUTSTANDING_DATA_STATUS                             0x00860694
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_PARTITION_ENABLE                                    0x00860700
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_NUM_OF_UNIT_ROWS                                    0x00860704
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_WIDTH                                       0x00860708
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_BUFFER_HEIGHT                                       0x0086070C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_BASE_ADDRESS                                    0x00860710
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00860714
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00860718
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_DMA_STRIDE                                      0x0086071C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_DMA_DDR_MODE                                    0x00860720
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_PIC_MODE                                            0x00860724
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_UPPER_LINE_IN_BUF                           0x00860780
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_LOWER_LINE_IN_BUF                           0x00860784
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00860788
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x0086078C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_PART_STATUS                                         0x00860790
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_OUTSTANDING_DATA_STATUS                             0x00860794
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_ENBL_SET                            0x00868000
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_ENBL_CLR                            0x00868004
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_STAT_SET                            0x00868008
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_STAT_CLR                            0x0086800C
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_RESET_SET                                                                  0x008F0000
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_RESET_CLR                                                                  0x008F0004
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_RESET                                                                      0x008F0008
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_CLOCK_ENABLE_SET                                                           0x008F0100
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_CLOCK_ENABLE_CLR                                                           0x008F0104
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_CLOCK_ENABLE                                                               0x008F0108
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                             0x008F0200
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                             0x008F0204
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                             0x008F0208
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                             0x008F020C
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_EN                                                                   0x008F0300
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                               0x008F0304
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                0x008F0308
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_STATUS                                                               0x008F0310
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                 0x008F0314
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                             0x008F0380
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                         0x008F0384
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                          0x008F0388
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                         0x008F0390
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                           0x008F0394
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_COHERENCY_0                                                                  0x008F0400
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                             0x008F0404
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                       0x008F0500
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                       0x008F0504
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ECO_REG                                                                           0x008F0E00
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_MEM_ADJ_OUT                                                                       0x008F0E10
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_BUF_MEM_ADJ_OUT                                                                0x008F0E14
#define MED_XREG_ARB_VENC_SLV_MCTF_MCTF_CONFIG_REGISTER                                                                           0x00900000
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_0_1                                                                              0x00900004
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_2_3                                                                              0x00900008
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_4_5                                                                              0x0090000C
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_6_7                                                                              0x00900010
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_8_9                                                                              0x00900014
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_A_B                                                                              0x00900018
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_C_D                                                                              0x0090001C
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_E_F                                                                              0x00900020
#define MED_XREG_ARB_VENC_SLV_MCTF_U_MSE_MULTIPLIER                                                                               0x00900024
#define MED_XREG_ARB_VENC_SLV_MCTF_V_MSE_MULTIPLIER                                                                               0x00900028
#define MED_XREG_ARB_VENC_SLV_MCTF_LPHA_0_1_2_3                                                                                   0x0090002C
#define MED_XREG_ARB_VENC_SLV_MCTF_LPHA_4_5_6_7                                                                                   0x00900030
#define MED_XREG_ARB_VENC_SLV_MCTF_LPHA_8_9_A_B                                                                                   0x00900034
#define MED_XREG_ARB_VENC_SLV_MCTF_LPHA_C_D_E_F                                                                                   0x00900038
#define MED_XREG_ARB_VENC_SLV_MCTF_Y_DC_DIFF_THRESHOLD                                                                            0x0090003C
#define MED_XREG_ARB_VENC_SLV_MCTF_U_DC_DIFF_THRESHOLD                                                                            0x00900040
#define MED_XREG_ARB_VENC_SLV_MCTF_V_DC_DIFF_THRESHOLD                                                                            0x00900044
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_Y_MB_VAR                                                                                   0x00900048
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_U_MB_VAR                                                                                   0x0090004C
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_V_MB_VAR                                                                                   0x00900050
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_Y_BLK_SSE                                                                                  0x00900054
#define MED_XREG_ARB_VENC_SLV_MCTF_MAX_Y_BLK_SSE                                                                                  0x00900058
#define MED_XREG_ARB_VENC_SLV_MCTF_AVG_Y_BLK_MSE                                                                                  0x0090005C
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_U_BLK_SSE                                                                                  0x00900060
#define MED_XREG_ARB_VENC_SLV_MCTF_MAX_U_BLK_SSE                                                                                  0x00900064
#define MED_XREG_ARB_VENC_SLV_MCTF_AVG_U_BLK_MSE                                                                                  0x00900068
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_V_BLK_SSE                                                                                  0x0090006C
#define MED_XREG_ARB_VENC_SLV_MCTF_MAX_V_BLK_SSE                                                                                  0x00900070
#define MED_XREG_ARB_VENC_SLV_MCTF_AVG_V_BLK_MSE                                                                                  0x00900074
#define MED_XREG_ARB_VENC_SLV_EMVP_MV_COST                                                                                        0x00910010
#define MED_XREG_ARB_VENC_SLV_EMVP_DISABLE_MODE                                                                                   0x00910014
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_0                                                                                     0x00910070
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_1                                                                                     0x00910074
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_2                                                                                     0x00910078
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_3                                                                                     0x0091007C
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_4                                                                                     0x00910080
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_5                                                                                     0x00910084
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_6                                                                                     0x00910088
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_7                                                                                     0x0091008C
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_8                                                                                     0x00910090
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_0                                                                                     0x00910094
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_1                                                                                     0x00910098
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_2                                                                                     0x0091009C
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_3                                                                                     0x009100A0
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_4                                                                                     0x009100A4
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_5                                                                                     0x009100A8
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_6                                                                                     0x009100AC
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_CTRL                                                                                      0x009100B0
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_10                                                                                    0x009100B4
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_11                                                                                    0x009100B8
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_10                                                                                    0x009100BC
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_11                                                                                    0x009100C0
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_A                                                                             0x00910100
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_B                                                                             0x00910104
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_C                                                                             0x00910108
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_D                                                                             0x0091010C
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_E                                                                             0x00910110
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_F                                                                             0x00910114
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_G                                                                             0x00910118
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_H                                                                             0x0091011C
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_A                                                                             0x00910120
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_B                                                                             0x00910124
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_C                                                                             0x00910128
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_D                                                                             0x0091012C
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_E                                                                             0x00910130
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_F                                                                             0x00910134
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_G                                                                             0x00910138
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_H                                                                             0x0091013C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_FMV_00                                                                        0x00910400
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_FMV_01                                                                        0x00910404
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_FMV_02                                                                        0x00910408
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_FMV_03                                                                        0x0091040C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_BMV_00                                                                        0x00910410
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_BMV_01                                                                        0x00910414
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_BMV_02                                                                        0x00910418
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_BMV_03                                                                        0x0091041C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_REG_FF                                                                        0x00910420
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_FMV_00                                                                        0x00910440
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_FMV_01                                                                        0x00910444
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_FMV_02                                                                        0x00910448
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_FMV_03                                                                        0x0091044C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_BMV_00                                                                        0x00910450
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_BMV_01                                                                        0x00910454
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_BMV_02                                                                        0x00910458
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_BMV_03                                                                        0x0091045C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_REG_FF                                                                        0x00910460
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_FMV_00                                                                        0x00910480
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_FMV_01                                                                        0x00910484
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_FMV_02                                                                        0x00910488
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_FMV_03                                                                        0x0091048C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_BMV_00                                                                        0x00910490
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_BMV_01                                                                        0x00910494
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_BMV_02                                                                        0x00910498
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_BMV_03                                                                        0x0091049C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_REG_FF                                                                        0x009104A0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_FMV_00                                                                        0x009104C0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_FMV_01                                                                        0x009104C4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_FMV_02                                                                        0x009104C8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_FMV_03                                                                        0x009104CC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_BMV_00                                                                        0x009104D0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_BMV_01                                                                        0x009104D4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_BMV_02                                                                        0x009104D8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_BMV_03                                                                        0x009104DC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_REG_FF                                                                        0x009104E0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_FMV_00                                                                        0x00910500
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_FMV_01                                                                        0x00910504
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_FMV_02                                                                        0x00910508
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_FMV_03                                                                        0x0091050C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_BMV_00                                                                        0x00910510
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_BMV_01                                                                        0x00910514
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_BMV_02                                                                        0x00910518
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_BMV_03                                                                        0x0091051C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_REG_FF                                                                        0x00910520
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_FMV_00                                                                        0x00910540
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_FMV_01                                                                        0x00910544
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_FMV_02                                                                        0x00910548
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_FMV_03                                                                        0x0091054C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_BMV_00                                                                        0x00910550
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_BMV_01                                                                        0x00910554
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_BMV_02                                                                        0x00910558
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_BMV_03                                                                        0x0091055C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_REG_FF                                                                        0x00910560
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_FMV_00                                                                        0x00910580
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_FMV_01                                                                        0x00910584
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_FMV_02                                                                        0x00910588
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_FMV_03                                                                        0x0091058C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_BMV_00                                                                        0x00910590
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_BMV_01                                                                        0x00910594
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_BMV_02                                                                        0x00910598
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_BMV_03                                                                        0x0091059C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_REG_FF                                                                        0x009105A0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_FMV_00                                                                        0x009105C0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_FMV_01                                                                        0x009105C4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_FMV_02                                                                        0x009105C8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_FMV_03                                                                        0x009105CC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_BMV_00                                                                        0x009105D0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_BMV_01                                                                        0x009105D4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_BMV_02                                                                        0x009105D8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_BMV_03                                                                        0x009105DC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_REG_FF                                                                        0x009105E0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_REG_XY                                                                      0x00910800
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_FMV_00                                                                      0x00910804
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_FMV_01                                                                      0x00910808
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_FMV_02                                                                      0x0091080C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_FMV_03                                                                      0x00910810
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_BMV_00                                                                      0x00910814
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_BMV_01                                                                      0x00910818
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_BMV_02                                                                      0x0091081C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_BMV_03                                                                      0x00910820
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_REG_MB                                                                      0x00910824
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_REG_XY                                                                      0x00910828
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_FMV_00                                                                      0x0091082C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_FMV_01                                                                      0x00910830
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_FMV_02                                                                      0x00910834
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_FMV_03                                                                      0x00910838
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_BMV_00                                                                      0x0091083C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_BMV_01                                                                      0x00910840
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_BMV_02                                                                      0x00910844
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_BMV_03                                                                      0x00910848
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_REG_MB                                                                      0x0091084C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_TOP_FMV_02                                                                      0x00910850
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_TOP_FMV_03                                                                      0x00910854
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_TOP_BMV_02                                                                      0x00910858
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_TOP_BMV_03                                                                      0x0091085C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_BOT_FMV_02                                                                      0x00910860
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_BOT_FMV_03                                                                      0x00910864
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_BOT_BMV_02                                                                      0x00910868
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_BOT_BMV_03                                                                      0x0091086C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_TOP_FMV_01                                                                      0x00910870
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_TOP_FMV_03                                                                      0x00910874
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_BOT_FMV_01                                                                      0x00910878
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_BOT_FMV_03                                                                      0x0091087C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_TOP_BMV_01                                                                      0x00910880
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_TOP_BMV_03                                                                      0x00910884
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_BOT_BMV_01                                                                      0x00910888
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_BOT_BMV_03                                                                      0x0091088C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_TOP_FMV_02                                                                      0x00910890
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_TOP_FMV_03                                                                      0x00910894
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_BOT_FMV_02                                                                      0x00910898
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_BOT_FMV_03                                                                      0x0091089C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_TOP_BMV_02                                                                      0x009108A0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_TOP_BMV_03                                                                      0x009108A4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_BOT_BMV_02                                                                      0x009108A8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_BOT_BMV_03                                                                      0x009108AC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_TOP_FMV_02                                                                      0x009108B0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_TOP_FMV_03                                                                      0x009108B4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_BOT_FMV_02                                                                      0x009108B8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_BOT_FMV_03                                                                      0x009108BC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_TOP_BMV_02                                                                      0x009108C0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_TOP_BMV_03                                                                      0x009108C4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_BOT_BMV_02                                                                      0x009108C8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_BOT_BMV_03                                                                      0x009108CC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_FRAME_MB                                                                            0x009108D0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_SKIP_DIRECT                                                                         0x009108D4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_02                                                                        0x009108D8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_03                                                                        0x009108DC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_04                                                                        0x009108E0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_05                                                                        0x009108E4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_06                                                                        0x009108E8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_07                                                                        0x009108EC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_08                                                                        0x009108F0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_09                                                                        0x009108F4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_10                                                                        0x009108F8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_11                                                                        0x009108FC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_STATES                                                                          0x00910900
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MB_COUNT_IN_SLICE                                                                   0x00910904
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MPEG2_BSKIP_FMV_01                                                                  0x00910908
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MPEG2_BSKIP_FMV_03                                                                  0x0091090C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MPEG2_BSKIP_BMV_01                                                                  0x00910910
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MPEG2_BSKIP_BMV_03                                                                  0x00910914
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_LOAD                                                                                     0x00910C00
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_XREG_SLICE                                                                               0x00910C04
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_PIPE_CONFIG                                                                            0x0091FF00
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_PIPE                                                                             0x0091FF10
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_PIXEL_SIZE                                                                       0x0091FF14
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_MB_SIZE                                                                          0x0091FF18
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_H264                                                                             0x0091FF24
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_MPEG2                                                                            0x0091FF28
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                   0x0091FF34
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_H264_PARAM1                                                                      0x0091FF38
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_PIPE                                                                            0x0091FF40
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_PIXEL_SIZE                                                                      0x0091FF44
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_MB_SIZE                                                                         0x0091FF48
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_SIDE_CROP                                                                       0x0091FF4C
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_VERT_CROP                                                                       0x0091FF50
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_H264                                                                            0x0091FF54
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_MPEG2                                                                           0x0091FF58
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                                  0x0091FF64
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_H264_PARAM1                                                                     0x0091FF68
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                              0x0091FF80
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                              0x0091FF84
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                              0x0091FF88
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                              0x0091FF8C
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                              0x0091FF90
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                              0x0091FF94
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                              0x0091FF98
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                              0x0091FF9C
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                              0x0091FFA0
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                              0x0091FFA4
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                               0x0091FFA8
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                              0x0091FFAC
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                              0x0091FFB0
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC0                                                                        0x0091FFB8
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC1                                                                        0x0091FFBC
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC2                                                                        0x0091FFC0
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC3                                                                        0x0091FFC4
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC4                                                                        0x0091FFC8
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC5                                                                        0x0091FFCC
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC6                                                                        0x0091FFD0
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC7                                                                        0x0091FFD4
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC8                                                                        0x0091FFD8
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC9                                                                        0x0091FFDC
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC10                                                                       0x0091FFE0
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC11                                                                       0x0091FFE4
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC12                                                                       0x0091FFE8
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC13                                                                       0x0091FFEC
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC14                                                                       0x0091FFF0
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_POC                                                                         0x0091FFF4
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_ECO_REGISTER                                                                           0x0091FFFC
#define MED_XREG_ARB_VENC_SLV_QUANT_QP_SLICE                                                                                      0x0093C000
#define MED_XREG_ARB_VENC_SLV_QUANT_MODE_DECISION_CTRL                                                                            0x0093C004
#define MED_XREG_ARB_VENC_SLV_QUANT_X_SCALE                                                                                       0x0093C008
#define MED_XREG_ARB_VENC_SLV_QUANT_DISABLE_INTRA                                                                                 0x0093C00C
#define MED_XREG_ARB_VENC_SLV_QUANT_DISABLE_INTER_4X4                                                                             0x0093C010
#define MED_XREG_ARB_VENC_SLV_QUANT_DISABLE_INTER_8X8                                                                             0x0093C014
#define MED_XREG_ARB_VENC_SLV_QUANT_INTRA_NON_ZERO                                                                                0x0093C018
#define MED_XREG_ARB_VENC_SLV_QUANT_INTRA_PRED_MODE_OFFSET                                                                        0x0093C01C
#define MED_XREG_ARB_VENC_SLV_QUANT_INTRA_PRED_MODE                                                                               0x0093C020
#define MED_XREG_ARB_VENC_SLV_QUANT_INTER_4X4_NON_ZERO                                                                            0x0093C024
#define MED_XREG_ARB_VENC_SLV_QUANT_INTER_8X8_NON_ZERO                                                                            0x0093C02C
#define MED_XREG_ARB_VENC_SLV_QUANT_FINAL_INTER                                                                                   0x0093C038
#define MED_XREG_ARB_VENC_SLV_QUANT_FINAL_INTRA                                                                                   0x0093C03C
#define MED_XREG_ARB_VENC_SLV_QUANT_DEBUG_ENC_MB_STOP                                                                             0x0093C040
#define MED_XREG_ARB_VENC_SLV_QUANT_DEBUG_CURRENT_MB                                                                              0x0093C044
#define MED_XREG_ARB_VENC_SLV_QUANT_DEBUG_STATUS                                                                                  0x0093C048
#define MED_XREG_ARB_VENC_SLV_QUANT_QUANT_LIMIT                                                                                   0x0093C04C
#define MED_XREG_ARB_VENC_SLV_QUANT_MODE_A2                                                                                       0x0093C050
#define MED_XREG_ARB_VENC_SLV_QUANT_NONZERO_ACCUM_INTRA                                                                           0x0093C054
#define MED_XREG_ARB_VENC_SLV_QUANT_NONZERO_ACCUM_INTER_4X4                                                                       0x0093C058
#define MED_XREG_ARB_VENC_SLV_QUANT_NONZERO_ACCUM_INTER_8X8                                                                       0x0093C05C
#define MED_XREG_ARB_VENC_SLV_QUANT_DISTORTION_ACCUM_INTRA                                                                        0x0093C060
#define MED_XREG_ARB_VENC_SLV_QUANT_DISTORTION_ACCUM_TOTAL                                                                        0x0093C064
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW0                                                                           0x0093C070
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW1                                                                           0x0093C074
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW2                                                                           0x0093C078
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW3                                                                           0x0093C07C
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW4                                                                           0x0093C080
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW0                                                                           0x0093C090
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW1                                                                           0x0093C094
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW2                                                                           0x0093C098
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW3                                                                           0x0093C09C
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW4                                                                           0x0093C0A0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW0                                                                           0x0093C0B0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW1                                                                           0x0093C0B4
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW2                                                                           0x0093C0B8
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW3                                                                           0x0093C0BC
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW4                                                                           0x0093C0C0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW0_LFT                                                                         0x0093C0D0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW0_RGT                                                                         0x0093C0D4
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW1_LFT                                                                         0x0093C0D8
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW1_RGT                                                                         0x0093C0DC
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW2_LFT                                                                         0x0093C0E0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW2_RGT                                                                         0x0093C0E4
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW3_LFT                                                                         0x0093C0E8
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW3_RGT                                                                         0x0093C0EC
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW4_LFT                                                                         0x0093C0F0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW4_RGT                                                                         0x0093C0F4
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW5_LFT                                                                         0x0093C0F8
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW5_RGT                                                                         0x0093C0FC
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW6_LFT                                                                         0x0093C100
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW6_RGT                                                                         0x0093C104
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW7_LFT                                                                         0x0093C108
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW7_RGT                                                                         0x0093C10C
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW8                                                                             0x0093C110
#define MED_XREG_ARB_VENC_SLV_QUANT_CLIP_2063_ENABLE                                                                              0x0093C120
#define MED_XREG_ARB_VENC_SLV_QUANT_CLIP_2063_COUNT                                                                               0x0093C124
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTRA_TOTAL_FIELD                                                                        0x0093C128
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTRA_4X4_8X8                                                                            0x0093C12C
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_TOTAL_FIELD                                                                        0x0093C130
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_XFORM                                                                              0x0093C134
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_8X8_16X16                                                                          0x0093C138
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_SKIPPED_BDIRECT                                                                    0x0093C13C
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_L0                                                                                 0x0093C140
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_L1                                                                                 0x0093C144
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_BI                                                                                 0x0093C148
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_CTRL                                                                                     0x0093C14C
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_PIPE_CONFIG                                                                           0x0093FF00
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_PIPE                                                                            0x0093FF10
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_PIXEL_SIZE                                                                      0x0093FF14
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_MB_SIZE                                                                         0x0093FF18
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_H264                                                                            0x0093FF24
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_MPEG2                                                                           0x0093FF28
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                  0x0093FF34
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_H264_PARAM1                                                                     0x0093FF38
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_PIPE                                                                           0x0093FF40
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_PIXEL_SIZE                                                                     0x0093FF44
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_MB_SIZE                                                                        0x0093FF48
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_SIDE_CROP                                                                      0x0093FF4C
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_VERT_CROP                                                                      0x0093FF50
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_H264                                                                           0x0093FF54
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_MPEG2                                                                          0x0093FF58
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                                 0x0093FF64
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_H264_PARAM1                                                                    0x0093FF68
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                             0x0093FF80
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                             0x0093FF84
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                             0x0093FF88
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                             0x0093FF8C
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                             0x0093FF90
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                             0x0093FF94
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                             0x0093FF98
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                             0x0093FF9C
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                             0x0093FFA0
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                             0x0093FFA4
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                              0x0093FFA8
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                             0x0093FFAC
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                             0x0093FFB0
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC0                                                                       0x0093FFB8
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC1                                                                       0x0093FFBC
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC2                                                                       0x0093FFC0
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC3                                                                       0x0093FFC4
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC4                                                                       0x0093FFC8
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC5                                                                       0x0093FFCC
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC6                                                                       0x0093FFD0
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC7                                                                       0x0093FFD4
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC8                                                                       0x0093FFD8
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC9                                                                       0x0093FFDC
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC10                                                                      0x0093FFE0
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC11                                                                      0x0093FFE4
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC12                                                                      0x0093FFE8
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC13                                                                      0x0093FFEC
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC14                                                                      0x0093FFF0
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_POC                                                                        0x0093FFF4
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_ECO_REGISTER                                                                          0x0093FFFC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_COEF_MON                                                                          0x00940000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_COEF_FLAGS                                                                        0x00940004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PARAM_MON                                                                         0x00940080
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PARAM_FLAGS                                                                       0x00940084
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PUTBITS0_MON                                                                      0x00940180
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PUTBITS0_FLAGS                                                                    0x00940184
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_COEF_POP                                                                          0x00940200
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PARAM_POP                                                                         0x00940280
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PUTBITS0_POP                                                                      0x00940380
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_EN                                                                   0x00943000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_ICR                                                                  0x00943004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_ISR                                                                  0x00943008
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_0                                                              0x00943010
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_1                                                              0x00943014
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_2                                                              0x00943018
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_3                                                              0x0094301C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_4                                                              0x00943020
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_5                                                              0x00943024
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_6                                                              0x00943028
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_7                                                              0x0094302C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_8                                                              0x00943030
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_9                                                              0x00943034
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_10                                                             0x00943038
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_11                                                             0x0094303C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_12                                                             0x00943040
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_13                                                             0x00943044
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_14                                                             0x00943048
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_16X16_STAT                                                           0x009430C0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_8X8_STAT                                                             0x009430C4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_4X4_STAT                                                             0x009430C8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_CHMA_STAT                                                            0x009430CC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTER_LUMA_STAT                                                            0x009430D0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTER_LUMA_8X8_STAT                                                        0x009430D4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTER_CHMA_STAT                                                            0x009430D8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_MVD_L0_STAT                                                                0x009430DC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_MVD_L1_STAT                                                                0x009430E0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_REF_IDX_L0_STAT                                                            0x009430E4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_REF_IDX_L1_STAT                                                            0x009430E8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_MB_TOTAL                                                             0x009430EC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTER_MB_TOTAL                                                             0x009430F0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_SLICE_DATA_STAT                                                            0x009430F4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CLEAR_STAT                                                                 0x009430FC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_START                                                                   0x00944000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_DEBUG_HALT                                                              0x00944004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_ADDR_HALT                                                               0x00944008
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_CURRENT_STATUS                                                          0x0094400C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_HALTED                                                                  0x00944010
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_STATUS                                                             0x00946000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_USED_BITS_POINTER                                                  0x00946004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_TOTAL_BIT_COUNTER                                                  0x00946008
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_BUFFER_A                                                           0x0094600C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_BUFFER_B                                                           0x00946010
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_RESET_CONTROL                                                      0x00946014
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_EMULATION_PREVENTION_ENABLE                                        0x00946018
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_EMULATION_BYTES_INSERTED                                           0x0094601C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_EMULATION_BYTE                                                     0x00946020
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_RATE_CONTROL_COUNTER                                               0x00946024
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_MB_GROUP_SIZE                                                      0x00946028
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_ENTROPY_ENCODE_MODE                                                0x00946030
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_INT_PUTBITS_DONE                                                   0x00946034
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_INT_PUTBITS_ENABLE                                                 0x00946038
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_ENABLE_HW_FLUSH                                                    0x0094603C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_FLUSH_PUTBITS_HW                                                   0x00946040
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_CURR_MB_COUNT                                                               0x00946044
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_TOTAL_MBS_IN_FRAME                                                          0x00946048
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT1_BIT                                                           0x00946080
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT2_BITS                                                          0x00946084
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT3_BITS                                                          0x00946088
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT4_BITS                                                          0x0094608C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT5_BITS                                                          0x00946090
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT6_BITS                                                          0x00946094
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT7_BITS                                                          0x00946098
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT8_BITS                                                          0x0094609C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT9_BITS                                                          0x009460A0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT10_BITS                                                         0x009460A4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT11_BITS                                                         0x009460A8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT12_BITS                                                         0x009460AC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT13_BITS                                                         0x009460B0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT14_BITS                                                         0x009460B4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT15_BITS                                                         0x009460B8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT16_BITS                                                         0x009460BC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT17_BITS                                                         0x009460C0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT18_BITS                                                         0x009460C4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT19_BITS                                                         0x009460C8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT20_BITS                                                         0x009460CC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT21_BITS                                                         0x009460D0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT22_BITS                                                         0x009460D4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT23_BITS                                                         0x009460D8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT24_BITS                                                         0x009460DC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT25_BITS                                                         0x009460E0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT26_BITS                                                         0x009460E4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT27_BITS                                                         0x009460E8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT28_BITS                                                         0x009460EC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT29_BITS                                                         0x009460F0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT30_BITS                                                         0x009460F4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT31_BITS                                                         0x009460F8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT32_BITS                                                         0x009460FC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INT                                                                        0x00948000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_CMD                                                                        0x00948004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_SLICE                                                                      0x00948008
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MB                                                                         0x0094800C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC4_SUBMB                                                                     0x00948010
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFIDX_NUM                                                                 0x00948014
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MB_ADDR                                                                    0x00948018
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MBCTX                                                                      0x0094801C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I4X4PM0                                                                    0x00948020
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I4X4PM1                                                                    0x00948024
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I4X4PM2                                                                    0x00948028
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I4X4PM3                                                                    0x0094802C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I8X8PM                                                                     0x00948030
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFL00                                                                     0x00948034
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFL01                                                                     0x00948038
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFL10                                                                     0x0094803C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFL11                                                                     0x00948040
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL0_0                                                                    0x00948044
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL0_1                                                                    0x00948048
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL0_2                                                                    0x0094804C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL0_3                                                                    0x00948050
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL1_0                                                                    0x00948054
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL1_1                                                                    0x00948058
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL1_2                                                                    0x0094805C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL1_3                                                                    0x00948060
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_DBG_MB_STOP                                                                      0x00948068
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_EXTREME_ONES                                                               0x0094806C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_EXTREME_ZEROES                                                             0x00948070
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_BIT_OVRFLOW_FATAL                                                          0x00948074
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_16X16_LUMA_COEFF_COUNT                                               0x00948080
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_8X8_LUMA_COEFF_COUNT                                                 0x00948084
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_4X4_LUMA_COEFF_COUNT                                                 0x00948088
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_CHROMA_COEFF_COUNT                                                   0x0094808C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTER_LUMA_COEFF_COUNT                                                     0x00948090
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTER_LUMA_8X8_TRANSFORM_COEFF_COUNT                                       0x00948094
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTER_CHROMA_COEFF_COUNT                                                   0x00948098
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVD_L0_COUNT                                                               0x0094809C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVD_L1_COUNT                                                               0x009480A0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REF_IDX_L0_COUNT                                                           0x009480A4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REF_IDX_L1_COUNT                                                           0x009480A8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTER_TOTAL_BITS_COUNT                                                     0x009480AC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_TOTAL_BITS_COUNT                                                     0x009480B0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_SLICE_DATA_COUNT                                                           0x009480B4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_ENT_ENC_DBG                                                                      0x00948400
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_EE_FDMA_PUTBITS                                                                  0x00948404
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_EE_PUTBITS_SEL                                                                   0x0094840C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_EE_FIFO_CTRL                                                                     0x00948410
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_SCRATCH                                                                                  0x0094F000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_SLICE_PARAM                                                                                 0x00950000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBLOCK_OUTPUT_CONFIG                                                                       0x00950008
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MV_FRM_VALID                                                                                0x00950024
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MV_TOP_VALID                                                                                0x00950028
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MV_BOT_VALID                                                                                0x0095002C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MV_PROC                                                                                     0x00950040
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MPEG_NEW_PIC                                                                                0x00950048
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MPEG_HMIX                                                                                   0x0095004C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_0                                                                                    0x00950300
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_1                                                                                    0x00950304
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_2                                                                                    0x00950308
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_3                                                                                    0x0095030C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_4                                                                                    0x00950310
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_5                                                                                    0x00950314
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_6                                                                                    0x00950318
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_7                                                                                    0x0095031C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_00_63_32                                                              0x0095D000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_01_63_32                                                              0x0095D004
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_02_63_32                                                              0x0095D008
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_03_63_32                                                              0x0095D00C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_04_63_32                                                              0x0095D010
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_05_63_32                                                              0x0095D014
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_06_63_32                                                              0x0095D018
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_07_63_32                                                              0x0095D01C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_08_63_32                                                              0x0095D020
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_09_63_32                                                              0x0095D024
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0A_63_32                                                              0x0095D028
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0B_63_32                                                              0x0095D02C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0C_63_32                                                              0x0095D030
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0D_63_32                                                              0x0095D034
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0E_63_32                                                              0x0095D038
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0F_63_32                                                              0x0095D03C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_10_63_32                                                              0x0095D040
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_11_63_32                                                              0x0095D044
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_12_63_32                                                              0x0095D048
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_13_63_32                                                              0x0095D04C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_14_63_32                                                              0x0095D050
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_15_63_32                                                              0x0095D054
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_16_63_32                                                              0x0095D058
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_17_63_32                                                              0x0095D05C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_18_63_32                                                              0x0095D060
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_19_63_32                                                              0x0095D064
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1A_63_32                                                              0x0095D068
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1B_63_32                                                              0x0095D06C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1C_63_32                                                              0x0095D070
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1D_63_32                                                              0x0095D074
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1E_63_32                                                              0x0095D078
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1F_63_32                                                              0x0095D07C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_20_63_32                                                              0x0095D080
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_21_63_32                                                              0x0095D084
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_22_63_32                                                              0x0095D088
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_23_63_32                                                              0x0095D08C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_24_63_32                                                              0x0095D090
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_25_63_32                                                              0x0095D094
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_26_63_32                                                              0x0095D098
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_27_63_32                                                              0x0095D09C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_28_63_32                                                              0x0095D0A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_29_63_32                                                              0x0095D0A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2A_63_32                                                              0x0095D0A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2B_63_32                                                              0x0095D0AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2C_63_32                                                              0x0095D0B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2D_63_32                                                              0x0095D0B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2E_63_32                                                              0x0095D0B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2F_63_32                                                              0x0095D0BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_00_31_00                                                              0x0095D0C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_01_31_00                                                              0x0095D0C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_02_31_00                                                              0x0095D0C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_03_31_00                                                              0x0095D0CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_04_31_00                                                              0x0095D0D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_05_31_00                                                              0x0095D0D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_06_31_00                                                              0x0095D0D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_07_31_00                                                              0x0095D0DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_08_31_00                                                              0x0095D0E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_09_31_00                                                              0x0095D0E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0A_31_00                                                              0x0095D0E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0B_31_00                                                              0x0095D0EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0C_31_00                                                              0x0095D0F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0D_31_00                                                              0x0095D0F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0E_31_00                                                              0x0095D0F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0F_31_00                                                              0x0095D0FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_10_31_00                                                              0x0095D100
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_11_31_00                                                              0x0095D104
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_12_31_00                                                              0x0095D108
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_13_31_00                                                              0x0095D10C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_14_31_00                                                              0x0095D110
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_15_31_00                                                              0x0095D114
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_16_31_00                                                              0x0095D118
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_17_31_00                                                              0x0095D11C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_18_31_00                                                              0x0095D120
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_19_31_00                                                              0x0095D124
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1A_31_00                                                              0x0095D128
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1B_31_00                                                              0x0095D12C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1C_31_00                                                              0x0095D130
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1D_31_00                                                              0x0095D134
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1E_31_00                                                              0x0095D138
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1F_31_00                                                              0x0095D13C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_20_31_00                                                              0x0095D140
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_21_31_00                                                              0x0095D144
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_22_31_00                                                              0x0095D148
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_23_31_00                                                              0x0095D14C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_24_31_00                                                              0x0095D150
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_25_31_00                                                              0x0095D154
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_26_31_00                                                              0x0095D158
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_27_31_00                                                              0x0095D15C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_28_31_00                                                              0x0095D160
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_29_31_00                                                              0x0095D164
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2A_31_00                                                              0x0095D168
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2B_31_00                                                              0x0095D16C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2C_31_00                                                              0x0095D170
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2D_31_00                                                              0x0095D174
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2E_31_00                                                              0x0095D178
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2F_31_00                                                              0x0095D17C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_00_63_32                                                              0x0095D200
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_01_63_32                                                              0x0095D204
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_02_63_32                                                              0x0095D208
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_03_63_32                                                              0x0095D20C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_04_63_32                                                              0x0095D210
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_05_63_32                                                              0x0095D214
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_06_63_32                                                              0x0095D218
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_07_63_32                                                              0x0095D21C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_08_63_32                                                              0x0095D220
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_09_63_32                                                              0x0095D224
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0A_63_32                                                              0x0095D228
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0B_63_32                                                              0x0095D22C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0C_63_32                                                              0x0095D230
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0D_63_32                                                              0x0095D234
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0E_63_32                                                              0x0095D238
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0F_63_32                                                              0x0095D23C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_10_63_32                                                              0x0095D240
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_11_63_32                                                              0x0095D244
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_12_63_32                                                              0x0095D248
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_13_63_32                                                              0x0095D24C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_14_63_32                                                              0x0095D250
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_15_63_32                                                              0x0095D254
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_16_63_32                                                              0x0095D258
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_17_63_32                                                              0x0095D25C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_18_63_32                                                              0x0095D260
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_19_63_32                                                              0x0095D264
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1A_63_32                                                              0x0095D268
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1B_63_32                                                              0x0095D26C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1C_63_32                                                              0x0095D270
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1D_63_32                                                              0x0095D274
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1E_63_32                                                              0x0095D278
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1F_63_32                                                              0x0095D27C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_20_63_32                                                              0x0095D280
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_21_63_32                                                              0x0095D284
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_22_63_32                                                              0x0095D288
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_23_63_32                                                              0x0095D28C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_24_63_32                                                              0x0095D290
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_25_63_32                                                              0x0095D294
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_26_63_32                                                              0x0095D298
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_27_63_32                                                              0x0095D29C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_28_63_32                                                              0x0095D2A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_29_63_32                                                              0x0095D2A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2A_63_32                                                              0x0095D2A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2B_63_32                                                              0x0095D2AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2C_63_32                                                              0x0095D2B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2D_63_32                                                              0x0095D2B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2E_63_32                                                              0x0095D2B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2F_63_32                                                              0x0095D2BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_00_31_00                                                              0x0095D2C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_01_31_00                                                              0x0095D2C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_02_31_00                                                              0x0095D2C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_03_31_00                                                              0x0095D2CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_04_31_00                                                              0x0095D2D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_05_31_00                                                              0x0095D2D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_06_31_00                                                              0x0095D2D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_07_31_00                                                              0x0095D2DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_08_31_00                                                              0x0095D2E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_09_31_00                                                              0x0095D2E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0A_31_00                                                              0x0095D2E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0B_31_00                                                              0x0095D2EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0C_31_00                                                              0x0095D2F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0D_31_00                                                              0x0095D2F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0E_31_00                                                              0x0095D2F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0F_31_00                                                              0x0095D2FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_10_31_00                                                              0x0095D300
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_11_31_00                                                              0x0095D304
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_12_31_00                                                              0x0095D308
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_13_31_00                                                              0x0095D30C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_14_31_00                                                              0x0095D310
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_15_31_00                                                              0x0095D314
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_16_31_00                                                              0x0095D318
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_17_31_00                                                              0x0095D31C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_18_31_00                                                              0x0095D320
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_19_31_00                                                              0x0095D324
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1A_31_00                                                              0x0095D328
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1B_31_00                                                              0x0095D32C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1C_31_00                                                              0x0095D330
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1D_31_00                                                              0x0095D334
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1E_31_00                                                              0x0095D338
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1F_31_00                                                              0x0095D33C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_20_31_00                                                              0x0095D340
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_21_31_00                                                              0x0095D344
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_22_31_00                                                              0x0095D348
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_23_31_00                                                              0x0095D34C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_24_31_00                                                              0x0095D350
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_25_31_00                                                              0x0095D354
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_26_31_00                                                              0x0095D358
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_27_31_00                                                              0x0095D35C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_28_31_00                                                              0x0095D360
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_29_31_00                                                              0x0095D364
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2A_31_00                                                              0x0095D368
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2B_31_00                                                              0x0095D36C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2C_31_00                                                              0x0095D370
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2D_31_00                                                              0x0095D374
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2E_31_00                                                              0x0095D378
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2F_31_00                                                              0x0095D37C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_00_63_32                                                          0x0095D400
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_01_63_32                                                          0x0095D404
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_02_63_32                                                          0x0095D408
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_03_63_32                                                          0x0095D40C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_04_63_32                                                          0x0095D410
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_05_63_32                                                          0x0095D414
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_06_63_32                                                          0x0095D418
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_07_63_32                                                          0x0095D41C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_08_63_32                                                          0x0095D420
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_09_63_32                                                          0x0095D424
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0A_63_32                                                          0x0095D428
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0B_63_32                                                          0x0095D42C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0C_63_32                                                          0x0095D430
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0D_63_32                                                          0x0095D434
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0E_63_32                                                          0x0095D438
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0F_63_32                                                          0x0095D43C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_10_63_32                                                          0x0095D440
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_11_63_32                                                          0x0095D444
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_12_63_32                                                          0x0095D448
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_13_63_32                                                          0x0095D44C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_14_63_32                                                          0x0095D450
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_15_63_32                                                          0x0095D454
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_16_63_32                                                          0x0095D458
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_17_63_32                                                          0x0095D45C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_18_63_32                                                          0x0095D460
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_19_63_32                                                          0x0095D464
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1A_63_32                                                          0x0095D468
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1B_63_32                                                          0x0095D46C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1C_63_32                                                          0x0095D470
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1D_63_32                                                          0x0095D474
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1E_63_32                                                          0x0095D478
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1F_63_32                                                          0x0095D47C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_20_63_32                                                          0x0095D480
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_21_63_32                                                          0x0095D484
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_22_63_32                                                          0x0095D488
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_23_63_32                                                          0x0095D48C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_24_63_32                                                          0x0095D490
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_25_63_32                                                          0x0095D494
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_26_63_32                                                          0x0095D498
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_27_63_32                                                          0x0095D49C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_28_63_32                                                          0x0095D4A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_29_63_32                                                          0x0095D4A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2A_63_32                                                          0x0095D4A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2B_63_32                                                          0x0095D4AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2C_63_32                                                          0x0095D4B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2D_63_32                                                          0x0095D4B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2E_63_32                                                          0x0095D4B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2F_63_32                                                          0x0095D4BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_00_31_00                                                          0x0095D4C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_01_31_00                                                          0x0095D4C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_02_31_00                                                          0x0095D4C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_03_31_00                                                          0x0095D4CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_04_31_00                                                          0x0095D4D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_05_31_00                                                          0x0095D4D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_06_31_00                                                          0x0095D4D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_07_31_00                                                          0x0095D4DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_08_31_00                                                          0x0095D4E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_09_31_00                                                          0x0095D4E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0A_31_00                                                          0x0095D4E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0B_31_00                                                          0x0095D4EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0C_31_00                                                          0x0095D4F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0D_31_00                                                          0x0095D4F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0E_31_00                                                          0x0095D4F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0F_31_00                                                          0x0095D4FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_10_31_00                                                          0x0095D500
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_11_31_00                                                          0x0095D504
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_12_31_00                                                          0x0095D508
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_13_31_00                                                          0x0095D50C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_14_31_00                                                          0x0095D510
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_15_31_00                                                          0x0095D514
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_16_31_00                                                          0x0095D518
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_17_31_00                                                          0x0095D51C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_18_31_00                                                          0x0095D520
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_19_31_00                                                          0x0095D524
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1A_31_00                                                          0x0095D528
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1B_31_00                                                          0x0095D52C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1C_31_00                                                          0x0095D530
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1D_31_00                                                          0x0095D534
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1E_31_00                                                          0x0095D538
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1F_31_00                                                          0x0095D53C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_20_31_00                                                          0x0095D540
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_21_31_00                                                          0x0095D544
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_22_31_00                                                          0x0095D548
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_23_31_00                                                          0x0095D54C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_24_31_00                                                          0x0095D550
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_25_31_00                                                          0x0095D554
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_26_31_00                                                          0x0095D558
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_27_31_00                                                          0x0095D55C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_28_31_00                                                          0x0095D560
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_29_31_00                                                          0x0095D564
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2A_31_00                                                          0x0095D568
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2B_31_00                                                          0x0095D56C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2C_31_00                                                          0x0095D570
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2D_31_00                                                          0x0095D574
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2E_31_00                                                          0x0095D578
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2F_31_00                                                          0x0095D57C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_00_63_32                                                          0x0095D600
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_01_63_32                                                          0x0095D604
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_02_63_32                                                          0x0095D608
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_03_63_32                                                          0x0095D60C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_04_63_32                                                          0x0095D610
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_05_63_32                                                          0x0095D614
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_06_63_32                                                          0x0095D618
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_07_63_32                                                          0x0095D61C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_08_63_32                                                          0x0095D620
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_09_63_32                                                          0x0095D624
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0A_63_32                                                          0x0095D628
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0B_63_32                                                          0x0095D62C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0C_63_32                                                          0x0095D630
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0D_63_32                                                          0x0095D634
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0E_63_32                                                          0x0095D638
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0F_63_32                                                          0x0095D63C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_10_63_32                                                          0x0095D640
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_11_63_32                                                          0x0095D644
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_12_63_32                                                          0x0095D648
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_13_63_32                                                          0x0095D64C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_14_63_32                                                          0x0095D650
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_15_63_32                                                          0x0095D654
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_16_63_32                                                          0x0095D658
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_17_63_32                                                          0x0095D65C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_18_63_32                                                          0x0095D660
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_19_63_32                                                          0x0095D664
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1A_63_32                                                          0x0095D668
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1B_63_32                                                          0x0095D66C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1C_63_32                                                          0x0095D670
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1D_63_32                                                          0x0095D674
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1E_63_32                                                          0x0095D678
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1F_63_32                                                          0x0095D67C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_20_63_32                                                          0x0095D680
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_21_63_32                                                          0x0095D684
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_22_63_32                                                          0x0095D688
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_23_63_32                                                          0x0095D68C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_24_63_32                                                          0x0095D690
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_25_63_32                                                          0x0095D694
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_26_63_32                                                          0x0095D698
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_27_63_32                                                          0x0095D69C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_28_63_32                                                          0x0095D6A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_29_63_32                                                          0x0095D6A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2A_63_32                                                          0x0095D6A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2B_63_32                                                          0x0095D6AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2C_63_32                                                          0x0095D6B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2D_63_32                                                          0x0095D6B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2E_63_32                                                          0x0095D6B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2F_63_32                                                          0x0095D6BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_00_31_00                                                          0x0095D6C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_01_31_00                                                          0x0095D6C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_02_31_00                                                          0x0095D6C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_03_31_00                                                          0x0095D6CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_04_31_00                                                          0x0095D6D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_05_31_00                                                          0x0095D6D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_06_31_00                                                          0x0095D6D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_07_31_00                                                          0x0095D6DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_08_31_00                                                          0x0095D6E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_09_31_00                                                          0x0095D6E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0A_31_00                                                          0x0095D6E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0B_31_00                                                          0x0095D6EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0C_31_00                                                          0x0095D6F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0D_31_00                                                          0x0095D6F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0E_31_00                                                          0x0095D6F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0F_31_00                                                          0x0095D6FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_10_31_00                                                          0x0095D700
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_11_31_00                                                          0x0095D704
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_12_31_00                                                          0x0095D708
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_13_31_00                                                          0x0095D70C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_14_31_00                                                          0x0095D710
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_15_31_00                                                          0x0095D714
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_16_31_00                                                          0x0095D718
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_17_31_00                                                          0x0095D71C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_18_31_00                                                          0x0095D720
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_19_31_00                                                          0x0095D724
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1A_31_00                                                          0x0095D728
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1B_31_00                                                          0x0095D72C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1C_31_00                                                          0x0095D730
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1D_31_00                                                          0x0095D734
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1E_31_00                                                          0x0095D738
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1F_31_00                                                          0x0095D73C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_20_31_00                                                          0x0095D740
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_21_31_00                                                          0x0095D744
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_22_31_00                                                          0x0095D748
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_23_31_00                                                          0x0095D74C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_24_31_00                                                          0x0095D750
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_25_31_00                                                          0x0095D754
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_26_31_00                                                          0x0095D758
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_27_31_00                                                          0x0095D75C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_28_31_00                                                          0x0095D760
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_29_31_00                                                          0x0095D764
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2A_31_00                                                          0x0095D768
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2B_31_00                                                          0x0095D76C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2C_31_00                                                          0x0095D770
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2D_31_00                                                          0x0095D774
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2E_31_00                                                          0x0095D778
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2F_31_00                                                          0x0095D77C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_00_63_32                                                          0x0095D800
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_01_63_32                                                          0x0095D804
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_02_63_32                                                          0x0095D808
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_03_63_32                                                          0x0095D80C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_04_63_32                                                          0x0095D810
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_05_63_32                                                          0x0095D814
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_06_63_32                                                          0x0095D818
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_07_63_32                                                          0x0095D81C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_08_63_32                                                          0x0095D820
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_09_63_32                                                          0x0095D824
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0A_63_32                                                          0x0095D828
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0B_63_32                                                          0x0095D82C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0C_63_32                                                          0x0095D830
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0D_63_32                                                          0x0095D834
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0E_63_32                                                          0x0095D838
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0F_63_32                                                          0x0095D83C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_10_63_32                                                          0x0095D840
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_11_63_32                                                          0x0095D844
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_12_63_32                                                          0x0095D848
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_13_63_32                                                          0x0095D84C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_14_63_32                                                          0x0095D850
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_15_63_32                                                          0x0095D854
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_16_63_32                                                          0x0095D858
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_17_63_32                                                          0x0095D85C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_18_63_32                                                          0x0095D860
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_19_63_32                                                          0x0095D864
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1A_63_32                                                          0x0095D868
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1B_63_32                                                          0x0095D86C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1C_63_32                                                          0x0095D870
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1D_63_32                                                          0x0095D874
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1E_63_32                                                          0x0095D878
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1F_63_32                                                          0x0095D87C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_20_63_32                                                          0x0095D880
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_21_63_32                                                          0x0095D884
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_22_63_32                                                          0x0095D888
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_23_63_32                                                          0x0095D88C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_24_63_32                                                          0x0095D890
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_25_63_32                                                          0x0095D894
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_26_63_32                                                          0x0095D898
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_27_63_32                                                          0x0095D89C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_28_63_32                                                          0x0095D8A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_29_63_32                                                          0x0095D8A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2A_63_32                                                          0x0095D8A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2B_63_32                                                          0x0095D8AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2C_63_32                                                          0x0095D8B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2D_63_32                                                          0x0095D8B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2E_63_32                                                          0x0095D8B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2F_63_32                                                          0x0095D8BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_00_31_00                                                          0x0095D8C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_01_31_00                                                          0x0095D8C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_02_31_00                                                          0x0095D8C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_03_31_00                                                          0x0095D8CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_04_31_00                                                          0x0095D8D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_05_31_00                                                          0x0095D8D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_06_31_00                                                          0x0095D8D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_07_31_00                                                          0x0095D8DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_08_31_00                                                          0x0095D8E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_09_31_00                                                          0x0095D8E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0A_31_00                                                          0x0095D8E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0B_31_00                                                          0x0095D8EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0C_31_00                                                          0x0095D8F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0D_31_00                                                          0x0095D8F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0E_31_00                                                          0x0095D8F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0F_31_00                                                          0x0095D8FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_10_31_00                                                          0x0095D900
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_11_31_00                                                          0x0095D904
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_12_31_00                                                          0x0095D908
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_13_31_00                                                          0x0095D90C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_14_31_00                                                          0x0095D910
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_15_31_00                                                          0x0095D914
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_16_31_00                                                          0x0095D918
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_17_31_00                                                          0x0095D91C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_18_31_00                                                          0x0095D920
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_19_31_00                                                          0x0095D924
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1A_31_00                                                          0x0095D928
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1B_31_00                                                          0x0095D92C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1C_31_00                                                          0x0095D930
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1D_31_00                                                          0x0095D934
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1E_31_00                                                          0x0095D938
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1F_31_00                                                          0x0095D93C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_20_31_00                                                          0x0095D940
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_21_31_00                                                          0x0095D944
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_22_31_00                                                          0x0095D948
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_23_31_00                                                          0x0095D94C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_24_31_00                                                          0x0095D950
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_25_31_00                                                          0x0095D954
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_26_31_00                                                          0x0095D958
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_27_31_00                                                          0x0095D95C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_28_31_00                                                          0x0095D960
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_29_31_00                                                          0x0095D964
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2A_31_00                                                          0x0095D968
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2B_31_00                                                          0x0095D96C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2C_31_00                                                          0x0095D970
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2D_31_00                                                          0x0095D974
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2E_31_00                                                          0x0095D978
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2F_31_00                                                          0x0095D97C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_00_63_32                                                          0x0095DA00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_01_63_32                                                          0x0095DA04
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_02_63_32                                                          0x0095DA08
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_03_63_32                                                          0x0095DA0C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_04_63_32                                                          0x0095DA10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_05_63_32                                                          0x0095DA14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_06_63_32                                                          0x0095DA18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_07_63_32                                                          0x0095DA1C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_08_63_32                                                          0x0095DA20
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_09_63_32                                                          0x0095DA24
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0A_63_32                                                          0x0095DA28
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0B_63_32                                                          0x0095DA2C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0C_63_32                                                          0x0095DA30
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0D_63_32                                                          0x0095DA34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0E_63_32                                                          0x0095DA38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0F_63_32                                                          0x0095DA3C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_10_63_32                                                          0x0095DA40
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_11_63_32                                                          0x0095DA44
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_12_63_32                                                          0x0095DA48
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_13_63_32                                                          0x0095DA4C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_14_63_32                                                          0x0095DA50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_15_63_32                                                          0x0095DA54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_16_63_32                                                          0x0095DA58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_17_63_32                                                          0x0095DA5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_18_63_32                                                          0x0095DA60
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_19_63_32                                                          0x0095DA64
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1A_63_32                                                          0x0095DA68
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1B_63_32                                                          0x0095DA6C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1C_63_32                                                          0x0095DA70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1D_63_32                                                          0x0095DA74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1E_63_32                                                          0x0095DA78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1F_63_32                                                          0x0095DA7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_20_63_32                                                          0x0095DA80
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_21_63_32                                                          0x0095DA84
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_22_63_32                                                          0x0095DA88
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_23_63_32                                                          0x0095DA8C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_24_63_32                                                          0x0095DA90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_25_63_32                                                          0x0095DA94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_26_63_32                                                          0x0095DA98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_27_63_32                                                          0x0095DA9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_28_63_32                                                          0x0095DAA0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_29_63_32                                                          0x0095DAA4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2A_63_32                                                          0x0095DAA8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2B_63_32                                                          0x0095DAAC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2C_63_32                                                          0x0095DAB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2D_63_32                                                          0x0095DAB4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2E_63_32                                                          0x0095DAB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2F_63_32                                                          0x0095DABC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_00_31_00                                                          0x0095DAC0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_01_31_00                                                          0x0095DAC4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_02_31_00                                                          0x0095DAC8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_03_31_00                                                          0x0095DACC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_04_31_00                                                          0x0095DAD0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_05_31_00                                                          0x0095DAD4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_06_31_00                                                          0x0095DAD8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_07_31_00                                                          0x0095DADC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_08_31_00                                                          0x0095DAE0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_09_31_00                                                          0x0095DAE4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0A_31_00                                                          0x0095DAE8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0B_31_00                                                          0x0095DAEC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0C_31_00                                                          0x0095DAF0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0D_31_00                                                          0x0095DAF4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0E_31_00                                                          0x0095DAF8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0F_31_00                                                          0x0095DAFC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_10_31_00                                                          0x0095DB00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_11_31_00                                                          0x0095DB04
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_12_31_00                                                          0x0095DB08
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_13_31_00                                                          0x0095DB0C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_14_31_00                                                          0x0095DB10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_15_31_00                                                          0x0095DB14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_16_31_00                                                          0x0095DB18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_17_31_00                                                          0x0095DB1C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_18_31_00                                                          0x0095DB20
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_19_31_00                                                          0x0095DB24
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1A_31_00                                                          0x0095DB28
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1B_31_00                                                          0x0095DB2C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1C_31_00                                                          0x0095DB30
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1D_31_00                                                          0x0095DB34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1E_31_00                                                          0x0095DB38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1F_31_00                                                          0x0095DB3C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_20_31_00                                                          0x0095DB40
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_21_31_00                                                          0x0095DB44
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_22_31_00                                                          0x0095DB48
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_23_31_00                                                          0x0095DB4C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_24_31_00                                                          0x0095DB50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_25_31_00                                                          0x0095DB54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_26_31_00                                                          0x0095DB58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_27_31_00                                                          0x0095DB5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_28_31_00                                                          0x0095DB60
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_29_31_00                                                          0x0095DB64
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2A_31_00                                                          0x0095DB68
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2B_31_00                                                          0x0095DB6C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2C_31_00                                                          0x0095DB70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2D_31_00                                                          0x0095DB74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2E_31_00                                                          0x0095DB78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2F_31_00                                                          0x0095DB7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_14_63_32                                                              0x0095DC50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_15_63_32                                                              0x0095DC54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_16_63_32                                                              0x0095DC58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_17_63_32                                                              0x0095DC5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1C_63_32                                                              0x0095DC70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1D_63_32                                                              0x0095DC74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1E_63_32                                                              0x0095DC78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1F_63_32                                                              0x0095DC7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_24_63_32                                                              0x0095DC90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_25_63_32                                                              0x0095DC94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_26_63_32                                                              0x0095DC98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_27_63_32                                                              0x0095DC9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2C_63_32                                                              0x0095DCB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2D_63_32                                                              0x0095DCB4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2E_63_32                                                              0x0095DCB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2F_63_32                                                              0x0095DCBC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_14_31_00                                                              0x0095DD10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_15_31_00                                                              0x0095DD14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_16_31_00                                                              0x0095DD18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_17_31_00                                                              0x0095DD1C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1C_31_00                                                              0x0095DD30
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1D_31_00                                                              0x0095DD34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1E_31_00                                                              0x0095DD38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1F_31_00                                                              0x0095DD3C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_24_31_00                                                              0x0095DD50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_25_31_00                                                              0x0095DD54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_26_31_00                                                              0x0095DD58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_27_31_00                                                              0x0095DD5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2C_31_00                                                              0x0095DD70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2D_31_00                                                              0x0095DD74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2E_31_00                                                              0x0095DD78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2F_31_00                                                              0x0095DD7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_10_63_32                                                              0x0095DE40
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_11_63_32                                                              0x0095DE44
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_12_63_32                                                              0x0095DE48
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_13_63_32                                                              0x0095DE4C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_14_63_32                                                              0x0095DE50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_15_63_32                                                              0x0095DE54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_16_63_32                                                              0x0095DE58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_17_63_32                                                              0x0095DE5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_18_63_32                                                              0x0095DE60
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_19_63_32                                                              0x0095DE64
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1A_63_32                                                              0x0095DE68
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1B_63_32                                                              0x0095DE6C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1C_63_32                                                              0x0095DE70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1D_63_32                                                              0x0095DE74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1E_63_32                                                              0x0095DE78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1F_63_32                                                              0x0095DE7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_24_63_32                                                              0x0095DE90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_25_63_32                                                              0x0095DE94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_26_63_32                                                              0x0095DE98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_27_63_32                                                              0x0095DE9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2C_63_32                                                              0x0095DEB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2D_63_32                                                              0x0095DEB4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2E_63_32                                                              0x0095DEB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2F_63_32                                                              0x0095DEBC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_10_31_00                                                              0x0095DF00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_11_31_00                                                              0x0095DF04
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_12_31_00                                                              0x0095DF08
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_13_31_00                                                              0x0095DF0C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_14_31_00                                                              0x0095DF10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_15_31_00                                                              0x0095DF14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_16_31_00                                                              0x0095DF18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_17_31_00                                                              0x0095DF1C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_18_31_00                                                              0x0095DF20
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_19_31_00                                                              0x0095DF24
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1A_31_00                                                              0x0095DF28
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1B_31_00                                                              0x0095DF2C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1C_31_00                                                              0x0095DF30
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1D_31_00                                                              0x0095DF34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1E_31_00                                                              0x0095DF38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1F_31_00                                                              0x0095DF3C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_24_31_00                                                              0x0095DF50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_25_31_00                                                              0x0095DF54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_26_31_00                                                              0x0095DF58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_27_31_00                                                              0x0095DF5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2C_31_00                                                              0x0095DF70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2D_31_00                                                              0x0095DF74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2E_31_00                                                              0x0095DF78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2F_31_00                                                              0x0095DF7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_00                                                                     0x0095E000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_01                                                                     0x0095E004
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_02                                                                     0x0095E008
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_03                                                                     0x0095E00C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_04                                                                     0x0095E010
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_05                                                                     0x0095E014
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_06                                                                     0x0095E018
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_07                                                                     0x0095E01C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_08                                                                     0x0095E020
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_09                                                                     0x0095E024
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_10                                                                     0x0095E028
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_11                                                                     0x0095E02C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_12                                                                     0x0095E030
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_13                                                                     0x0095E034
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_14                                                                     0x0095E038
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_15                                                                     0x0095E03C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_00                                                                     0x0095E040
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_01                                                                     0x0095E044
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_02                                                                     0x0095E048
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_03                                                                     0x0095E04C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_04                                                                     0x0095E050
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_05                                                                     0x0095E054
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_06                                                                     0x0095E058
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_07                                                                     0x0095E05C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_08                                                                     0x0095E060
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_09                                                                     0x0095E064
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_10                                                                     0x0095E068
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_11                                                                     0x0095E06C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_12                                                                     0x0095E070
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_13                                                                     0x0095E074
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_14                                                                     0x0095E078
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_15                                                                     0x0095E07C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_32                                                                     0x0095E080
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_33                                                                     0x0095E084
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_34                                                                     0x0095E088
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_00                                                                     0x0095E100
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_01                                                                     0x0095E104
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_02                                                                     0x0095E108
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_03                                                                     0x0095E10C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_04                                                                     0x0095E110
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_05                                                                     0x0095E114
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_06                                                                     0x0095E118
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_07                                                                     0x0095E11C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_08                                                                     0x0095E120
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_09                                                                     0x0095E124
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_10                                                                     0x0095E128
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_11                                                                     0x0095E12C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_12                                                                     0x0095E130
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_13                                                                     0x0095E134
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_14                                                                     0x0095E138
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_15                                                                     0x0095E13C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_00                                                                     0x0095E140
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_01                                                                     0x0095E144
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_02                                                                     0x0095E148
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_03                                                                     0x0095E14C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_04                                                                     0x0095E150
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_05                                                                     0x0095E154
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_06                                                                     0x0095E158
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_07                                                                     0x0095E15C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_08                                                                     0x0095E160
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_09                                                                     0x0095E164
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_10                                                                     0x0095E168
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_11                                                                     0x0095E16C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_12                                                                     0x0095E170
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_13                                                                     0x0095E174
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_14                                                                     0x0095E178
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_15                                                                     0x0095E17C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_32                                                                     0x0095E180
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_33                                                                     0x0095E184
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_34                                                                     0x0095E188
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_00                                                                 0x0095E200
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_01                                                                 0x0095E204
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_02                                                                 0x0095E208
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_03                                                                 0x0095E20C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_04                                                                 0x0095E210
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_05                                                                 0x0095E214
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_06                                                                 0x0095E218
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_07                                                                 0x0095E21C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_08                                                                 0x0095E220
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_09                                                                 0x0095E224
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_10                                                                 0x0095E228
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_11                                                                 0x0095E22C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_12                                                                 0x0095E230
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_13                                                                 0x0095E234
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_14                                                                 0x0095E238
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_15                                                                 0x0095E23C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_00                                                                 0x0095E240
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_01                                                                 0x0095E244
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_02                                                                 0x0095E248
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_03                                                                 0x0095E24C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_04                                                                 0x0095E250
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_05                                                                 0x0095E254
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_06                                                                 0x0095E258
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_07                                                                 0x0095E25C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_08                                                                 0x0095E260
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_09                                                                 0x0095E264
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_10                                                                 0x0095E268
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_11                                                                 0x0095E26C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_12                                                                 0x0095E270
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_13                                                                 0x0095E274
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_14                                                                 0x0095E278
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_15                                                                 0x0095E27C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_32                                                                 0x0095E280
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_33                                                                 0x0095E284
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_34                                                                 0x0095E288
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_00                                                                 0x0095E2C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_01                                                                 0x0095E2C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_02                                                                 0x0095E2C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_03                                                                 0x0095E2CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_04                                                                 0x0095E2D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_05                                                                 0x0095E2D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_06                                                                 0x0095E2D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_07                                                                 0x0095E2DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_00                                                                 0x0095E300
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_01                                                                 0x0095E304
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_02                                                                 0x0095E308
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_03                                                                 0x0095E30C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_04                                                                 0x0095E310
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_05                                                                 0x0095E314
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_06                                                                 0x0095E318
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_07                                                                 0x0095E31C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_08                                                                 0x0095E320
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_09                                                                 0x0095E324
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_10                                                                 0x0095E328
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_11                                                                 0x0095E32C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_12                                                                 0x0095E330
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_13                                                                 0x0095E334
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_14                                                                 0x0095E338
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_15                                                                 0x0095E33C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_00                                                                 0x0095E340
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_01                                                                 0x0095E344
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_02                                                                 0x0095E348
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_03                                                                 0x0095E34C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_04                                                                 0x0095E350
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_05                                                                 0x0095E354
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_06                                                                 0x0095E358
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_07                                                                 0x0095E35C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_08                                                                 0x0095E360
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_09                                                                 0x0095E364
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_10                                                                 0x0095E368
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_11                                                                 0x0095E36C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_12                                                                 0x0095E370
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_13                                                                 0x0095E374
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_14                                                                 0x0095E378
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_15                                                                 0x0095E37C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_32                                                                 0x0095E380
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_33                                                                 0x0095E384
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_34                                                                 0x0095E388
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_00                                                                 0x0095E3C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_01                                                                 0x0095E3C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_02                                                                 0x0095E3C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_03                                                                 0x0095E3CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_04                                                                 0x0095E3D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_05                                                                 0x0095E3D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_06                                                                 0x0095E3D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_07                                                                 0x0095E3DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_00                                                                 0x0095E400
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_01                                                                 0x0095E404
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_02                                                                 0x0095E408
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_03                                                                 0x0095E40C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_04                                                                 0x0095E410
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_05                                                                 0x0095E414
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_06                                                                 0x0095E418
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_07                                                                 0x0095E41C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_08                                                                 0x0095E420
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_09                                                                 0x0095E424
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_10                                                                 0x0095E428
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_11                                                                 0x0095E42C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_12                                                                 0x0095E430
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_13                                                                 0x0095E434
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_14                                                                 0x0095E438
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_15                                                                 0x0095E43C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_00                                                                 0x0095E440
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_01                                                                 0x0095E444
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_02                                                                 0x0095E448
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_03                                                                 0x0095E44C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_04                                                                 0x0095E450
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_05                                                                 0x0095E454
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_06                                                                 0x0095E458
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_07                                                                 0x0095E45C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_08                                                                 0x0095E460
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_09                                                                 0x0095E464
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_10                                                                 0x0095E468
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_11                                                                 0x0095E46C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_12                                                                 0x0095E470
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_13                                                                 0x0095E474
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_14                                                                 0x0095E478
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_15                                                                 0x0095E47C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_32                                                                 0x0095E480
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_33                                                                 0x0095E484
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_34                                                                 0x0095E488
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_00                                                                 0x0095E500
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_01                                                                 0x0095E504
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_02                                                                 0x0095E508
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_03                                                                 0x0095E50C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_04                                                                 0x0095E510
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_05                                                                 0x0095E514
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_06                                                                 0x0095E518
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_07                                                                 0x0095E51C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_08                                                                 0x0095E520
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_09                                                                 0x0095E524
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_10                                                                 0x0095E528
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_11                                                                 0x0095E52C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_12                                                                 0x0095E530
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_13                                                                 0x0095E534
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_14                                                                 0x0095E538
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_15                                                                 0x0095E53C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_00                                                                 0x0095E540
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_01                                                                 0x0095E544
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_02                                                                 0x0095E548
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_03                                                                 0x0095E54C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_04                                                                 0x0095E550
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_05                                                                 0x0095E554
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_06                                                                 0x0095E558
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_07                                                                 0x0095E55C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_08                                                                 0x0095E560
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_09                                                                 0x0095E564
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_10                                                                 0x0095E568
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_11                                                                 0x0095E56C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_12                                                                 0x0095E570
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_13                                                                 0x0095E574
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_14                                                                 0x0095E578
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_15                                                                 0x0095E57C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_32                                                                 0x0095E580
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_33                                                                 0x0095E584
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_34                                                                 0x0095E588
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_10                                                                     0x0095E628
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_11                                                                     0x0095E62C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_14                                                                     0x0095E638
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_15                                                                     0x0095E63C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_10                                                                     0x0095E668
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_11                                                                     0x0095E66C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_14                                                                     0x0095E678
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_15                                                                     0x0095E67C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_32                                                                     0x0095E680
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_33                                                                     0x0095E684
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_34                                                                     0x0095E688
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_10                                                                     0x0095E728
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_11                                                                     0x0095E72C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_14                                                                     0x0095E738
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_15                                                                     0x0095E73C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_10                                                                     0x0095E768
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_11                                                                     0x0095E76C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_14                                                                     0x0095E778
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_15                                                                     0x0095E77C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_32                                                                     0x0095E780
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_33                                                                     0x0095E784
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_34                                                                     0x0095E788
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_OUTPUT_CTRL                                                                0x0095E800
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE0                                                                    0x0095E810
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE1                                                                    0x0095E814
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE2                                                                    0x0095E818
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE3                                                                    0x0095E81C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE4                                                                    0x0095E820
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE5                                                                    0x0095E824
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MPEG0                                                                      0x0095E828
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV0                                                                        0x0095E82C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV1                                                                        0x0095E830
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV2                                                                        0x0095E834
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV7                                                                        0x0095E848
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE5                                                                    0x0095E84C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE6                                                                    0x0095E850
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE0                                                                    0x0095E854
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE1                                                                    0x0095E858
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE2                                                                    0x0095E85C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE3                                                                    0x0095E860
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE4                                                                    0x0095E864
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE7                                                                    0x0095E87C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DEC_QP_LUT_ENABLE                                                          0x0095EA80
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_00                                                                  0x0095EA84
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_01                                                                  0x0095EA88
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_02                                                                  0x0095EA8C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_03                                                                  0x0095EA90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_04                                                                  0x0095EA94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_05                                                                  0x0095EA98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_06                                                                  0x0095EA9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_07                                                                  0x0095EAA0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_08                                                                  0x0095EAA4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_09                                                                  0x0095EAA8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_10                                                                  0x0095EAAC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_11                                                                  0x0095EAB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_12                                                                  0x0095EAB4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_13                                                                  0x0095EAB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_14                                                                  0x0095EABC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_15                                                                  0x0095EAC0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_16                                                                  0x0095EAC4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_17                                                                  0x0095EAC8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_18                                                                  0x0095EACC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_19                                                                  0x0095EAD0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_20                                                                  0x0095EAD4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_21                                                                  0x0095EAD8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_22                                                                  0x0095EADC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_23                                                                  0x0095EAE0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_24                                                                  0x0095EAE4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_25                                                                  0x0095EAE8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_26                                                                  0x0095EAEC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_27                                                                  0x0095EAF0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_28                                                                  0x0095EAF4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_29                                                                  0x0095EAF8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_30                                                                  0x0095EAFC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_31                                                                  0x0095EB00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_RPTR                                                                    0x0095F000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_WPTR                                                                    0x0095F004
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_READY                                                                   0x0095F008
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_LFT_TOP_PTR                                                                  0x0095F00C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_LFT_BOT_PTR                                                                  0x0095F010
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_UPP_TOP_PTR                                                                  0x0095F014
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_UPP_BOT_PTR                                                                  0x0095F018
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_OUT_PTR                                                                      0x0095F01C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_STALL_AND_OUT                                                                0x0095F020
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_DEC_USED_CNT                                                            0x0095F024
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_ENC_USED_CNT                                                            0x0095F028
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_OUTPUT_DEC_OUT_MB_X                                                                   0x0095F040
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_OUTPUT_DEC_OUT_MB_Y                                                                   0x0095F044
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_OUTPUT_ENC_OUT_MB_X                                                                   0x0095F048
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_OUTPUT_ENC_OUT_MB_Y                                                                   0x0095F04C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_DEI_DEBUG0                                                                            0x0095F080
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_DEI_DEBUG1                                                                            0x0095F084
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_DEC_STATUS                                                                              0x0095FED8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_ENC_STATUS                                                                              0x0095FEDC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_SM0                                                                                     0x0095FEE0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_SM1                                                                                     0x0095FEE4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_SM2                                                                                     0x0095FEE8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_INTERRUPT_LOCATION                                                                          0x0095FEEC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_DEBLOCK_DEC_CURRENT_MB                                                                  0x0095FEF0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_DEBLOCK_ENC_CURRENT_MB                                                                  0x0095FEF4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_DEC_CONTROL                                                                             0x0095FEF8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_ENC_CONTROL                                                                             0x0095FEFC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_PIPE_CONFIG                                                                         0x0095FF00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_PIPE                                                                          0x0095FF10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_PIXEL_SIZE                                                                    0x0095FF14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_MB_SIZE                                                                       0x0095FF18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_H264                                                                          0x0095FF24
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_MPEG2                                                                         0x0095FF28
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                0x0095FF34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_H264_PARAM1                                                                   0x0095FF38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_PIPE                                                                         0x0095FF40
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_PIXEL_SIZE                                                                   0x0095FF44
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_MB_SIZE                                                                      0x0095FF48
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_SIDE_CROP                                                                    0x0095FF4C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_VERT_CROP                                                                    0x0095FF50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_H264                                                                         0x0095FF54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_MPEG2                                                                        0x0095FF58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                               0x0095FF64
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_H264_PARAM1                                                                  0x0095FF68
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                           0x0095FF80
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                           0x0095FF84
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                           0x0095FF88
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                           0x0095FF8C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                           0x0095FF90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                           0x0095FF94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                           0x0095FF98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                           0x0095FF9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                           0x0095FFA0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                           0x0095FFA4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                            0x0095FFA8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                           0x0095FFAC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                           0x0095FFB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC0                                                                     0x0095FFB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC1                                                                     0x0095FFBC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC2                                                                     0x0095FFC0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC3                                                                     0x0095FFC4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC4                                                                     0x0095FFC8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC5                                                                     0x0095FFCC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC6                                                                     0x0095FFD0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC7                                                                     0x0095FFD4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC8                                                                     0x0095FFD8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC9                                                                     0x0095FFDC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC10                                                                    0x0095FFE0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC11                                                                    0x0095FFE4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC12                                                                    0x0095FFE8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC13                                                                    0x0095FFEC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC14                                                                    0x0095FFF0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_POC                                                                      0x0095FFF4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_ECO_REGISTER                                                                        0x0095FFFC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG00                                                                                  0x00960000
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG01                                                                                  0x00960004
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG02                                                                                  0x00960008
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG03                                                                                  0x0096000C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG04                                                                                  0x00960010
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG05                                                                                  0x00960014
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG06                                                                                  0x00960018
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG07                                                                                  0x0096001C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG08                                                                                  0x00960020
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG09                                                                                  0x00960024
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG12                                                                                  0x00960030
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG13                                                                                  0x00960034
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG14                                                                                  0x00960038
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG15                                                                                  0x0096003C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG16                                                                                  0x00960040
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG17                                                                                  0x00960044
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG18                                                                                  0x00960048
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG19                                                                                  0x0096004C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG20                                                                                  0x00960050
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG21                                                                                  0x00960054
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG22                                                                                  0x00960058
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG23                                                                                  0x0096005C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG24                                                                                  0x00960060
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG25                                                                                  0x00960064
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG26                                                                                  0x00960068
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG27                                                                                  0x0096006C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG28                                                                                  0x00960070
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG29                                                                                  0x00960074
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG30                                                                                  0x00960078
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG31                                                                                  0x0096007C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG32                                                                                  0x00960080
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG33                                                                                  0x00960084
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_00_01                                                                              0x00960090
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_02_03                                                                              0x00960094
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_04_05                                                                              0x00960098
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_06_07                                                                              0x0096009C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_08_09                                                                              0x009600A0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_10_11                                                                              0x009600A4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_12_13                                                                              0x009600A8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_14_15                                                                              0x009600AC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_16_17                                                                              0x009600B0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_18_19                                                                              0x009600B4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_20_21                                                                              0x009600B8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_22_23                                                                              0x009600BC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_24_25                                                                              0x009600C0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_26_27                                                                              0x009600C4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_28_29                                                                              0x009600C8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_30_31                                                                              0x009600CC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_32_33                                                                              0x009600D0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_34_35                                                                              0x009600D4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_36_37                                                                              0x009600D8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_38_39                                                                              0x009600DC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_40_41                                                                              0x009600E0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_42_43                                                                              0x009600E4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_44_45                                                                              0x009600E8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_46_47                                                                              0x009600EC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_48_49                                                                              0x009600F0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_50_51                                                                              0x009600F4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_52_53                                                                              0x009600F8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_54_55                                                                              0x009600FC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_56_57                                                                              0x00960100
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_58_59                                                                              0x00960104
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_60_61                                                                              0x00960108
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_62_63                                                                              0x0096010C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_00_01                                                                              0x00960110
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_02_03                                                                              0x00960114
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_04_05                                                                              0x00960118
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_06_07                                                                              0x0096011C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_08_09                                                                              0x00960120
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_10_11                                                                              0x00960124
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_12_13                                                                              0x00960128
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_14_15                                                                              0x0096012C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_16_17                                                                              0x00960130
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_18_19                                                                              0x00960134
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_20_21                                                                              0x00960138
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_22_23                                                                              0x0096013C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_24_25                                                                              0x00960140
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_26_27                                                                              0x00960144
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_28_29                                                                              0x00960148
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_30_31                                                                              0x0096014C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_32_33                                                                              0x00960150
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_34_35                                                                              0x00960154
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_36_37                                                                              0x00960158
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_38_39                                                                              0x0096015C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_40_41                                                                              0x00960160
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_42_43                                                                              0x00960164
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_44_45                                                                              0x00960168
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_46_47                                                                              0x0096016C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_48_49                                                                              0x00960170
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_50_51                                                                              0x00960174
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_52_53                                                                              0x00960178
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_54_55                                                                              0x0096017C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_56_57                                                                              0x00960180
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_58_59                                                                              0x00960184
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_60_61                                                                              0x00960188
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_62_63                                                                              0x0096018C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R00                                                                               0x00960190
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R01                                                                               0x00960194
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R02                                                                               0x00960198
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R03                                                                               0x0096019C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R10                                                                               0x009601A0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R11                                                                               0x009601A4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R12                                                                               0x009601A8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R13                                                                               0x009601AC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R20                                                                               0x009601B0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R21                                                                               0x009601B4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R22                                                                               0x009601B8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R23                                                                               0x009601BC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R30                                                                               0x009601C0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R31                                                                               0x009601C4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R32                                                                               0x009601C8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R33                                                                               0x009601CC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R00                                                                               0x009601D0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R01                                                                               0x009601D4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R02                                                                               0x009601D8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R03                                                                               0x009601DC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R10                                                                               0x009601E0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R11                                                                               0x009601E4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R12                                                                               0x009601E8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R13                                                                               0x009601EC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R20                                                                               0x009601F0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R21                                                                               0x009601F4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R22                                                                               0x009601F8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R23                                                                               0x009601FC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R30                                                                               0x00960200
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R31                                                                               0x00960204
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R32                                                                               0x00960208
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R33                                                                               0x0096020C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R00                                                                               0x00960210
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R01                                                                               0x00960214
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R02                                                                               0x00960218
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R03                                                                               0x0096021C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R10                                                                               0x00960220
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R11                                                                               0x00960224
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R12                                                                               0x00960228
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R13                                                                               0x0096022C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R20                                                                               0x00960230
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R21                                                                               0x00960234
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R22                                                                               0x00960238
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R23                                                                               0x0096023C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R30                                                                               0x00960240
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R31                                                                               0x00960244
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R32                                                                               0x00960248
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R33                                                                               0x0096024C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R00                                                                               0x00960250
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R01                                                                               0x00960254
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R02                                                                               0x00960258
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R03                                                                               0x0096025C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R10                                                                               0x00960260
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R11                                                                               0x00960264
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R12                                                                               0x00960268
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R13                                                                               0x0096026C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R20                                                                               0x00960270
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R21                                                                               0x00960274
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R22                                                                               0x00960278
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R23                                                                               0x0096027C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R30                                                                               0x00960280
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R31                                                                               0x00960284
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R32                                                                               0x00960288
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R33                                                                               0x0096028C
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_RESET_SET                                                                        0x009F0000
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_RESET_CLR                                                                        0x009F0004
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_RESET                                                                            0x009F0008
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_CLOCK_ENABLE_SET                                                                 0x009F0100
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_CLOCK_ENABLE_CLR                                                                 0x009F0104
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_CLOCK_ENABLE                                                                     0x009F0108
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x009F0200
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x009F0204
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x009F0208
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x009F020C
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x009F0300
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x009F0304
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x009F0308
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x009F0310
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x009F0314
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_COHERENCY_0                                                                      0x009F0400
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x009F0404
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x009F0500
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x009F0504
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_ECO_REG                                                                               0x009F0E00
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_MEM_ADJ_OUT                                                                           0x009F0E10
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG00                                                                                  0x00A00000
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG04                                                                                  0x00A00004
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG08                                                                                  0x00A00008
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG0C                                                                                  0x00A0000C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG10                                                                                  0x00A00010
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG14                                                                                  0x00A00014
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG18                                                                                  0x00A00018
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG1C                                                                                  0x00A0001C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG20                                                                                  0x00A00020
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG24                                                                                  0x00A00024
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG28                                                                                  0x00A00028
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG2C                                                                                  0x00A0002C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG30                                                                                  0x00A00030
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG34                                                                                  0x00A00034
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG38                                                                                  0x00A00038
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG3C                                                                                  0x00A0003C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG40                                                                                  0x00A00040
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG44                                                                                  0x00A00044
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG48                                                                                  0x00A00048
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG4C                                                                                  0x00A0004C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG50                                                                                  0x00A00050
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG54                                                                                  0x00A00054
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG58                                                                                  0x00A00058
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG5C                                                                                  0x00A0005C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG60                                                                                  0x00A00060
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG64                                                                                  0x00A00064
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG68                                                                                  0x00A00068
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG6C                                                                                  0x00A0006C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG70                                                                                  0x00A00070
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_INTER_LINE                                                                              0x00A00074
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_INTER_LINE_DBG_CTRL                                                                     0x00A00078
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_MODE                                                                              0x00A000F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_CONFIG                                                                            0x00A000F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_LIMIT                                                                             0x00A000FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_00                                                                     0x00A00100
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_01                                                                     0x00A00104
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_02                                                                     0x00A00108
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_03                                                                     0x00A0010C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_04                                                                     0x00A00110
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_05                                                                     0x00A00114
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_06                                                                     0x00A00118
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_07                                                                     0x00A0011C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_08                                                                     0x00A00120
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_09                                                                     0x00A00124
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_10                                                                     0x00A00128
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_11                                                                     0x00A0012C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_12                                                                     0x00A00130
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_13                                                                     0x00A00134
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_14                                                                     0x00A00138
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_15                                                                     0x00A0013C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_16                                                                     0x00A00140
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_17                                                                     0x00A00144
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_18                                                                     0x00A00148
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_19                                                                     0x00A0014C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_20                                                                     0x00A00150
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_21                                                                     0x00A00154
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_22                                                                     0x00A00158
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_23                                                                     0x00A0015C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_24                                                                     0x00A00160
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_25                                                                     0x00A00164
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_26                                                                     0x00A00168
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_27                                                                     0x00A0016C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_28                                                                     0x00A00170
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_29                                                                     0x00A00174
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_30                                                                     0x00A00178
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_31                                                                     0x00A0017C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_32                                                                     0x00A00180
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_33                                                                     0x00A00184
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_34                                                                     0x00A00188
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_35                                                                     0x00A0018C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_36                                                                     0x00A00190
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_37                                                                     0x00A00194
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_38                                                                     0x00A00198
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_39                                                                     0x00A0019C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_40                                                                     0x00A001A0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_41                                                                     0x00A001A4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_42                                                                     0x00A001A8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_43                                                                     0x00A001AC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_44                                                                     0x00A001B0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_45                                                                     0x00A001B4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_46                                                                     0x00A001B8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_47                                                                     0x00A001BC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_48                                                                     0x00A001C0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_49                                                                     0x00A001C4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_50                                                                     0x00A001C8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_51                                                                     0x00A001CC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_52                                                                     0x00A001D0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_53                                                                     0x00A001D4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_54                                                                     0x00A001D8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_55                                                                     0x00A001DC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_56                                                                     0x00A001E0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_57                                                                     0x00A001E4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_58                                                                     0x00A001E8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_59                                                                     0x00A001EC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_60                                                                     0x00A001F0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_61                                                                     0x00A001F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_62                                                                     0x00A001F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_63                                                                     0x00A001FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_00                                                                     0x00A00200
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_01                                                                     0x00A00204
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_02                                                                     0x00A00208
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_03                                                                     0x00A0020C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_04                                                                     0x00A00210
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_05                                                                     0x00A00214
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_06                                                                     0x00A00218
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_07                                                                     0x00A0021C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_08                                                                     0x00A00220
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_09                                                                     0x00A00224
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_10                                                                     0x00A00228
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_11                                                                     0x00A0022C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_12                                                                     0x00A00230
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_13                                                                     0x00A00234
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_14                                                                     0x00A00238
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_15                                                                     0x00A0023C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_16                                                                     0x00A00240
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_17                                                                     0x00A00244
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_18                                                                     0x00A00248
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_19                                                                     0x00A0024C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_20                                                                     0x00A00250
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_21                                                                     0x00A00254
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_22                                                                     0x00A00258
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_23                                                                     0x00A0025C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_24                                                                     0x00A00260
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_25                                                                     0x00A00264
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_26                                                                     0x00A00268
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_27                                                                     0x00A0026C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_28                                                                     0x00A00270
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_29                                                                     0x00A00274
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_30                                                                     0x00A00278
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_31                                                                     0x00A0027C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_32                                                                     0x00A00280
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_33                                                                     0x00A00284
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_34                                                                     0x00A00288
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_35                                                                     0x00A0028C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_36                                                                     0x00A00290
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_37                                                                     0x00A00294
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_38                                                                     0x00A00298
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_39                                                                     0x00A0029C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_40                                                                     0x00A002A0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_41                                                                     0x00A002A4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_42                                                                     0x00A002A8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_43                                                                     0x00A002AC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_44                                                                     0x00A002B0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_45                                                                     0x00A002B4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_46                                                                     0x00A002B8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_47                                                                     0x00A002BC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_48                                                                     0x00A002C0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_49                                                                     0x00A002C4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_50                                                                     0x00A002C8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_51                                                                     0x00A002CC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_52                                                                     0x00A002D0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_53                                                                     0x00A002D4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_54                                                                     0x00A002D8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_55                                                                     0x00A002DC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_56                                                                     0x00A002E0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_57                                                                     0x00A002E4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_58                                                                     0x00A002E8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_59                                                                     0x00A002EC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_60                                                                     0x00A002F0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_61                                                                     0x00A002F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_62                                                                     0x00A002F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_63                                                                     0x00A002FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_00                                                                     0x00A00300
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_01                                                                     0x00A00304
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_02                                                                     0x00A00308
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_03                                                                     0x00A0030C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_04                                                                     0x00A00310
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_05                                                                     0x00A00314
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_06                                                                     0x00A00318
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_07                                                                     0x00A0031C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_08                                                                     0x00A00320
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_09                                                                     0x00A00324
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_10                                                                     0x00A00328
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_11                                                                     0x00A0032C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_12                                                                     0x00A00330
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_13                                                                     0x00A00334
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_14                                                                     0x00A00338
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_15                                                                     0x00A0033C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_16                                                                     0x00A00340
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_17                                                                     0x00A00344
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_18                                                                     0x00A00348
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_19                                                                     0x00A0034C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_20                                                                     0x00A00350
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_21                                                                     0x00A00354
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_22                                                                     0x00A00358
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_23                                                                     0x00A0035C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_24                                                                     0x00A00360
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_25                                                                     0x00A00364
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_26                                                                     0x00A00368
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_27                                                                     0x00A0036C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_28                                                                     0x00A00370
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_29                                                                     0x00A00374
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_30                                                                     0x00A00378
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_31                                                                     0x00A0037C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_32                                                                     0x00A00380
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_33                                                                     0x00A00384
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_34                                                                     0x00A00388
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_35                                                                     0x00A0038C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_36                                                                     0x00A00390
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_37                                                                     0x00A00394
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_38                                                                     0x00A00398
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_39                                                                     0x00A0039C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_40                                                                     0x00A003A0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_41                                                                     0x00A003A4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_42                                                                     0x00A003A8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_43                                                                     0x00A003AC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_44                                                                     0x00A003B0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_45                                                                     0x00A003B4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_46                                                                     0x00A003B8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_47                                                                     0x00A003BC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_48                                                                     0x00A003C0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_49                                                                     0x00A003C4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_50                                                                     0x00A003C8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_51                                                                     0x00A003CC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_52                                                                     0x00A003D0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_53                                                                     0x00A003D4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_54                                                                     0x00A003D8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_55                                                                     0x00A003DC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_56                                                                     0x00A003E0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_57                                                                     0x00A003E4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_58                                                                     0x00A003E8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_59                                                                     0x00A003EC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_60                                                                     0x00A003F0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_61                                                                     0x00A003F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_62                                                                     0x00A003F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_63                                                                     0x00A003FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_00                                                                     0x00A00400
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_01                                                                     0x00A00404
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_02                                                                     0x00A00408
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_03                                                                     0x00A0040C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_04                                                                     0x00A00410
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_05                                                                     0x00A00414
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_06                                                                     0x00A00418
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_07                                                                     0x00A0041C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_08                                                                     0x00A00420
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_09                                                                     0x00A00424
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_10                                                                     0x00A00428
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_11                                                                     0x00A0042C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_12                                                                     0x00A00430
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_13                                                                     0x00A00434
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_14                                                                     0x00A00438
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_15                                                                     0x00A0043C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_16                                                                     0x00A00440
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_17                                                                     0x00A00444
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_18                                                                     0x00A00448
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_19                                                                     0x00A0044C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_20                                                                     0x00A00450
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_21                                                                     0x00A00454
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_22                                                                     0x00A00458
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_23                                                                     0x00A0045C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_24                                                                     0x00A00460
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_25                                                                     0x00A00464
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_26                                                                     0x00A00468
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_27                                                                     0x00A0046C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_28                                                                     0x00A00470
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_29                                                                     0x00A00474
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_30                                                                     0x00A00478
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_31                                                                     0x00A0047C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_32                                                                     0x00A00480
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_33                                                                     0x00A00484
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_34                                                                     0x00A00488
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_35                                                                     0x00A0048C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_36                                                                     0x00A00490
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_37                                                                     0x00A00494
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_38                                                                     0x00A00498
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_39                                                                     0x00A0049C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_40                                                                     0x00A004A0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_41                                                                     0x00A004A4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_42                                                                     0x00A004A8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_43                                                                     0x00A004AC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_44                                                                     0x00A004B0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_45                                                                     0x00A004B4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_46                                                                     0x00A004B8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_47                                                                     0x00A004BC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_48                                                                     0x00A004C0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_49                                                                     0x00A004C4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_50                                                                     0x00A004C8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_51                                                                     0x00A004CC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_52                                                                     0x00A004D0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_53                                                                     0x00A004D4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_54                                                                     0x00A004D8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_55                                                                     0x00A004DC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_56                                                                     0x00A004E0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_57                                                                     0x00A004E4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_58                                                                     0x00A004E8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_59                                                                     0x00A004EC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_60                                                                     0x00A004F0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_61                                                                     0x00A004F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_62                                                                     0x00A004F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_63                                                                     0x00A004FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG500                                                                                 0x00A00500
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG504                                                                                 0x00A00504
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG508                                                                                 0x00A00508
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG50C                                                                                 0x00A0050C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG510                                                                                 0x00A00510
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG514                                                                                 0x00A00514
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG518                                                                                 0x00A00518
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG51C                                                                                 0x00A0051C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG520                                                                                 0x00A00520
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG524                                                                                 0x00A00524
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG528                                                                                 0x00A00528
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG52C                                                                                 0x00A0052C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG530                                                                                 0x00A00530
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG534                                                                                 0x00A00534
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG538                                                                                 0x00A00538
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG53C                                                                                 0x00A0053C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG540                                                                                 0x00A00540
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG544                                                                                 0x00A00544
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG548                                                                                 0x00A00548
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG54C                                                                                 0x00A0054C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG550                                                                                 0x00A00550
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG554                                                                                 0x00A00554
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG558                                                                                 0x00A00558
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG55C                                                                                 0x00A0055C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG560                                                                                 0x00A00560
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG564                                                                                 0x00A00564
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG600                                                                                 0x00A00600
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG604                                                                                 0x00A00604
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG608                                                                                 0x00A00608
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG60C                                                                                 0x00A0060C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG610                                                                                 0x00A00610
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG614                                                                                 0x00A00614
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG618                                                                                 0x00A00618
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG61C                                                                                 0x00A0061C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG620                                                                                 0x00A00620
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG624                                                                                 0x00A00624
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG628                                                                                 0x00A00628
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG62C                                                                                 0x00A0062C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG630                                                                                 0x00A00630
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG634                                                                                 0x00A00634
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG638                                                                                 0x00A00638
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG63C                                                                                 0x00A0063C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG640                                                                                 0x00A00640
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG644                                                                                 0x00A00644
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG648                                                                                 0x00A00648
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG64C                                                                                 0x00A0064C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG650                                                                                 0x00A00650
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG654                                                                                 0x00A00654
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG658                                                                                 0x00A00658
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG65C                                                                                 0x00A0065C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG660                                                                                 0x00A00660
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG664                                                                                 0x00A00664
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_ILINE_DEBUG                                                                             0x00A07000
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_ILINE_DEBUG_PARAM0                                                                      0x00A07004
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_ILINE_DEBUG_PARAM1                                                                      0x00A07008
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES0                                                                        0x00A07040
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES1                                                                        0x00A07044
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES2                                                                        0x00A07048
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES3                                                                        0x00A0704C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES4                                                                        0x00A07050
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES5                                                                        0x00A07054
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_PARAM                                                                       0x00A07058
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG00                                                                     0x00A11800
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG04                                                                     0x00A11804
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG08                                                                     0x00A11808
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG0C                                                                     0x00A1180C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG10                                                                     0x00A11810
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG14                                                                     0x00A11814
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG18                                                                     0x00A11818
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1C                                                                     0x00A1181C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG20                                                                     0x00A11820
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG24                                                                     0x00A11824
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG28                                                                     0x00A11828
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2C                                                                     0x00A1182C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG30                                                                     0x00A11830
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG34                                                                     0x00A11834
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG38                                                                     0x00A11838
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG3C                                                                     0x00A1183C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG40                                                                     0x00A11840
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG44                                                                     0x00A11844
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG48                                                                     0x00A11848
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG4C                                                                     0x00A1184C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG50                                                                     0x00A11850
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG54                                                                     0x00A11854
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG58                                                                     0x00A11858
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG5C                                                                     0x00A1185C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG60                                                                     0x00A11860
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG64                                                                     0x00A11864
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG68                                                                     0x00A11868
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG6C                                                                     0x00A1186C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG70                                                                     0x00A11870
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG74                                                                     0x00A11874
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG78                                                                     0x00A11878
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG7C                                                                     0x00A1187C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG80                                                                     0x00A11880
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG84                                                                     0x00A11884
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG88                                                                     0x00A11888
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG8C                                                                     0x00A1188C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG90                                                                     0x00A11890
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG94                                                                     0x00A11894
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG98                                                                     0x00A11898
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG9C                                                                     0x00A1189C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGA0                                                                     0x00A118A0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGA4                                                                     0x00A118A4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGA8                                                                     0x00A118A8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGAC                                                                     0x00A118AC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGB0                                                                     0x00A118B0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGB4                                                                     0x00A118B4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGB8                                                                     0x00A118B8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGBC                                                                     0x00A118BC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGC0                                                                     0x00A118C0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGC4                                                                     0x00A118C4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGC8                                                                     0x00A118C8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGCC                                                                     0x00A118CC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGD0                                                                     0x00A118D0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGD4                                                                     0x00A118D4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGD8                                                                     0x00A118D8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGDC                                                                     0x00A118DC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGE0                                                                     0x00A118E0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1B0                                                                    0x00A119B0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1B4                                                                    0x00A119B4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1B8                                                                    0x00A119B8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1BC                                                                    0x00A119BC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1C0                                                                    0x00A119C0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1C4                                                                    0x00A119C4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1C8                                                                    0x00A119C8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1CC                                                                    0x00A119CC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1D0                                                                    0x00A119D0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1D4                                                                    0x00A119D4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1D8                                                                    0x00A119D8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1DC                                                                    0x00A119DC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1E0                                                                    0x00A119E0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2B0                                                                    0x00A11AB0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2B4                                                                    0x00A11AB4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2B8                                                                    0x00A11AB8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2BC                                                                    0x00A11ABC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2C0                                                                    0x00A11AC0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2C4                                                                    0x00A11AC4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2C8                                                                    0x00A11AC8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2CC                                                                    0x00A11ACC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2D0                                                                    0x00A11AD0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2D4                                                                    0x00A11AD4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2D8                                                                    0x00A11AD8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2DC                                                                    0x00A11ADC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2E0                                                                    0x00A11AE0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_PIPE_CONFIG                                                                  0x00A1FF00
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_PIPE                                                                   0x00A1FF10
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_PIXEL_SIZE                                                             0x00A1FF14
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_MB_SIZE                                                                0x00A1FF18
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_H264                                                                   0x00A1FF24
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_MPEG2                                                                  0x00A1FF28
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_MPEG2_4_PARAM1                                                         0x00A1FF34
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_H264_PARAM1                                                            0x00A1FF38
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_PIPE                                                                  0x00A1FF40
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_PIXEL_SIZE                                                            0x00A1FF44
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_MB_SIZE                                                               0x00A1FF48
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_SIDE_CROP                                                             0x00A1FF4C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_VERT_CROP                                                             0x00A1FF50
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_H264                                                                  0x00A1FF54
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_MPEG2                                                                 0x00A1FF58
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_MPEG2_4_PARAM1                                                        0x00A1FF64
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_H264_PARAM1                                                           0x00A1FF68
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_0_1                                                    0x00A1FF80
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_2_3                                                    0x00A1FF84
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_4_5                                                    0x00A1FF88
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_6_7                                                    0x00A1FF8C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_8_9                                                    0x00A1FF90
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_0_1                                                    0x00A1FF94
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_2_3                                                    0x00A1FF98
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_4_5                                                    0x00A1FF9C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_6_7                                                    0x00A1FFA0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_8_9                                                    0x00A1FFA4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_10                                                     0x00A1FFA8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_SLICE_CONFIG_0                                                    0x00A1FFAC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_BLOCK_CONFIG_0                                                    0x00A1FFB0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC0                                                              0x00A1FFB8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC1                                                              0x00A1FFBC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC2                                                              0x00A1FFC0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC3                                                              0x00A1FFC4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC4                                                              0x00A1FFC8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC5                                                              0x00A1FFCC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC6                                                              0x00A1FFD0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC7                                                              0x00A1FFD4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC8                                                              0x00A1FFD8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC9                                                              0x00A1FFDC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC10                                                             0x00A1FFE0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC11                                                             0x00A1FFE4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC12                                                             0x00A1FFE8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC13                                                             0x00A1FFEC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC14                                                             0x00A1FFF0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_POC                                                               0x00A1FFF4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_ECO_REGISTER                                                                 0x00A1FFFC
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW0                                                                 0x00A20000
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW1                                                                 0x00A20004
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW2                                                                 0x00A20008
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW3                                                                 0x00A2000C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW4                                                                 0x00A20010
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW0                                                                 0x00A20020
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW1                                                                 0x00A20024
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW2                                                                 0x00A20028
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW3                                                                 0x00A2002C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW4                                                                 0x00A20030
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW0                                                                 0x00A20040
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW1                                                                 0x00A20044
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW2                                                                 0x00A20048
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW3                                                                 0x00A2004C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW4                                                                 0x00A20050
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW0_LFT                                                               0x00A20060
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW0_RGT                                                               0x00A20064
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW1_LFT                                                               0x00A20068
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW1_RGT                                                               0x00A2006C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW2_LFT                                                               0x00A20070
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW2_RGT                                                               0x00A20074
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW3_LFT                                                               0x00A20078
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW3_RGT                                                               0x00A2007C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW4_LFT                                                               0x00A20080
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW4_RGT                                                               0x00A20084
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW5_LFT                                                               0x00A20088
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW5_RGT                                                               0x00A2008C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW6_LFT                                                               0x00A20090
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW6_RGT                                                               0x00A20094
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW7_LFT                                                               0x00A20098
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW7_RGT                                                               0x00A2009C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW8                                                                   0x00A200A0
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_RESET_SET                                                      0x00AF0000
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_RESET_CLR                                                      0x00AF0004
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_RESET                                                          0x00AF0008
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_CLOCK_ENABLE_SET                                               0x00AF0100
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_CLOCK_ENABLE_CLR                                               0x00AF0104
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_CLOCK_ENABLE                                                   0x00AF0108
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                     0x00AF0200
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                     0x00AF0204
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                     0x00AF0208
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                     0x00AF020C
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_EN                                                           0x00AF0300
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                       0x00AF0304
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_COUNT                                                        0x00AF0308
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_STATUS                                                       0x00AF0310
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_ADDR                                                         0x00AF0314
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_COHERENCY_0                                                          0x00AF0400
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                     0x00AF0404
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                               0x00AF0500
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                               0x00AF0504
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_ECO_REG                                                                   0x00AF0E00
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_MEM_ADJ_OUT                                                               0x00AF0E10
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_SPU_ENBL_SET                                                                        0x00C10100
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_SPU_ENBL_CLR                                                                        0x00C10104
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_SPU_STAT_SET                                                                        0x00C10108
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_SPU_STAT_CLR                                                                        0x00C1010C
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_CTRL_DEBUG_EN                                                                       0x00C10110
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_OTP_STATUS                                                                              0x00C10800
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_JTAG_SEC_ENABLE                                                                         0x00C10820
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SET_XMEM_TAG                                                                            0x00C20300
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_OUTSTANDING_XMEM_WR_COUNT                                                               0x00C20304
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_ECO_REGISTER                                                                            0x00C20308
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_BOOT_ADDRESS                                                                            0x00C2030C
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_ENABLE_NMI_FROM_IOL                                                                     0x00C20310
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_TRACE_PORT_CTRL                                                                         0x00C20380
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SPU_CPU_CONTROL_SET                                                                     0x00C21000
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SPU_CPU_CONTROL_CLR                                                                     0x00C21004
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SPU_CPU_STATUS                                                                          0x00C2100C
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SPU_XMEM_PRIORITY                                                                       0x00C21010
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_START                                                                                        0x00C30000
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_STATUS                                                                                       0x00C30004
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_COMMAND                                                                                      0x00C30008
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_ADDRESS                                                                                      0x00C3000C
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_WRITE_DATA                                                                                   0x00C30010
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_READ_DATA                                                                                    0x00C30014
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_DEST_ADDRESS                                                                                 0x00C30018
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_CONTROL                                                                                      0x00C30020
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_SHA1_DATA                                                                                    0x00C30024
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_SHA1_MSDATA                                                                                  0x00C30028
#define MED_XREG_ARB_SPU_SLV_OTP_MISC_STS                                                                                         0x00C30030
#define MED_XREG_ARB_SPU_SLV_OTP_WR_BIT_ERR_STS_REG0                                                                              0x00C30034
#define MED_XREG_ARB_SPU_SLV_OTP_WR_BIT_ERR_STS_REG1                                                                              0x00C30038
#define MED_XREG_ARB_SPU_SLV_OTP_WR_BIT_ERR_STS_REG2                                                                              0x00C3003C
#define MED_XREG_ARB_SPU_SLV_OTP_WR_BIT_ERR_STS_REG3                                                                              0x00C30040
#define MED_XREG_ARB_SPU_SLV_OTP_ID_LOG                                                                                           0x00C30050
#define MED_XREG_ARB_SPU_SLV_OTP_CMD_LOG                                                                                          0x00C30054
#define MED_XREG_ARB_SPU_SLV_OTP_ADDR_LOG                                                                                         0x00C30058
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_INTR_ENBL_SET                                                                                0x00C30070
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_INTR_ENBL_CLR                                                                                0x00C30074
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_INTR_STAT_SET                                                                                0x00C30078
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_INTR_STAT_CLR                                                                                0x00C3007C
#define MED_XREG_ARB_SPU_SLV_OTP_CTEXT0                                                                                           0x00C30100
#define MED_XREG_ARB_SPU_SLV_OTP_CTEXT1                                                                                           0x00C30104
#define MED_XREG_ARB_SPU_SLV_OTP_CTEXT2                                                                                           0x00C30108
#define MED_XREG_ARB_SPU_SLV_OTP_CTEXT3                                                                                           0x00C3010C
#define MED_XREG_ARB_SPU_SLV_OTP_PTEXT0                                                                                           0x00C30200
#define MED_XREG_ARB_SPU_SLV_OTP_PTEXT1                                                                                           0x00C30204
#define MED_XREG_ARB_SPU_SLV_OTP_PTEXT2                                                                                           0x00C30208
#define MED_XREG_ARB_SPU_SLV_OTP_PTEXT3                                                                                           0x00C3020C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_CSRST                                                                                        0x00C30300
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_RW                                                                                           0x00C30304
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_RS                                                                                           0x00C30308
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_RD_ADDR                                                                                      0x00C3030C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_AS                                                                                        0x00C30310
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_DS                                                                                        0x00C30314
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_WWL                                                                                       0x00C30318
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_DPD                                                                                       0x00C3031C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_WWH                                                                                       0x00C30320
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PW                                                                                        0x00C30324
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_CPPW                                                                                      0x00C30328
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PGDIS                                                                                     0x00C3032C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PES                                                                                       0x00C30330
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PEH                                                                                       0x00C30334
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PGMDD                                                                                     0x00C30338
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_DLEH                                                                                      0x00C3033C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_CPH                                                                                       0x00C30340
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_DLES                                                                                      0x00C30344
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_CPS                                                                                       0x00C30348
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PGMAS                                                                                     0x00C3034C
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_RSA_ECC_LOCKDOWN                                                                             0x00C48000
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_RSA_ECC_HIDDEN                                                                               0x00C48004
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_RSA_ECC_STATUS                                                                               0x00C48008
#define MED_XREG_ARB_SPU_SLV_SEC_REG_SECURITY_CTRL_SEC_ENBL                                                                       0x00CE0000
#define MED_XREG_ARB_SPU_SLV_SEC_REG_SECURITY_CTRL_SEC_STAT                                                                       0x00CE0004
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_SECURITY_CTRL_SEC_ENBL                                                                       0x00CE0010
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_SECURITY_CTRL_SEC_STAT                                                                       0x00CE0014
#define MED_XREG_ARB_SPU_SLV_OTP_SECURITY_CTRL_SEC_ENBL                                                                           0x00CE0020
#define MED_XREG_ARB_SPU_SLV_OTP_SECURITY_CTRL_SEC_STAT                                                                           0x00CE0024
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_SECURITY_CTRL_SEC_ENBL                                                                       0x00CE0030
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_SECURITY_CTRL_SEC_STAT                                                                       0x00CE0034
#define MED_XREG_ARB_SPU_SLV_SCRATCH_SECURITY_CTRL_SEC_ENBL                                                                       0x00CE0040
#define MED_XREG_ARB_SPU_SLV_SCRATCH_SECURITY_CTRL_SEC_STAT                                                                       0x00CE0044
#define MED_XREG_ARB_SPU_SLV_BLK_CTRL_SECURITY_CTRL_SEC_ENBL                                                                      0x00CE0050
#define MED_XREG_ARB_SPU_SLV_BLK_CTRL_SECURITY_CTRL_SEC_STAT                                                                      0x00CE0054
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_RESET_SET                                                                           0x00CF0000
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_RESET_CLR                                                                           0x00CF0004
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_RESET                                                                               0x00CF0008
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_CLOCK_ENABLE_SET                                                                    0x00CF0100
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_CLOCK_ENABLE_CLR                                                                    0x00CF0104
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_CLOCK_ENABLE                                                                        0x00CF0108
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                   0x00CF0200
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                   0x00CF0204
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                   0x00CF0208
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                   0x00CF020C
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_EN                                                                         0x00CF0300
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                     0x00CF0304
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                      0x00CF0308
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                     0x00CF0310
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                       0x00CF0314
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                                   0x00CF0380
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                               0x00CF0384
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                                0x00CF0388
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                               0x00CF0390
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                                 0x00CF0394
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_COHERENCY_0                                                                        0x00CF0400
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                   0x00CF0404
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                             0x00CF0500
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                             0x00CF0504
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_ECO_REG                                                                                 0x00CF0E00
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_MEM_ADJ_OUT                                                                             0x00CF0E10
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C0_DEBUG                                                                                  0x00D00100
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C0_CLK_STRETCH_COUNT                                                                      0x00D00110
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C0_CLK_STRETCH_COUNT_INT_EN                                                               0x00D00120
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C0_CLK_STRETCH_COUNT_INT_STATUS                                                           0x00D00124
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C1_DEBUG                                                                                  0x00D10100
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C1_CLK_STRETCH_COUNT                                                                      0x00D10110
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C1_CLK_STRETCH_COUNT_INT_EN                                                               0x00D10120
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C1_CLK_STRETCH_COUNT_INT_STATUS                                                           0x00D10124
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C2_DEBUG                                                                                  0x00D20100
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C2_CLK_STRETCH_COUNT                                                                      0x00D20110
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C2_CLK_STRETCH_COUNT_INT_EN                                                               0x00D20120
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C2_CLK_STRETCH_COUNT_INT_STATUS                                                           0x00D20124
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART0_DEBUG                                                                                 0x00D30100
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART1_DEBUG                                                                                 0x00D30300
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART2_DEBUG                                                                                 0x00D30500
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART3_DEBUG                                                                                 0x00D30700
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART4_DEBUG                                                                                 0x00D30900
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG00                                                                0x00D50000
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG00                                                               0x00D50004
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS00                                                                0x00D50008
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS00                                                            0x00D5000C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG00                                                           0x00D50010
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS00                                                           0x00D50014
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG00                                                           0x00D50018
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS00                                                           0x00D5001C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS00                                                                  0x00D50020
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG00                                                                  0x00D50024
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR00                                                                     0x00D50028
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR00                                                               0x00D5002C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS00                                                              0x00D50030
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT00                                                              0x00D50034
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG01                                                                0x00D50040
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG01                                                               0x00D50044
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS01                                                                0x00D50048
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS01                                                            0x00D5004C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG01                                                           0x00D50050
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS01                                                           0x00D50054
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG01                                                           0x00D50058
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS01                                                           0x00D5005C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS01                                                                  0x00D50060
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG01                                                                  0x00D50064
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR01                                                                     0x00D50068
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR01                                                               0x00D5006C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS01                                                              0x00D50070
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT01                                                              0x00D50074
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG02                                                                0x00D50080
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG02                                                               0x00D50084
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS02                                                                0x00D50088
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS02                                                            0x00D5008C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG02                                                           0x00D50090
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS02                                                           0x00D50094
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG02                                                           0x00D50098
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS02                                                           0x00D5009C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS02                                                                  0x00D500A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG02                                                                  0x00D500A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR02                                                                     0x00D500A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR02                                                               0x00D500AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS02                                                              0x00D500B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT02                                                              0x00D500B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG03                                                                0x00D500C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG03                                                               0x00D500C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS03                                                                0x00D500C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS03                                                            0x00D500CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG03                                                           0x00D500D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS03                                                           0x00D500D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG03                                                           0x00D500D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS03                                                           0x00D500DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS03                                                                  0x00D500E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG03                                                                  0x00D500E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR03                                                                     0x00D500E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR03                                                               0x00D500EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS03                                                              0x00D500F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT03                                                              0x00D500F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG04                                                                0x00D50100
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG04                                                               0x00D50104
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS04                                                                0x00D50108
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS04                                                            0x00D5010C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG04                                                           0x00D50110
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS04                                                           0x00D50114
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG04                                                           0x00D50118
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS04                                                           0x00D5011C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS04                                                                  0x00D50120
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG04                                                                  0x00D50124
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR04                                                                     0x00D50128
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR04                                                               0x00D5012C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS04                                                              0x00D50130
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT04                                                              0x00D50134
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG05                                                                0x00D50140
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG05                                                               0x00D50144
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS05                                                                0x00D50148
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS05                                                            0x00D5014C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG05                                                           0x00D50150
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS05                                                           0x00D50154
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG05                                                           0x00D50158
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS05                                                           0x00D5015C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS05                                                                  0x00D50160
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG05                                                                  0x00D50164
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR05                                                                     0x00D50168
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR05                                                               0x00D5016C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS05                                                              0x00D50170
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT05                                                              0x00D50174
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG06                                                                0x00D50180
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG06                                                               0x00D50184
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS06                                                                0x00D50188
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS06                                                            0x00D5018C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG06                                                           0x00D50190
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS06                                                           0x00D50194
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG06                                                           0x00D50198
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS06                                                           0x00D5019C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS06                                                                  0x00D501A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG06                                                                  0x00D501A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR06                                                                     0x00D501A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR06                                                               0x00D501AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS06                                                              0x00D501B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT06                                                              0x00D501B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG07                                                                0x00D501C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG07                                                               0x00D501C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS07                                                                0x00D501C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS07                                                            0x00D501CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG07                                                           0x00D501D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS07                                                           0x00D501D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG07                                                           0x00D501D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS07                                                           0x00D501DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS07                                                                  0x00D501E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG07                                                                  0x00D501E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR07                                                                     0x00D501E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR07                                                               0x00D501EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS07                                                              0x00D501F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT07                                                              0x00D501F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG08                                                                0x00D50200
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG08                                                               0x00D50204
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS08                                                                0x00D50208
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS08                                                            0x00D5020C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG08                                                           0x00D50210
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS08                                                           0x00D50214
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG08                                                           0x00D50218
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS08                                                           0x00D5021C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS08                                                                  0x00D50220
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG08                                                                  0x00D50224
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR08                                                                     0x00D50228
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR08                                                               0x00D5022C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS08                                                              0x00D50230
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT08                                                              0x00D50234
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG09                                                                0x00D50240
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG09                                                               0x00D50244
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS09                                                                0x00D50248
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS09                                                            0x00D5024C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG09                                                           0x00D50250
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS09                                                           0x00D50254
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG09                                                           0x00D50258
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS09                                                           0x00D5025C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS09                                                                  0x00D50260
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG09                                                                  0x00D50264
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR09                                                                     0x00D50268
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR09                                                               0x00D5026C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS09                                                              0x00D50270
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT09                                                              0x00D50274
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG10                                                                0x00D50280
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG10                                                               0x00D50284
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS10                                                                0x00D50288
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS10                                                            0x00D5028C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG10                                                           0x00D50290
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS10                                                           0x00D50294
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG10                                                           0x00D50298
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS10                                                           0x00D5029C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS10                                                                  0x00D502A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG10                                                                  0x00D502A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR10                                                                     0x00D502A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR10                                                               0x00D502AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS10                                                              0x00D502B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT10                                                              0x00D502B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG11                                                                0x00D502C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG11                                                               0x00D502C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS11                                                                0x00D502C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS11                                                            0x00D502CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG11                                                           0x00D502D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS11                                                           0x00D502D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG11                                                           0x00D502D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS11                                                           0x00D502DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS11                                                                  0x00D502E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG11                                                                  0x00D502E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR11                                                                     0x00D502E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR11                                                               0x00D502EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS11                                                              0x00D502F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT11                                                              0x00D502F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG12                                                                0x00D50300
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG12                                                               0x00D50304
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS12                                                                0x00D50308
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS12                                                            0x00D5030C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG12                                                           0x00D50310
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS12                                                           0x00D50314
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG12                                                           0x00D50318
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS12                                                           0x00D5031C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS12                                                                  0x00D50320
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG12                                                                  0x00D50324
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR12                                                                     0x00D50328
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR12                                                               0x00D5032C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS12                                                              0x00D50330
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT12                                                              0x00D50334
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG13                                                                0x00D50340
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG13                                                               0x00D50344
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS13                                                                0x00D50348
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS13                                                            0x00D5034C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG13                                                           0x00D50350
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS13                                                           0x00D50354
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG13                                                           0x00D50358
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS13                                                           0x00D5035C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS13                                                                  0x00D50360
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG13                                                                  0x00D50364
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR13                                                                     0x00D50368
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR13                                                               0x00D5036C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS13                                                              0x00D50370
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT13                                                              0x00D50374
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG14                                                                0x00D50380
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG14                                                               0x00D50384
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS14                                                                0x00D50388
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS14                                                            0x00D5038C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG14                                                           0x00D50390
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS14                                                           0x00D50394
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG14                                                           0x00D50398
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS14                                                           0x00D5039C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS14                                                                  0x00D503A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG14                                                                  0x00D503A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR14                                                                     0x00D503A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR14                                                               0x00D503AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS14                                                              0x00D503B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT14                                                              0x00D503B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG15                                                                0x00D503C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG15                                                               0x00D503C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS15                                                                0x00D503C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS15                                                            0x00D503CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG15                                                           0x00D503D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS15                                                           0x00D503D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG15                                                           0x00D503D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS15                                                           0x00D503DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS15                                                                  0x00D503E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG15                                                                  0x00D503E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR15                                                                     0x00D503E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR15                                                               0x00D503EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS15                                                              0x00D503F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT15                                                              0x00D503F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG16                                                                0x00D50400
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG16                                                               0x00D50404
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS16                                                                0x00D50408
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS16                                                            0x00D5040C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG16                                                           0x00D50410
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS16                                                           0x00D50414
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG16                                                           0x00D50418
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS16                                                           0x00D5041C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS16                                                                  0x00D50420
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG16                                                                  0x00D50424
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR16                                                                     0x00D50428
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR16                                                               0x00D5042C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS16                                                              0x00D50430
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT16                                                              0x00D50434
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG17                                                                0x00D50440
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG17                                                               0x00D50444
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS17                                                                0x00D50448
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS17                                                            0x00D5044C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG17                                                           0x00D50450
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS17                                                           0x00D50454
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG17                                                           0x00D50458
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS17                                                           0x00D5045C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS17                                                                  0x00D50460
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG17                                                                  0x00D50464
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR17                                                                     0x00D50468
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR17                                                               0x00D5046C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS17                                                              0x00D50470
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT17                                                              0x00D50474
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG18                                                                0x00D50480
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG18                                                               0x00D50484
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS18                                                                0x00D50488
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS18                                                            0x00D5048C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG18                                                           0x00D50490
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS18                                                           0x00D50494
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG18                                                           0x00D50498
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS18                                                           0x00D5049C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS18                                                                  0x00D504A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG18                                                                  0x00D504A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR18                                                                     0x00D504A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR18                                                               0x00D504AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS18                                                              0x00D504B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT18                                                              0x00D504B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG19                                                                0x00D504C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG19                                                               0x00D504C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS19                                                                0x00D504C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS19                                                            0x00D504CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG19                                                           0x00D504D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS19                                                           0x00D504D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG19                                                           0x00D504D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS19                                                           0x00D504DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS19                                                                  0x00D504E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG19                                                                  0x00D504E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR19                                                                     0x00D504E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR19                                                               0x00D504EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS19                                                              0x00D504F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT19                                                              0x00D504F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG20                                                                0x00D50500
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG20                                                               0x00D50504
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS20                                                                0x00D50508
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS20                                                            0x00D5050C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG20                                                           0x00D50510
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS20                                                           0x00D50514
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG20                                                           0x00D50518
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS20                                                           0x00D5051C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS20                                                                  0x00D50520
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG20                                                                  0x00D50524
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR20                                                                     0x00D50528
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR20                                                               0x00D5052C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS20                                                              0x00D50530
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT20                                                              0x00D50534
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG21                                                                0x00D50540
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG21                                                               0x00D50544
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS21                                                                0x00D50548
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS21                                                            0x00D5054C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG21                                                           0x00D50550
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS21                                                           0x00D50554
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG21                                                           0x00D50558
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS21                                                           0x00D5055C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS21                                                                  0x00D50560
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG21                                                                  0x00D50564
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR21                                                                     0x00D50568
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR21                                                               0x00D5056C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS21                                                              0x00D50570
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT21                                                              0x00D50574
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG22                                                                0x00D50580
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG22                                                               0x00D50584
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS22                                                                0x00D50588
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS22                                                            0x00D5058C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG22                                                           0x00D50590
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS22                                                           0x00D50594
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG22                                                           0x00D50598
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS22                                                           0x00D5059C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS22                                                                  0x00D505A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG22                                                                  0x00D505A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR22                                                                     0x00D505A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR22                                                               0x00D505AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS22                                                              0x00D505B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT22                                                              0x00D505B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG23                                                                0x00D505C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG23                                                               0x00D505C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS23                                                                0x00D505C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS23                                                            0x00D505CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG23                                                           0x00D505D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS23                                                           0x00D505D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG23                                                           0x00D505D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS23                                                           0x00D505DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS23                                                                  0x00D505E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG23                                                                  0x00D505E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR23                                                                     0x00D505E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR23                                                               0x00D505EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS23                                                              0x00D505F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT23                                                              0x00D505F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG24                                                                0x00D50600
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG24                                                               0x00D50604
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS24                                                                0x00D50608
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS24                                                            0x00D5060C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG24                                                           0x00D50610
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS24                                                           0x00D50614
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG24                                                           0x00D50618
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS24                                                           0x00D5061C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS24                                                                  0x00D50620
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG24                                                                  0x00D50624
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR24                                                                     0x00D50628
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR24                                                               0x00D5062C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS24                                                              0x00D50630
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT24                                                              0x00D50634
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG25                                                                0x00D50640
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG25                                                               0x00D50644
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS25                                                                0x00D50648
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS25                                                            0x00D5064C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG25                                                           0x00D50650
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS25                                                           0x00D50654
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG25                                                           0x00D50658
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS25                                                           0x00D5065C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS25                                                                  0x00D50660
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG25                                                                  0x00D50664
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR25                                                                     0x00D50668
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR25                                                               0x00D5066C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS25                                                              0x00D50670
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT25                                                              0x00D50674
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG26                                                                0x00D50680
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG26                                                               0x00D50684
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS26                                                                0x00D50688
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS26                                                            0x00D5068C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG26                                                           0x00D50690
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS26                                                           0x00D50694
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG26                                                           0x00D50698
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS26                                                           0x00D5069C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS26                                                                  0x00D506A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG26                                                                  0x00D506A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR26                                                                     0x00D506A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR26                                                               0x00D506AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS26                                                              0x00D506B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT26                                                              0x00D506B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG27                                                                0x00D506C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG27                                                               0x00D506C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS27                                                                0x00D506C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS27                                                            0x00D506CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG27                                                           0x00D506D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS27                                                           0x00D506D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG27                                                           0x00D506D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS27                                                           0x00D506DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS27                                                                  0x00D506E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG27                                                                  0x00D506E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR27                                                                     0x00D506E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR27                                                               0x00D506EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS27                                                              0x00D506F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT27                                                              0x00D506F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG28                                                                0x00D50700
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG28                                                               0x00D50704
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS28                                                                0x00D50708
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS28                                                            0x00D5070C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG28                                                           0x00D50710
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS28                                                           0x00D50714
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG28                                                           0x00D50718
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS28                                                           0x00D5071C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS28                                                                  0x00D50720
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG28                                                                  0x00D50724
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR28                                                                     0x00D50728
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR28                                                               0x00D5072C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS28                                                              0x00D50730
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT28                                                              0x00D50734
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG29                                                                0x00D50740
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG29                                                               0x00D50744
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS29                                                                0x00D50748
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS29                                                            0x00D5074C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG29                                                           0x00D50750
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS29                                                           0x00D50754
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG29                                                           0x00D50758
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS29                                                           0x00D5075C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS29                                                                  0x00D50760
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG29                                                                  0x00D50764
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR29                                                                     0x00D50768
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR29                                                               0x00D5076C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS29                                                              0x00D50770
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT29                                                              0x00D50774
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG30                                                                0x00D50780
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG30                                                               0x00D50784
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS30                                                                0x00D50788
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS30                                                            0x00D5078C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG30                                                           0x00D50790
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS30                                                           0x00D50794
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG30                                                           0x00D50798
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS30                                                           0x00D5079C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS30                                                                  0x00D507A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG30                                                                  0x00D507A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR30                                                                     0x00D507A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR30                                                               0x00D507AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS30                                                              0x00D507B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT30                                                              0x00D507B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG31                                                                0x00D507C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG31                                                               0x00D507C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS31                                                                0x00D507C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS31                                                            0x00D507CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG31                                                           0x00D507D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS31                                                           0x00D507D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG31                                                           0x00D507D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS31                                                           0x00D507DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS31                                                                  0x00D507E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG31                                                                  0x00D507E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR31                                                                     0x00D507E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR31                                                               0x00D507EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS31                                                              0x00D507F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT31                                                              0x00D507F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG32                                                                0x00D50800
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG32                                                               0x00D50804
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS32                                                                0x00D50808
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS32                                                            0x00D5080C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG32                                                           0x00D50810
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS32                                                           0x00D50814
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG32                                                           0x00D50818
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS32                                                           0x00D5081C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS32                                                                  0x00D50820
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG32                                                                  0x00D50824
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR32                                                                     0x00D50828
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR32                                                               0x00D5082C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS32                                                              0x00D50830
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT32                                                              0x00D50834
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG33                                                                0x00D50840
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG33                                                               0x00D50844
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS33                                                                0x00D50848
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS33                                                            0x00D5084C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG33                                                           0x00D50850
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS33                                                           0x00D50854
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG33                                                           0x00D50858
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS33                                                           0x00D5085C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS33                                                                  0x00D50860
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG33                                                                  0x00D50864
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR33                                                                     0x00D50868
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR33                                                               0x00D5086C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS33                                                              0x00D50870
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT33                                                              0x00D50874
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG34                                                                0x00D50880
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG34                                                               0x00D50884
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS34                                                                0x00D50888
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS34                                                            0x00D5088C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG34                                                           0x00D50890
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS34                                                           0x00D50894
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG34                                                           0x00D50898
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS34                                                           0x00D5089C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS34                                                                  0x00D508A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG34                                                                  0x00D508A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR34                                                                     0x00D508A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR34                                                               0x00D508AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS34                                                              0x00D508B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT34                                                              0x00D508B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG35                                                                0x00D508C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG35                                                               0x00D508C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS35                                                                0x00D508C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS35                                                            0x00D508CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG35                                                           0x00D508D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS35                                                           0x00D508D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG35                                                           0x00D508D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS35                                                           0x00D508DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS35                                                                  0x00D508E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG35                                                                  0x00D508E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR35                                                                     0x00D508E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR35                                                               0x00D508EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS35                                                              0x00D508F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT35                                                              0x00D508F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG36                                                                0x00D50900
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG36                                                               0x00D50904
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS36                                                                0x00D50908
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS36                                                            0x00D5090C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG36                                                           0x00D50910
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS36                                                           0x00D50914
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG36                                                           0x00D50918
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS36                                                           0x00D5091C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS36                                                                  0x00D50920
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG36                                                                  0x00D50924
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR36                                                                     0x00D50928
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR36                                                               0x00D5092C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS36                                                              0x00D50930
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT36                                                              0x00D50934
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG37                                                                0x00D50940
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG37                                                               0x00D50944
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS37                                                                0x00D50948
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS37                                                            0x00D5094C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG37                                                           0x00D50950
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS37                                                           0x00D50954
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG37                                                           0x00D50958
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS37                                                           0x00D5095C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS37                                                                  0x00D50960
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG37                                                                  0x00D50964
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR37                                                                     0x00D50968
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR37                                                               0x00D5096C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS37                                                              0x00D50970
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT37                                                              0x00D50974
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG38                                                                0x00D50980
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG38                                                               0x00D50984
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS38                                                                0x00D50988
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS38                                                            0x00D5098C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG38                                                           0x00D50990
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS38                                                           0x00D50994
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG38                                                           0x00D50998
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS38                                                           0x00D5099C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS38                                                                  0x00D509A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG38                                                                  0x00D509A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR38                                                                     0x00D509A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR38                                                               0x00D509AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS38                                                              0x00D509B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT38                                                              0x00D509B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG39                                                                0x00D509C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG39                                                               0x00D509C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS39                                                                0x00D509C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS39                                                            0x00D509CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG39                                                           0x00D509D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS39                                                           0x00D509D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG39                                                           0x00D509D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS39                                                           0x00D509DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS39                                                                  0x00D509E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG39                                                                  0x00D509E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR39                                                                     0x00D509E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR39                                                               0x00D509EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS39                                                              0x00D509F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT39                                                              0x00D509F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG40                                                                0x00D50A00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG40                                                               0x00D50A04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS40                                                                0x00D50A08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS40                                                            0x00D50A0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG40                                                           0x00D50A10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS40                                                           0x00D50A14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG40                                                           0x00D50A18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS40                                                           0x00D50A1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS40                                                                  0x00D50A20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG40                                                                  0x00D50A24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR40                                                                     0x00D50A28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR40                                                               0x00D50A2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS40                                                              0x00D50A30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT40                                                              0x00D50A34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG41                                                                0x00D50A40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG41                                                               0x00D50A44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS41                                                                0x00D50A48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS41                                                            0x00D50A4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG41                                                           0x00D50A50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS41                                                           0x00D50A54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG41                                                           0x00D50A58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS41                                                           0x00D50A5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS41                                                                  0x00D50A60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG41                                                                  0x00D50A64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR41                                                                     0x00D50A68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR41                                                               0x00D50A6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS41                                                              0x00D50A70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT41                                                              0x00D50A74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG42                                                                0x00D50A80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG42                                                               0x00D50A84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS42                                                                0x00D50A88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS42                                                            0x00D50A8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG42                                                           0x00D50A90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS42                                                           0x00D50A94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG42                                                           0x00D50A98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS42                                                           0x00D50A9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS42                                                                  0x00D50AA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG42                                                                  0x00D50AA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR42                                                                     0x00D50AA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR42                                                               0x00D50AAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS42                                                              0x00D50AB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT42                                                              0x00D50AB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG43                                                                0x00D50AC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG43                                                               0x00D50AC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS43                                                                0x00D50AC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS43                                                            0x00D50ACC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG43                                                           0x00D50AD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS43                                                           0x00D50AD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG43                                                           0x00D50AD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS43                                                           0x00D50ADC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS43                                                                  0x00D50AE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG43                                                                  0x00D50AE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR43                                                                     0x00D50AE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR43                                                               0x00D50AEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS43                                                              0x00D50AF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT43                                                              0x00D50AF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG44                                                                0x00D50B00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG44                                                               0x00D50B04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS44                                                                0x00D50B08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS44                                                            0x00D50B0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG44                                                           0x00D50B10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS44                                                           0x00D50B14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG44                                                           0x00D50B18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS44                                                           0x00D50B1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS44                                                                  0x00D50B20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG44                                                                  0x00D50B24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR44                                                                     0x00D50B28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR44                                                               0x00D50B2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS44                                                              0x00D50B30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT44                                                              0x00D50B34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG45                                                                0x00D50B40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG45                                                               0x00D50B44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS45                                                                0x00D50B48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS45                                                            0x00D50B4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG45                                                           0x00D50B50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS45                                                           0x00D50B54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG45                                                           0x00D50B58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS45                                                           0x00D50B5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS45                                                                  0x00D50B60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG45                                                                  0x00D50B64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR45                                                                     0x00D50B68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR45                                                               0x00D50B6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS45                                                              0x00D50B70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT45                                                              0x00D50B74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG46                                                                0x00D50B80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG46                                                               0x00D50B84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS46                                                                0x00D50B88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS46                                                            0x00D50B8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG46                                                           0x00D50B90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS46                                                           0x00D50B94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG46                                                           0x00D50B98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS46                                                           0x00D50B9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS46                                                                  0x00D50BA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG46                                                                  0x00D50BA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR46                                                                     0x00D50BA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR46                                                               0x00D50BAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS46                                                              0x00D50BB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT46                                                              0x00D50BB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG47                                                                0x00D50BC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG47                                                               0x00D50BC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS47                                                                0x00D50BC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS47                                                            0x00D50BCC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG47                                                           0x00D50BD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS47                                                           0x00D50BD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG47                                                           0x00D50BD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS47                                                           0x00D50BDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS47                                                                  0x00D50BE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG47                                                                  0x00D50BE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR47                                                                     0x00D50BE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR47                                                               0x00D50BEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS47                                                              0x00D50BF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT47                                                              0x00D50BF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG48                                                                0x00D50C00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG48                                                               0x00D50C04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS48                                                                0x00D50C08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS48                                                            0x00D50C0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG48                                                           0x00D50C10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS48                                                           0x00D50C14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG48                                                           0x00D50C18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS48                                                           0x00D50C1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS48                                                                  0x00D50C20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG48                                                                  0x00D50C24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR48                                                                     0x00D50C28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR48                                                               0x00D50C2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS48                                                              0x00D50C30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT48                                                              0x00D50C34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG49                                                                0x00D50C40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG49                                                               0x00D50C44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS49                                                                0x00D50C48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS49                                                            0x00D50C4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG49                                                           0x00D50C50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS49                                                           0x00D50C54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG49                                                           0x00D50C58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS49                                                           0x00D50C5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS49                                                                  0x00D50C60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG49                                                                  0x00D50C64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR49                                                                     0x00D50C68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR49                                                               0x00D50C6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS49                                                              0x00D50C70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT49                                                              0x00D50C74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG50                                                                0x00D50C80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG50                                                               0x00D50C84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS50                                                                0x00D50C88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS50                                                            0x00D50C8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG50                                                           0x00D50C90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS50                                                           0x00D50C94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG50                                                           0x00D50C98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS50                                                           0x00D50C9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS50                                                                  0x00D50CA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG50                                                                  0x00D50CA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR50                                                                     0x00D50CA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR50                                                               0x00D50CAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS50                                                              0x00D50CB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT50                                                              0x00D50CB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG51                                                                0x00D50CC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG51                                                               0x00D50CC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS51                                                                0x00D50CC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS51                                                            0x00D50CCC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG51                                                           0x00D50CD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS51                                                           0x00D50CD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG51                                                           0x00D50CD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS51                                                           0x00D50CDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS51                                                                  0x00D50CE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG51                                                                  0x00D50CE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR51                                                                     0x00D50CE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR51                                                               0x00D50CEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS51                                                              0x00D50CF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT51                                                              0x00D50CF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG52                                                                0x00D50D00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG52                                                               0x00D50D04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS52                                                                0x00D50D08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS52                                                            0x00D50D0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG52                                                           0x00D50D10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS52                                                           0x00D50D14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG52                                                           0x00D50D18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS52                                                           0x00D50D1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS52                                                                  0x00D50D20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG52                                                                  0x00D50D24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR52                                                                     0x00D50D28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR52                                                               0x00D50D2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS52                                                              0x00D50D30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT52                                                              0x00D50D34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG53                                                                0x00D50D40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG53                                                               0x00D50D44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS53                                                                0x00D50D48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS53                                                            0x00D50D4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG53                                                           0x00D50D50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS53                                                           0x00D50D54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG53                                                           0x00D50D58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS53                                                           0x00D50D5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS53                                                                  0x00D50D60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG53                                                                  0x00D50D64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR53                                                                     0x00D50D68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR53                                                               0x00D50D6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS53                                                              0x00D50D70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT53                                                              0x00D50D74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG54                                                                0x00D50D80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG54                                                               0x00D50D84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS54                                                                0x00D50D88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS54                                                            0x00D50D8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG54                                                           0x00D50D90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS54                                                           0x00D50D94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG54                                                           0x00D50D98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS54                                                           0x00D50D9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS54                                                                  0x00D50DA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG54                                                                  0x00D50DA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR54                                                                     0x00D50DA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR54                                                               0x00D50DAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS54                                                              0x00D50DB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT54                                                              0x00D50DB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG55                                                                0x00D50DC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG55                                                               0x00D50DC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS55                                                                0x00D50DC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS55                                                            0x00D50DCC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG55                                                           0x00D50DD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS55                                                           0x00D50DD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG55                                                           0x00D50DD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS55                                                           0x00D50DDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS55                                                                  0x00D50DE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG55                                                                  0x00D50DE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR55                                                                     0x00D50DE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR55                                                               0x00D50DEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS55                                                              0x00D50DF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT55                                                              0x00D50DF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG56                                                                0x00D50E00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG56                                                               0x00D50E04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS56                                                                0x00D50E08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS56                                                            0x00D50E0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG56                                                           0x00D50E10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS56                                                           0x00D50E14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG56                                                           0x00D50E18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS56                                                           0x00D50E1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS56                                                                  0x00D50E20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG56                                                                  0x00D50E24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR56                                                                     0x00D50E28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR56                                                               0x00D50E2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS56                                                              0x00D50E30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT56                                                              0x00D50E34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG57                                                                0x00D50E40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG57                                                               0x00D50E44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS57                                                                0x00D50E48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS57                                                            0x00D50E4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG57                                                           0x00D50E50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS57                                                           0x00D50E54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG57                                                           0x00D50E58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS57                                                           0x00D50E5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS57                                                                  0x00D50E60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG57                                                                  0x00D50E64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR57                                                                     0x00D50E68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR57                                                               0x00D50E6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS57                                                              0x00D50E70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT57                                                              0x00D50E74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG58                                                                0x00D50E80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG58                                                               0x00D50E84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS58                                                                0x00D50E88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS58                                                            0x00D50E8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG58                                                           0x00D50E90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS58                                                           0x00D50E94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG58                                                           0x00D50E98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS58                                                           0x00D50E9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS58                                                                  0x00D50EA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG58                                                                  0x00D50EA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR58                                                                     0x00D50EA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR58                                                               0x00D50EAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS58                                                              0x00D50EB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT58                                                              0x00D50EB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG59                                                                0x00D50EC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG59                                                               0x00D50EC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS59                                                                0x00D50EC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS59                                                            0x00D50ECC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG59                                                           0x00D50ED0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS59                                                           0x00D50ED4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG59                                                           0x00D50ED8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS59                                                           0x00D50EDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS59                                                                  0x00D50EE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG59                                                                  0x00D50EE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR59                                                                     0x00D50EE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR59                                                               0x00D50EEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS59                                                              0x00D50EF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT59                                                              0x00D50EF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG60                                                                0x00D50F00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG60                                                               0x00D50F04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS60                                                                0x00D50F08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS60                                                            0x00D50F0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG60                                                           0x00D50F10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS60                                                           0x00D50F14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG60                                                           0x00D50F18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS60                                                           0x00D50F1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS60                                                                  0x00D50F20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG60                                                                  0x00D50F24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR60                                                                     0x00D50F28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR60                                                               0x00D50F2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS60                                                              0x00D50F30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT60                                                              0x00D50F34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG61                                                                0x00D50F40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG61                                                               0x00D50F44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS61                                                                0x00D50F48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS61                                                            0x00D50F4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG61                                                           0x00D50F50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS61                                                           0x00D50F54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG61                                                           0x00D50F58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS61                                                           0x00D50F5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS61                                                                  0x00D50F60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG61                                                                  0x00D50F64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR61                                                                     0x00D50F68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR61                                                               0x00D50F6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS61                                                              0x00D50F70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT61                                                              0x00D50F74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG62                                                                0x00D50F80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG62                                                               0x00D50F84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS62                                                                0x00D50F88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS62                                                            0x00D50F8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG62                                                           0x00D50F90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS62                                                           0x00D50F94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG62                                                           0x00D50F98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS62                                                           0x00D50F9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS62                                                                  0x00D50FA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG62                                                                  0x00D50FA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR62                                                                     0x00D50FA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR62                                                               0x00D50FAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS62                                                              0x00D50FB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT62                                                              0x00D50FB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG63                                                                0x00D50FC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG63                                                               0x00D50FC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS63                                                                0x00D50FC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS63                                                            0x00D50FCC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG63                                                           0x00D50FD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS63                                                           0x00D50FD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG63                                                           0x00D50FD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS63                                                           0x00D50FDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS63                                                                  0x00D50FE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG63                                                                  0x00D50FE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR63                                                                     0x00D50FE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR63                                                               0x00D50FEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS63                                                              0x00D50FF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT63                                                              0x00D50FF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_0                                                                  0x00D58000
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_1                                                                  0x00D58004
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_SET_0                                                              0x00D58040
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_SET_1                                                              0x00D58044
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_CLR_0                                                              0x00D58080
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_CLR_1                                                              0x00D58084
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_RW_0                                                             0x00D580C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_RW_1                                                             0x00D580C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_SET_0                                                            0x00D58100
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_SET_1                                                            0x00D58104
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_CLR_0                                                            0x00D58140
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_CLR_1                                                            0x00D58144
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_CONFIG_0                                                              0x00D58180
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_CONFIG_1                                                              0x00D58184
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INPUT_STATUS_0                                                               0x00D581C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INPUT_STATUS_1                                                               0x00D581C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_CLEAR_0                                                                  0x00D58200
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_CLEAR_1                                                                  0x00D58204
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_OVFLO_STATUS_0                                                           0x00D58240
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_OVFLO_STATUS_1                                                           0x00D58244
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_OVFLO_CLEAR_0                                                            0x00D58280
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_OVFLO_CLEAR_1                                                            0x00D58284
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_SET_0                                                                 0x00D582C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_SET_1                                                                 0x00D582C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_CLR_0                                                                 0x00D58300
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_CLR_1                                                                 0x00D58304
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_TOP_INT_STATUS                                                                    0x00D58400
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_TOP_ERR_STATUS                                                                    0x00D58404
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_TOP_ERR_INT_EN                                                                    0x00D58408
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_TOP_WR_ERR_ADDR                                                                   0x00D5840C
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_RESET_SET                                                                   0x00D80000
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_RESET_CLR                                                                   0x00D80004
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_RESET                                                                       0x00D80008
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_CLOCK_ENABLE_SET                                                            0x00D80100
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_CLOCK_ENABLE_CLR                                                            0x00D80104
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_CLOCK_ENABLE                                                                0x00D80108
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                               0x00D80200
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                               0x00D80204
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                               0x00D80208
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                               0x00D8020C
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_EN                                                                     0x00D80300
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                 0x00D80304
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                  0x00D80308
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                 0x00D80310
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                   0x00D80314
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_0                                                                    0x00D80400
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                               0x00D80404
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_1                                                                    0x00D80410
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                               0x00D80414
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_2                                                                    0x00D80420
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_2_ADDR                                                               0x00D80424
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_3                                                                    0x00D80430
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_3_ADDR                                                               0x00D80434
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                         0x00D80500
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                         0x00D80504
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_ECO_REG                                                                             0x00D80E00
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_MEM_ADJ_OUT                                                                         0x00D80E10
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_UART_LOWPOWR_STS                                                                    0x00D81000
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_UART_LOWPOWR_EN_SET                                                                 0x00D81004
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_UART_LOWPOWR_EN_CLR                                                                 0x00D81008
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_UART_LOWPOWR_EN                                                                     0x00D8100C
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_WINDOW_LOWER_ADDR                                                                        0x00E80000
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_WINDOW_LOWER_ADDR_MASK                                                                   0x00E80004
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_WINDOW_UPPER_ADDR                                                                        0x00E80008
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_MESSAGE_TYPE                                                                             0x00E8000C
#define MED_XREG_ARB_PCIE_SLV_OUTSTANDING_COMPLETIONS                                                                             0x00E80018
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_TLP_POISONED                                                                             0x00E8001C
#define MED_XREG_ARB_PCIE_SLV_TAGID_INUSE                                                                                         0x00E80020
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_L1_STATE_ENTER                                                                          0x00E80030
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_L1_STATE_EXIT                                                                           0x00E80034
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_L23_STATE_ENTER                                                                         0x00E80038
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_D0_D1_D3_STATE_WAKEUP                                                                   0x00E8003C
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_OUTBAND_PWRUP_CMD                                                                       0x00E80040
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_PME_TURN_OFF_MESSAGE                                                                    0x00E80044
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_UNLOCK_MESSAGE                                                                          0x00E80048
#define MED_XREG_ARB_PCIE_SLV_IO_CFG_COMPLETION_STATUS                                                                            0x00E8004C
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_XMEM_BURST_COUNT                                                                         0x00E80050
#define MED_XREG_ARB_PCIE_SLV_PCIE_WAKE_ENABLE                                                                                    0x00E80054
#define MED_XREG_ARB_PCIE_SLV_MSI_OUT_INTERRUPT_OUT_LINE_ENABLE                                                                   0x00E80060
#define MED_XREG_ARB_PCIE_SLV_INTERRUPT_OUT_LINE_STATUS                                                                           0x00E80064
#define MED_XREG_ARB_PCIE_SLV_MSI_OUT_ENABLE                                                                                      0x00E80068
#define MED_XREG_ARB_PCIE_SLV_SYNOPSIS_CORE_CONFIG_MSI_ENABLE_STATUS                                                              0x00E8006C
#define MED_XREG_ARB_PCIE_SLV_LEGACY_INTERRUPT_OUT_LINE_ENABLE                                                                    0x00E80070
#define MED_XREG_ARB_PCIE_SLV_MSI_FUNC_TC_VECTOR                                                                                  0x00E80074
#define MED_XREG_ARB_PCIE_SLV_ELCTROMECHANICAL                                                                                    0x00E80090
#define MED_XREG_ARB_PCIE_SLV_ELECTROMECHANICAL_INTERLOCK_CONTROL                                                                 0x00E80094
#define MED_XREG_ARB_PCIE_SLV_DMA_CH0_COMPLETE_AKA_SYNOPSYS_DONE_CLEAR                                                            0x00E80180
#define MED_XREG_ARB_PCIE_SLV_DMA_CH1_COMPLETE_AKA_SYNOPSYS_DONE_CLEAR                                                            0x00E80184
#define MED_XREG_ARB_PCIE_SLV_DMA0_SYNOPSYS_DONE_HW_CLEAR                                                                         0x00E80190
#define MED_XREG_ARB_PCIE_SLV_DMA1_SYNOPSYS_DONE_HW_CLEAR                                                                         0x00E80194
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_CHAN_0_INT_CLEAR                                                                    0x00E80200
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_DMA_CHAN_1_INT_CLEAR                                                                0x00E80204
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_IN_TLP_ABORT_CLEAR                                                                  0x00E80208
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_IN_DLLP_ABORT_CLEAR                                                                 0x00E8020C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INCOMING_TLP_IN_ECRC_ERR_CLEAR                                                                 0x00E80210
#define MED_XREG_ARB_PCIE_SLV_PCIE_CDM_ERROR_CLEAR                                                                                0x00E80214
#define MED_XREG_ARB_PCIE_SLV_PCIE_WAKE_UP_INTERRUPT_CLEAR                                                                        0x00E80218
#define MED_XREG_ARB_PCIE_SLV_TIMEOUT_ON_COMPLETION_CLEAR                                                                         0x00E8021C
#define MED_XREG_ARB_PCIE_SLV_COH_0_COMPLETED_CLEAR                                                                               0x00E80240
#define MED_XREG_ARB_PCIE_SLV_COH_1_COMPLETED_CLEAR                                                                               0x00E80244
#define MED_XREG_ARB_PCIE_SLV_COH_2_COMPLETED_CLEAR                                                                               0x00E80248
#define MED_XREG_ARB_PCIE_SLV_COH_3_COMPLETED_CLEAR                                                                               0x00E8024C
#define MED_XREG_ARB_PCIE_SLV_COH_4_COMPLETED_CLEAR                                                                               0x00E80250
#define MED_XREG_ARB_PCIE_SLV_COH_5_COMPLETED_CLEAR                                                                               0x00E80254
#define MED_XREG_ARB_PCIE_SLV_COH_6_COMPLETED_CLEAR                                                                               0x00E80258
#define MED_XREG_ARB_PCIE_SLV_COH_7_COMPLETED_CLEAR                                                                               0x00E8025C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_EN                                                                                         0x00E80280
#define MED_XREG_ARB_PCIE_SLV_ECO_COMP_TAG_REGISTER                                                                               0x00E80290
#define MED_XREG_ARB_PCIE_SLV_SYNOPSYS_CORE_DEBUG_REGISTER_LOWER                                                                  0x00E80294
#define MED_XREG_ARB_PCIE_SLV_SYNOPSYS_CORE_DEBUG_REGISTER_UPPER                                                                  0x00E80298
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_HEADER_1                                                                                0x00E802A0
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_HEADER_2                                                                                0x00E802A4
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_DATA_1                                                                                  0x00E802A8
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_DATA_2                                                                                  0x00E802AC
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_REQ                                                                                     0x00E802B0
#define MED_XREG_ARB_PCIE_SLV_VENDOR_DEFINED_MESSAGE_PAYLOAD                                                                      0x00E802C0
#define MED_XREG_ARB_PCIE_SLV_VENDOR_DEFINED_MESSAGE_REQUEST_ID                                                                   0x00E802C4
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_1                                                                               0x00E80300
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_2                                                                               0x00E80304
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_3                                                                               0x00E80308
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_4                                                                               0x00E8030C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_5                                                                               0x00E80310
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_6                                                                               0x00E80314
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_7                                                                               0x00E80318
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_8                                                                               0x00E8031C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_9                                                                               0x00E80320
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_10                                                                              0x00E80324
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_11                                                                              0x00E80328
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_12                                                                              0x00E8032C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_13                                                                              0x00E80330
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_14                                                                              0x00E80334
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_15                                                                              0x00E80338
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_16                                                                              0x00E8033C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_17                                                                              0x00E80340
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_18                                                                              0x00E80344
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_19                                                                              0x00E80348
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_20                                                                              0x00E8034C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_21                                                                              0x00E80350
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_22                                                                              0x00E80354
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_23                                                                              0x00E80358
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_0                                                                            0x00E80360
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_1                                                                            0x00E80364
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_2                                                                            0x00E80368
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_3                                                                            0x00E8036C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_4                                                                            0x00E80370
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_5                                                                            0x00E80374
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_6                                                                            0x00E80378
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_7                                                                            0x00E8037C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_8                                                                            0x00E80380
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_9                                                                            0x00E80384
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_10                                                                           0x00E80388
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_11                                                                           0x00E8038C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_12                                                                           0x00E80390
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_13                                                                           0x00E80394
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_14                                                                           0x00E80398
#define MED_XREG_ARB_PCIE_SLV_DMA_0_VALID_TAGS                                                                                    0x00E803E0
#define MED_XREG_ARB_PCIE_SLV_DMA_1_VALID_TAGS                                                                                    0x00E803E4
#define MED_XREG_ARB_PCIE_SLV_RELEASE_TAGS                                                                                        0x00E803E8
#define MED_XREG_ARB_PCIE_SLV_DMA_0_TAG_UNSUCCESSFUL                                                                              0x00E803EC
#define MED_XREG_ARB_PCIE_SLV_DMA_1_TAG_UNSUCCESSFUL                                                                              0x00E803F0
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_CONTROL_BUS                                                                         0x00E803FC
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_EN_RC_SET                                                                                  0x00E80400
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_EN_RC_CLR                                                                                  0x00E80404
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_RC_SET                                                                              0x00E80408
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_RC_CLR                                                                              0x00E8040C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_ERR_COND_DEBUG_0                                                                           0x00E80410
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_ERR_COND_DEBUG_1                                                                           0x00E80414
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_ERR_COND_DEBUG_2                                                                           0x00E80418
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_ERR_COND_DEBUG_3                                                                           0x00E8041C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_NOBAR_COND_DEBUG_0                                                                         0x00E80420
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_NOBAR_COND_DEBUG_1                                                                         0x00E80424
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_NOBAR_COND_DEBUG_2                                                                         0x00E80428
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_NOBAR_COND_DEBUG_3                                                                         0x00E8042C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_UR_COND_DEBUG_0                                                                            0x00E80430
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_UR_COND_DEBUG_1                                                                            0x00E80434
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_UR_COND_DEBUG_2                                                                            0x00E80438
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_UR_COND_DEBUG_3                                                                            0x00E8043C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_AER_MSI_SET                                                                                0x00E80440
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_AER_MSI_CLR                                                                                0x00E80444
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_PME_MSI_SET                                                                                0x00E80448
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_PME_MSI_CLR                                                                                0x00E8044C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_HP_MSI_SET                                                                                 0x00E80450
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_HP_MSI_CLR                                                                                 0x00E80454
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_MESSAGE_RECEIVED_SET                                                                       0x00E80458
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_MESSAGE_RECEIVED_CLR                                                                       0x00E8045C
#define MED_XREG_ARB_PCIE_SLV_PCIE_COMPLETION_ERR_DISABLE_SET                                                                     0x00E80460
#define MED_XREG_ARB_PCIE_SLV_PCIE_COMPLETION_ERR_DISABLE_CLR                                                                     0x00E80464
#define MED_XREG_ARB_PCIE_SLV_PCIE_COMP_BUS_ERR_DISABLE_SET                                                                       0x00E80468
#define MED_XREG_ARB_PCIE_SLV_PCIE_COMP_BUS_ERR_DISABLE_CLR                                                                       0x00E8046C
#define MED_XREG_ARB_PCIE_SLV_PCIE_ERR_COMP_DEBUG_0                                                                               0x00E80470
#define MED_XREG_ARB_PCIE_SLV_PCIE_ERR_COMP_DEBUG_1                                                                               0x00E80474
#define MED_XREG_ARB_PCIE_SLV_PCIE_ERR_COMP_DEBUG_2                                                                               0x00E80478
#define MED_XREG_ARB_PCIE_SLV_RADM_COMP_TIMEOUT_STATUS                                                                            0x00E8047C
#define MED_XREG_ARB_PCIE_SLV_INT_CDM_ERROR_ENABLE_SET                                                                            0x00E80480
#define MED_XREG_ARB_PCIE_SLV_INT_CDM_ERROR_ENABLE_CLR                                                                            0x00E80484
#define MED_XREG_ARB_PCIE_SLV_INT_CDM_ERROR_STATUS_SET                                                                            0x00E80488
#define MED_XREG_ARB_PCIE_SLV_INT_CDM_ERROR_STATUS_CLR                                                                            0x00E8048C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_0                                                                             0x00E80500
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_1                                                                             0x00E80504
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_2                                                                             0x00E80508
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_3                                                                             0x00E8050C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_4                                                                             0x00E80510
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_5                                                                             0x00E80514
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_6                                                                             0x00E80518
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_7                                                                             0x00E8051C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_0                                                                                 0x00E80540
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_1                                                                                 0x00E80544
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_2                                                                                 0x00E80548
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_3                                                                                 0x00E8054C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_4                                                                                 0x00E80550
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_5                                                                                 0x00E80554
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_6                                                                                 0x00E80558
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_7                                                                                 0x00E8055C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_0                                                                             0x00E80580
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_1                                                                             0x00E80584
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_2                                                                             0x00E80588
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_3                                                                             0x00E8058C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_4                                                                             0x00E80590
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_5                                                                             0x00E80594
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_6                                                                             0x00E80598
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_7                                                                             0x00E8059C
#define MED_XREG_ARB_PCIE_SLV_DMA_OUT_CONFIG_CHANNEL_0                                                                            0x00E805C0
#define MED_XREG_ARB_PCIE_SLV_DMA_OUT_CONFIG_CHANNEL_1                                                                            0x00E805C4
#define MED_XREG_ARB_PCIE_SLV_COMPLETION_OUT_CONFIG_0                                                                             0x00E805F0
#define MED_XREG_ARB_PCIE_SLV_COMPLETION_OUT_CONFIG_1                                                                             0x00E805F4
#define MED_XREG_ARB_PCIE_SLV_COMPLETION_OUT_CONFIG_2                                                                             0x00E805F8
#define MED_XREG_ARB_PCIE_SLV_COMPLETION_OUT_CONFIG_3                                                                             0x00E805FC
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_0                                                                       0x00E80600
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_1                                                                       0x00E80604
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_2                                                                       0x00E80608
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_3                                                                       0x00E8060C
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_4                                                                       0x00E80610
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_5                                                                       0x00E80614
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_6                                                                       0x00E80618
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_7                                                                       0x00E8061C
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_ENABLE_SET                                                                                0x00E806F8
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_ENABLE_CLR                                                                                0x00E806FC
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_0                                                                             0x00E81000
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_0                                                                0x00E81004
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_0                                                                  0x00E81008
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_0                                                                             0x00E8100C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_0                                                                        0x00E81010
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_0                                                                          0x00E81014
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_0                                                                              0x00E81018
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_1                                                                             0x00E81020
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_1                                                                0x00E81024
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_1                                                                  0x00E81028
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_1                                                                             0x00E8102C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_1                                                                        0x00E81030
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_1                                                                          0x00E81034
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_1                                                                              0x00E81038
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_2                                                                             0x00E81040
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_2                                                                0x00E81044
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_2                                                                  0x00E81048
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_2                                                                             0x00E8104C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_2                                                                        0x00E81050
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_2                                                                          0x00E81054
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_2                                                                              0x00E81058
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_3                                                                             0x00E81060
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_3                                                                0x00E81064
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_3                                                                  0x00E81068
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_3                                                                             0x00E8106C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_3                                                                        0x00E81070
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_3                                                                          0x00E81074
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_3                                                                              0x00E81078
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_4                                                                             0x00E81080
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_4                                                                0x00E81084
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_4                                                                  0x00E81088
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_4                                                                             0x00E8108C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_4                                                                        0x00E81090
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_4                                                                          0x00E81094
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_4                                                                              0x00E81098
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_5                                                                             0x00E810A0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_5                                                                0x00E810A4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_5                                                                  0x00E810A8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_5                                                                             0x00E810AC
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_5                                                                        0x00E810B0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_5                                                                          0x00E810B4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_5                                                                              0x00E810B8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_6                                                                             0x00E810C0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_6                                                                0x00E810C4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_6                                                                  0x00E810C8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_6                                                                             0x00E810CC
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_6                                                                        0x00E810D0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_6                                                                          0x00E810D4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_6                                                                              0x00E810D8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_7                                                                             0x00E810E0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_7                                                                0x00E810E4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_7                                                                  0x00E810E8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_7                                                                             0x00E810EC
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_7                                                                        0x00E810F0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_7                                                                          0x00E810F4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_7                                                                              0x00E810F8
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_XMEM_WINDOW_BASE                                                                          0x00E81800
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_XMEM_WINDOW_BASE_MASK                                                                     0x00E81804
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_XREG_WINDOW_BASE                                                                          0x00E81808
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_XREG_WINDOW_BASE_MASK                                                                     0x00E8180C
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_OK_TO_PRGM_XMEM_WINDOW                                                                    0x00E81810
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_OK_TO_PRGM_XREG_WINDOW                                                                    0x00E81814
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_XREG_BUS_RESET                                                                               0x00E81880
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_MASK_LEGACY_INT                                                                              0x00E81884
#define MED_XREG_ARB_PCIE_SLV_PCIERC_MSI_ADDRESS                                                                                  0x00E82FF0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_MSI_ADDRESS_MASK                                                                             0x00E82FF4
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_MEMORY_ADDRESS                                                                            0x00EC0000
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_PCIE_ADDRESS                                                                              0x00EC0004
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_DMA_CONTROL                                                                               0x00EC0008
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_TRANSFER_SIZE                                                                             0x00EC000C
#define MED_XREG_ARB_PCIE_SLV_CHAN0_UPPER_IO                                                                                      0x00EC0010
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_GO                                                                                        0x00EC0014
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_DMA_DONE                                                                                  0x00EC0018
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_FLUSH                                                                                     0x00EC001C
#define MED_XREG_ARB_PCIE_SLV_CHAN0_TOTAL_BYTES_CONSUMED                                                                          0x00EC0020
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_MEMORY_ADDRESS                                                                            0x00EC0100
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_PCIE_ADDRESS                                                                              0x00EC0104
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_DMA_CONTROL                                                                               0x00EC0108
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_TRANSFER_SIZE                                                                             0x00EC010C
#define MED_XREG_ARB_PCIE_SLV_CHAN1_UPPER_IO                                                                                      0x00EC0110
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_GO                                                                                        0x00EC0114
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_DMA_DONE                                                                                  0x00EC0118
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_FLUSH                                                                                     0x00EC011C
#define MED_XREG_ARB_PCIE_SLV_CHAN1_TOTAL_BYTES_CONSUMED                                                                          0x00EC0120
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_LOCAL_RESET_SET                                                                  0x00F00000
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_LOCAL_RESET_CLR                                                                  0x00F00004
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_LOCAL_RESET                                                                      0x00F00008
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_RESET_CONFIG                                                                 0x00F00010
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_CLOCK_ENABLE_SET                                                                 0x00F00100
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_CLOCK_ENABLE_CLR                                                                 0x00F00104
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_CLOCK_ENABLE                                                                     0x00F00108
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_CLOCK_CONFIG                                                                 0x00F00110
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x00F00200
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x00F00204
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x00F00208
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x00F0020C
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x00F00300
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x00F00304
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x00F00308
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x00F00310
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x00F00314
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                                 0x00F00380
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                             0x00F00384
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                              0x00F00388
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                             0x00F00390
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                               0x00F00394
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_COHERENCY_0                                                                      0x00F00400
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x00F00404
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x00F00500
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x00F00504
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_ECO_REG                                                                               0x00F00E00
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_MEM_ADJ_OUT                                                                           0x00F00E10
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_INIT_RESET_SET                                                                   0x00F01000
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_INIT_RESET_CLR                                                                   0x00F01004
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_INIT_RESET                                                                       0x00F01008
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_DEVICE_TYPE                                                                      0x00F01010
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_CONFIG                                                                   0x00F02000
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_WR_DATA                                                                  0x00F02004
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_REQ                                                                      0x00F02008
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_RD_DATA                                                                  0x00F0200C
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_ACK                                                                      0x00F02010
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_CONFIG                                                                       0x00F02014
