Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Robert Yee/Desktop/X 120a/lab5/carrylookahead_tb_isim_beh.exe -prj C:/Users/Robert Yee/Desktop/X 120a/lab5/carrylookahead_tb_beh.prj work.carrylookahead_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/lab5/share (3)/register_logic.v" into library work
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/lab5/share (3)/falogic.v" into library work
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/lab5/share (3)/carrylogic.v" into library work
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/lab5/share (3)/carrylookahead_bh.v" into library work
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/lab5/share (3)/carrylookahead_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module carrylogic
Compiling module falogic
Compiling module register_logic
Compiling module carrylookahead_bh
Compiling module carrylookahead_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Robert Yee/Desktop/X 120a/lab5/carrylookahead_tb_isim_beh.exe
Fuse Memory Usage: 28644 KB
Fuse CPU Usage: 781 ms
