// Seed: 1351197690
module module_0 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2
    , id_7,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5
);
  timeunit 1ps;
  assign id_2 = 1;
endmodule
module module_1 (
    output uwire id_0
    , id_14,
    output tri0 id_1,
    input tri0 id_2
    , id_15,
    output wire id_3,
    output tri1 id_4,
    output wire id_5,
    input wand id_6,
    output tri1 id_7,
    output tri id_8,
    output tri0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    input supply0 id_12
);
  wire id_16;
  assign id_11 = 1;
  module_0(
      id_6, id_12, id_10, id_12, id_6, id_2
  );
endmodule
