Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b8c6f97a8af4e43b7b30e16ee376208 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_beta_behav xil_defaultlib.t_beta xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 32 for port 'in1' [C:/Users/prana/OneDrive/Documents/GitHub/beta-risc/beta_risc/beta_risc.srcs/sources_1/new/beta.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.mux_2x1(Mbit=5)
Compiling module xil_defaultlib.register_file_default
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.control_logic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mux_3x1
Compiling module xil_defaultlib.beta
Compiling module xil_defaultlib.t_beta
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_beta_behav
