{"Source Block": ["oh/emmu/hdl/emmu.v@96:106@HdlStmAssign", "\n   /*****************************/\n   /*MMU READ  LOGIC            */\n   /*****************************/\n   assign write_in              = emesh_packet_in[1];     //TODO:  \n   assign emmu_rd_addr[MAW-1:0] = emesh_packet_in[39:28];\n   \n   memory_dp #(.DW(MW),.AW(MAW)) memory_dp (\n\t\t\t\t\t   // Outputs\n\t\t\t\t\t   .rd_data\t\t(emmu_lookup_data[MW-1:0]),\n\t\t\t\t\t   // Inputs\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@95:105", "   assign mi_dout[DW-1:0] = 'b0;\n\n   /*****************************/\n   /*MMU READ  LOGIC            */\n   /*****************************/\n   assign write_in              = emesh_packet_in[1];     //TODO:  \n   assign emmu_rd_addr[MAW-1:0] = emesh_packet_in[39:28];\n   \n   memory_dp #(.DW(MW),.AW(MAW)) memory_dp (\n\t\t\t\t\t   // Outputs\n\t\t\t\t\t   .rd_data\t\t(emmu_lookup_data[MW-1:0]),\n"]], "Diff Content": {"Delete": [[101, "   assign emmu_rd_addr[MAW-1:0] = emesh_packet_in[39:28];\n"]], "Add": [[101, "   packet2emesh p2e (//outputs\n"], [101, "\t\t     .write_out\t\t(write_in),\n"], [101, "\t\t     .datamode_out\t(),\n"], [101, "\t\t     .ctrlmode_out\t(),\n"], [101, "\t\t     .data_out\t\t(),\n"], [101, "\t\t     .dstaddr_out\t(emmu_rd_addr[AW-1:0]),\n"], [101, "\t\t     .srcaddr_out\t(),\n"], [101, "\t\t     .packet_in\t\t(emesh_packet_in[PW-1:0]));\n"]]}}