<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3522" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3522{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3522{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3522{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3522{left:69px;bottom:383px;letter-spacing:0.13px;}
#t5_3522{left:151px;bottom:383px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3522{left:69px;bottom:360px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t7_3522{left:69px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t8_3522{left:69px;bottom:327px;letter-spacing:-0.13px;word-spacing:-1.21px;}
#t9_3522{left:69px;bottom:310px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#ta_3522{left:69px;bottom:293px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_3522{left:69px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tc_3522{left:69px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#td_3522{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#te_3522{left:69px;bottom:220px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#tf_3522{left:69px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_3522{left:69px;bottom:186px;letter-spacing:-0.13px;}
#th_3522{left:249px;bottom:1069px;letter-spacing:0.13px;word-spacing:0.01px;}
#ti_3522{left:349px;bottom:1069px;letter-spacing:0.14px;word-spacing:0.02px;}
#tj_3522{left:75px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tk_3522{left:156px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tl_3522{left:237px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tm_3522{left:318px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tn_3522{left:400px;bottom:1046px;letter-spacing:-0.13px;}
#to_3522{left:562px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tp_3522{left:562px;bottom:1031px;letter-spacing:-0.12px;}
#tq_3522{left:75px;bottom:1007px;}
#tr_3522{left:156px;bottom:1007px;}
#ts_3522{left:237px;bottom:1007px;}
#tt_3522{left:319px;bottom:1007px;}
#tu_3522{left:400px;bottom:1007px;letter-spacing:-0.11px;}
#tv_3522{left:562px;bottom:1007px;letter-spacing:-0.12px;}
#tw_3522{left:562px;bottom:990px;letter-spacing:-0.11px;word-spacing:-0.67px;}
#tx_3522{left:562px;bottom:973px;letter-spacing:-0.11px;}
#ty_3522{left:75px;bottom:949px;}
#tz_3522{left:156px;bottom:949px;}
#t10_3522{left:237px;bottom:949px;}
#t11_3522{left:319px;bottom:949px;}
#t12_3522{left:400px;bottom:949px;letter-spacing:-0.11px;}
#t13_3522{left:562px;bottom:949px;letter-spacing:-0.11px;}
#t14_3522{left:562px;bottom:932px;letter-spacing:-0.12px;}
#t15_3522{left:75px;bottom:907px;}
#t16_3522{left:156px;bottom:907px;}
#t17_3522{left:237px;bottom:907px;}
#t18_3522{left:319px;bottom:907px;}
#t19_3522{left:400px;bottom:907px;letter-spacing:-0.1px;}
#t1a_3522{left:400px;bottom:891px;letter-spacing:-0.12px;}
#t1b_3522{left:562px;bottom:907px;letter-spacing:-0.11px;}
#t1c_3522{left:75px;bottom:866px;}
#t1d_3522{left:156px;bottom:866px;}
#t1e_3522{left:237px;bottom:866px;}
#t1f_3522{left:319px;bottom:866px;}
#t1g_3522{left:400px;bottom:866px;letter-spacing:-0.1px;}
#t1h_3522{left:400px;bottom:849px;letter-spacing:-0.11px;}
#t1i_3522{left:562px;bottom:866px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_3522{left:562px;bottom:849px;letter-spacing:-0.12px;}
#t1k_3522{left:75px;bottom:825px;}
#t1l_3522{left:156px;bottom:825px;}
#t1m_3522{left:237px;bottom:825px;}
#t1n_3522{left:319px;bottom:825px;}
#t1o_3522{left:400px;bottom:825px;letter-spacing:-0.11px;}
#t1p_3522{left:562px;bottom:825px;letter-spacing:-0.11px;}
#t1q_3522{left:562px;bottom:808px;letter-spacing:-0.12px;}
#t1r_3522{left:75px;bottom:784px;}
#t1s_3522{left:156px;bottom:784px;}
#t1t_3522{left:237px;bottom:784px;}
#t1u_3522{left:319px;bottom:784px;}
#t1v_3522{left:400px;bottom:784px;letter-spacing:-0.1px;}
#t1w_3522{left:400px;bottom:767px;letter-spacing:-0.11px;}
#t1x_3522{left:562px;bottom:784px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_3522{left:562px;bottom:767px;letter-spacing:-0.12px;}
#t1z_3522{left:75px;bottom:742px;}
#t20_3522{left:156px;bottom:742px;}
#t21_3522{left:237px;bottom:742px;}
#t22_3522{left:319px;bottom:742px;}
#t23_3522{left:400px;bottom:742px;letter-spacing:-0.11px;}
#t24_3522{left:400px;bottom:726px;letter-spacing:-0.11px;}
#t25_3522{left:562px;bottom:742px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t26_3522{left:562px;bottom:726px;letter-spacing:-0.12px;}
#t27_3522{left:75px;bottom:701px;}
#t28_3522{left:156px;bottom:701px;}
#t29_3522{left:237px;bottom:701px;}
#t2a_3522{left:319px;bottom:701px;}
#t2b_3522{left:400px;bottom:701px;letter-spacing:-0.11px;}
#t2c_3522{left:400px;bottom:684px;letter-spacing:-0.1px;}
#t2d_3522{left:400px;bottom:668px;letter-spacing:-0.11px;}
#t2e_3522{left:562px;bottom:701px;letter-spacing:-0.11px;}
#t2f_3522{left:75px;bottom:643px;}
#t2g_3522{left:156px;bottom:643px;}
#t2h_3522{left:237px;bottom:643px;}
#t2i_3522{left:319px;bottom:643px;}
#t2j_3522{left:400px;bottom:643px;letter-spacing:-0.11px;}
#t2k_3522{left:562px;bottom:643px;letter-spacing:-0.11px;}
#t2l_3522{left:562px;bottom:626px;letter-spacing:-0.12px;}
#t2m_3522{left:75px;bottom:602px;}
#t2n_3522{left:156px;bottom:602px;}
#t2o_3522{left:237px;bottom:602px;}
#t2p_3522{left:319px;bottom:602px;}
#t2q_3522{left:400px;bottom:602px;letter-spacing:-0.1px;}
#t2r_3522{left:400px;bottom:585px;letter-spacing:-0.11px;}
#t2s_3522{left:562px;bottom:602px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2t_3522{left:562px;bottom:585px;letter-spacing:-0.12px;}
#t2u_3522{left:75px;bottom:561px;}
#t2v_3522{left:156px;bottom:561px;}
#t2w_3522{left:237px;bottom:561px;}
#t2x_3522{left:319px;bottom:561px;}
#t2y_3522{left:400px;bottom:561px;letter-spacing:-0.1px;}
#t2z_3522{left:400px;bottom:544px;letter-spacing:-0.11px;}
#t30_3522{left:562px;bottom:561px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t31_3522{left:562px;bottom:544px;letter-spacing:-0.12px;}
#t32_3522{left:75px;bottom:519px;}
#t33_3522{left:156px;bottom:519px;}
#t34_3522{left:237px;bottom:519px;}
#t35_3522{left:319px;bottom:519px;}
#t36_3522{left:400px;bottom:519px;letter-spacing:-0.1px;}
#t37_3522{left:400px;bottom:503px;letter-spacing:-0.1px;}
#t38_3522{left:400px;bottom:486px;letter-spacing:-0.11px;}
#t39_3522{left:562px;bottom:519px;letter-spacing:-0.11px;}
#t3a_3522{left:75px;bottom:461px;}
#t3b_3522{left:156px;bottom:461px;}
#t3c_3522{left:237px;bottom:461px;}
#t3d_3522{left:319px;bottom:461px;}
#t3e_3522{left:400px;bottom:461px;letter-spacing:-0.1px;}
#t3f_3522{left:400px;bottom:444px;letter-spacing:-0.11px;}
#t3g_3522{left:562px;bottom:461px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3h_3522{left:562px;bottom:444px;letter-spacing:-0.12px;}

.s1_3522{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3522{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3522{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3522{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3522{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3522{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3522{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3522" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3522Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3522" style="-webkit-user-select: none;"><object width="935" height="1210" data="3522/3522.svg" type="image/svg+xml" id="pdf3522" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3522" class="t s1_3522">15-32 </span><span id="t2_3522" class="t s1_3522">Vol. 3B </span>
<span id="t3_3522" class="t s2_3522">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3522" class="t s3_3522">15.6.6 </span><span id="t5_3522" class="t s3_3522">Hardware Feedback Interface Notifications </span>
<span id="t6_3522" class="t s4_3522">The IA32_PACKAGE_THERM_STATUS MSR is extended with a new bit, hardware feedback interface structure </span>
<span id="t7_3522" class="t s4_3522">change status (bit 26, R/WC0), to indicate that the hardware has updated the HFI/Intel Thread Director structure. </span>
<span id="t8_3522" class="t s4_3522">This is a sticky bit and once set, indicates that the OS should read the structure to determine the change and adjust </span>
<span id="t9_3522" class="t s4_3522">its scheduling decisions. Once set, the hardware will not generate any further updates to this structure until the OS </span>
<span id="ta_3522" class="t s4_3522">clears this bit by writing 0. </span>
<span id="tb_3522" class="t s4_3522">The OS can enable interrupt-based notifications when the structure is updated by hardware through a new enable </span>
<span id="tc_3522" class="t s4_3522">bit, hardware feedback interrupt enable (bit 25, R/W), in the IA32_PACKAGE_THERM_INTERRUPT MSR. When this </span>
<span id="td_3522" class="t s4_3522">bit is set to 1, it enables the generation of an interrupt when the HFI/Intel Thread Director structure is updated by </span>
<span id="te_3522" class="t s4_3522">hardware. When the enable bit transitions from 0 to 1, hardware will generate an initial notify, with the IA32_PACK- </span>
<span id="tf_3522" class="t s4_3522">AGE_THERM_STATUS bit 26 set to 1, to indicate that the OS should read the current HFI/Intel Thread Director </span>
<span id="tg_3522" class="t s4_3522">structure. </span>
<span id="th_3522" class="t s5_3522">Table 15-10. </span><span id="ti_3522" class="t s5_3522">IA32_HW_FEEDBACK_CONFIG Control Options </span>
<span id="tj_3522" class="t s6_3522">Pre-Bit 1 </span><span id="tk_3522" class="t s6_3522">Pre-Bit 0 </span><span id="tl_3522" class="t s6_3522">Post-Bit 1 </span><span id="tm_3522" class="t s6_3522">Post-Bit 0 </span><span id="tn_3522" class="t s6_3522">Action </span><span id="to_3522" class="t s6_3522">IA32_PACKAGE_THERM_STATUS [bit 26] and </span>
<span id="tp_3522" class="t s6_3522">Interrupt </span>
<span id="tq_3522" class="t s7_3522">0 </span><span id="tr_3522" class="t s7_3522">0 </span><span id="ts_3522" class="t s7_3522">0 </span><span id="tt_3522" class="t s7_3522">0 </span><span id="tu_3522" class="t s7_3522">Reset value. </span><span id="tv_3522" class="t s7_3522">Both Hardware Feedback Interface and Intel </span>
<span id="tw_3522" class="t s7_3522">Thread Director are disabled, no status bit set, no </span>
<span id="tx_3522" class="t s7_3522">interrupt is generated. </span>
<span id="ty_3522" class="t s7_3522">0 </span><span id="tz_3522" class="t s7_3522">0 </span><span id="t10_3522" class="t s7_3522">0 </span><span id="t11_3522" class="t s7_3522">1 </span><span id="t12_3522" class="t s7_3522">Enable HFI structure. </span><span id="t13_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t14_3522" class="t s7_3522">enabled. </span>
<span id="t15_3522" class="t s7_3522">0 </span><span id="t16_3522" class="t s7_3522">0 </span><span id="t17_3522" class="t s7_3522">1 </span><span id="t18_3522" class="t s7_3522">0 </span><span id="t19_3522" class="t s7_3522">Invalid option; quietly </span>
<span id="t1a_3522" class="t s7_3522">ignored by the hardware. </span>
<span id="t1b_3522" class="t s7_3522">No action (no update in the table). </span>
<span id="t1c_3522" class="t s7_3522">0 </span><span id="t1d_3522" class="t s7_3522">0 </span><span id="t1e_3522" class="t s7_3522">1 </span><span id="t1f_3522" class="t s7_3522">1 </span><span id="t1g_3522" class="t s7_3522">Enable HFI and Intel </span>
<span id="t1h_3522" class="t s7_3522">Thread Director. </span>
<span id="t1i_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t1j_3522" class="t s7_3522">enabled. </span>
<span id="t1k_3522" class="t s7_3522">0 </span><span id="t1l_3522" class="t s7_3522">1 </span><span id="t1m_3522" class="t s7_3522">0 </span><span id="t1n_3522" class="t s7_3522">0 </span><span id="t1o_3522" class="t s7_3522">Disable HFI support. </span><span id="t1p_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t1q_3522" class="t s7_3522">enabled. </span>
<span id="t1r_3522" class="t s7_3522">0 </span><span id="t1s_3522" class="t s7_3522">1 </span><span id="t1t_3522" class="t s7_3522">1 </span><span id="t1u_3522" class="t s7_3522">0 </span><span id="t1v_3522" class="t s7_3522">Disable HFI and Intel </span>
<span id="t1w_3522" class="t s7_3522">Thread Director. </span>
<span id="t1x_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t1y_3522" class="t s7_3522">enabled. </span>
<span id="t1z_3522" class="t s7_3522">0 </span><span id="t20_3522" class="t s7_3522">1 </span><span id="t21_3522" class="t s7_3522">1 </span><span id="t22_3522" class="t s7_3522">1 </span><span id="t23_3522" class="t s7_3522">Enable Intel Thread </span>
<span id="t24_3522" class="t s7_3522">Director. </span>
<span id="t25_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t26_3522" class="t s7_3522">enabled. </span>
<span id="t27_3522" class="t s7_3522">1 </span><span id="t28_3522" class="t s7_3522">0 </span><span id="t29_3522" class="t s7_3522">0 </span><span id="t2a_3522" class="t s7_3522">0 </span><span id="t2b_3522" class="t s7_3522">No action; keeps HFI and </span>
<span id="t2c_3522" class="t s7_3522">Intel Thread Director </span>
<span id="t2d_3522" class="t s7_3522">disabled. </span>
<span id="t2e_3522" class="t s7_3522">No action (no update in the table). </span>
<span id="t2f_3522" class="t s7_3522">1 </span><span id="t2g_3522" class="t s7_3522">0 </span><span id="t2h_3522" class="t s7_3522">0 </span><span id="t2i_3522" class="t s7_3522">1 </span><span id="t2j_3522" class="t s7_3522">Enable HFI. </span><span id="t2k_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t2l_3522" class="t s7_3522">enabled. </span>
<span id="t2m_3522" class="t s7_3522">1 </span><span id="t2n_3522" class="t s7_3522">0 </span><span id="t2o_3522" class="t s7_3522">1 </span><span id="t2p_3522" class="t s7_3522">1 </span><span id="t2q_3522" class="t s7_3522">Enable HFI and Intel </span>
<span id="t2r_3522" class="t s7_3522">Thread Director. </span>
<span id="t2s_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t2t_3522" class="t s7_3522">enabled. </span>
<span id="t2u_3522" class="t s7_3522">1 </span><span id="t2v_3522" class="t s7_3522">1 </span><span id="t2w_3522" class="t s7_3522">0 </span><span id="t2x_3522" class="t s7_3522">0 </span><span id="t2y_3522" class="t s7_3522">Disable HFI and Intel </span>
<span id="t2z_3522" class="t s7_3522">Thread Director. </span>
<span id="t30_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t31_3522" class="t s7_3522">enabled. </span>
<span id="t32_3522" class="t s7_3522">1 </span><span id="t33_3522" class="t s7_3522">1 </span><span id="t34_3522" class="t s7_3522">0 </span><span id="t35_3522" class="t s7_3522">1 </span><span id="t36_3522" class="t s7_3522">Disable Intel Thread </span>
<span id="t37_3522" class="t s7_3522">Director; keep HFI </span>
<span id="t38_3522" class="t s7_3522">enabled. </span>
<span id="t39_3522" class="t s7_3522">No action (no update in the table). </span>
<span id="t3a_3522" class="t s7_3522">1 </span><span id="t3b_3522" class="t s7_3522">1 </span><span id="t3c_3522" class="t s7_3522">1 </span><span id="t3d_3522" class="t s7_3522">0 </span><span id="t3e_3522" class="t s7_3522">Disable HFI and Intel </span>
<span id="t3f_3522" class="t s7_3522">Thread Director. </span>
<span id="t3g_3522" class="t s7_3522">Set the status bit and generate interrupt if </span>
<span id="t3h_3522" class="t s7_3522">enabled. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
