digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS: and_latch"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 3;
	4 [label="IDENTIFIERS: clock"];
	3 -> 4;
	5 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 5;
	6 [label="IDENTIFIERS: a_in"];
	5 -> 6;
	7 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 7;
	8 [label="IDENTIFIERS: b_in"];
	7 -> 8;
	9 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 9;
	10 [label="IDENTIFIERS: out"];
	9 -> 10;
	11 [label="MODULE_ITEMS"];
	0 -> 11;
	12 [label="VAR_DECLARE_LIST"];
	11 -> 12;
	13 [label="VAR_DECLARE:  INPUT PORT"];
	12 -> 13;
	14 [label="IDENTIFIERS: clock"];
	13 -> 14;
	15 [label="VAR_DECLARE_LIST"];
	11 -> 15;
	16 [label="VAR_DECLARE:  INPUT PORT"];
	15 -> 16;
	17 [label="IDENTIFIERS: a_in"];
	16 -> 17;
	18 [label="VAR_DECLARE_LIST"];
	11 -> 18;
	19 [label="VAR_DECLARE:  INPUT PORT"];
	18 -> 19;
	20 [label="IDENTIFIERS: b_in"];
	19 -> 20;
	21 [label="VAR_DECLARE_LIST"];
	11 -> 21;
	22 [label="VAR_DECLARE:  OUTPUT PORT"];
	21 -> 22;
	23 [label="IDENTIFIERS: out"];
	22 -> 23;
	24 [label="ALWAYS"];
	11 -> 24;
	25 [label="DELAY_CONTROL"];
	24 -> 25;
	26 [label="POSEDGE"];
	25 -> 26;
	27 [label="IDENTIFIERS: clock"];
	26 -> 27;
	28 [label="BLOCK"];
	24 -> 28;
	29 [label="NON_BLOCKING_STATEMENT"];
	28 -> 29;
	30 [label="IDENTIFIERS: out"];
	29 -> 30;
	31 [label="BINARY_OPERATION: bAND"];
	29 -> 31;
	32 [label="IDENTIFIERS: a_in"];
	31 -> 32;
	33 [label="IDENTIFIERS: b_in"];
	31 -> 33;
}
