// Seed: 3122669921
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  always @(*) id_1 = id_3;
endmodule
