0.7
2020.2
Nov 18 2020
09:20:35
/home/project/Verilog/floating_point_final/floating_point_final.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/project/Verilog/floating_point_final/floating_point_final.srcs/sim_1/new/tb_FPU.sv,1734345224,systemVerilog,,,,$unit_tb_FPU_sv;fp_interface;tb_FPU,,uvm,,,,,,
/home/project/Verilog/floating_point_final/floating_point_final.srcs/sources_1/new/FPU.v,1734326743,verilog,,,,FPU,,uvm,,,,,,
