{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683495393228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683495393234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 16:36:33 2023 " "Processing started: Sun May 07 16:36:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683495393234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1683495393234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1683495393234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1683495393625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683495393630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683495393630 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683495394193 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683495394193 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683495394193 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1683495394193 ""}
{ "Info" "ISTA_SDC_FOUND" "Final.out.sdc " "Reading SDC File: 'Final.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1683495394198 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1683495394208 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1683495394213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394215 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394216 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394217 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394217 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394218 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394218 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394218 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1683495394219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 46 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(46): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 46 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(46): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394221 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 47 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(47): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 47 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(47): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394222 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 48 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(48): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 48 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(48): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394223 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 49 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(49): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 49 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(49): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394224 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 50 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(50): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394225 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 51 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(51): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 51 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(51): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$final_soc_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$final_soc_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394227 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 52 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(52): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394228 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 53 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(53): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683495394228 ""}  } { { "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1683495394228 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register addr_r\[7\] KEY\[1\] " "Register addr_r\[7\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683495394234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1683495394234 "|final_project|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vc\[3\] vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vc\[3\] is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683495394234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1683495394234 "|final_project|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683495394235 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1683495394235 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683495394239 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683495394239 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683495394239 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1683495394239 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683495394258 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1683495394262 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683495394286 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1683495394471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1683495394533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1683495395707 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "3.318 millions of transitions / sec " "Average toggle rate for this design is 3.318 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683495400890 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "124.49 mW " "Total thermal power estimate for the design is 124.49 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683495401075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 46 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683495401280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 16:36:41 2023 " "Processing ended: Sun May 07 16:36:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683495401280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683495401280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683495401280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1683495401280 ""}
