<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/SPIRV/SPIRVPreLegalizer.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ac3785bb61599da224f3f094ecb2eaf7.html">SPIRV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SPIRVPreLegalizer.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="SPIRV_8h_source.html">SPIRV.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SPIRVSubtarget_8h_source.html">SPIRVSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SPIRVUtils_8h_source.html">SPIRVUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PostOrderIterator_8h_source.html">llvm/ADT/PostOrderIterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="OptimizationRemarkEmitter_8h_source.html">llvm/Analysis/OptimizationRemarkEmitter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Attributes_8h_source.html">llvm/IR/Attributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugInfoMetadata_8h_source.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsSPIRV.h&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetIntrinsicInfo_8h_source.html">llvm/Target/TargetIntrinsicInfo.h</a>&quot;</code><br />
</div>
<p><a href="SPIRVPreLegalizer_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;spirv-<a class="el" href="classllvm_1_1ilist__node__impl.html">prelegalizer&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ad52926af33c64a5e0e0e3775ba8ca66c" id="r_ad52926af33c64a5e0e0e3775ba8ca66c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad52926af33c64a5e0e0e3775ba8ca66c">addConstantsToTrack</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR)</td></tr>
<tr class="separator:ad52926af33c64a5e0e0e3775ba8ca66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fc05cdb1fe2d2a02ddad2438f4b98f" id="r_af7fc05cdb1fe2d2a02ddad2438f4b98f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7fc05cdb1fe2d2a02ddad2438f4b98f">foldConstantsIntoIntrinsics</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="separator:af7fc05cdb1fe2d2a02ddad2438f4b98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5457cbda7e9b1866c1c16af5ac330273" id="r_a5457cbda7e9b1866c1c16af5ac330273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5457cbda7e9b1866c1c16af5ac330273">insertBitcasts</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB)</td></tr>
<tr class="separator:a5457cbda7e9b1866c1c16af5ac330273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6181bdacf4ed6dda045f9c832df313" id="r_a6f6181bdacf4ed6dda045f9c832df313"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm.html#a8555f84b0afdf8f97a3dff75ed354ec2">SPIRVType</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f6181bdacf4ed6dda045f9c832df313">propagateSPIRVType</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="separator:a6f6181bdacf4ed6dda045f9c832df313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a2222b2a89839a157c1b2992743effe" id="r_a3a2222b2a89839a157c1b2992743effe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a3a2222b2a89839a157c1b2992743effe">llvm::insertAssignInstr</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="namespacellvm.html#a8555f84b0afdf8f97a3dff75ed354ec2">SPIRVType</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SpirvTy</a>, <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a3a2222b2a89839a157c1b2992743effe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper external function for inserting ASSIGN_TYPE instuction between <code>Reg</code> and its definition, set the new register as a destination of the definition, assign SPIRVType to both registers.  <br /></td></tr>
<tr class="separator:a3a2222b2a89839a157c1b2992743effe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad382e4c2a548bf121535b887808b9ddf" id="r_ad382e4c2a548bf121535b887808b9ddf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad382e4c2a548bf121535b887808b9ddf">generateAssignInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB)</td></tr>
<tr class="separator:ad382e4c2a548bf121535b887808b9ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ef4bc330780ad57b9b2159c7773e83" id="r_ab3ef4bc330780ad57b9b2159c7773e83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3ef4bc330780ad57b9b2159c7773e83">createNewIdReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> ValReg, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> &amp;GR)</td></tr>
<tr class="separator:ab3ef4bc330780ad57b9b2159c7773e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54eaaf01a373e5e213d26c8cfd97e5e3" id="r_a54eaaf01a373e5e213d26c8cfd97e5e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54eaaf01a373e5e213d26c8cfd97e5e3">processInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR)</td></tr>
<tr class="separator:a54eaaf01a373e5e213d26c8cfd97e5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9f91a5fc5778c118de4960dae29807" id="r_a4c9f91a5fc5778c118de4960dae29807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c9f91a5fc5778c118de4960dae29807">isTypeFoldingSupported</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a4c9f91a5fc5778c118de4960dae29807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570ff19cb726a63610a693c8a9a8cfa5" id="r_a570ff19cb726a63610a693c8a9a8cfa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a570ff19cb726a63610a693c8a9a8cfa5">processInstrsWithTypeFolding</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB)</td></tr>
<tr class="separator:a570ff19cb726a63610a693c8a9a8cfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763c4844412ed826b4ca04489d8fe417" id="r_a763c4844412ed826b4ca04489d8fe417"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a763c4844412ed826b4ca04489d8fe417">processSwitches</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB)</td></tr>
<tr class="separator:a763c4844412ed826b4ca04489d8fe417"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;spirv-<a class="el" href="classllvm_1_1ilist__node__impl.html">prelegalizer&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00026">26</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ad52926af33c64a5e0e0e3775ba8ca66c" name="ad52926af33c64a5e0e0e3775ba8ca66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52926af33c64a5e0e0e3775ba8ca66c">&#9670;&#160;</a></span>addConstantsToTrack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> addConstantsToTrack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *</td>          <td class="paramname"><span class="paramname"><em>GR</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00041">41</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SPIRVGlobalRegistry_8h_source.html#l00071">llvm::SPIRVGlobalRegistry::add()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SPIRVGlobalRegistry_8h_source.html#l00087">llvm::SPIRVGlobalRegistry::find()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00229">llvm::isSpvIntrinsic()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01626">Reg</a>.</p>

</div>
</div>
<a id="ab3ef4bc330780ad57b9b2159c7773e83" name="ab3ef4bc330780ad57b9b2159c7773e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ef4bc330780ad57b9b2159c7773e83">&#9670;&#160;</a></span>createNewIdReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; createNewIdReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>ValReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>GR</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00309">309</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelType_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00749">llvm::SPIRVGlobalRegistry::getSPIRVTypeForVReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelType_8h_source.html#l00049">llvm::LLT::pointer()</a>, and <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00336">processInstr()</a>.</p>

</div>
</div>
<a id="af7fc05cdb1fe2d2a02ddad2438f4b98f" name="af7fc05cdb1fe2d2a02ddad2438f4b98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7fc05cdb1fe2d2a02ddad2438f4b98f">&#9670;&#160;</a></span>foldConstantsIntoIntrinsics()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> foldConstantsIntoIntrinsics </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00098">98</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00229">llvm::isSpvIntrinsic()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="ad382e4c2a548bf121535b887808b9ddf" name="ad382e4c2a548bf121535b887808b9ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad382e4c2a548bf121535b887808b9ddf">&#9670;&#160;</a></span>generateAssignInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> generateAssignInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *</td>          <td class="paramname"><span class="paramname"><em>GR</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a></td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00231">231</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00281">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00234">llvm::getMDOperandAsType()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00198">llvm::insertAssignInstr()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00229">llvm::isSpvIntrinsic()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="PostOrderIterator_8h_source.html#l00194">llvm::post_order()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00148">propagateSPIRVType()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="a5457cbda7e9b1866c1c16af5ac330273" name="a5457cbda7e9b1866c1c16af5ac330273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5457cbda7e9b1866c1c16af5ac330273">&#9670;&#160;</a></span>insertBitcasts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> insertBitcasts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *</td>          <td class="paramname"><span class="paramname"><em>GR</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a></td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00123">123</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00694">llvm::MachineIRBuilder::buildBitcast()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00229">llvm::isSpvIntrinsic()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00321">llvm::MachineIRBuilder::setInsertPt()</a>.</p>

</div>
</div>
<a id="a4c9f91a5fc5778c118de4960dae29807" name="a4c9f91a5fc5778c118de4960dae29807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9f91a5fc5778c118de4960dae29807">&#9670;&#160;</a></span>isTypeFoldingSupported()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> isTypeFoldingSupported </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html#l00053">53</a> of file <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html">SPIRVLegalizerInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00360">processInstrsWithTypeFolding()</a>.</p>

</div>
</div>
<a id="a54eaaf01a373e5e213d26c8cfd97e5e3" name="a54eaaf01a373e5e213d26c8cfd97e5e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54eaaf01a373e5e213d26c8cfd97e5e3">&#9670;&#160;</a></span>processInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> processInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *</td>          <td class="paramname"><span class="paramname"><em>GR</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00336">336</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00117">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00124">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00389">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00309">createNewIdReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00321">llvm::MachineIRBuilder::setInsertPt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00360">processInstrsWithTypeFolding()</a>.</p>

</div>
</div>
<a id="a570ff19cb726a63610a693c8a9a8cfa5" name="a570ff19cb726a63610a693c8a9a8cfa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570ff19cb726a63610a693c8a9a8cfa5">&#9670;&#160;</a></span>processInstrsWithTypeFolding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> processInstrsWithTypeFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *</td>          <td class="paramname"><span class="paramname"><em>GR</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a></td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00360">360</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html#l00053">isTypeFoldingSupported()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00336">processInstr()</a>, <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="a763c4844412ed826b4ca04489d8fe417" name="a763c4844412ed826b4ca04489d8fe417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763c4844412ed826b4ca04489d8fe417">&#9670;&#160;</a></span>processSwitches()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> processSwitches </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *</td>          <td class="paramname"><span class="paramname"><em>GR</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a></td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00396">396</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineOperand_8h_source.html#l00821">llvm::MachineOperand::CreateCImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00858">llvm::MachineOperand::CreateMBB()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00281">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01427">llvm::MachineBasicBlock::eraseFromParent()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00209">llvm::getDefInstrMaybeConstant()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00223">llvm::getIConstVal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00737">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isMBB()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00229">llvm::isSpvIntrinsic()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00357">llvm::MachineBasicBlock::pred_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00372">llvm::MachineBasicBlock::pred_empty()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00821">llvm::MachineBasicBlock::removeSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00373">llvm::MachineBasicBlock::succ_begin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00388">llvm::MachineBasicBlock::succ_empty()</a>.</p>

</div>
</div>
<a id="a6f6181bdacf4ed6dda045f9c832df313" name="a6f6181bdacf4ed6dda045f9c832df313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f6181bdacf4ed6dda045f9c832df313">&#9670;&#160;</a></span>propagateSPIRVType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm.html#a8555f84b0afdf8f97a3dff75ed354ec2">SPIRVType</a> * propagateSPIRVType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *</td>          <td class="paramname"><span class="paramname"><em>GR</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00148">148</a> of file <a class="el" href="SPIRVPreLegalizer_8cpp_source.html">SPIRVPreLegalizer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00056">llvm::SPIRVGlobalRegistry::assignSPIRVTypeToVReg()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00273">llvm::MachineIRBuilder::getMF()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00759">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVType()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00749">llvm::SPIRVGlobalRegistry::getSPIRVTypeForVReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00148">propagateSPIRVType()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00321">llvm::MachineIRBuilder::setInsertPt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00231">generateAssignInstrs()</a>, and <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00148">propagateSPIRVType()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:50:39 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
