{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 15:42:38 2008 " "Info: Processing started: Sat Dec 13 15:42:38 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nBitAddSub2_vhdl.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file nBitAddSub2_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Info: Found design unit 1: my_package" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 nBitAddSub2_vhdl-design " "Info: Found design unit 2: nBitAddSub2_vhdl-design" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 nBitAddSub2_vhdl " "Info: Found entity 1: nBitAddSub2_vhdl" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "nBitAddSub2_vhdl " "Info: Elaborating entity \"nBitAddSub2_vhdl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum nBitAddSub2_vhdl.vhd(33) " "Warning (10631): VHDL Process Statement warning at nBitAddSub2_vhdl.vhd(33): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[0\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[1\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[2\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[3\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[4\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[5\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[0\]\$latch " "Warning: LATCH primitive \"sum\[0\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[1\]\$latch " "Warning: LATCH primitive \"sum\[1\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[2\]\$latch " "Warning: LATCH primitive \"sum\[2\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[3\]\$latch " "Warning: LATCH primitive \"sum\[3\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[4\]\$latch " "Warning: LATCH primitive \"sum\[4\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[5\]\$latch " "Warning: LATCH primitive \"sum\[5\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "nBitAddSub2_vhdl.vhd" "Add0" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 140 5 0 } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[0\] GND " "Warning (13410): Pin \"seg1\[0\]\" is stuck at GND" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[4\] VCC " "Warning (13410): Pin \"seg1\[4\]\" is stuck at VCC" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[5\] VCC " "Warning (13410): Pin \"seg1\[5\]\" is stuck at VCC" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "underflow GND " "Warning (13410): Pin \"underflow\" is stuck at GND" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "overflow GND " "Warning (13410): Pin \"overflow\" is stuck at GND" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Info: Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Info: Implemented 29 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 15:42:45 2008 " "Info: Processing ended: Sat Dec 13 15:42:45 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 15:42:46 2008 " "Info: Processing started: Sat Dec 13 15:42:46 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "nBitAddSub2_vhdl EP1C4F324C8 " "Info: Selected device EP1C4F324C8 for design \"nBitAddSub2_vhdl\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C8 " "Info: Device EP1C12F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C8 " "Info: Device EP1C20F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 32 " "Warning: No exact pin location assignment(s) for 6 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[0\] " "Info: Pin sum\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sum[0] } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[1\] " "Info: Pin sum\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sum[1] } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[2\] " "Info: Pin sum\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sum[2] } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[3\] " "Info: Pin sum\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sum[3] } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[4\] " "Info: Pin sum\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sum[4] } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[5\] " "Info: Pin sum\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sum[5] } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Info: Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 61 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 47 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 63 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 11 50 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y9 X19_Y18 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y9 to location X19_Y18" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg1\[0\] GND " "Info: Pin seg1\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { seg1[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg1\[4\] VCC " "Info: Pin seg1\[4\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { seg1[4] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg1\[5\] VCC " "Info: Pin seg1\[5\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { seg1[5] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "underflow GND " "Info: Pin underflow has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { underflow } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "underflow" } } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 26 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { underflow } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "overflow GND " "Info: Pin overflow has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { overflow } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "overflow" } } } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 26 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 15:42:51 2008 " "Info: Processing ended: Sat Dec 13 15:42:51 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 15:42:52 2008 " "Info: Processing started: Sat Dec 13 15:42:52 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 15:42:54 2008 " "Info: Processing ended: Sat Dec 13 15:42:54 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 15:42:55 2008 " "Info: Processing started: Sat Dec 13 15:42:55 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "m seg2\[6\] 21.701 ns Longest " "Info: Longest tpd from source pin \"m\" to destination pin \"seg2\[6\]\" is 21.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns m 1 PIN PIN_L16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L16; Fanout = 15; PIN Node = 'm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.184 ns) + CELL(1.189 ns) 9.842 ns lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[0\]~COUTCOUT1 2 COMB LC_X8_Y5_N0 2 " "Info: 2: + IC(7.184 ns) + CELL(1.189 ns) = 9.842 ns; Loc. = LC_X8_Y5_N0; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[0\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.373 ns" { m lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1 } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 10.450 ns lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|result\[1\] 3 COMB LC_X8_Y5_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 10.450 ns; Loc. = LC_X8_Y5_N1; Fanout = 5; COMB Node = 'lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|result\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1 lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 10.982 ns lpm_add_sub:Add0~65 4 COMB LC_X8_Y5_N5 1 " "Info: 4: + IC(0.418 ns) + CELL(0.114 ns) = 10.982 ns; Loc. = LC_X8_Y5_N5; Fanout = 1; COMB Node = 'lpm_add_sub:Add0~65'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1] lpm_add_sub:Add0~65 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.751 ns) + CELL(0.590 ns) 14.323 ns seg2Reg\[3\]~314 5 COMB LC_X18_Y13_N1 7 " "Info: 5: + IC(2.751 ns) + CELL(0.590 ns) = 14.323 ns; Loc. = LC_X18_Y13_N1; Fanout = 7; COMB Node = 'seg2Reg\[3\]~314'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { lpm_add_sub:Add0~65 seg2Reg[3]~314 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.292 ns) 16.299 ns Mux7~3 6 COMB LC_X14_Y12_N4 1 " "Info: 6: + IC(1.684 ns) + CELL(0.292 ns) = 16.299 ns; Loc. = LC_X14_Y12_N4; Fanout = 1; COMB Node = 'Mux7~3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { seg2Reg[3]~314 Mux7~3 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(2.108 ns) 21.701 ns seg2\[6\] 7 PIN PIN_B15 0 " "Info: 7: + IC(3.294 ns) + CELL(2.108 ns) = 21.701 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'seg2\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { Mux7~3 seg2[6] } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.370 ns ( 29.35 % ) " "Info: Total cell delay = 6.370 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.331 ns ( 70.65 % ) " "Info: Total interconnect delay = 15.331 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.701 ns" { m lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1 lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1] lpm_add_sub:Add0~65 seg2Reg[3]~314 Mux7~3 seg2[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.701 ns" { m {} m~out0 {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1 {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1] {} lpm_add_sub:Add0~65 {} seg2Reg[3]~314 {} Mux7~3 {} seg2[6] {} } { 0.000ns 0.000ns 7.184ns 0.000ns 0.418ns 2.751ns 1.684ns 3.294ns } { 0.000ns 1.469ns 1.189ns 0.608ns 0.114ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "121 " "Info: Peak virtual memory: 121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 15:42:57 2008 " "Info: Processing ended: Sat Dec 13 15:42:57 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Info: Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
