Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 14:59:15 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/iir_sos16/iir_sos16_ED97_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 Delay1No3_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.997ns (32.646%)  route 2.057ns (67.354%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 5.679 - 4.000 ) 
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.170ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.155ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=8663, routed)        1.244     2.181    Delay1No3_instance/clk_IBUF_BUFG
    SLICE_X129Y409       FDCE                                         r  Delay1No3_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y409       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.259 r  Delay1No3_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.641     2.900    Delay1No2_instance/Y_reg[33]_0[0]
    SLICE_X123Y429       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.990 r  Delay1No2_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.009     2.999    Sum1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X123Y429       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.189 r  Sum1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.215    Sum1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X123Y430       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.230 r  Sum1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.256    Sum1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y431       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.308 r  Sum1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.253     3.561    Delay1No2_instance/CO[0]
    SLICE_X123Y427       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     3.697 r  Delay1No2_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.171     3.868    Delay1No2_instance/Sum1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X122Y428       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.993 r  Delay1No2_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.096     4.089    Delay1No2_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X122Y428       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     4.187 r  Delay1No2_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.280     4.467    Delay1No3_instance/shiftVal__5[0]
    SLICE_X125Y424       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     4.557 r  Delay1No3_instance/shiftedFracY_d1[17]_i_2/O
                         net (fo=5, routed)           0.198     4.755    Delay1No3_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X123Y425       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     4.878 r  Delay1No3_instance/shiftedFracY_d1[9]_i_1/O
                         net (fo=2, routed)           0.357     5.235    Sum1_impl_instance/FPAddSubOp_instance/level4__0[9]
    SLICE_X125Y423       FDRE                                         r  Sum1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=8663, routed)        1.032     5.679    Sum1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y423       FDRE                                         r  Sum1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/C
                         clock pessimism              0.306     5.984    
                         clock uncertainty           -0.035     5.949    
    SLICE_X125Y423       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.974    Sum1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          5.974    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  0.739    




