\hypertarget{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+:\+:\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a4fc857dca7ff64486b22d7275fc16f9c}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 16
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_ae4afa2602d724e5f40ca69b84c986711}{O\+U\+T\+D\+I\+V4}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a758160f6c09dd3545f6c3cde695bc361}{O\+U\+T\+D\+I\+V3}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a27b73d59cb048762aa52e80b94af908f}{O\+U\+T\+D\+I\+V2}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a34e26b60a499efcbf6b5e0abcf370c19}{O\+U\+T\+D\+I\+V1}\+: 4
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}!O\+U\+T\+D\+I\+V1@{O\+U\+T\+D\+I\+V1}}
\index{O\+U\+T\+D\+I\+V1@{O\+U\+T\+D\+I\+V1}!\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{O\+U\+T\+D\+I\+V1}{OUTDIV1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields\+::\+O\+U\+T\+D\+I\+V1}\hypertarget{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a34e26b60a499efcbf6b5e0abcf370c19}{}\label{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a34e26b60a499efcbf6b5e0abcf370c19}
\mbox{[}31\+:28\mbox{]} Clock 1 output divider value \index{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}!O\+U\+T\+D\+I\+V2@{O\+U\+T\+D\+I\+V2}}
\index{O\+U\+T\+D\+I\+V2@{O\+U\+T\+D\+I\+V2}!\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{O\+U\+T\+D\+I\+V2}{OUTDIV2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields\+::\+O\+U\+T\+D\+I\+V2}\hypertarget{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a27b73d59cb048762aa52e80b94af908f}{}\label{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a27b73d59cb048762aa52e80b94af908f}
\mbox{[}27\+:24\mbox{]} Clock 2 output divider value \index{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}!O\+U\+T\+D\+I\+V3@{O\+U\+T\+D\+I\+V3}}
\index{O\+U\+T\+D\+I\+V3@{O\+U\+T\+D\+I\+V3}!\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{O\+U\+T\+D\+I\+V3}{OUTDIV3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields\+::\+O\+U\+T\+D\+I\+V3}\hypertarget{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a758160f6c09dd3545f6c3cde695bc361}{}\label{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a758160f6c09dd3545f6c3cde695bc361}
\mbox{[}23\+:20\mbox{]} Clock 3 output divider value \index{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}!O\+U\+T\+D\+I\+V4@{O\+U\+T\+D\+I\+V4}}
\index{O\+U\+T\+D\+I\+V4@{O\+U\+T\+D\+I\+V4}!\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{O\+U\+T\+D\+I\+V4}{OUTDIV4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields\+::\+O\+U\+T\+D\+I\+V4}\hypertarget{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_ae4afa2602d724e5f40ca69b84c986711}{}\label{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_ae4afa2602d724e5f40ca69b84c986711}
\mbox{[}19\+:16\mbox{]} Clock 4 output divider value \index{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+clkdiv1\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a4fc857dca7ff64486b22d7275fc16f9c}{}\label{struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_a4fc857dca7ff64486b22d7275fc16f9c}
\mbox{[}15\+:0\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
