report number csl tr 97 726 institution stanford university computer systems laboratory title low power processor design author gonzalez ricardo e date june 1997 abstract power has become an important aspect in the design of general purpose processors this thesis explores how design tradeoffs affect the power and performance of the processor scaling the technology is an attractive way to improve the energy efficiency of the processor in a scaled technology a processor would dissipate less power for the same performance or higher performance for the same power some micro architectural changes such as pipelining and caching can significantly improve efficiency unfortunately many other architectural tradeoffs leave efficiency unchanged this is because a large fraction of the energy is dissipated in essential functions and is unaffected by the internal organization of the processor another attractive technique for reducing power dissipation is scaling the supply and threshold voltages unfortunately this makes the processor more sensitive to variations in process and operating conditions design margins must increase to guarantee operation which reduces the efficiency of the processor one way to shrink these design margins is to use feedback control to regulate the supply and threshold voltages thus reducing the design margins adaptive techniques can also be used to dynamically trade excess performance for lower power this results in lower average power and therefore longer battery life improvements are limited however by the energy dissipation of the rest of the system ftp reports stanford edu pub cstr reports csl tr 97 726 csl tr 97 726 pdf
