// Seed: 4104828680
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  timeunit 1ps;
endmodule
module module_1 (
    input logic id_0,
    output wor id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output logic id_5,
    input wire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output wire id_9,
    input wor id_10
);
  task id_12;
    begin
      id_5 = #1 id_0;
      id_5 = 1'b0;
    end
  endtask
  module_0(
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
