$date
	Wed Jul  3 12:39:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module proj::pipeline_ready_valid::ready_valid_pipeline $end
$var wire 1 ! \#s1_enable $end
$var wire 1 " \#s2_enable $end
$var wire 1 # \#s3_enable $end
$var wire 1 $ _e_1002 $end
$var wire 1 % _e_1004 $end
$var wire 1 & _e_1007 $end
$var wire 1 ' _e_1009 $end
$var wire 1 ( _e_1013 $end
$var wire 1 ) _e_826 $end
$var wire 2 * _e_832 [1:0] $end
$var wire 2 + _e_841 [1:0] $end
$var wire 2 , _e_850 [1:0] $end
$var wire 2 - _e_859 [1:0] $end
$var wire 1 . _e_863 $end
$var wire 1 / _e_995 $end
$var wire 1 0 _e_997 $end
$var wire 1 1 _e_999 $end
$var wire 1 2 clk $end
$var wire 1 3 clk_i $end
$var wire 4 4 enables [3:0] $end
$var wire 4 5 enables_i [3:0] $end
$var wire 18 6 output__ [17:0] $end
$var wire 8 7 val [7:0] $end
$var wire 8 8 val_i [7:0] $end
$var wire 2 9 s4 [1:0] $end
$var wire 2 : s3 [1:0] $end
$var wire 2 ; s2 [1:0] $end
$var wire 2 < s1 [1:0] $end
$var wire 2 = s0 [1:0] $end
$var wire 1 > _e_998 $end
$var wire 1 ? _e_996 $end
$var wire 1 @ _e_994 $end
$var wire 8 A _e_993 [7:0] $end
$var wire 8 B _e_992 [7:0] $end
$var wire 8 C _e_991 [7:0] $end
$var wire 8 D _e_990 [7:0] $end
$var wire 1 E _e_893 $end
$var wire 1 F _e_890 $end
$var wire 1 G _e_887 $end
$var wire 1 H _e_884 $end
$var wire 1 I _e_881 $end
$var wire 1 J _e_878 $end
$var wire 1 K _e_875 $end
$var wire 1 L _e_872 $end
$var wire 1 M _e_869 $end
$var wire 1 N _e_866 $end
$var wire 18 O _e_865 [17:0] $end
$var wire 1 P _e_847 $end
$var wire 1 Q _e_838 $end
$var wire 1 R _e_829 $end
$var wire 1 S _e_1012 $end
$var wire 1 T _e_1011 $end
$var wire 1 U _e_1010 $end
$var wire 1 V _e_1008 $end
$var wire 1 W _e_1006 $end
$var wire 1 X _e_1005 $end
$var wire 1 Y _e_1003 $end
$var wire 1 Z _e_1001 $end
$var wire 1 [ _e_1000 $end
$var wire 1 \ \#s4_enable $end
$var reg 1 ] \#s1_valid $end
$var reg 1 ^ \#s2_valid $end
$var reg 1 _ \#s3_valid $end
$var reg 1 ` \#s4_valid $end
$var reg 8 a s1_val [7:0] $end
$var reg 8 b s2_val [7:0] $end
$var reg 8 c s3_val [7:0] $end
$var reg 8 d s4_val [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx d
bx c
bx b
bx a
x`
x_
x^
x]
1\
x[
0Z
1Y
xX
0W
1V
xU
0T
1S
1R
1Q
1P
b1xxxx11111xxxxxxxx O
1N
xM
xL
xK
xJ
1I
1H
1G
1F
1E
bz D
bx C
bx B
bx A
1@
0?
1>
b11 =
b1x <
b1x ;
b1x :
b1x 9
bz 8
bz 7
b1xxxx11111xxxxxxxx 6
bz 5
b1111 4
13
12
11
00
1/
1.
b11 -
b10 ,
b1 +
b0 *
1)
x(
x'
0&
x%
0$
1#
1"
1!
$end
#500
b0 D
b0 7
02
03
#1000
1%
1[
b11xxx11111xxxxxxxx 6
b11xxx11111xxxxxxxx O
1M
b0 C
b11 <
1]
b0 a
12
13
#1500
b1 D
b1 7
02
03
#2000
1'
b1 C
b0 B
1X
b111xx11111xxxxxxxx 6
b111xx11111xxxxxxxx O
1L
b1 a
b0 b
b11 ;
1^
12
13
#2500
b10 D
b10 7
02
03
#3000
1(
1U
b1111x11111xxxxxxxx 6
b1111x11111xxxxxxxx O
1K
b0 A
b1 B
b10 C
b11 :
1_
b0 c
b1 b
b10 a
12
13
#3500
b11 D
b11 7
02
03
#4000
b11 C
b10 B
b1 A
1J
b11 a
b10 b
b1 c
b111111111100000000 6
b111111111100000000 O
b0 d
b11 9
1`
12
13
#4500
b100 D
b100 7
02
03
#5000
b10 A
b11 B
b100 C
b111111111100000001 6
b111111111100000001 O
b1 d
b10 c
b11 b
b100 a
12
13
#5500
b101 D
b101 7
02
03
#6000
b101 C
b100 B
b11 A
b101 a
b100 b
b11 c
b111111111100000010 6
b111111111100000010 O
b10 d
12
13
#6500
02
03
#7000
b100 A
b101 B
b111111111100000011 6
b111111111100000011 O
b11 d
b100 c
b101 b
12
13
#7500
02
03
#8000
b101 A
b101 c
b111111111100000100 6
b111111111100000100 O
b100 d
12
13
#8500
02
03
#9000
b111111111100000101 6
b111111111100000101 O
b101 d
12
13
#9500
02
03
#9501
