# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
set_msg_config -id {Common 17-41} -limit 10000000
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.cache/wt [current_project]
set_property parent.project_path /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
add_files /home/dual/cs5170403/COL216/COL216_assn_5/array_sum_bin.coe
add_files -quiet /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/rom_program_memory.dcp
set_property used_in_implementation false [get_files /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/rom_program_memory.dcp]
add_files -quiet /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/ram_data_memory/ram_data_memory.dcp
set_property used_in_implementation false [get_files /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/ram_data_memory/ram_data_memory.dcp]
read_vhdl -library xil_defaultlib {
  /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/clock_divider.vhf
  /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/circuit.vhf
  /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/debouncer.vhf
  /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/testbench.vhf
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc
set_property used_in_implementation false [get_files /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]


synth_design -top test_bench -part xc7a35tcpg236-1


write_checkpoint -force -noxdef test_bench.dcp

catch { report_utilization -file test_bench_utilization_synth.rpt -pb test_bench_utilization_synth.pb }
