#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 20 23:11:25 2023
# Process ID: 9892
# Current directory: D:/Vivado/Bao cao/do an 2/async_fifo_2020.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19084 D:\Vivado\Bao cao\do an 2\async_fifo_2020.2\async_fifo_2020.2.xpr
# Log file: D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/vivado.log
# Journal file: D:/Vivado/Bao cao/do an 2/async_fifo_2020.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.xpr}
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/DUC'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/Vivado/SystemVerilog'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/Vivado/done_systemverilog/FSM_moore_001/ver2018.3/aFIFO/DUNG/AppData/Roaming/Xilinx/Vivado/ver2018.3/2.3_freq_division/ver2018.3/FSM_11011_moore_mealy/DUNG/AppData/Roaming/Xilinx/Vivado/ver2018.3/2.1_count_down/ver2018.3/2.2_gray_counter/DUNG/AppData/Roaming/Xilinx/Vivado/ver2018.3/2.1_count_down/DUNG/AppData/Roaming/Xilinx/Vivado/DUNG/AppData/Roaming/Xilinx/Vivado/DUNG/AppData/Roaming/Xilinx/Vivado/DUNG/AppData/Roaming/Xilinx/Vivado/ver2018.3/2.1_count_down/DUNG/AppData/Roaming/Xilinx/Vivado/DUNG/AppData/Roaming/Xilinx/Vivado/DUNG/AppData/Roaming/Xilinx/Vivado/DUNG/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:01:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1148.609 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 23:14:34 2023...
ching behavioral simulation in 'D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'a_FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj a_FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csv_afifo
INFO: [VRFC 10-311] analyzing module A_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sim_1/new/A_FIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_FIFO_tb
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1148.734 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.sim/sim_1/behav/xsim'
"xelab -wto f6b1948dbded42bbb39fbd739a1ba65d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot a_FIFO_tb_behav xil_defaultlib.a_FIFO_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f6b1948dbded42bbb39fbd739a1ba65d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot a_FIFO_tb_behav xil_defaultlib.a_FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3529] modport 'master' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:294]
WARNING: [VRFC 10-3529] modport 'master' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:295]
WARNING: [VRFC 10-3529] modport 'master' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:296]
WARNING: [VRFC 10-3529] modport 'master' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:297]
WARNING: [VRFC 10-3529] modport 'slave' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:298]
WARNING: [VRFC 10-3529] modport 'master' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:300]
WARNING: [VRFC 10-3529] modport 'slave' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:301]
WARNING: [VRFC 10-3529] modport 'slave' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:302]
WARNING: [VRFC 10-3529] modport 'slave' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:303]
WARNING: [VRFC 10-3529] modport 'slave' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:304]
WARNING: [VRFC 10-3529] modport 'slave' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:305]
WARNING: [VRFC 10-3529] modport 'slave' should not be used in hierarchical reference [D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sources_1/new/async_fifo.sv:306]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dstm
Compiling module xil_defaultlib.fifo_stalvl
Compiling module xil_defaultlib.cfg_sta
Compiling module xil_defaultlib.csv_afifo(DEPTH=16)
Compiling module xil_defaultlib.A_FIFO(DEPTH=16)
Compiling module xil_defaultlib.a_FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot a_FIFO_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Bao -notrace
couldn't read file "D:/Vivado/Bao": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 20 23:14:27 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1148.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "a_FIFO_tb_behav -key {Behavioral:sim_1:Functional:a_FIFO_tb} -tclbatch {a_FIFO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source a_FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1148.734 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'a_FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1148.734 ; gain = 0.000
run 10 us
$finish called at time : 3590 ns : File "D:/Vivado/Bao cao/do an 2/async_fifo_2020.2/async_fifo_2020.2.srcs/sim_1/new/A_FIFO_tb.sv" Line 68
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 23:27:16 2023...
