GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\FYP\FYP_FPGA\FYP\src\float_add.v'
Analyzing Verilog file 'D:\FYP\FYP_FPGA\FYP\src\float_mult.v'
Analyzing Verilog file 'D:\FYP\FYP_FPGA\FYP\src\top_module.v'
Analyzing Verilog file 'D:\FYP\FYP_FPGA\FYP\src\ave_pool.v'
WARN  (EX3788) : Block identifier is required on this block("D:\FYP\FYP_FPGA\FYP\src\ave_pool.v":24)
WARN  (EX3788) : Block identifier is required on this block("D:\FYP\FYP_FPGA\FYP\src\ave_pool.v":25)
WARN  (EX3373) : Port 'in' must not be declared to be an array("D:\FYP\FYP_FPGA\FYP\src\ave_pool.v":9)
WARN  (EX3373) : Port 'out' must not be declared to be an array("D:\FYP\FYP_FPGA\FYP\src\ave_pool.v":10)
Analyzing Verilog file 'D:\FYP\FYP_FPGA\FYP\src\avg_4.v'
Compiling module 'avg_pool_unit'("D:\FYP\FYP_FPGA\FYP\src\ave_pool.v":3)
Compiling module 'avg'("D:\FYP\FYP_FPGA\FYP\src\avg_4.v":1)
WARN  (EX3780) : Using initial value of 'qrter' since it is never assigned("D:\FYP\FYP_FPGA\FYP\src\avg_4.v":6)
Compiling module 'floatAdd'("D:\FYP\FYP_FPGA\FYP\src\float_add.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":41)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":58)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":61)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":64)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":67)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":70)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":73)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":76)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":79)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":82)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_add.v":85)
WARN  (EX2420) : Latch inferred for net 'shiftAmount[7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\FYP\FYP_FPGA\FYP\src\float_add.v":97)
Compiling module 'floatMult'("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":28)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":31)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":34)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":37)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":40)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":43)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":46)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":49)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":52)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":55)
WARN  (EX2420) : Latch inferred for net 'sign'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\FYP\FYP_FPGA\FYP\src\float_mult.v":66)
NOTE  (EX0101) : Current top module is "avg_pool_unit"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
ERROR (RP0006) : The number(263735(226103 LUTs, 37632 ALUs, 0 ROM16s, 0 SSRAMs)) of logic in the design exceeds the resource limit(23040) of current device
GowinSynthesis finish
