// Seed: 3416650167
module module_0;
  wire id_2;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2;
  bit id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_4 = id_8;
  module_0 modCall_1 ();
  always id_5 <= id_4;
  id_11(
      1, id_10, -1, id_9
  );
endmodule
module module_3 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign id_7 = id_5;
  assign id_8 = id_7;
  module_0 modCall_1 ();
  task id_9(output id_10);
  endtask
endmodule
