Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 14:42:10 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.362      -34.528                     16                  497        0.085        0.000                      0                  497        4.500        0.000                       0                   217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.362      -34.528                     16                  242        0.085        0.000                      0                  242        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  6.646        0.000                      0                   13        0.389        0.000                      0                   13  
clk            virtual_clock        0.019        0.000                      0                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.403        0.000                      0                  212        0.520        0.000                      0                  212  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           16  Failing Endpoints,  Worst Slack       -2.362ns,  Total Violation      -34.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.362ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.357ns  (logic 9.536ns (77.173%)  route 2.821ns (22.827%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.578    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  fir_filter_i4/o_data_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.692    fir_filter_i4/o_data_reg[14]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.915 r  fir_filter_i4/o_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.915    fir_filter_i4/p_0_in[15]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.915    
  -------------------------------------------------------------------
                         slack                                 -2.362    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.354ns  (logic 9.533ns (77.168%)  route 2.821ns (22.832%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.578    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.912 r  fir_filter_i4/o_data_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.912    fir_filter_i4/p_0_in[12]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.333ns  (logic 9.512ns (77.129%)  route 2.821ns (22.871%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.578    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.891 r  fir_filter_i4/o_data_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.891    fir_filter_i4/p_0_in[14]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.259ns  (logic 9.438ns (76.991%)  route 2.821ns (23.009%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.578    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.817 r  fir_filter_i4/o_data_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.817    fir_filter_i4/p_0_in[13]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.817    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.243ns  (logic 9.422ns (76.961%)  route 2.821ns (23.039%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.578    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.801 r  fir_filter_i4/o_data_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.801    fir_filter_i4/p_0_in[11]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.240ns  (logic 9.419ns (76.955%)  route 2.821ns (23.045%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.798 r  fir_filter_i4/o_data_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.798    fir_filter_i4/p_0_in[8]
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.441    14.205    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    14.554    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -16.798    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.223ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.219ns  (logic 9.398ns (76.915%)  route 2.821ns (23.085%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.777 r  fir_filter_i4/o_data_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.777    fir_filter_i4/p_0_in[10]
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.441    14.205    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    14.554    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -16.777    
  -------------------------------------------------------------------
                         slack                                 -2.223    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 9.324ns (76.775%)  route 2.821ns (23.225%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.703 r  fir_filter_i4/o_data_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.703    fir_filter_i4/p_0_in[9]
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.441    14.205    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    14.554    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -16.703    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 9.308ns (76.744%)  route 2.821ns (23.256%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.464    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.687 r  fir_filter_i4/o_data_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.687    fir_filter_i4/p_0_in[7]
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.441    14.205    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    14.554    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 9.305ns (76.738%)  route 2.821ns (23.262%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.026    12.205    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.282 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.184    15.466    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.590 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.590    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.122 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.122    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.236    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.350 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.684 r  fir_filter_i4/o_data_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.684    fir_filter_i4/p_0_in[4]
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.322    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X11Y17         FDCE (Setup_fdce_C_D)        0.062    14.556    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                 -2.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.731%)  route 0.159ns (49.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[21]/Q
                         net (fo=4, routed)           0.159     1.714    dds_sine_i3/sel[2]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.556     1.383    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/p_data_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.524 r  fir_filter_i4/p_data_reg[2][5]/Q
                         net (fo=2, routed)           0.068     1.592    fir_filter_i4/p_data_reg[2][5]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/p_data_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.824     1.897    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/p_data_reg[3][5]/C
                         clock pessimism             -0.514     1.383    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.076     1.459    fir_filter_i4/p_data_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.433%)  route 0.214ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[24]/Q
                         net (fo=4, routed)           0.214     1.768    dds_sine_i3/sel[5]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.208%)  route 0.216ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[22]/Q
                         net (fo=4, routed)           0.216     1.770    dds_sine_i3/sel[3]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.774%)  route 0.219ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[20]/Q
                         net (fo=4, routed)           0.219     1.774    dds_sine_i3/sel[1]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.556     1.383    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dds_sine_i3/o_sine_reg[10]/Q
                         net (fo=1, routed)           0.114     1.638    fir_filter_i4/D[10]
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.823     1.896    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[0][10]/C
                         clock pessimism             -0.480     1.416    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.072     1.488    fir_filter_i4/p_data_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.557%)  route 0.256ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.591     1.418    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  dds_sine_i3/r_nco_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  dds_sine_i3/r_nco_reg[25]/Q
                         net (fo=4, routed)           0.256     1.814    dds_sine_i3/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.480     1.466    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.649    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.268%)  route 0.122ns (42.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.556     1.383    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.547 r  dds_sine_i3/o_sine_reg[9]/Q
                         net (fo=2, routed)           0.122     1.669    fir_filter_i4/D[9]
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.823     1.896    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
                         clock pessimism             -0.480     1.416    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.070     1.486    fir_filter_i4/p_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.170%)  route 0.220ns (59.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.148     1.539 r  dds_sine_i3/r_nco_reg[30]/Q
                         net (fo=4, routed)           0.220     1.759    dds_sine_i3/sel[11]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129     1.575    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.000%)  route 0.222ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.148     1.539 r  dds_sine_i3/r_nco_reg[29]/Q
                         net (fo=4, routed)           0.222     1.761    dds_sine_i3/sel[10]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     1.576    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y16   fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y29   fir_filter_i4/p_data_reg[0][12]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y27   fir_filter_i4/p_data_reg[0][9]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   fir_filter_i4/p_data_reg[0][3]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29   fir_filter_i4/p_data_reg[0][12]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[0][9]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   fir_filter_i4/o_data_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   fir_filter_i4/p_data_reg[7][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    dds_sine_i3/r_nco_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    dds_sine_i3/r_nco_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    dds_sine_i3/r_nco_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    dds_sine_i3/r_nco_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 1.055ns (14.098%)  route 6.428ns (85.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.187     7.483    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.058    14.128    dds_sine_i3/r_start_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.832ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 1.055ns (14.464%)  route 6.238ns (85.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.998     7.293    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.061    14.125    dds_sine_i3/r_start_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  6.832    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.055ns (14.849%)  route 6.049ns (85.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.809     7.104    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.089    14.097    dds_sine_i3/r_start_phase_reg[21]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.055ns (14.849%)  route 6.049ns (85.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.809     7.104    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.077    14.109    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         14.109    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 1.055ns (15.255%)  route 5.860ns (84.745%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.619     6.915    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.075    14.111    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 1.055ns (15.255%)  route 5.860ns (84.745%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.619     6.915    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.063    14.123    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.055ns (15.260%)  route 5.858ns (84.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.617     6.912    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.515    14.279    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000    14.279    
                         clock uncertainty           -0.025    14.254    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.067    14.187    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.055ns (15.249%)  route 5.863ns (84.751%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.623     6.918    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.515    14.279    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/C
                         clock pessimism              0.000    14.279    
                         clock uncertainty           -0.025    14.254    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.061    14.193    dds_sine_i3/r_start_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.055ns (15.249%)  route 5.863ns (84.751%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.623     6.918    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.515    14.279    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.279    
                         clock uncertainty           -0.025    14.254    
    SLICE_X5Y10          FDCE (Setup_fdce_C_D)       -0.058    14.196    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 1.055ns (15.273%)  route 5.852ns (84.727%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.171    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.295 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.611     6.907    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.515    14.279    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000    14.279    
                         clock uncertainty           -0.025    14.254    
    SLICE_X5Y10          FDCE (Setup_fdce_C_D)       -0.067    14.187    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  7.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.205ns (8.475%)  route 2.214ns (91.525%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.059     2.419    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.205ns (8.475%)  route 2.214ns (91.525%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.059     2.419    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.066     2.026    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.205ns (8.347%)  route 2.252ns (91.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.096     2.457    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.066     2.026    dds_sine_i3/r_start_phase_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.205ns (8.269%)  route 2.275ns (91.731%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.119     2.480    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.205ns (8.250%)  route 2.281ns (91.750%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.125     2.486    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.205ns (8.232%)  route 2.286ns (91.768%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.131     2.491    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.072     2.032    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.205ns (8.232%)  route 2.286ns (91.768%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.131     2.491    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.205ns (8.121%)  route 2.320ns (91.879%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.164     2.525    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.071     2.003    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.205ns (8.121%)  route 2.320ns (91.879%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.164     2.525    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.067     1.999    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.205ns (7.932%)  route 2.380ns (92.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.155     1.315    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.225     2.585    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.066     1.998    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 3.063ns (56.829%)  route 2.327ns (43.171%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.561     4.567    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.023 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.327     7.350    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.956 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.956    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 3.063ns (56.988%)  route 2.312ns (43.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.561     4.567    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.023 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.312     7.335    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.943 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.943    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 3.054ns (56.938%)  route 2.309ns (43.062%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.561     4.567    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.023 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.309     7.332    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.930 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.930    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 3.070ns (58.483%)  route 2.179ns (41.517%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.179     7.201    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.815 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.815    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 3.068ns (58.480%)  route 2.178ns (41.520%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.178     7.200    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.811 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.811    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 3.055ns (58.275%)  route 2.187ns (41.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.187     7.209    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.807 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.807    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 3.057ns (58.311%)  route 2.185ns (41.689%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           2.185     7.205    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.806 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.806    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 3.052ns (58.381%)  route 2.176ns (41.619%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/o_data_reg[5]/Q
                         net (fo=1, routed)           2.176     7.198    sine_out_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.794 r  sine_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.794    sine_out[5]
    W17                                                               r  sine_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 3.065ns (58.807%)  route 2.147ns (41.193%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.147     7.167    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.776 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.776    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 3.055ns (58.970%)  route 2.126ns (41.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[12]/Q
                         net (fo=1, routed)           2.126     7.144    sine_out_OBUF[12]
    T17                  OBUF (Prop_obuf_I_O)         2.599     9.743 r  sine_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.743    sine_out[12]
    T17                                                               r  sine_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.394%)  route 0.286ns (18.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.950 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.400%)  route 0.286ns (18.600%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.951 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.951    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.969ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 1.255ns (79.525%)  route 0.323ns (20.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.590     1.417    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.881    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.114     2.994 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.994    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.977ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 1.244ns (78.206%)  route 0.347ns (21.794%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.899    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.002 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.002    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.978ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 1.270ns (79.724%)  route 0.323ns (20.276%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.874    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     3.003 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.003    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.979ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.265ns (79.469%)  route 0.327ns (20.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.880    lopt_6
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.004 r  sine_in_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.004    sine_in[2]
    P18                                                               r  sine_in[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.984ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 1.270ns (79.722%)  route 0.323ns (20.278%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.589     1.416    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.880    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         1.129     3.009 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.009    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.988ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 1.254ns (78.325%)  route 0.347ns (21.675%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.900    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     3.013 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.013    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.996ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 1.248ns (77.551%)  route 0.361ns (22.449%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.361     1.914    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.021 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.021    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  2.996    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.364ns  (logic 1.058ns (10.211%)  route 9.306ns (89.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.911    10.364    fir_filter_i4/rstb
    SLICE_X11Y33         FDCE                                         f  fir_filter_i4/p_data_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  fir_filter_i4/p_data_reg[1][13]/C
                         clock pessimism              0.000    14.208    
                         clock uncertainty           -0.035    14.173    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    13.768    fir_filter_i4/p_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.328ns  (logic 1.058ns (10.247%)  route 9.269ns (89.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.874    10.328    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.512    14.276    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    13.836    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.058ns (10.349%)  route 9.168ns (89.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.773    10.226    fir_filter_i4/rstb
    SLICE_X11Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][11]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.767    fir_filter_i4/p_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.058ns (10.349%)  route 9.168ns (89.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.773    10.226    fir_filter_i4/rstb
    SLICE_X11Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][12]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.767    fir_filter_i4/p_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.058ns (10.349%)  route 9.168ns (89.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.773    10.226    fir_filter_i4/rstb
    SLICE_X11Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][8]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.767    fir_filter_i4/p_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 1.058ns (10.297%)  route 9.219ns (89.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.824    10.277    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y28          FDCE                                         f  dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.507    14.271    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                         clock pessimism              0.000    14.271    
                         clock uncertainty           -0.035    14.236    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.405    13.831    dds_sine_i3/o_sine_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 1.058ns (10.297%)  route 9.219ns (89.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.824    10.277    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y28          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.507    14.271    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000    14.271    
                         clock uncertainty           -0.035    14.236    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.405    13.831    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 1.058ns (10.297%)  route 9.219ns (89.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.824    10.277    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y28          FDCE                                         f  dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.507    14.271    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                         clock pessimism              0.000    14.271    
                         clock uncertainty           -0.035    14.236    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.405    13.831    dds_sine_i3/o_sine_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.058ns (10.349%)  route 9.168ns (89.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.773    10.226    fir_filter_i4/rstb
    SLICE_X10Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][10]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319    13.853    fir_filter_i4/p_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.058ns (10.349%)  route 9.168ns (89.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.395     4.329    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         5.773    10.226    fir_filter_i4/rstb
    SLICE_X10Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319    13.853    fir_filter_i4/p_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  3.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.208ns (8.691%)  route 2.190ns (91.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         0.855     2.398    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y7           FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.865     1.938    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y7           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X0Y7           FDPE (Remov_fdpe_C_PRE)     -0.095     1.878    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.208ns (8.602%)  route 2.214ns (91.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         0.880     2.423    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X5Y10          FDCE                                         f  dds_sine_i3/r_start_phase_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X5Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.208ns (8.602%)  route 2.214ns (91.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         0.880     2.423    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X5Y10          FDCE                                         f  dds_sine_i3/r_start_phase_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X5Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.208ns (8.602%)  route 2.214ns (91.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         0.880     2.423    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X5Y10          FDCE                                         f  dds_sine_i3/r_start_phase_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X5Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.208ns (8.602%)  route 2.214ns (91.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         0.880     2.423    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X5Y10          FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X5Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.208ns (8.586%)  route 2.219ns (91.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         0.884     2.427    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X4Y10          FDCE                                         f  dds_sine_i3/r_start_phase_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.208ns (8.586%)  route 2.219ns (91.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         0.884     2.427    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X4Y10          FDCE                                         f  dds_sine_i3/r_start_phase_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.208ns (8.586%)  route 2.219ns (91.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         0.884     2.427    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X4Y10          FDCE                                         f  dds_sine_i3/r_start_phase_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.208ns (8.168%)  route 2.343ns (91.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.008     2.552    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y10          FDCE                                         f  dds_sine_i3/r_nco_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  dds_sine_i3/r_nco_reg[26]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     1.903    dds_sine_i3/r_nco_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.208ns (8.168%)  route 2.343ns (91.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.498    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.008     2.552    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y10          FDCE                                         f  dds_sine_i3/r_nco_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  dds_sine_i3/r_nco_reg[27]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     1.903    dds_sine_i3/r_nco_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.648    





