

================================================================
== Vitis HLS Report for 'compute_out_nodes_features'
================================================================
* Date:           Sat Dec 11 19:30:00 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.879 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4_fu_228  |compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5_fu_271                   |compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5                   |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_190_1_VITIS_LOOP_191_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 14 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 20 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %num_of_nodes_read, i4 0"   --->   Operation 21 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_nodes_read, i2 0"   --->   Operation 22 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln190 = store i34 0, i34 %indvar_flatten23" [GAT_compute.cpp:190]   --->   Operation 23 'store' 'store_ln190' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln190 = store i3 0, i3 %nh" [GAT_compute.cpp:190]   --->   Operation 24 'store' 'store_ln190' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln190 = store i32 0, i32 %n1" [GAT_compute.cpp:190]   --->   Operation 25 'store' 'store_ln190' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln190 = br void %.lr.ph" [GAT_compute.cpp:190]   --->   Operation 26 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i34 %indvar_flatten23" [GAT_compute.cpp:190]   --->   Operation 27 'load' 'indvar_flatten23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.90ns)   --->   "%icmp_ln190 = icmp_eq  i34 %indvar_flatten23_load, i34 %tmp_94" [GAT_compute.cpp:190]   --->   Operation 28 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.90ns)   --->   "%add_ln190_1 = add i34 %indvar_flatten23_load, i34 1" [GAT_compute.cpp:190]   --->   Operation 29 'add' 'add_ln190_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %._crit_edge97.loopexit, void" [GAT_compute.cpp:190]   --->   Operation 30 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%n1_load = load i32 %n1" [GAT_compute.cpp:191]   --->   Operation 31 'load' 'n1_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cpp:190]   --->   Operation 32 'load' 'nh_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln190 = add i3 %nh_load, i3 1" [GAT_compute.cpp:190]   --->   Operation 33 'add' 'add_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln191 = icmp_eq  i32 %n1_load, i32 %num_of_nodes_read" [GAT_compute.cpp:191]   --->   Operation 34 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln190)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.22ns)   --->   "%select_ln190 = select i1 %icmp_ln191, i32 0, i32 %n1_load" [GAT_compute.cpp:190]   --->   Operation 35 'select' 'select_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.27ns)   --->   "%select_ln190_1 = select i1 %icmp_ln191, i3 %add_ln190, i3 %nh_load" [GAT_compute.cpp:190]   --->   Operation 36 'select' 'select_ln190_1' <Predicate = (!icmp_ln190)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i3 %select_ln190_1" [GAT_compute.cpp:195]   --->   Operation 37 'zext' 'zext_ln195' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (0.99ns) (grouped into DSP with root node add_ln195)   --->   "%mul_ln195 = mul i11 %zext_ln195, i11 200" [GAT_compute.cpp:195]   --->   Operation 38 'mul' 'mul_ln195' <Predicate = (!icmp_ln190)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i3 %select_ln190_1" [GAT_compute.cpp:190]   --->   Operation 39 'trunc' 'trunc_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i32 %select_ln190" [GAT_compute.cpp:195]   --->   Operation 40 'trunc' 'trunc_ln195' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i32 %select_ln190" [GAT_compute.cpp:195]   --->   Operation 41 'trunc' 'trunc_ln195_1' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln191 = add i32 %select_ln190, i32 1" [GAT_compute.cpp:191]   --->   Operation 42 'add' 'add_ln191' <Predicate = (!icmp_ln190)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln190 = store i34 %add_ln190_1, i34 %indvar_flatten23" [GAT_compute.cpp:190]   --->   Operation 43 'store' 'store_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln190 = store i3 %select_ln190_1, i3 %nh" [GAT_compute.cpp:190]   --->   Operation 44 'store' 'store_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln191 = store i32 %add_ln191, i32 %n1" [GAT_compute.cpp:191]   --->   Operation 45 'store' 'store_ln191' <Predicate = (!icmp_ln190)> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln211 = ret" [GAT_compute.cpp:211]   --->   Operation 46 'ret' 'ret_ln211' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 47 [2/3] (0.99ns) (grouped into DSP with root node add_ln195)   --->   "%mul_ln195 = mul i11 %zext_ln195, i11 200" [GAT_compute.cpp:195]   --->   Operation 47 'mul' 'mul_ln195' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln195)   --->   "%mul_ln195 = mul i11 %zext_ln195, i11 200" [GAT_compute.cpp:195]   --->   Operation 48 'mul' 'mul_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into DSP with root node add_ln195)   --->   "%zext_ln190 = zext i11 %mul_ln195" [GAT_compute.cpp:190]   --->   Operation 49 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln195 = add i18 %zext_ln190, i18 %trunc_ln195_1" [GAT_compute.cpp:195]   --->   Operation 50 'add' 'add_ln195' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 51 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln195 = add i18 %zext_ln190, i18 %trunc_ln195_1" [GAT_compute.cpp:195]   --->   Operation 51 'add' 'add_ln195' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln195_1 = mul i18 %add_ln195, i18 200" [GAT_compute.cpp:195]   --->   Operation 52 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 53 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln195_1 = mul i18 %add_ln195, i18 200" [GAT_compute.cpp:195]   --->   Operation 53 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln195_1 = mul i18 %add_ln195, i18 200" [GAT_compute.cpp:195]   --->   Operation 54 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 55 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln195_1 = mul i18 %add_ln195, i18 200" [GAT_compute.cpp:195]   --->   Operation 55 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4, i36 %tmp_s, i18 %mul_ln195_1, i3 %select_ln190_1, i28 %all_attention_coefficients_V, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %out_nodes_features_sum_V" [GAT_compute.cpp:195]   --->   Operation 56 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4, i36 %tmp_s, i18 %mul_ln195_1, i3 %select_ln190_1, i28 %all_attention_coefficients_V, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %out_nodes_features_sum_V" [GAT_compute.cpp:195]   --->   Operation 57 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.58>
ST_11 : Operation 58 [2/2] (0.58ns)   --->   "%call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5, i8 %trunc_ln195, i2 %trunc_ln190, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_sum_V, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63" [GAT_compute.cpp:195]   --->   Operation 58 'call' 'call_ln195' <Predicate = true> <Delay = 0.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_190_1_VITIS_LOOP_191_2_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [GAT_compute.cpp:191]   --->   Operation 60 'specloopname' 'specloopname_ln191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5, i8 %trunc_ln195, i2 %trunc_ln190, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_sum_V, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63" [GAT_compute.cpp:195]   --->   Operation 61 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ all_attention_coefficients_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodes_features_proj_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_sum_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_32]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_33]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_34]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_40]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_42]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_44]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_45]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_46]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_47]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_48]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_49]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_50]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_51]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_52]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_53]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_54]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_55]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_56]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_57]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_58]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_59]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_60]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_61]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_62]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_prep_V_63]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n1                    (alloca        ) [ 0111111111111]
nh                    (alloca        ) [ 0111111111111]
indvar_flatten23      (alloca        ) [ 0111111111111]
specmemcore_ln0       (specmemcore   ) [ 0000000000000]
specmemcore_ln0       (specmemcore   ) [ 0000000000000]
specmemcore_ln0       (specmemcore   ) [ 0000000000000]
specmemcore_ln0       (specmemcore   ) [ 0000000000000]
num_of_nodes_read     (read          ) [ 0011111111111]
tmp_s                 (bitconcatenate) [ 0011111111111]
tmp_94                (bitconcatenate) [ 0011111111111]
store_ln190           (store         ) [ 0000000000000]
store_ln190           (store         ) [ 0000000000000]
store_ln190           (store         ) [ 0000000000000]
br_ln190              (br            ) [ 0000000000000]
indvar_flatten23_load (load          ) [ 0000000000000]
icmp_ln190            (icmp          ) [ 0011111111111]
add_ln190_1           (add           ) [ 0000000000000]
br_ln190              (br            ) [ 0000000000000]
n1_load               (load          ) [ 0000000000000]
nh_load               (load          ) [ 0000000000000]
add_ln190             (add           ) [ 0000000000000]
icmp_ln191            (icmp          ) [ 0000000000000]
select_ln190          (select        ) [ 0000000000000]
select_ln190_1        (select        ) [ 0001111111100]
zext_ln195            (zext          ) [ 0001100000000]
trunc_ln190           (trunc         ) [ 0001111111111]
trunc_ln195           (trunc         ) [ 0001111111111]
trunc_ln195_1         (trunc         ) [ 0001110000000]
add_ln191             (add           ) [ 0000000000000]
store_ln190           (store         ) [ 0000000000000]
store_ln190           (store         ) [ 0000000000000]
store_ln191           (store         ) [ 0000000000000]
ret_ln211             (ret           ) [ 0000000000000]
mul_ln195             (mul           ) [ 0000000000000]
zext_ln190            (zext          ) [ 0000010000000]
add_ln195             (add           ) [ 0000001110000]
mul_ln195_1           (mul           ) [ 0000000001100]
call_ln195            (call          ) [ 0000000000000]
specloopname_ln0      (specloopname  ) [ 0000000000000]
specloopname_ln191    (specloopname  ) [ 0000000000000]
call_ln195            (call          ) [ 0000000000000]
br_ln0                (br            ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="all_attention_coefficients_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="all_attention_coefficients_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nodes_features_proj_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nodes_features_proj_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nodes_features_proj_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nodes_features_proj_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nodes_features_proj_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nodes_features_proj_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nodes_features_proj_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="nodes_features_proj_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="nodes_features_proj_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="nodes_features_proj_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="nodes_features_proj_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="nodes_features_proj_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="nodes_features_proj_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="nodes_features_proj_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="nodes_features_proj_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="nodes_features_proj_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes_features_proj_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_nodes_features_sum_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_sum_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_nodes_features_prep_V_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_nodes_features_prep_V_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_nodes_features_prep_V_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_nodes_features_prep_V_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_nodes_features_prep_V_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_nodes_features_prep_V_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_nodes_features_prep_V_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_nodes_features_prep_V_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_nodes_features_prep_V_8">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_nodes_features_prep_V_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_nodes_features_prep_V_10">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_nodes_features_prep_V_11">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_nodes_features_prep_V_12">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="out_nodes_features_prep_V_13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="out_nodes_features_prep_V_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="out_nodes_features_prep_V_15">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="out_nodes_features_prep_V_16">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="out_nodes_features_prep_V_17">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_17"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="out_nodes_features_prep_V_18">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_18"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="out_nodes_features_prep_V_19">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="out_nodes_features_prep_V_20">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="out_nodes_features_prep_V_21">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="out_nodes_features_prep_V_22">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="out_nodes_features_prep_V_23">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="out_nodes_features_prep_V_24">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="out_nodes_features_prep_V_25">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_25"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="out_nodes_features_prep_V_26">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_26"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="out_nodes_features_prep_V_27">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_27"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="out_nodes_features_prep_V_28">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_28"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="out_nodes_features_prep_V_29">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_29"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="out_nodes_features_prep_V_30">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_30"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="out_nodes_features_prep_V_31">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_31"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="out_nodes_features_prep_V_32">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_32"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="out_nodes_features_prep_V_33">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_33"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="out_nodes_features_prep_V_34">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_34"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="out_nodes_features_prep_V_35">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_35"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="out_nodes_features_prep_V_36">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_36"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="out_nodes_features_prep_V_37">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_37"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="out_nodes_features_prep_V_38">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_38"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="out_nodes_features_prep_V_39">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_39"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="out_nodes_features_prep_V_40">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_40"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="out_nodes_features_prep_V_41">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_41"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="out_nodes_features_prep_V_42">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_42"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="out_nodes_features_prep_V_43">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_43"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="out_nodes_features_prep_V_44">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_44"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="out_nodes_features_prep_V_45">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_45"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="out_nodes_features_prep_V_46">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_46"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="out_nodes_features_prep_V_47">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_47"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="out_nodes_features_prep_V_48">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_48"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="out_nodes_features_prep_V_49">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_49"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="out_nodes_features_prep_V_50">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_50"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="out_nodes_features_prep_V_51">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_51"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="out_nodes_features_prep_V_52">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_52"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="out_nodes_features_prep_V_53">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_53"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="out_nodes_features_prep_V_54">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_54"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="out_nodes_features_prep_V_55">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_55"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="out_nodes_features_prep_V_56">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_56"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="out_nodes_features_prep_V_57">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_57"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="out_nodes_features_prep_V_58">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_58"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="out_nodes_features_prep_V_59">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_59"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="out_nodes_features_prep_V_60">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_60"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="out_nodes_features_prep_V_61">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_61"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="out_nodes_features_prep_V_62">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_62"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="out_nodes_features_prep_V_63">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_prep_V_63"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_190_1_VITIS_LOOP_191_2_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="n1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="nh_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nh/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten23_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten23/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="num_of_nodes_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="36" slack="8"/>
<pin id="231" dir="0" index="2" bw="18" slack="1"/>
<pin id="232" dir="0" index="3" bw="3" slack="7"/>
<pin id="233" dir="0" index="4" bw="28" slack="0"/>
<pin id="234" dir="0" index="5" bw="28" slack="0"/>
<pin id="235" dir="0" index="6" bw="28" slack="0"/>
<pin id="236" dir="0" index="7" bw="28" slack="0"/>
<pin id="237" dir="0" index="8" bw="28" slack="0"/>
<pin id="238" dir="0" index="9" bw="28" slack="0"/>
<pin id="239" dir="0" index="10" bw="28" slack="0"/>
<pin id="240" dir="0" index="11" bw="28" slack="0"/>
<pin id="241" dir="0" index="12" bw="28" slack="0"/>
<pin id="242" dir="0" index="13" bw="28" slack="0"/>
<pin id="243" dir="0" index="14" bw="28" slack="0"/>
<pin id="244" dir="0" index="15" bw="28" slack="0"/>
<pin id="245" dir="0" index="16" bw="28" slack="0"/>
<pin id="246" dir="0" index="17" bw="28" slack="0"/>
<pin id="247" dir="0" index="18" bw="28" slack="0"/>
<pin id="248" dir="0" index="19" bw="28" slack="0"/>
<pin id="249" dir="0" index="20" bw="28" slack="0"/>
<pin id="250" dir="0" index="21" bw="28" slack="0"/>
<pin id="251" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln195/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="9"/>
<pin id="274" dir="0" index="2" bw="2" slack="9"/>
<pin id="275" dir="0" index="3" bw="28" slack="0"/>
<pin id="276" dir="0" index="4" bw="28" slack="0"/>
<pin id="277" dir="0" index="5" bw="28" slack="0"/>
<pin id="278" dir="0" index="6" bw="28" slack="0"/>
<pin id="279" dir="0" index="7" bw="28" slack="0"/>
<pin id="280" dir="0" index="8" bw="28" slack="0"/>
<pin id="281" dir="0" index="9" bw="28" slack="0"/>
<pin id="282" dir="0" index="10" bw="28" slack="0"/>
<pin id="283" dir="0" index="11" bw="28" slack="0"/>
<pin id="284" dir="0" index="12" bw="28" slack="0"/>
<pin id="285" dir="0" index="13" bw="28" slack="0"/>
<pin id="286" dir="0" index="14" bw="28" slack="0"/>
<pin id="287" dir="0" index="15" bw="28" slack="0"/>
<pin id="288" dir="0" index="16" bw="28" slack="0"/>
<pin id="289" dir="0" index="17" bw="28" slack="0"/>
<pin id="290" dir="0" index="18" bw="28" slack="0"/>
<pin id="291" dir="0" index="19" bw="28" slack="0"/>
<pin id="292" dir="0" index="20" bw="28" slack="0"/>
<pin id="293" dir="0" index="21" bw="28" slack="0"/>
<pin id="294" dir="0" index="22" bw="28" slack="0"/>
<pin id="295" dir="0" index="23" bw="28" slack="0"/>
<pin id="296" dir="0" index="24" bw="28" slack="0"/>
<pin id="297" dir="0" index="25" bw="28" slack="0"/>
<pin id="298" dir="0" index="26" bw="28" slack="0"/>
<pin id="299" dir="0" index="27" bw="28" slack="0"/>
<pin id="300" dir="0" index="28" bw="28" slack="0"/>
<pin id="301" dir="0" index="29" bw="28" slack="0"/>
<pin id="302" dir="0" index="30" bw="28" slack="0"/>
<pin id="303" dir="0" index="31" bw="28" slack="0"/>
<pin id="304" dir="0" index="32" bw="28" slack="0"/>
<pin id="305" dir="0" index="33" bw="28" slack="0"/>
<pin id="306" dir="0" index="34" bw="28" slack="0"/>
<pin id="307" dir="0" index="35" bw="28" slack="0"/>
<pin id="308" dir="0" index="36" bw="28" slack="0"/>
<pin id="309" dir="0" index="37" bw="28" slack="0"/>
<pin id="310" dir="0" index="38" bw="28" slack="0"/>
<pin id="311" dir="0" index="39" bw="28" slack="0"/>
<pin id="312" dir="0" index="40" bw="28" slack="0"/>
<pin id="313" dir="0" index="41" bw="28" slack="0"/>
<pin id="314" dir="0" index="42" bw="28" slack="0"/>
<pin id="315" dir="0" index="43" bw="28" slack="0"/>
<pin id="316" dir="0" index="44" bw="28" slack="0"/>
<pin id="317" dir="0" index="45" bw="28" slack="0"/>
<pin id="318" dir="0" index="46" bw="28" slack="0"/>
<pin id="319" dir="0" index="47" bw="28" slack="0"/>
<pin id="320" dir="0" index="48" bw="28" slack="0"/>
<pin id="321" dir="0" index="49" bw="28" slack="0"/>
<pin id="322" dir="0" index="50" bw="28" slack="0"/>
<pin id="323" dir="0" index="51" bw="28" slack="0"/>
<pin id="324" dir="0" index="52" bw="28" slack="0"/>
<pin id="325" dir="0" index="53" bw="28" slack="0"/>
<pin id="326" dir="0" index="54" bw="28" slack="0"/>
<pin id="327" dir="0" index="55" bw="28" slack="0"/>
<pin id="328" dir="0" index="56" bw="28" slack="0"/>
<pin id="329" dir="0" index="57" bw="28" slack="0"/>
<pin id="330" dir="0" index="58" bw="28" slack="0"/>
<pin id="331" dir="0" index="59" bw="28" slack="0"/>
<pin id="332" dir="0" index="60" bw="28" slack="0"/>
<pin id="333" dir="0" index="61" bw="28" slack="0"/>
<pin id="334" dir="0" index="62" bw="28" slack="0"/>
<pin id="335" dir="0" index="63" bw="28" slack="0"/>
<pin id="336" dir="0" index="64" bw="28" slack="0"/>
<pin id="337" dir="0" index="65" bw="28" slack="0"/>
<pin id="338" dir="0" index="66" bw="28" slack="0"/>
<pin id="339" dir="0" index="67" bw="28" slack="0"/>
<pin id="340" dir="1" index="68" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln195/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_s_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="36" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="36" slack="8"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_94_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="34" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln190_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="34" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln190_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln190_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="indvar_flatten23_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="34" slack="1"/>
<pin id="440" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten23_load/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln190_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="34" slack="0"/>
<pin id="443" dir="0" index="1" bw="34" slack="1"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln190_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="34" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="n1_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="nh_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="1"/>
<pin id="457" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nh_load/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln190_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln191_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="1"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln190_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="0"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln190_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="3" slack="0"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln195_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln190_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln190/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln195_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln195_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln191_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln190_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="34" slack="0"/>
<pin id="509" dir="0" index="1" bw="34" slack="1"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln190_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="1"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln191_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/2 "/>
</bind>
</comp>

<comp id="522" class="1007" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln195/2 zext_ln190/4 add_ln195/4 "/>
</bind>
</comp>

<comp id="529" class="1007" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="18" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln195_1/5 "/>
</bind>
</comp>

<comp id="535" class="1005" name="n1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="nh_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="nh "/>
</bind>
</comp>

<comp id="549" class="1005" name="indvar_flatten23_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="34" slack="0"/>
<pin id="551" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten23 "/>
</bind>
</comp>

<comp id="556" class="1005" name="num_of_nodes_read_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_nodes_read "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_s_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="36" slack="8"/>
<pin id="563" dir="1" index="1" bw="36" slack="8"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_94_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="34" slack="1"/>
<pin id="568" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="574" class="1005" name="select_ln190_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="7"/>
<pin id="576" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="select_ln190_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln195_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="11" slack="1"/>
<pin id="581" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln195 "/>
</bind>
</comp>

<comp id="584" class="1005" name="trunc_ln190_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="9"/>
<pin id="586" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln190 "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln195_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="9"/>
<pin id="591" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln195 "/>
</bind>
</comp>

<comp id="594" class="1005" name="trunc_ln195_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="18" slack="2"/>
<pin id="596" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln195_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="add_ln195_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="18" slack="1"/>
<pin id="601" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln195 "/>
</bind>
</comp>

<comp id="604" class="1005" name="mul_ln195_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="18" slack="1"/>
<pin id="606" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln195_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="213"><net_src comp="166" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="166" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="166" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="176" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="252"><net_src comp="200" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="228" pin=8"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="228" pin=9"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="228" pin=10"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="228" pin=11"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="228" pin=12"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="228" pin=13"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="228" pin=14"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="228" pin=15"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="228" pin=16"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="228" pin=17"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="228" pin=18"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="228" pin=19"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="228" pin=20"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="228" pin=21"/></net>

<net id="341"><net_src comp="202" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="271" pin=4"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="271" pin=5"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="271" pin=6"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="271" pin=7"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="271" pin=8"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="271" pin=9"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="271" pin=10"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="271" pin=11"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="271" pin=12"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="271" pin=13"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="271" pin=14"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="271" pin=15"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="271" pin=16"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="271" pin=17"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="271" pin=18"/></net>

<net id="358"><net_src comp="68" pin="0"/><net_sink comp="271" pin=19"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="271" pin=20"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="271" pin=21"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="271" pin=22"/></net>

<net id="362"><net_src comp="76" pin="0"/><net_sink comp="271" pin=23"/></net>

<net id="363"><net_src comp="78" pin="0"/><net_sink comp="271" pin=24"/></net>

<net id="364"><net_src comp="80" pin="0"/><net_sink comp="271" pin=25"/></net>

<net id="365"><net_src comp="82" pin="0"/><net_sink comp="271" pin=26"/></net>

<net id="366"><net_src comp="84" pin="0"/><net_sink comp="271" pin=27"/></net>

<net id="367"><net_src comp="86" pin="0"/><net_sink comp="271" pin=28"/></net>

<net id="368"><net_src comp="88" pin="0"/><net_sink comp="271" pin=29"/></net>

<net id="369"><net_src comp="90" pin="0"/><net_sink comp="271" pin=30"/></net>

<net id="370"><net_src comp="92" pin="0"/><net_sink comp="271" pin=31"/></net>

<net id="371"><net_src comp="94" pin="0"/><net_sink comp="271" pin=32"/></net>

<net id="372"><net_src comp="96" pin="0"/><net_sink comp="271" pin=33"/></net>

<net id="373"><net_src comp="98" pin="0"/><net_sink comp="271" pin=34"/></net>

<net id="374"><net_src comp="100" pin="0"/><net_sink comp="271" pin=35"/></net>

<net id="375"><net_src comp="102" pin="0"/><net_sink comp="271" pin=36"/></net>

<net id="376"><net_src comp="104" pin="0"/><net_sink comp="271" pin=37"/></net>

<net id="377"><net_src comp="106" pin="0"/><net_sink comp="271" pin=38"/></net>

<net id="378"><net_src comp="108" pin="0"/><net_sink comp="271" pin=39"/></net>

<net id="379"><net_src comp="110" pin="0"/><net_sink comp="271" pin=40"/></net>

<net id="380"><net_src comp="112" pin="0"/><net_sink comp="271" pin=41"/></net>

<net id="381"><net_src comp="114" pin="0"/><net_sink comp="271" pin=42"/></net>

<net id="382"><net_src comp="116" pin="0"/><net_sink comp="271" pin=43"/></net>

<net id="383"><net_src comp="118" pin="0"/><net_sink comp="271" pin=44"/></net>

<net id="384"><net_src comp="120" pin="0"/><net_sink comp="271" pin=45"/></net>

<net id="385"><net_src comp="122" pin="0"/><net_sink comp="271" pin=46"/></net>

<net id="386"><net_src comp="124" pin="0"/><net_sink comp="271" pin=47"/></net>

<net id="387"><net_src comp="126" pin="0"/><net_sink comp="271" pin=48"/></net>

<net id="388"><net_src comp="128" pin="0"/><net_sink comp="271" pin=49"/></net>

<net id="389"><net_src comp="130" pin="0"/><net_sink comp="271" pin=50"/></net>

<net id="390"><net_src comp="132" pin="0"/><net_sink comp="271" pin=51"/></net>

<net id="391"><net_src comp="134" pin="0"/><net_sink comp="271" pin=52"/></net>

<net id="392"><net_src comp="136" pin="0"/><net_sink comp="271" pin=53"/></net>

<net id="393"><net_src comp="138" pin="0"/><net_sink comp="271" pin=54"/></net>

<net id="394"><net_src comp="140" pin="0"/><net_sink comp="271" pin=55"/></net>

<net id="395"><net_src comp="142" pin="0"/><net_sink comp="271" pin=56"/></net>

<net id="396"><net_src comp="144" pin="0"/><net_sink comp="271" pin=57"/></net>

<net id="397"><net_src comp="146" pin="0"/><net_sink comp="271" pin=58"/></net>

<net id="398"><net_src comp="148" pin="0"/><net_sink comp="271" pin=59"/></net>

<net id="399"><net_src comp="150" pin="0"/><net_sink comp="271" pin=60"/></net>

<net id="400"><net_src comp="152" pin="0"/><net_sink comp="271" pin=61"/></net>

<net id="401"><net_src comp="154" pin="0"/><net_sink comp="271" pin=62"/></net>

<net id="402"><net_src comp="156" pin="0"/><net_sink comp="271" pin=63"/></net>

<net id="403"><net_src comp="158" pin="0"/><net_sink comp="271" pin=64"/></net>

<net id="404"><net_src comp="160" pin="0"/><net_sink comp="271" pin=65"/></net>

<net id="405"><net_src comp="162" pin="0"/><net_sink comp="271" pin=66"/></net>

<net id="406"><net_src comp="164" pin="0"/><net_sink comp="271" pin=67"/></net>

<net id="412"><net_src comp="178" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="222" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="180" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="182" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="222" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="184" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="186" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="188" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="190" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="438" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="192" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="194" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="452" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="190" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="452" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="464" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="458" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="455" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="477" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="469" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="469" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="469" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="166" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="446" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="477" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="501" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="485" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="196" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="198" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="210" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="545"><net_src comp="214" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="552"><net_src comp="218" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="559"><net_src comp="222" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="564"><net_src comp="407" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="569"><net_src comp="415" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="577"><net_src comp="477" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="228" pin=3"/></net>

<net id="582"><net_src comp="485" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="587"><net_src comp="489" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="592"><net_src comp="493" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="597"><net_src comp="497" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="602"><net_src comp="522" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="607"><net_src comp="529" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="228" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_nodes_features_sum_V | {9 10 }
	Port: out_nodes_features_prep_V_0 | {11 12 }
	Port: out_nodes_features_prep_V_1 | {11 12 }
	Port: out_nodes_features_prep_V_2 | {11 12 }
	Port: out_nodes_features_prep_V_3 | {11 12 }
	Port: out_nodes_features_prep_V_4 | {11 12 }
	Port: out_nodes_features_prep_V_5 | {11 12 }
	Port: out_nodes_features_prep_V_6 | {11 12 }
	Port: out_nodes_features_prep_V_7 | {11 12 }
	Port: out_nodes_features_prep_V_8 | {11 12 }
	Port: out_nodes_features_prep_V_9 | {11 12 }
	Port: out_nodes_features_prep_V_10 | {11 12 }
	Port: out_nodes_features_prep_V_11 | {11 12 }
	Port: out_nodes_features_prep_V_12 | {11 12 }
	Port: out_nodes_features_prep_V_13 | {11 12 }
	Port: out_nodes_features_prep_V_14 | {11 12 }
	Port: out_nodes_features_prep_V_15 | {11 12 }
	Port: out_nodes_features_prep_V_16 | {11 12 }
	Port: out_nodes_features_prep_V_17 | {11 12 }
	Port: out_nodes_features_prep_V_18 | {11 12 }
	Port: out_nodes_features_prep_V_19 | {11 12 }
	Port: out_nodes_features_prep_V_20 | {11 12 }
	Port: out_nodes_features_prep_V_21 | {11 12 }
	Port: out_nodes_features_prep_V_22 | {11 12 }
	Port: out_nodes_features_prep_V_23 | {11 12 }
	Port: out_nodes_features_prep_V_24 | {11 12 }
	Port: out_nodes_features_prep_V_25 | {11 12 }
	Port: out_nodes_features_prep_V_26 | {11 12 }
	Port: out_nodes_features_prep_V_27 | {11 12 }
	Port: out_nodes_features_prep_V_28 | {11 12 }
	Port: out_nodes_features_prep_V_29 | {11 12 }
	Port: out_nodes_features_prep_V_30 | {11 12 }
	Port: out_nodes_features_prep_V_31 | {11 12 }
	Port: out_nodes_features_prep_V_32 | {11 12 }
	Port: out_nodes_features_prep_V_33 | {11 12 }
	Port: out_nodes_features_prep_V_34 | {11 12 }
	Port: out_nodes_features_prep_V_35 | {11 12 }
	Port: out_nodes_features_prep_V_36 | {11 12 }
	Port: out_nodes_features_prep_V_37 | {11 12 }
	Port: out_nodes_features_prep_V_38 | {11 12 }
	Port: out_nodes_features_prep_V_39 | {11 12 }
	Port: out_nodes_features_prep_V_40 | {11 12 }
	Port: out_nodes_features_prep_V_41 | {11 12 }
	Port: out_nodes_features_prep_V_42 | {11 12 }
	Port: out_nodes_features_prep_V_43 | {11 12 }
	Port: out_nodes_features_prep_V_44 | {11 12 }
	Port: out_nodes_features_prep_V_45 | {11 12 }
	Port: out_nodes_features_prep_V_46 | {11 12 }
	Port: out_nodes_features_prep_V_47 | {11 12 }
	Port: out_nodes_features_prep_V_48 | {11 12 }
	Port: out_nodes_features_prep_V_49 | {11 12 }
	Port: out_nodes_features_prep_V_50 | {11 12 }
	Port: out_nodes_features_prep_V_51 | {11 12 }
	Port: out_nodes_features_prep_V_52 | {11 12 }
	Port: out_nodes_features_prep_V_53 | {11 12 }
	Port: out_nodes_features_prep_V_54 | {11 12 }
	Port: out_nodes_features_prep_V_55 | {11 12 }
	Port: out_nodes_features_prep_V_56 | {11 12 }
	Port: out_nodes_features_prep_V_57 | {11 12 }
	Port: out_nodes_features_prep_V_58 | {11 12 }
	Port: out_nodes_features_prep_V_59 | {11 12 }
	Port: out_nodes_features_prep_V_60 | {11 12 }
	Port: out_nodes_features_prep_V_61 | {11 12 }
	Port: out_nodes_features_prep_V_62 | {11 12 }
	Port: out_nodes_features_prep_V_63 | {11 12 }
 - Input state : 
	Port: compute_out_nodes_features : num_of_nodes | {1 }
	Port: compute_out_nodes_features : all_attention_coefficients_V | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_0 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_1 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_2 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_3 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_4 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_5 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_6 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_7 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_8 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_9 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_10 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_11 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_12 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_13 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_14 | {9 10 }
	Port: compute_out_nodes_features : nodes_features_proj_V_15 | {9 10 }
	Port: compute_out_nodes_features : out_nodes_features_sum_V | {9 10 11 12 }
  - Chain level:
	State 1
		store_ln190 : 1
		store_ln190 : 1
		store_ln190 : 1
	State 2
		icmp_ln190 : 1
		add_ln190_1 : 1
		br_ln190 : 2
		add_ln190 : 1
		icmp_ln191 : 1
		select_ln190 : 2
		select_ln190_1 : 2
		zext_ln195 : 3
		mul_ln195 : 4
		trunc_ln190 : 3
		trunc_ln195 : 3
		trunc_ln195_1 : 3
		add_ln191 : 3
		store_ln190 : 2
		store_ln190 : 3
		store_ln191 : 4
	State 3
	State 4
		zext_ln190 : 1
		add_ln195 : 2
	State 5
		mul_ln195_1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4_fu_228 |    3    |  6.579  |   485   |   590   |
|          |          grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5_fu_271         |    0    |  0.387  |   527   |    30   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                add_ln190_1_fu_446                                |    0    |    0    |    0    |    41   |
|    add   |                                 add_ln190_fu_458                                 |    0    |    0    |    0    |    10   |
|          |                                 add_ln191_fu_501                                 |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln190_fu_441                                |    0    |    0    |    0    |    20   |
|          |                                 icmp_ln191_fu_464                                |    0    |    0    |    0    |    20   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                select_ln190_fu_469                               |    0    |    0    |    0    |    32   |
|          |                               select_ln190_1_fu_477                              |    0    |    0    |    0    |    3    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                                    grp_fu_522                                    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                    grp_fu_529                                    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                           num_of_nodes_read_read_fu_222                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                   tmp_s_fu_407                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_94_fu_415                                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                 zext_ln195_fu_485                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                trunc_ln190_fu_489                                |    0    |    0    |    0    |    0    |
|   trunc  |                                trunc_ln195_fu_493                                |    0    |    0    |    0    |    0    |
|          |                               trunc_ln195_1_fu_497                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    5    |  6.966  |   1012  |   785   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln195_reg_599    |   18   |
| indvar_flatten23_reg_549|   34   |
|   mul_ln195_1_reg_604   |   18   |
|        n1_reg_535       |   32   |
|        nh_reg_542       |    3   |
|num_of_nodes_read_reg_556|   32   |
|  select_ln190_1_reg_574 |    3   |
|      tmp_94_reg_566     |   34   |
|      tmp_s_reg_561      |   36   |
|   trunc_ln190_reg_584   |    2   |
|  trunc_ln195_1_reg_594  |   18   |
|   trunc_ln195_reg_589   |    8   |
|    zext_ln195_reg_579   |   11   |
+-------------------------+--------+
|          Total          |   249  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_522 |  p0  |   2  |   3  |    6   ||    9    |
| grp_fu_522 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_529 |  p0  |   2  |  18  |   36   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   58   ||  1.161  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    6   |  1012  |   785  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   249  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |  1261  |   812  |
+-----------+--------+--------+--------+--------+
