# verilog-pulse-sync
Verilog project implementing a safe pulse synchronizer for crossing clock domains.
