CACHE_ERROR CSR reported an error:
  paddr 0x080000f00
  report to bus error unit
  data
  load
It should not happen in normal execution flow
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,               384583
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_reset_u,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access,               180846
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,                 6258
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_write_blocks_read,                 2894
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: hit,                68813
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,                  543
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access0,                17865
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access,               389395
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_pred,                 1246
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,              4308144
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,                38773
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access1,                18198
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_0_1,              2698274
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,              1793653
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: hit,                   24
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_commit,                 1061
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,              1683023
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_1_2,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                18546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_pred,                   10
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access0,                   24
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,                94130
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,               530543
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,                 5866
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,               498854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_commit,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access2,                18442
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,                13195
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                  862
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_pred,                   25
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,               294634
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access3,                19020
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               126255
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,              3450652
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_commit,                   22
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill0,                 4732
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,             83053687
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                22453
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: refill0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: aver_num_valid,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,               115584
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_pred,                 2239
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill1,                 4625
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: refill1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,               560464
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               124061
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,                22788
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_commit,                 1815
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              1059318
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                97440
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: reset_timeout,                   42
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,                53887
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_pred,                  618
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,                61160
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill2,                 4632
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access,               389395
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                   95
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,               103505
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,              1863623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: hit,               218961
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_commit,                  581
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access0,                60590
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_pred,                   27
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access1,                55466
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               118122
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_commit,                   23
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                 1005
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill3,                 4493
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                91390
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,              1142566
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_pred,                   36
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                 1184
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,                69413
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                   45
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_commit,                   36
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,                22788
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                62452
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,              1843769
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access,               295418
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_pred,                  332
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,                 2234
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                93129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,               701980
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: hit,               216473
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_commit,                  310
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access2,                59001
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,               301980
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,               394658
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access3,                55572
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_pred,                  505
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,                63829
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_commit,                  380
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                  790
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,                 3418
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_pred,                   55
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access0,                59570
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,               128906
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                 2068
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_commit,                   30
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill0,                 7384
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access1,                58839
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: recovery_bubbles,                 3624
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                61822
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill1,                 7261
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_pred,                   47
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,               128906
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,               108420
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill2,                 7324
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,                22058
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_commit,                   47
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access2,                58114
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,              2492400
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill3,                 7391
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                 3982
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_valid,               541078
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,                22058
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_pred,                  478
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,                47116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                  296
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_fire,               509397
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_commit,                  460
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              1059318
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,                52551
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                35050
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_valid,               513981
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access3,                58078
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,                94850
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_pred,                  606
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_hit,                  924
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_fire,               509397
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              1059318
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill0,                11265
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_commit,                  517
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_miss,                  194
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,                47116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                   10
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_pred,                   57
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_hit,                  436
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,              2515924
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                28913
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,               103090
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_miss,                  228
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_commit,                   55
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.fpBusyTable: busy_count,              2882383
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpBusyTable: busy_count,              2882383
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                14881
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,                10074
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,               273029
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                24040
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_pred,                    9
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,                94850
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                 7156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                  785
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,                99969
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_bank_conflict,                  545
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                  182
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,              4716942
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill1,                11139
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_commit,                    9
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_updates,                 1118
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,                93341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_recover,                   70
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_redirect_recover,                10131
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,               273029
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_pred,                   85
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,                93361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,               139149
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                85473
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,                57058
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill2,                11373
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_commit,                   82
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,                73816
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                 3619
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill3,                11299
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_pred,                  159
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,               122436
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                 6583
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                58134
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,               117412
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_hits,                42054
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_commit,                  128
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,               139155
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_bank_conflict,                  423
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,               175174
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                  454
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                18651
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                17375
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,               138683
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_updates,                  664
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                66011
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                  925
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                18482
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                  113
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_pred,                   15
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,                73529
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_hits,                34547
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                  117
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                  873
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_commit,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,                16317
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                  136
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,               201916
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_bank_conflict,                  174
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                13911
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,               505917
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: wpu_pred_fail,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,               138002
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,               560464
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,               276413
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_updates,                  514
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,               107512
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               311919
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,               227756
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,               567704
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,                14651
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,              1793653
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                28022
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                 1005
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_hits,                22768
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,               256998
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                11636
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                45076
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                14584
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,              1702714
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_pred,                 3298
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,               133649
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                 2964
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                13911
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                  217
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_commit,                 2794
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_bank_conflict,                  194
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_2,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,               185949
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,               302502
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                62596
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,              2451269
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,               174678
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,               247022
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                73867
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,               471658
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_pred,                 3134
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_updates,                  647
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,                14592
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,              2435688
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,               214646
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,               262603
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,                 5689
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_commit,                 2667
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: utilization,                47915
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,               138576
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,               215543
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,               774160
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_0_1,              2650919
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_pred,                  164
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                 7171
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_hits,                13801
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,                 4202
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_commit,                  127
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_1_2,                46829
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                  362
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_3,                  156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: wpu_pred_fail,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                   89
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,               498854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_pred,                  117
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,                  155
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_2_3,                  543
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,                 4189
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               338349
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,               157838
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_bank_conflict,                  156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_commit,                  114
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,                   50
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                 1253
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                12343
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                   50
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                 6879
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                   87
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                 5172
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_pred,               282687
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_4,                 1854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                 7171
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_hit,                 7167
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_commit,                 3585
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                  107
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,                 1837
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,               110596
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_miss,                 1226
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                49909
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_hit,                 2722
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,               104300
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_pred,                   47
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                   96
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                  845
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,                  775
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                56205
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_miss,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,               149434
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_updates,                  285
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_commit,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                  840
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_hit,                 6644
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,               149852
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_hits,                 2592
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_5,                14208
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,               450483
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_miss,                 1749
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                42042
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_hit,                 2613
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,               307189
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: updated,                 6379
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_hit,                  255
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                  239
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,                14074
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                86108
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_miss,                  142
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,                 1852
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_hit,                 4657
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_miss,                  259
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_miss,                 3736
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_hit,                  239
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_6,                44130
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,                43948
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_hit,                 2968
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,                 8946
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                  190
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_miss,                 5425
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_miss,                  408
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                  190
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_hit,                 1792
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_7,                67525
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_miss,                  963
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,                28800
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_hit,                   50
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,                36498
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,                67250
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                29361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_miss,                  235
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,                19832
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_hits,               132593
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_8,                36455
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_count,                40625
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,             63032957
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,                34503
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,                36335
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_count_filtered,                29361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,            104047492
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,                 4847
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_misses,               299742
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_count,                29361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,              4059517
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_hits,               159623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_9,                 9565
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,              1050814
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,               307546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,                33777
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: empty,              2650920
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,                 9538
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,               413180
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_resp_count,                29361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,                 1102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: in,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_misses,                  858
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_resp_count,                29361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                72783
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_req,               160481
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_10,                  762
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,                63925
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_ignored,               151021
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                13921
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: inflight_cycle,               358164
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,                43066
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter0,              2340128
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter1,               334687
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_updated,                 9460
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out_try,                47915
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,                20762
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter2,                23274
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,                  761
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter3,                  160
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,                  557
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter4,                   43
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,                11698
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_11,                   78
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,                   78
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                   78
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                42659
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                42659
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                42531
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_0,                   12
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                42531
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_valid,                 4393
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_fire,                 4393
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,                94329
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_valid,                 4354
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,              2698291
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_fire,                 4354
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_valid,                38266
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                 4896
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_fire,                38266
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_valid,                38177
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                 8282
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_fire,                38177
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,              9103286
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                43571
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,               731587
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,               175499
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_valid_count,                39694
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               216645
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,              2565744
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                39586
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               113099
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,               132547
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,                50298
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               201889
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,                37033
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,               707679
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                 7890
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,               106922
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                 8759
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,               379212
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                 7968
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_0,                   42
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,               226920
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,               864821
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,                50100
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                 8826
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,               118007
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,              1209695
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_0,                 6374
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                 8591
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,               106208
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,               244563
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_0,                 6374
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,               318416
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                82647
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                 8640
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_1,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,                48768
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                 8593
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_1,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: fused_instr,                  488
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,                37920
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_2,                 4354
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,               158610
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                 8635
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                 1558
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_2,                 4354
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                37920
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,                72408
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_3,                18164
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                  376
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,                86202
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,               393550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_3,                18164
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                 8273
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,                80950
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,               731587
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,                77833
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_4,                12715
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,              1136560
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                 7947
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,              2602969
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_4,                12715
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                   40
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,              1586422
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_0_1,              2655766
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                 6532
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,              2054911
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_1_2,                41794
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                 7995
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,                94973
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                 8731
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,               919542
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,              2272333
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                 8756
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,               498699
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,              9103286
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,              2283859
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                 8471
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_2_3,                  730
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,               760474
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,                74981
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                 6697
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                 2817
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                 8431
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,              8342940
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,                 7818
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_3_4,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                 8036
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                   35
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                 7983
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_0_1,              2655820
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                 8699
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_1_2,                41823
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_valid,               703721
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                 1678
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                 8829
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                 1733
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_fire,               470083
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_valid,                47915
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                 1673
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                 4468
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_valid,               644249
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_2_3,                  648
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,               279715
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                 8219
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_fire,               644249
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intBusyTable: busy_count,             12057612
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,               275247
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                 8687
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_fire,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,               246853
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                 8734
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_valid,              1158230
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                10211
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_valid,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                 8819
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                 3841
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_fire,              1153646
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                 1918
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                 6747
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_valid,              1266530
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access,               295418
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                 6381
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_fire,              1251001
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit,               106071
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                 8505
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                52598
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_fire,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill0,                 1829
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_valid,               703721
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_hit,                   85
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                  484
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_miss,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                  777
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_fire,               470083
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                16265
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_valid,                47915
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                 5429
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                  169
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill1,                 1895
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,             20871623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                   77
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                 2452
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_hit,                  139
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                  782
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_miss,                   41
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                  743
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                 8533
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill2,                 2801
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              2259165
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                 6568
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                   27
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_valid,               644249
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_fire,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                 8985
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                 6828
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_valid,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: successfully_forward_channel_D,                  601
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_0,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_0,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_1,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                47750
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_1,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_2,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                 3466
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_2,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_3,                86974
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_3,                86954
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,              2640141
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_4,                38177
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_4,                38177
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_5,                88581
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_5,                88581
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_6,               159971
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_6,               159971
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_0_1,              2107389
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_1_2,               437559
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_2_3,               128059
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_3_4,                22304
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_4_5,                 2778
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_5_6,                  202
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_0_1,              2110958
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_1_2,               432804
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_2_3,               128079
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_3_4,                23810
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_4_5,                 2558
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                  366
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_5_6,                   82
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                  325
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                  534
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                   47
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill3,                 4802
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                 7979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_fire,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                  491
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: successfully_forward_mshr,                 3716
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                 8127
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill4,                 2308
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count,                 2415
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                  321
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                 1219
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                 8470
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                39390
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                  469
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                  753
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    9
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_hit,                 2280
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_miss,                  475
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                   10
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                   34
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                  499
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,               254805
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                 8859
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill5,                 1116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_fire,               644249
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                  264
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                  212
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                 8601
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill6,                 3169
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    6
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source0,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                 8054
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,               253586
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source1,                 2413
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                 1046
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                 8898
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,               692341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,               232022
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill7,                 3003
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    3
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                  431
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                18743
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_busy,                84054
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_hit,                  490
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill8,                 2176
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                 8547
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_miss,                   80
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,               489497
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill9,                 2967
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                 8203
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                   37
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                  144
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,               376127
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                 8631
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                   68
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,               337605
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                 7982
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_idle,              2614238
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                   68
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,               324234
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                 8232
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                 1341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                  295
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,               138780
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                 9023
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: resp_blocked,                  189
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                 8677
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill10,                 2691
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: ptw_ppn_af,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                 6081
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                 1480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_count,                 2424
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill11,                 3513
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: utilization,               541092
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                 1002
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_0_1,              2266654
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: successfully_forward_channel_D,                  561
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_cycle,                76589
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                 8428
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_1_2,               326380
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill12,                 4263
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,                97987
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_2_3,               102220
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,              1863623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: successfully_forward_mshr,                 2888
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_3_4,                 1890
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,               417944
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_4_5,                 1141
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                 8208
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill13,                 2721
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,               156542
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                 1656
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                 6661
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_valid,               109075
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                32080
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                23942
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire,               102895
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,                28175
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,              1912178
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_5_6,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_hits,               100005
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,                15617
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                  478
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_misses,               332330
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill14,                 1947
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_fire,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,                17048
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                 7816
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hits,                60716
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_valid,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,                 8092
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                 8570
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_misses,                99765
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                 1656
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                  579
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,                 7058
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_read_hit_pred_miss,                 5803
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_7_8,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                  281
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_dcache,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_0,                 3225
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,                 6099
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                   10
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill15,                 1370
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_valid,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,                  368
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit0,                 7462
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_valid,               558133
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_0,                 1938
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit1,                 3998
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire,               558133
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_0,                45819
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit2,                16156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                10370
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_1,                 3037
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit3,                18681
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: exHalf,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                 8980
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss,               253077
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_1,                 1765
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit4,                 5190
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: empty,              2266655
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success,               148851
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_1,                49471
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit5,                 3610
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: in,               509534
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit6,                 5757
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_2,                 3336
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                34604
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_valid,               493982
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_2,                 2014
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_valid,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,                 2721
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire,               493982
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_2,                50538
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                 8744
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_fire,                47372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed,               345624
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                 8520
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_3,                 2843
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_valid,                44337
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success_once,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                  559
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_fire,                44332
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_3,                 1761
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed_once,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                27468
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss,               270972
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,              5290874
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out,               509397
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: forward_tlDchannel,                48118
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                  121
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_3,                47625
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out_try,               541078
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_valid,               193427
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,                 9171
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: fake_block,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire,               184003
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                  307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,                 8064
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_4,                 2914
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                  307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit7,                 6238
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,              2008796
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,                 2552
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_4,                 1818
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                 8305
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit8,                 5486
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,               360960
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,                 2237
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                 8552
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_dcache,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_4,                47764
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit9,                 3860
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,               168558
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success,               229616
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_5,                 3156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                 8826
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit10,                 4664
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,                88238
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed,               329635
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_5,                 1878
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                 8156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit11,                 4744
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,                41962
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: utilization,               852807
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                 8602
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_5,                49741
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success_once,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit12,                 5559
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,                15426
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_6,                 3389
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                  307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_0_1,              2276287
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,                 8022
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_6,                 1998
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                  307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_1_2,               246784
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                   79
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed_once,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_6,                46990
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_valid,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,                 3635
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_2_3,               113947
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                29393
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: forward_tlDchannel,                43591
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_7,                 2821
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_3_4,                16033
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,                 2081
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_fire,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                  105
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_4_5,                 8009
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,                  394
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                   25
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_5_6,                 6496
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_7,                 1798
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,                27289
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                 7934
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit13,                18234
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_6_7,                 6805
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,                23638
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                 5912
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit14,                 4789
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_7,                48123
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    3
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,                  136
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit15,                 3873
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_8,                 3197
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_valid,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                   21
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_8,                 1949
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access0,                35732
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,               240903
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,                   62
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                 1293
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_8,                50645
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                10986
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access1,                21994
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_9,                 3436
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access2,                50713
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,                42856
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_7_8,                 3209
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_fire,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                 3571
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_8_9,                 5868
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,                36116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_9,                 2039
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                57623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_9_10,                 3182
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,                11013
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_10_11,                 4589
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,                  452
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                  610
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access3,                62704
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_11_12,                 7082
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,                15628
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access4,                26998
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: full,                 8215
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_9,                49014
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                  362
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,                  239
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: exHalf,                23930
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access5,                18277
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_10,                 3328
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: empty,              2276288
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                   26
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access6,                35269
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: in,               470482
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_10,                 1869
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out,               470083
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access7,                42306
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,                  596
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    6
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out_try,               703721
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                57623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: fake_block,                 1132
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                  154
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,                35322
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_10,                48544
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_count,                61886
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,                  432
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                14107
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                  168
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                 3742
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_11,                 3493
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_block,                 3600
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,                 7336
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                  931
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state0,                  449
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_11,                 2138
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,                 6137
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access8,                29364
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                  637
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state1,                60594
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_11,                48839
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                 3839
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access9,                25909
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_12,                 3244
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                  931
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,                 7884
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                  363
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                  351
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_12,                 1880
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access10,                27129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    7
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state3,                  838
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_12,                49083
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                 7942
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state4,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                   12
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                71173
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_13,                 3150
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,              2567621
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                 3735
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access11,                28748
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                23725
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,               115255
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                   93
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util0,              1769098
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_13,                 1942
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                 1421
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util0,              2637789
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,                14545
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_fire,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_13,                46262
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                 2254
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,                  420
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                  842
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_14,                 2779
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                  107
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_valid,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,                33767
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                33387
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,                  291
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util0,              1833962
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                33765
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    6
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util1,               299641
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,                   87
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_14,                 1614
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    7
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    3
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util1,                60503
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,                   71
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access12,                34660
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_14,                46389
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_fire,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util1,               292640
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                28050
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util2,               397033
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_15,                 2657
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,               672775
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access13,                43899
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_fire,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_valid,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,                 3363
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util2,               367580
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access14,                26471
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util3,                97826
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,                 2705
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_valid,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_15,                 1668
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_valid,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,                  309
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_15,                43561
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access15,                21429
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,                22058
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,               890323
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,                 1553
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,                  549
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,               123628
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,                  236
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                97285
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_16,                 3307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access,               180846
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util3,                90463
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,              1832528
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,               133539
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util4,               100723
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit,                27047
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_16,                 2069
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill0,                  854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util4,                87017
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill1,                  544
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_16,                52506
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,               468332
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util5,                20294
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,               179341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_17,                 2791
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                  741
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_valid,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill2,                 1438
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,                81120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_17,                 1643
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_fire,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,                73592
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util5,                17723
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_17,                44583
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util6,                13677
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill3,                 3190
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,                21019
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                 1079
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_valid,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                  276
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_18,                 3306
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util6,                 8907
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,                10121
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                27776
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                  837
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,                16552
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,                51960
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,                21070
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_count,                60503
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_18,                 2103
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                23208
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,                 2277
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                 2064
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_18,                48166
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill4,                 1303
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                 1296
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,                  608
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                  295
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill5,                  551
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_19,                 3084
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,                  905
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill6,                 1328
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_19,                 1873
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_cycle,               864330
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,                  211
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                   69
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: blocked_in,                 3600
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_19,                51572
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,                   60
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_valid,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_20,                 2882
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                 5769
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                  340
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,                  565
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_fire,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_20,                 1800
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_0_1,              2698291
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                   29
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_valid,                67120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_20,                47731
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,                  111
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                18402
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_21,                 3596
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                11239
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                 1565
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_valid,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                 2254
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_21,                 2146
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_fire,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill7,                 1485
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,                 8952
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_21,                48196
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 1596
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill8,                  590
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_22,                 3274
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                 2477
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                   66
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,                 1464
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_valid,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_22,                 2007
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                  357
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                 4173
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill9,                  892
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_22,                51333
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,                13009
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                 2408
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_23,                 2832
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_valid,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill10,                 1393
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_fire,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,                19854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_23,                 1737
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_valid,               122436
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_valid,               106875
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_23,                49953
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,                 9563
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire,               122436
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill11,                  781
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire_first_issue,                57058
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_24,                 3272
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,                 9726
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success,               121051
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill12,                 1474
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,                12752
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_0_1,              2235929
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                  456
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_24,                 1992
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed,                 1385
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill13,                 1219
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_hit,                  294
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success_once,                56647
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_24,                49338
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,                 1591
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_miss,                   27
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                  411
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_1_2,               267619
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_25,                 2812
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill14,                  812
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_valid,               175176
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                  366
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                17693
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire,               175176
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill15,                  624
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_25,                 1806
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                  156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire_first_issue,               117414
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                  675
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit0,                  786
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success,               173374
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_25,                48931
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_2_3,               145120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed,                 1802
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                  307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                 2592
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_3_4,                21749
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success_once,               116420
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,                35863
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_26,                 3298
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                  309
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                14461
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                  994
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,                 1501
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                   63
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_valid,               122006
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_26,                 2032
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit1,                  781
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                26298
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire,               122006
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,                  452
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_26,                50801
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                  106
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_27,                 3184
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_4_5,                23108
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                 6028
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire_first_issue,                56738
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_27,                 1951
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_5_6,                 3925
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,              2633503
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss,                58017
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit2,                 5970
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,                56042
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_27,                50074
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                 6541
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                   60
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_valid,               174684
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,                 5631
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit3,                 7155
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,               151021
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_6_7,                  841
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                   27
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit4,                 1160
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,                 2448
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_28,                 2921
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_fire,                28473
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,                  389
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire,               174684
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_28,                 1822
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_stall,                  235
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire_first_issue,               116997
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,              2536284
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,                  252
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_28,                48691
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss,                65854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                   36
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit5,                  661
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                18559
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,                   25
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_0_1,              2082854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_29,                 3092
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,                33728
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_1_2,               450048
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,               132103
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                  960
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,                46142
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                26270
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,                24012
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,                64861
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit6,                 1035
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_29,                 1800
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                   49
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_2_3,               135407
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit7,                 1308
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_3_4,                26803
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_29,                47039
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,                48315
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_4_5,                 3016
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_4,                43932
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,                 5011
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_30,                 3004
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_5,                35730
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,                  695
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_30,                 1869
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit8,                  847
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_6,                32833
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_5_6,                  160
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_30,                48987
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit9,                  798
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_7,                59733
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_6_7,                    3
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                  427
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_31,                 3345
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                27567
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                  372
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,                  118
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_31,                 1997
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                  303
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                23942
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,                   21
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                  319
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_31,                47175
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                 1226
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                  478
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_4,                  401
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_conflict,                 1023
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit10,                 1344
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_5,                  329
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit11,                  962
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_6,                  404
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_0,                  779
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                   46
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_7,                  341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                39390
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                  500
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_0,                 2601
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                 1396
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_0,                 1273
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit12,                 1005
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    9
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                   53
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_0,                 2730
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_0,                  945
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                  753
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,               155056
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                 6603
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_0,                 1965
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,                 5324
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                   79
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,                18135
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                18193
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_0,                  782
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                42516
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit13,                 2783
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                25817
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_0,                 2452
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                15757
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                 6970
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_4,                13310
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                  136
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,               190682
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_5,                15753
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit14,                 1046
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_6,                27329
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_0,                  224
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_7,                25445
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                   68
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit15,                  820
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquireBlock_fire,                28473
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                13268
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                  386
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access0,                 7869
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                14821
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                  308
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_0,                 1646
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                  287
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_0,                  246
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                  194
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access1,                 5788
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                  246
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access2,                24740
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_0,                 1687
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_4,                  290
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                   90
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access3,                50999
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquireBlock_stall,                  235
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_5,                  291
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                   43
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_0,                  690
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,               179142
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_6,                  251
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_0,                 4883
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access4,                11418
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_7,                  241
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,                 7075
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                   72
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_0,                  456
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access5,                 6191
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                60023
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                32331
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                  103
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                17163
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_fire,                84457
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_0,                 2408
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                   43
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                29361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_1,                   15
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access6,                12552
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,               159623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                  355
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                   79
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_1,                  264
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                57623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access7,                13168
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                 1359
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_1,                   77
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                13208
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,                71531
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access8,                 6147
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                  845
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_4,                   78
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_1,                  777
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                 2478
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,              1776613
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_4,                   81
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,               346551
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_5,                   60
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_1,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access9,                 8644
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,               370144
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_1,                  484
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                93051
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_5,                  102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,              2479529
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_1,                   27
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                87314
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_6,                   64
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                11080
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                16503
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_6,                   79
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_1,                  743
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access10,                13316
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                 7918
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_7,                   43
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                  198
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_1,                   40
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_7,                   83
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                 1505
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,               921679
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_valid,                86941
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_1,                  400
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,               233192
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                62927
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access11,                 8379
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_1,                   25
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: llptw_ppn_af0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_fire,                86921
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access12,                12313
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_1,                  194
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: access_fault0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_valid,                86941
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access13,                14649
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: llptw_ppn_af1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_1,                   24
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,                81271
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: access_fault1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_fire,                86921
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access14,                 8840
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_1,                 2568
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_0: PrefetchEntryReq2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_1,                   27
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                 8357
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_1,                  294
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access15,                 6733
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_1: PrefetchEntryReq2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_real_updates,                 1512
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                 1482
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_silent_updates_eliminated,                 1970
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_real_updates,                 2836
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_valid,                 6387
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                38125
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                  179
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_silent_updates_eliminated,                 1496
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_fire,                 6387
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_GrantData_fire,                56946
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                  144
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_valid,                 6766
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_real_updates,                 1411
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                   10
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_fire,                 6374
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                 9896
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_ReleaseAck_fire,                27511
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_silent_updates_eliminated,                 1643
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                 3100
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                  259
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_real_updates,                 1558
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_valid,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                   50
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_silent_updates_eliminated,                 1937
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_fire,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                  502
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,                  549
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_real_updates,                 1143
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_hit,                 2872
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,                  549
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_valid,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_silent_updates_eliminated,                 1038
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                 7711
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_miss,                  345
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_real_updates,                  574
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_fire,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_fire,                  454
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                 1067
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_silent_updates_eliminated,                 1531
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_fire,                93341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                  156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,                  553
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_real_updates,                 1341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,               275947
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,                  553
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_hit,                  143
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_silent_updates_eliminated,                 4583
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_valid,                93361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_miss,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_real_updates,                 1075
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                44749
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                 1486
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_silent_updates_eliminated,                 2070
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,              4716942
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                15126
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                  215
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_hits,               525128
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_fire,                93328
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                 3281
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_valid,                93348
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                  277
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                 3071
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,              4782237
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_update_req,                 3482
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_hit,                  765
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_0_updated,                  987
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_miss,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                  220
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,              2220545
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_0_updated,                  620
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                  264
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                 1721
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_1_updated,                  140
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,               380918
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                29033
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                   15
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_1_updated,                  507
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,                79153
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                  180
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                 2730
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_update_req,                 4332
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,                11764
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                  837
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                 1273
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                 2563
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_0_updated,                 1323
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                  587
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                 1318
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_0_updated,                  837
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                  175
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                   29
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                 5642
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_1_updated,                  449
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                  520
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                   67
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_1_updated,                  935
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                  326
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                   82
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_update_req,                 3054
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                  385
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Probe_fire,                  454
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_0_updated,                  572
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                11241
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                   38
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                  233
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_0_updated,                  439
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                  535
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                   24
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_1_updated,                   92
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                   74
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                  269
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  858
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                  193
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_1_updated,                  225
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_hit,                  394
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                   65
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    6
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_update_req,                 3495
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,               574368
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                14743
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_0_updated,                  885
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_miss,                   86
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,               162026
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_0_updated,                  642
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                28009
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                  317
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                 2544
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_valid,                  563
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_1_updated,                  367
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                  317
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_fire,                55714
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_fire,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                  543
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_1_updated,                  610
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                  249
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_stall,                   69
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_valid,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_update_req,                 2181
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                  543
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_0_updated,                  307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,                97061
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_fire,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                  541
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_valid,                  563
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_0_updated,                  314
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                  542
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_fire,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_1_updated,                  121
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                 6340
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_valid,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_1_updated,                  114
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                 6340
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_fire,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                12390
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_update_req,                 2105
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_valid,               280248
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                12390
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_0_updated,                  419
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                19203
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire,               280248
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,                 3025
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,              2313963
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_0_updated,                  269
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                 1369
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_1_updated,                  102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,                 3025
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss,               103847
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_1_updated,                  252
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                12975
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: full_forward,                24738
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_update_req,                 5924
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                 1301
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_0_updated,                  382
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_valid,               541078
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_0_updated,                  264
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_fire,               509397
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_1_updated,                  122
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAck_fire,                  216
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_valid,               513981
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_1_updated,                  240
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_update_req,                 3145
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAckData_fire,                  476
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_fire,               509397
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_0_updated,                  402
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAckData_stall,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_fire,                22174
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_lq,                62887
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                   30
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_0_updated,                  251
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss_lq,                52136
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_1_updated,                   72
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                   84
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_sl_vio,                   30
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_stall,                  187
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Release_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache_lq,                10253
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Release_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache_miss_lq,               103072
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_1_updated,                  223
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ReleaseData_fire,                55022
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                   53
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_valid,               205451
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_conflict,                  640
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ReleaseData_stall,                   68
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire,               205451
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                 1640
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_0,                  321
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_E_channel_fire,                28473
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                  271
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss,                95750
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                89774
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_0,                  491
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                  540
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                  457
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                32537
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                  237
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_0,                  307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: full_forward,                13856
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_E_channel_stall,                    9
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                51973
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_0,                  675
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_fire,                 1231
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                  104
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_0,                  212
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                 3545
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_stall,                   14
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                52077
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                  870
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,              2673999
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_0,                  499
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                  195
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_0,                  326
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,                24065
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_0,                  587
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                   21
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                  225
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_0,                  233
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                 8625
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                   67
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_0,                  385
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                 8625
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_0,                  269
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                39586
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_0,                  535
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_0,                  274
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                  200
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_0,                  718
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                29401
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_0,                  431
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_lq,                55134
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                 7859
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                   24
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_0,                 1046
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                   27
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,                  558
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss_lq,                54280
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_1,                   47
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,              2698291
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                 7860
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Get_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_1,                  169
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Get_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_sl_vio,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_1,                   60
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Hint_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                  229
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_hit,                12232
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_1,                  309
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache_lq,                  779
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_miss,                 9801
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_1,                   52
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Hint_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache_miss_lq,                94646
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,               115386
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquireBlock_fire,                 1231
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,                29525
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,               179551
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,                58917
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,                29904
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,               103090
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,               103090
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: uncache_load_write_back,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                51168
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                 2449
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_1,                  285
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,                10310
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,                19108
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                 1722
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,                22434
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                  585
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                38624
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                   79
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,                11000
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                   82
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,                18197
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                   90
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                 3817
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,                 7238
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                   84
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                10622
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                   28
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,               333955
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                   82
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,               336234
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,              4716942
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                   25
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,                80034
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,                82339
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquireBlock_stall,                   14
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_1,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization,             16401873
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                 2449
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,              2692837
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,               109769
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                86997
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_1,                   89
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_0_1,               232770
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,                 5403
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,              4782237
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,                   23
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                    6
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_0,                 2778
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                  211
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_1_2,               118096
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_fire,                 3094
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                32537
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                 4579
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_2_3,               158554
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                51941
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_1,                   58
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_0,                 2770
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,                 1599
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_3_4,               178116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                  101
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_1,                  211
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_4_5,               262979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                52042
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquireBlock_fire,                22174
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,                 1143
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquireBlock_stall,                  187
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,               114025
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_5_6,               340322
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_1,                   86
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_1,                  394
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                13316
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                 8616
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_1,                   41
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,                  435
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_1,                 4076
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_fire,                57783
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_6_7,               256357
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_1,                  139
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                 8616
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAckData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_7_8,               281612
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                 3484
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                39586
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_8_9,               126146
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_1,                   80
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                  200
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                  486
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_9_10,               253301
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                29401
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_1,                 4057
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,                 2998
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,                 1033
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                  500
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_2,                12221
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                  461
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_2,                12167
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                   42
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,                 6122
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,                 3428
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_3,                21305
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_3,                21175
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_1,                  490
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_stall,                   52
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                 7859
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_real_updates,                  706
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_10_11,               112863
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,                 8487
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,                  600
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,                 5054
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_4,                36023
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_4,                35699
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,                18445
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,                 7574
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_5,                53488
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_5,                53007
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                  464
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,                26156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,                 9004
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,                   77
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_6,                74979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                   37
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_6,                74603
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,                38916
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,                 8705
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,              2697742
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_7,               115454
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,                  548
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_7,               114887
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,                42528
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,                 8598
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_8,                55694
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_8,                55265
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,                25249
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                16128
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_9,                14391
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_9,                14286
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_silent_updates_eliminated,                  237
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                 7860
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_11_12,               103491
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,                 8879
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_real_updates,                  881
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_12_13,                84569
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,               127341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,                 4914
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_13_14,               107763
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_silent_updates_eliminated,                  332
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_14_15,                28670
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_real_updates,                  608
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_15_16,                52682
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                 2449
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_silent_updates_eliminated,                  321
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_GrantData_fire,                 2462
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                 3970
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_real_updates,                  818
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                 2449
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full,                52682
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_10,                 5095
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                91261
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                 1479
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: exHalf,               743339
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_silent_updates_eliminated,                  204
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                 3734
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: empty,               232770
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_real_updates,                  480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,               108393
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_ReleaseAck_fire,                  632
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_10,                 5077
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_silent_updates_eliminated,                  317
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                 1460
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_real_updates,                  719
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_fire,                  282
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: rollback,                  192
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                10921
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,              2137826
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCycle,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                  949
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_silent_updates_eliminated,                  417
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                77807
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCnt,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutFullData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: refill,                51778
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_real_updates,                  678
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,                 3900
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutFullData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_success,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,               435055
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutPartialData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_silent_updates_eliminated,                  435
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                 2076
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_blocked,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_real_updates,                 1091
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,               103697
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                30467
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutPartialData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization_miss,              1094335
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_silent_updates_eliminated,                  653
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex2,                11454
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_hits,               130207
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,              1850209
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex3,                 2042
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_GrantData_fire,                44348
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,               130756
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_update_req,                  943
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                 7636
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_11,                 2230
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_GrantData_stall,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_LogicalData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_11,                 2227
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                 7279
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_LogicalData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_0_updated,                  502
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,               241125
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_ReleaseAck_fire,                13435
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                 7420
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,                12632
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exception_num,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_0_updated,                  283
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,               135953
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_1_updated,                  117
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,               113990
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_1_updated,                  336
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,               191089
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_update_req,                 1213
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                35169
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_0_updated,                  549
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_0_updated,                  400
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,               806625
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_ReleaseAck_stall,                   48
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,                 3919
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: flush_pipe_num,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_1_updated,                  206
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                 1238
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,                 1632
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                 7541
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,                 1040
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                 1238
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_1_updated,                  355
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                 1238
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_update_req,                  929
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_0_updated,                  365
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                17647
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex4,                 7800
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Get_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_0_updated,                  194
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                 8773
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_idle,              2656135
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex5,                 7430
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                  928
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex6,                 7278
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_walk,                 8535
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                10352
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_1_updated,                  116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                 5504
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_1_updated,                  287
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                 4050
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_update_req,                 1022
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Get_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex7,                 7448
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,                 1913
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_12,                 1001
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                   54
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Hint_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                 3717
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_0_updated,                  417
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,               750006
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Hint_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_idle,                 8535
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,                 1102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Probe_fire,                  282
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_12,                  992
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,                 1107
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Probe_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_0_updated,                  236
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                  107
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_1_updated,                   95
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_walk,                25087
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,                  813
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_fire,                 1546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_1_updated,                  276
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                  107
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_update_req,                  797
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                  107
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_0_updated,                  355
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                  570
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,              2698292
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_0_updated,                  250
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_1_updated,                  116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                16568
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_1_updated,                  221
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                 9102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_update_req,                 1136
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_13,                  392
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_stall,                   20
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,             60292086
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                10859
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_0_updated,                  462
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                 5869
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_0_updated,                  389
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                 3656
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_1_updated,                  237
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                 2261
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_1_updated,                  310
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,              2658985
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_update_req,                 1113
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                21112
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_13,                  391
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_0_updated,                  480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                15141
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,               105705
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_0_updated,                  341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                 2799
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_1_updated,                  133
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                  254
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,                13611
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                  221
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,                28178
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAckData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_1_updated,                  272
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex2,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                  138
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex3,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_update_req,                 1744
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_0_updated,                  589
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_HintAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                11961
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_HintAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_0_updated,                  395
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_1_updated,                  224
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_1_updated,                  418
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                21501
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                 7514
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,                26553
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_pred,                20682
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_14,                  668
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,              2666664
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                 7560
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                28180
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_14,                  668
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                 7548
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_correct,                18361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                31204
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_wrong,                 2321
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                  423
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_differs,                 8702
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_updated,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_inc,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_dec,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,                40420
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,                 4179
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,                  399
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                 7598
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_na,                 3411
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                  179
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                27628
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_correct,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_wrong,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,                38378
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                 8807
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na,                 3926
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex4,                 7510
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAck_fire,                  282
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,                37396
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,                  806
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex5,                 7615
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAck_stall,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,                41182
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_failure,                   63
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_success,                 4445
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_mispred,                 5124
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAckData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,                42500
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_15,                 1192
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                   93
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_reset_u,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex6,                 7606
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,                45749
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Release_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_15,                 1188
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex7,                 7552
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,                47759
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Release_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                   75
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                  213
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,                55997
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ReleaseData_fire,                 1264
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                 1205
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,                50661
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ReleaseData_stall,                   16
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,                47766
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                  160
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_1,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                 1080
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_1,                  839
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                  481
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_2,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                 1197
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_E_channel_fire,                 1231
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,                57216
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_2,                 1856
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                13885
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                   22
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_3,                  648
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                   16
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                    9
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,                70757
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                  721
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                   23
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_4,                 1039
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_pred,                 4274
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_E_channel_stall,                    3
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,                 8638
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                  198
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_correct,                 3464
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                  358
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_wrong,                  810
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                  168
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_differs,                 4073
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                60503
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_fire,                62927
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,                48492
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: redirect_num,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                 2402
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_stall,                  299
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                 1121
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_updated,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                  545
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_inc,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                  135
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_num,               411963
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                  114
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_dec,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,                56832
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_fire,                16343
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_num_0_1,              2353846
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                50134
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                28855
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_na,                 1100
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                14508
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_correct,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                92059
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_num_1_2,               344445
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_wrong,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                91811
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                74771
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na,                 1228
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_failure,                   62
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_success,                 1223
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_mispred,                 1478
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: full,                 2191
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,               131988
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_reset_u,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,                  817
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,                58434
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                86346
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_1,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,               109048
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_1,                  294
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                  284
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,                  271
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,               333511
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,              2696641
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_2,                  487
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,               105849
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,                  650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_3,                  182
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Get_fire,                62927
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Get_stall,                  299
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,               641419
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,                  641
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_4,                  250
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_write_blocks_read,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,                  858
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,               666142
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_pred,               210100
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,              2008668
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_commit,                17729
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,               105705
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_pred,               336557
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,               999946
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,              2659703
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_commit,                25146
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                  227
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,              1000000
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,                35327
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_pred,                62589
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,                94901
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,                 3234
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_commit,                 6089
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,                94901
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,                   24
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_pred,                 6871
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                   54
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,                    3
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_commit,                  471
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_fire,               125854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,               259421
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_pred,              2082175
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,               241348
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_commit,                17271
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                  370
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_pred,                43229
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_commit,                 3411
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,               158612
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_pred,               616117
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,             36540840
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,                60814
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_commit,                49435
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAckData_fire,               125854
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                33622
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_pred,                72832
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Release_fire,                10527
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,                91808
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_commit,                 5818
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,                44711
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_pred,                69605
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,              1735339
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ReleaseData_fire,                 5816
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_commit,                 5817
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,                97639
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_pred,                29593
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: robHeadPC,      229436219926179
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_E_channel_fire,                22174
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_commit,                 2229
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_E_channel_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,                79322
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_pred,                 7134
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_commit,                  322
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,                40753
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_pred,              2519128
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,               111709
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                 2614
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_commit,                 3174
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,                   30
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,               152815
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,                31787
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_pred,                20590
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,                64000
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_commit,                 1100
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,                98445
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_pred,               179164
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,                50298
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_commit,                14186
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,                50298
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,               629220
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_pred,               772623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,                  321
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_commit,                54570
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,                79342
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,                  378
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_pred,                22658
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_fire,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,                 1385
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_commit,                 9051
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_valid,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,               158644
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,                10576
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_pred,               743759
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_fire,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,               128906
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_commit,                60314
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,               867206
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_valid,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_pred,                28864
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,               128906
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_fire,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_commit,                 3307
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,              2539415
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,              2909544
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_pred,               795281
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_valid,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_commit,                63621
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: load_wait_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_fire,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_mispred,                 5414
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,                47116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_valid,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_unconf,                 5734
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_0,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_mispred_but_tage_correct,                   41
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,                47116
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_correct_and_tage_wrong,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_1,               207979
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                 5989
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,              2642265
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req,                29361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_2,                  550
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                  546
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp,                29361
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: load_wait_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_3,                93341
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_blank,                  628
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,               122436
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_0_1,              2283173
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                 4403
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp_blank,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,               122436
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_1_2,               340219
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_blank_ignore_ready,                  628
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                10938
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,                65378
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp_blank_ignore_ready,                   19
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_2_3,                72579
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,               175227
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,               123620
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                 2601
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_3_4,                 2320
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                  779
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                93591
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,               175227
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                 1646
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                28478
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,                57762
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                  224
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                65113
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_0,                  105
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_hit,                  400
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                 9560
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_miss,                   40
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_0,                  104
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                   58
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                  285
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,             10784503
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                   52
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_1,                 2700
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,               906048
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_hit,                  211
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_1,                 2687
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,              2012719
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                 6156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_miss,                   58
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,               513066
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                32275
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_conflict,                  378
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,                  201
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,               134790
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                 7969
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_0,                  264
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                37716
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_2,                 5743
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_0,                   34
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                10254
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                38088
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_0,                  271
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_2,                 5733
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                37716
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_0,                   53
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                 6156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,                  686
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_0,                  251
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,              2012720
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_3,                 6292
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                25010
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_0,                   55
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,              2012719
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_3,                 6284
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_0,                  295
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,               513066
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                69254
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_0,                   68
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,                  513
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,               134790
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_0,                  246
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_4,                13241
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                37716
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,               184685
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_0,                   60
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_4,                13223
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,               458989
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                 3459
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_0,                  252
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,                  562
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                 6943
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_0,                   55
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,               828273
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_5,                69637
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_0,                  250
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                32363
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_5,                69407
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,               370718
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_0,                   20
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                32363
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,                 2390
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_0,                  283
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                 1347
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_6,                59853
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,              5945319
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_0,                   54
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                45664
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_6,                59617
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_1,                   84
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,               364088
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                45664
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_1,                   30
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,                 8334
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,              7927088
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_1,                   82
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,               364088
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                42659
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_1,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_7,                77024
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                42659
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_1,                   68
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,              6673495
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                16394
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_1,                   37
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_7,                76865
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                16380
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_1,                   87
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,             15891939
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,                13555
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_1,                   50
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                13037
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,               158612
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_1,                   74
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_8,                47847
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                 9016
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_1,                   59
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_8,                47691
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                11252
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,               316077
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_1,                   81
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                11237
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,                 4292
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_1,                   21
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                 7175
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,               546809
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_1,                   77
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_9,                11764
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                10022
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_1,                   42
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_9,                11717
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                 6701
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,               821121
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_1,                   61
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,                  283
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                 6691
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_1,                   22
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_10,                 2755
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,               158612
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                 6135
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_real_updates,                  406
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,               634510
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                 5810
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_silent_updates_eliminated,                    6
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_10,                 2750
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                 4764
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_real_updates,                  426
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,                  136
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,              1614243
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                 4724
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_silent_updates_eliminated,                   20
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_11,                 1050
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                 4053
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_real_updates,                  375
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_11,                 1050
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,              5480379
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                 4812
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_silent_updates_eliminated,                   18
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                 3071
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_real_updates,                  469
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                    7
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,                  813
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                 3050
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_silent_updates_eliminated,                   16
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_12,                  506
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_real_updates,                  421
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                 3153
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_12,                  505
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                 2645
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_silent_updates_eliminated,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                  583
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                   33
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_real_updates,                  405
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                  577
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                   66
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_silent_updates_eliminated,                    3
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,                  132
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_real_updates,                  375
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                  585
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                   37
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_silent_updates_eliminated,                   14
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,               259421
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_real_updates,                  413
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_14,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_silent_updates_eliminated,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_hits,                13942
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_update_req,                  412
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,               467168
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_15,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_0_updated,                  295
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_0_updated,                  206
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_1_updated,                  111
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_1_updated,                  200
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,               175499
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_update_req,                  446
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,              2459011
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_0_updated,                  308
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,               239280
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs, 18446744046668302809
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_0_updated,                  228
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                45506
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_1_updated,                  121
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,              2698291
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,                39555
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_1_updated,                  201
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,               176490
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_update_req,                  393
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,              1682961
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                   23
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,                10660
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_0_updated,                  288
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,               252529
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,                 8392
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_0_updated,                  192
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                 1645
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,                53245
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_1_updated,                   90
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                 1645
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,                53245
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_1_updated,                  186
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,          27046980920
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_update_req,                  485
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_0_updated,                  350
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,                 9243
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                   17
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_0_updated,                  251
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,          27048916410
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,                 1608
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_1_updated,                  126
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,                 9904
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_1_updated,                  225
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,              7073363
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_update_req,                  434
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,                17513
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_0_updated,                  297
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_0_updated,                  214
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,                11205
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_1_updated,                  120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                 1708
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,                16510
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_1_updated,                  203
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                 1708
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_update_req,                  408
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,                 2353
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_0_updated,                  299
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,              7927088
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,                 3188
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_0_updated,                  181
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                 1673
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_1_updated,                   99
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,               236044
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                 1678
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_1_updated,                  217
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,               236044
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_update_req,                  389
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_0,                 1637
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,              2189863
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_0_updated,                  268
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_0,                 1637
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: load_wait_0,                  304
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                 1519
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_0_updated,                  187
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,                56161
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_1_updated,                  104
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                 1601
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,                56161
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_1_updated,                  185
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                  273
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_update_req,                  414
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,              2417877
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_0_updated,                  324
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_1,                   36
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_instr_cnt,                35215
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_0_updated,                  202
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: load_wait_1,                   71
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_1,                   36
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_1_updated,                   83
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_dispatch,                40548
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                   36
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_1_updated,                  205
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,               102984
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                   36
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs,                35721
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_conflict,                  754
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,               109075
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_0,                  276
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_select,              2016373
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_0,                 1079
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,               184009
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_0,                  295
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_issue,                35215
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,               193427
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_0,                 2064
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_0,                  217
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_0,                  179
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_execute,               138744
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_0,                 1482
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,                  202
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_0,                  502
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,                    5
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs_execute,              2190332
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_0,                 3100
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_1,                  379
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_commit,               439430
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_0,                  357
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,                  377
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                 1597
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_0,                 2477
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                 1599
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,                  143
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_0,                  156
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_2,                 1544
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_0,                 1067
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                 1606
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_0,                  215
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,                 1512
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_0,                 1486
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                32495
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,                  461
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_0,                  277
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                 1602
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_0,                 3281
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_3,                 3639
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                 5365
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_1,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,                 3517
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_1,                  837
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                39462
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,                 1595
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_1,                   29
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                22649
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_4,                 6676
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_1,                  340
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                  304
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,                 6445
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_1,                   10
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                 5271
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_1,                  144
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,                 2724
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                 1486
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_1,                   14
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_5,                14855
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_1,                  274
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_1,                  345
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,                14529
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,                 8230
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_1,                 2872
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                   98
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_1,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_6,                67703
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,                65906
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_1,                  143
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                   12
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,                25421
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_1,                   11
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,                  114
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_1,                   85
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_7,               140600
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                   18
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_1,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_1,                  765
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,               139244
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_real_updates,                 1030
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,                43356
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                 3466
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_silent_updates_eliminated,                 1033
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_8,                40895
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                  102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_real_updates,                  748
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,                40505
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: redirect_num,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_silent_updates_eliminated,                 1934
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,                12191
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                 1708
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_real_updates,                  906
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,              2698291
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_silent_updates_eliminated,                  887
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_9,                14095
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                 1013
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_real_updates,                  723
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,                13485
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                 1115
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_silent_updates_eliminated,                 3117
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,                 1461
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_real_updates,                 1143
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_10,                 1222
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                  565
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_silent_updates_eliminated,                 3570
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,                 1147
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                 1075
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_real_updates,                  534
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,                  409
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                17855
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_silent_updates_eliminated,                  779
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_11,                  143
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_real_updates,                 1075
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,                  139
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_silent_updates_eliminated,                  664
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,                  136
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                16159
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_real_updates,                  753
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_12,                   13
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_silent_updates_eliminated,                 3456
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,                   12
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                 1130
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_hits,               728745
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,                   12
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_update_req,                 2063
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_13,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_0_updated,                  424
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,              2678741
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_0_updated,                  325
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,                    4
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_1_updated,                  122
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_14,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_1_updated,                  221
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_update_req,                 2682
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,                    1
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_0_updated,                  412
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_15,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_0_updated,                  379
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_1_updated,                  161
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_1_updated,                  194
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,                 9129
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_update_req,                 1793
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,               291065
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_0_updated,                  242
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,              2451269
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_0_updated,                  104
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,               247022
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_1_updated,                   44
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: full,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_1_updated,                  182
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_update_req,                 3840
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_0_updated,                  439
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_0_updated,                  335
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_1_way_hit,               213199
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,                22788
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                 1673
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_1_updated,                   74
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_1_way_hit,                   15
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,                 9631
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                 1678
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_1_updated,                  178
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,               190480
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,                22771
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_update_req,                 4713
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_0_updated,                  430
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                  102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                 1650
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                  274
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_0_updated,                  242
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                  128
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_0,                 1673
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_1_updated,                  193
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                  127
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                   14
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_1_updated,                  381
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                  180
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_1,                42659
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_update_req,                 1313
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_0_1,              2654111
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0,                  433
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_0_updated,                  297
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                   10
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_1_2,                44180
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0_has_empty,                  412
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_0_updated,                  197
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way0,               148717
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_1_updated,                   68
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                 1965
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1,                  262
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_1_updated,                  168
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                  945
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1_has_empty,                  244
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_update_req,                 1739
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                 1687
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way1,                53726
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_0_updated,                  317
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2,                  110
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_0_updated,                  181
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                  246
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2_has_empty,                  103
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_1_updated,                   55
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way2,                 8710
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_1_updated,                  191
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_hit,                  194
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3,                   38
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_update_req,                 4209
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3_has_empty,                   36
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_0_updated,                  346
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_miss,                   25
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way3,                 1940
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_0_updated,                  281
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                 4883
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_1_updated,                   72
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                  690
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_1_updated,                  137
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_hit,                 2568
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_miss,                   24
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,               235387
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                  718
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                47666
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                  274
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                57623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                   51
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,              1276373
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                   82
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                57619
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                   55
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                57623
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                  251
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,              1018172
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                   60
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,              1680120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                  246
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,               643693
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_hit,                   59
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,               250923
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_miss,                   74
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                84064
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                   55
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                27491
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                  252
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                 7814
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                  102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_hit,                   21
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                 2811
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                   42
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_miss,                   81
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                  573
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                   87
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                   20
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                  803
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                  179
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                  250
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                  127
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_hit,                   42
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    9
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_miss,                   77
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,              1496422
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                32363
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                   10
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                   54
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    7
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                  283
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                 1645
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_hit,                   22
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_miss,                   61
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                  102
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                   42
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                   32
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                   24
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                   32
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                  222
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                   86
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                   12
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    3
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    2
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                19572
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                44440
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,               485241
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,               492148
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                39150
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,              2088705
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                 8184
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                  718
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                 9401
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                  868
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                   95
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                  186
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                   81
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                   39
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                 7055
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                  197
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                  457
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                 8504
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                  524
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                   61
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                  178
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                   84
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                   52
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                  163
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                 8189
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                  223
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                  256
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                  120
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                  118
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                10146
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                  199
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                   72
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                  204
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    8
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                   37
[PERF ][time=             2698293] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
