{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429035465063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429035465064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 11:17:44 2015 " "Processing started: Tue Apr 14 11:17:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429035465064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429035465064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet_controller -c ethernet_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_controller -c ethernet_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429035465064 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429035465332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_controller " "Found entity 1: ethernet_controller" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429035465396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429035465396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProtocolInfo (SystemVerilog) " "Found design unit 1: ProtocolInfo (SystemVerilog)" {  } { { "defs.sv" "" { Text "/home/jimi/git/verilog/ethernet/defs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429035465397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429035465397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm9000a.sv 2 2 " "Found 2 design units, including 2 entities, in source file dm9000a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm_write " "Found entity 1: dm_write" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429035465399 ""} { "Info" "ISGN_ENTITY_NAME" "2 dm9000a " "Found entity 2: dm9000a" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429035465399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429035465399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_controller " "Elaborating entity \"ethernet_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429035465459 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ethernet_controller.sv(163) " "Verilog HDL warning at ethernet_controller.sv(163): converting signed shift amount to unsigned" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 163 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1429035465469 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 ethernet_controller.sv(163) " "Verilog HDL assignment warning at ethernet_controller.sv(163): truncated value with size 48 to match size of target (16)" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429035465470 "|ethernet_controller"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ethernet_controller.sv(176) " "Verilog HDL warning at ethernet_controller.sv(176): converting signed shift amount to unsigned" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 176 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1429035465471 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 ethernet_controller.sv(176) " "Verilog HDL assignment warning at ethernet_controller.sv(176): truncated value with size 48 to match size of target (16)" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429035465471 "|ethernet_controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ethernet_controller.sv(73) " "Verilog HDL Case Statement warning at ethernet_controller.sv(73): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 73 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1429035465473 "|ethernet_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm9000a dm9000a:DM9000A " "Elaborating entity \"dm9000a\" for hierarchy \"dm9000a:DM9000A\"" {  } { { "ethernet_controller.sv" "DM9000A" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429035465647 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dm9000a.sv(167) " "Verilog HDL Case Statement warning at dm9000a.sv(167): can't check case statement for completeness because the case expression has too many possible states" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 167 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1429035465650 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dm9000a.sv(233) " "Verilog HDL Case Statement warning at dm9000a.sv(233): can't check case statement for completeness because the case expression has too many possible states" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 233 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1429035465653 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_write dm9000a:DM9000A\|dm_write:writer " "Elaborating entity \"dm_write\" for hierarchy \"dm9000a:DM9000A\|dm_write:writer\"" {  } { { "dm9000a.sv" "writer" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429035465696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429035467917 "|ethernet_controller|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N VCC " "Pin \"ENET_RD_N\" is stuck at VCC" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429035467917 "|ethernet_controller|ENET_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429035467917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429035469658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429035469658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1649 " "Implemented 1649 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429035469803 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429035469803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1609 " "Implemented 1609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429035469803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429035469803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429035469814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 11:17:49 2015 " "Processing ended: Tue Apr 14 11:17:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429035469814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429035469814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429035469814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429035469814 ""}
