<stg><name>Linear_layer_ds0</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="12" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="16" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i22"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %max_inp1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_inp1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %max_W1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_W1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="64">
<![CDATA[
entry:5 %q_inp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_inp1_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="64">
<![CDATA[
entry:6 %q_W1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_W1_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %q_outp3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_outp3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1, i32 %max_inp1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2, i32 %max_W1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4, i32 %q_outp3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %store_ln465 = store i4 0, i4 %i22

]]></Node>
<StgValue><ssdm name="store_ln465"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v560, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v559, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1, i32 %max_inp1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2, i32 %max_W1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4, i32 %q_outp3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln465 = br void %l_j22

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_j22:0 %i22_1 = load i4 %i22

]]></Node>
<StgValue><ssdm name="i22_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j22:1 %icmp_ln465 = icmp_eq  i4 %i22_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln465"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j22:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j22:3 %add_ln465 = add i4 %i22_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln465"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j22:4 %br_ln465 = br i1 %icmp_ln465, void %l_j22.split, void %l_j23.preheader

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
l_j22.split:0 %zext_ln465 = zext i4 %i22_1

]]></Node>
<StgValue><ssdm name="zext_ln465"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j22.split:6 %max_inp1_addr = getelementptr i32 %max_inp1, i64 0, i64 %zext_ln465

]]></Node>
<StgValue><ssdm name="max_inp1_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
l_j22.split:7 %max_inp1_load = load i4 %max_inp1_addr

]]></Node>
<StgValue><ssdm name="max_inp1_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j22.split:9 %store_ln465 = store i4 %add_ln465, i4 %i22

]]></Node>
<StgValue><ssdm name="store_ln465"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32">
<![CDATA[
l_j23.preheader:0 %i23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i23"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j23.preheader:1 %store_ln490 = store i10 0, i10 %i23

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
l_j23.preheader:2 %br_ln490 = br void %l_j23

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
l_j22.split:7 %max_inp1_load = load i4 %max_inp1_addr

]]></Node>
<StgValue><ssdm name="max_inp1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_j22.split:1 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i22_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_j22.split:2 %tmp_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i22_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="12">
<![CDATA[
l_j22.split:3 %zext_ln467 = zext i12 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln467"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_j22.split:4 %sub_ln467 = sub i14 %tmp_s, i14 %zext_ln467

]]></Node>
<StgValue><ssdm name="sub_ln467"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="14" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j22.split:8 %call_ln485 = call void @Linear_layer_ds0_Pipeline_l_j22, i32 %max_inp1_load, i32 %max_inp1, i4 %i22_1, i14 %sub_ln467, i32 %v260

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j22.split:5 %specloopname_ln465 = specloopname void @_ssdm_op_SpecLoopName, void @empty_70

]]></Node>
<StgValue><ssdm name="specloopname_ln465"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="14" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j22.split:8 %call_ln485 = call void @Linear_layer_ds0_Pipeline_l_j22, i32 %max_inp1_load, i32 %max_inp1, i4 %i22_1, i14 %sub_ln467, i32 %v260

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
l_j22.split:10 %br_ln465 = br void %l_j22

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
l_j23:0 %i23_1 = load i10 %i23

]]></Node>
<StgValue><ssdm name="i23_1"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j23:1 %icmp_ln490 = icmp_eq  i10 %i23_1, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j23:2 %empty_427 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j23:3 %add_ln490 = add i10 %i23_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln490"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j23:4 %br_ln490 = br i1 %icmp_ln490, void %l_j23.split, void %for.inc182.preheader

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
l_j23.split:0 %zext_ln490 = zext i10 %i23_1

]]></Node>
<StgValue><ssdm name="zext_ln490"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j23.split:6 %max_W1_addr = getelementptr i32 %max_W1, i64 0, i64 %zext_ln490

]]></Node>
<StgValue><ssdm name="max_W1_addr"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
l_j23.split:7 %max_W1_load = load i10 %max_W1_addr

]]></Node>
<StgValue><ssdm name="max_W1_load"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j23.split:9 %store_ln490 = store i10 %add_ln490, i10 %i23

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="32">
<![CDATA[
for.inc182.preheader:0 %j26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j26"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32">
<![CDATA[
for.inc182.preheader:1 %i26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i26"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="32">
<![CDATA[
for.inc182.preheader:2 %indvar_flatten30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten30"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:3 %call_ln0 = call void @Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24, i32 %max_inp1, i32 %v260, i12 %q_inp1_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:4 %call_ln0 = call void @Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25, i32 %max_W1, i32 %v559, i12 %q_W1_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc182.preheader:5 %store_ln535 = store i14 0, i14 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="store_ln535"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc182.preheader:6 %store_ln535 = store i4 0, i4 %i26

]]></Node>
<StgValue><ssdm name="store_ln535"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc182.preheader:7 %store_ln535 = store i10 0, i10 %j26

]]></Node>
<StgValue><ssdm name="store_ln535"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j23.split:1 %tmp_50 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %i23_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_j23.split:2 %tmp_51 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %i23_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="18">
<![CDATA[
l_j23.split:3 %zext_ln492 = zext i18 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln492"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
l_j23.split:4 %sub_ln492 = sub i20 %tmp_50, i20 %zext_ln492

]]></Node>
<StgValue><ssdm name="sub_ln492"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
l_j23.split:7 %max_W1_load = load i10 %max_W1_addr

]]></Node>
<StgValue><ssdm name="max_W1_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="20" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j23.split:8 %call_ln510 = call void @Linear_layer_ds0_Pipeline_l_j23, i32 %max_W1_load, i32 %max_W1, i10 %i23_1, i20 %sub_ln492, i32 %v559

]]></Node>
<StgValue><ssdm name="call_ln510"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j23.split:5 %specloopname_ln490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80

]]></Node>
<StgValue><ssdm name="specloopname_ln490"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="20" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j23.split:8 %call_ln510 = call void @Linear_layer_ds0_Pipeline_l_j23, i32 %max_W1_load, i32 %max_W1, i10 %i23_1, i20 %sub_ln492, i32 %v559

]]></Node>
<StgValue><ssdm name="call_ln510"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
l_j23.split:10 %br_ln490 = br void %l_j23

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:3 %call_ln0 = call void @Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24, i32 %max_inp1, i32 %v260, i12 %q_inp1_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:4 %call_ln0 = call void @Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25, i32 %max_W1, i32 %v559, i12 %q_W1_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
for.inc182.preheader:8 %br_ln535 = br void %l_S_k_4_k3

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
l_S_k_4_k3:0 %indvar_flatten30_load = load i14 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="indvar_flatten30_load"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_S_k_4_k3:1 %icmp_ln535 = icmp_eq  i14 %indvar_flatten30_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln535"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_S_k_4_k3:2 %add_ln535_1 = add i14 %indvar_flatten30_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln535_1"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_4_k3:3 %br_ln535 = br i1 %icmp_ln535, void %for.inc251, void %for.inc283.preheader

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc251:0 %j26_load = load i10 %j26

]]></Node>
<StgValue><ssdm name="j26_load"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc251:1 %i26_load = load i4 %i26

]]></Node>
<StgValue><ssdm name="i26_load"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc251:2 %add_ln535 = add i4 %i26_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln535"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc251:5 %icmp_ln536 = icmp_eq  i10 %j26_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln536"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc251:6 %select_ln535 = select i1 %icmp_ln536, i10 0, i10 %j26_load

]]></Node>
<StgValue><ssdm name="select_ln535"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc251:7 %select_ln535_1 = select i1 %icmp_ln536, i4 %add_ln535, i4 %i26_load

]]></Node>
<StgValue><ssdm name="select_ln535_1"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc251:23 %add_ln536 = add i10 %select_ln535, i10 1

]]></Node>
<StgValue><ssdm name="add_ln536"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:24 %store_ln536 = store i14 %add_ln535_1, i14 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:25 %store_ln536 = store i4 %select_ln535_1, i4 %i26

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:26 %store_ln536 = store i10 %add_ln536, i10 %j26

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc283.preheader:0 %call_ln0 = call void @Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27, i32 %max_inp1, i32 %v263, i32 %q_outp3, i32 %max_W1, i32 %v560

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc251:8 %tmp_52 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln535_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc251:9 %tmp_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln535_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="12">
<![CDATA[
for.inc251:10 %zext_ln538 = zext i12 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc251:11 %sub_ln538 = sub i14 %tmp_52, i14 %zext_ln538

]]></Node>
<StgValue><ssdm name="sub_ln538"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="10">
<![CDATA[
for.inc251:12 %zext_ln539 = zext i10 %select_ln535

]]></Node>
<StgValue><ssdm name="zext_ln539"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc251:17 %empty_429 = add i14 %sub_ln538, i14 %zext_ln539

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
for.inc251:18 %p_cast = zext i14 %empty_429

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:19 %q_outp3_addr = getelementptr i32 %q_outp3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="q_outp3_addr"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
for.inc251:21 %q_outp3_load = load i14 %q_outp3_addr

]]></Node>
<StgValue><ssdm name="q_outp3_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc251:13 %tmp_54 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln535, i10 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
for.inc251:14 %tmp_55 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln535, i8 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="20" op_0_bw="18">
<![CDATA[
for.inc251:15 %zext_ln539_1 = zext i18 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln539_1"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc251:16 %sub_ln539 = sub i20 %tmp_54, i20 %zext_ln539_1

]]></Node>
<StgValue><ssdm name="sub_ln539"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
for.inc251:21 %q_outp3_load = load i14 %q_outp3_addr

]]></Node>
<StgValue><ssdm name="q_outp3_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="113" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="14" op_5_bw="12" op_6_bw="20" op_7_bw="12" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc251:22 %call_ln543 = call void @Linear_layer_ds0_Pipeline_l_S_k_4_k3, i32 %q_outp3_load, i32 %q_outp3, i14 %empty_429, i14 %sub_ln538, i12 %q_inp1_V, i20 %sub_ln539, i12 %q_W1_V

]]></Node>
<StgValue><ssdm name="call_ln543"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc251:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i26_l_j26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc251:4 %empty_428 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc251:20 %specloopname_ln536 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51

]]></Node>
<StgValue><ssdm name="specloopname_ln536"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="14" op_5_bw="12" op_6_bw="20" op_7_bw="12" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc251:22 %call_ln543 = call void @Linear_layer_ds0_Pipeline_l_S_k_4_k3, i32 %q_outp3_load, i32 %q_outp3, i14 %empty_429, i14 %sub_ln538, i12 %q_inp1_V, i20 %sub_ln539, i12 %q_W1_V

]]></Node>
<StgValue><ssdm name="call_ln543"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
for.inc251:27 %br_ln536 = br void %l_S_k_4_k3

]]></Node>
<StgValue><ssdm name="br_ln536"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="119" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc283.preheader:0 %call_ln0 = call void @Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27, i32 %max_inp1, i32 %v263, i32 %q_outp3, i32 %max_W1, i32 %v560

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
for.inc283.preheader:1 %ret_ln564 = ret

]]></Node>
<StgValue><ssdm name="ret_ln564"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
