 
****************************************
Report : qor
Design : top_WIDTH8
Version: M-2016.12-SP5-3
Date   : Thu Jan 17 01:24:21 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:         27.11
  Critical Path Slack:           0.03
  Critical Path Clk Period:     30.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        207
  Leaf Cell Count:               1809
  Buf/Inv Cell Count:             659
  Buf Cell Count:                  18
  Inv Cell Count:                 641
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1765
  Sequential Cell Count:           44
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   226686.304520
  Noncombinational Area: 22227.840149
  Buf/Inv Area:          56108.161240
  Total Buffer Area:          2888.64
  Total Inverter Area:       53219.52
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            248914.144669
  Design Area:          248914.144669


  Design Rules
  -----------------------------------
  Total Number of Nets:          1856
  Nets With Violations:           210
  Max Trans Violations:           210
  Max Cap Violations:               0
  -----------------------------------


  Hostname: track1

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.54
  Logic Optimization:                 22.79
  Mapping Optimization:               20.37
  -----------------------------------------
  Overall Compile Time:               51.87
  Overall Compile Wall Clock Time:    52.94

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
