[
    {
        "post_id":11230,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":557,
        "username":"MDY",
        "post_date":"2016-12-13 09:57:52",
        "message":"820-3209 no video, no light at mouse. I have 8.40 at PPBUS and 1.05 at  L7630 PPCPUVCCIO_S0_REG\nWhat is next to check?"
    },
    {
        "post_id":11234,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":2,
        "username":"dukefawks",
        "post_date":"2016-12-13 10:35:49",
        "message":"CPU Vcore?"
    },
    {
        "post_id":11236,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":557,
        "username":"MDY",
        "post_date":"2016-12-13 12:29:27",
        "message":"L7510 - 0V =PPVCORE_S0_CPU_REG\nL7550 - 0V =PPVCORE_S0_AXG_REG\nL7330 - 0V =PPDDR_S3_REG\n\nNo liquid damage\n\nU7300\n\npin16 - 0.20V\npin17 - 0V\n\nL7220 - 5V =PP5V_S3_REG\nL7260 - 3.3V =PP3V3_S5_REG\n\nR2530 - 0V\nR2570 - 0V"
    },
    {
        "post_id":11239,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":2,
        "username":"dukefawks",
        "post_date":"2016-12-13 13:01:30",
        "message":"Makes no sense, pin 16 on U7300 is the same enable as for 5V_S3 which is present."
    },
    {
        "post_id":11294,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":557,
        "username":"MDY",
        "post_date":"2016-12-14 10:38:02",
        "message":"I confirm u7300\npin16 - 0.20V\npin17 - 0V\n\nas I can see 5V_S3 has another enable named: =P3V3S5_EN\n\nand I miss: =DDRVTT_EN and =DDRREG_EN\n\nCan you check again. I am wrong?"
    },
    {
        "post_id":11301,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":2,
        "username":"dukefawks",
        "post_date":"2016-12-14 13:47:07",
        "message":"Look at where 5V_S3 is generated. P3V3S5_EN is enable for the 3V S5 rail. You say there is 5V on L7220 so P5VS3_EN_L which comes from Q7911. Q7911 is driven by the same bus as DDRREG_EN through R7911. So if there is 5V on L7220 the enable for DDRREG_EN must be high."
    },
    {
        "post_id":11523,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":557,
        "username":"MDY",
        "post_date":"2016-12-18 10:36:12",
        "message":"Sorry but I cannot find Q7911 at 820-3209\n\nI started with page 7:\n\n=PPBUS_G3H - 8.40V\n=PP3V42_G3H_REG - 3.42V\n=PPVRTC_G3_OUT 3.3V\n=PP5V_S5_LDO - 5V\n=PP5V_S3_REG - 5V\n=PP5V_S0_FET - 5V\n=PP3V3_S5_REG - 3.3V\n=PP3V3_SUS_FET - 3.3V\n=PP3V3_S3_FET - 3.3V\n=PP1V8_S0_REG - 1.8V\n=PPDDR_S3_REG - 0V (U7300 circuit)\n\nAs you can see =PPDDR_S3_REG - 0V is the first rail I miss from page 7.\n\nU7300\nPin2 - 0V\npin12 - 5V\npin6 - 0V\npin16 - 0.2V\npin17 - 0V\n\nR2810 pin1 - 3.3V\nR2810 pin2 - 0V\n=PP5V_S3_MEMRESET - 5V\nR2802 - 5V\n\n[B]Finally I found that I miss PLT_RESET_L at Q2810 and this is the reason that I miss MEMVTT_EN => =DDRVTT_EN => which is enable to U7300[\/B]\n\nR2781 - 0V\nR1125 - 0,13V\n\nU2771\npin1 and pin5 - 3.3V\npin2,3,4 - 0V\n\nSuspect U2771, U2780? Or CPU or PCH?"
    },
    {
        "post_id":11526,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":2,
        "username":"dukefawks",
        "post_date":"2016-12-18 10:45:50",
        "message":"Could be anything. What happened to this board?"
    },
    {
        "post_id":11527,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":557,
        "username":"MDY",
        "post_date":"2016-12-18 12:19:08",
        "message":"Nothing special. No liquid damage. Just one day stoped working."
    },
    {
        "post_id":11530,
        "thread_id":11230,
        "title":"820-3209 no video, no mouse",
        "user_id":2,
        "username":"dukefawks",
        "post_date":"2016-12-18 16:00:11",
        "message":"Maybe BIOS, try another but backup the old."
    }
]