// Seed: 3126421282
module module_0;
  assign module_2.type_2 = 0;
  assign module_1.type_12 = 0;
  assign id_1 = (id_1);
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output uwire id_4,
    input  tri   id_5,
    output tri1  id_6,
    output wand  id_7,
    input  tri0  id_8
);
  always @(posedge 1 or negedge id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    inout tri0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input wor id_13,
    input uwire id_14,
    output wire id_15,
    input tri0 id_16,
    output tri0 id_17,
    output uwire id_18
);
  supply0 id_20 = id_2;
  module_0 modCall_1 ();
endmodule
