$date
	Sun Aug 09 23:38:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y8 $end
$var wire 1 " Y7 $end
$var wire 1 # Y6 $end
$var wire 1 $ Y5 $end
$var wire 1 % Y4 $end
$var wire 1 & Y3 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y1 $end
$var reg 1 ) A1 $end
$var reg 1 * A2 $end
$var reg 1 + A3 $end
$var reg 1 , A4 $end
$var reg 1 - A5 $end
$var reg 1 . A6 $end
$var reg 1 / A7 $end
$var reg 1 0 A8 $end
$var reg 1 1 B1 $end
$var reg 1 2 B2 $end
$var reg 1 3 B3 $end
$var reg 1 4 B4 $end
$var reg 1 5 B5 $end
$var reg 1 6 B6 $end
$var reg 1 7 B7 $end
$var reg 1 8 B8 $end
$var reg 1 9 C1 $end
$var reg 1 : C2 $end
$var reg 1 ; C3 $end
$var reg 1 < C4 $end
$var reg 1 = C5 $end
$var reg 1 > C6 $end
$var reg 1 ? C7 $end
$var reg 1 @ C8 $end
$var reg 1 A D3 $end
$var reg 1 B D4 $end
$var reg 1 C D5 $end
$var reg 1 D D7 $end
$scope module U1 $end
$var wire 1 ) A $end
$var wire 1 1 B $end
$var wire 1 9 C $end
$var wire 1 ( Y $end
$var wire 1 E a1 $end
$var wire 1 F b1 $end
$var wire 1 G c1 $end
$var wire 1 H o1 $end
$var wire 1 I o2 $end
$var wire 1 J o3 $end
$upscope $end
$scope module U2 $end
$var wire 1 * A $end
$var wire 1 2 B $end
$var wire 1 : C $end
$var wire 1 ' Y $end
$upscope $end
$scope module U3 $end
$var wire 1 + A $end
$var wire 1 3 B $end
$var wire 1 ; C $end
$var wire 1 A D $end
$var wire 1 & Y $end
$var wire 1 K a1 $end
$var wire 1 L b1 $end
$var wire 1 M c1 $end
$var wire 1 N d1 $end
$var wire 1 O o1 $end
$var wire 1 P o2 $end
$var wire 1 Q o3 $end
$var wire 1 R o4 $end
$var wire 1 S o5 $end
$var wire 1 T o6 $end
$var wire 1 U o7 $end
$var wire 1 V o8 $end
$upscope $end
$scope module U4 $end
$var wire 1 , A $end
$var wire 1 4 B $end
$var wire 1 < C $end
$var wire 1 B D $end
$var wire 1 % Y $end
$var wire 1 W d1 $end
$var wire 1 X o1 $end
$var wire 1 Y o2 $end
$var wire 1 Z o3 $end
$upscope $end
$scope module U5 $end
$var wire 1 - a $end
$var wire 1 5 b $end
$var wire 1 = c $end
$var wire 1 C d $end
$var wire 1 $ y1 $end
$upscope $end
$scope module U6 $end
$var wire 1 . a $end
$var wire 1 6 b $end
$var wire 1 > c $end
$var wire 1 # y1 $end
$upscope $end
$scope module U7 $end
$var wire 1 / a $end
$var wire 1 7 b $end
$var wire 1 ? c $end
$var wire 1 D d $end
$var wire 1 " y1 $end
$upscope $end
$scope module U8 $end
$var wire 1 0 a $end
$var wire 1 8 b $end
$var wire 1 @ c $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0Z
0Y
0X
1W
0V
0U
0T
0S
0R
0Q
0P
1O
1N
1M
1L
1K
0J
0I
1H
1G
1F
1E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
1(
1'
1&
0%
1$
1#
1"
1!
$end
#1
0$
0&
0!
0(
0O
0H
0W
0N
0G
1@
1D
1>
1C
1B
1A
1:
19
#2
1(
0#
1H
1!
1W
1N
0M
0'
1G
0F
0@
18
0D
1?
0>
16
0C
1=
0B
1<
0A
1;
0:
12
09
11
#3
1&
0(
1#
0H
0W
0N
1S
0G
1@
1D
1>
1C
1B
1A
1:
19
#4
0&
1(
0"
1J
1I
0!
1W
1N
1M
0S
0L
1'
1G
1F
0E
0@
08
10
0D
0?
17
0>
06
1.
0C
0=
15
0B
0<
14
0A
0;
13
0:
02
1*
09
01
1)
#5
1"
1&
0J
0W
0N
1Q
0G
1@
1D
1>
1C
1B
1A
1:
19
#6
0"
1&
1U
1J
0I
1!
1W
1N
0Q
0M
0'
1G
0F
0@
18
0D
1?
0>
16
0C
1=
0B
1<
0A
1;
0:
12
09
11
#7
0&
0(
0U
0J
0W
0N
0G
1@
1D
1>
1C
1B
1A
1:
19
#8
1$
1%
1"
1X
1W
1N
1M
1L
0K
0D
0?
07
1/
0C
0=
05
1-
0B
0<
04
1,
0A
0;
03
1+
#9
0%
1&
0X
0W
0N
1R
1D
1C
1B
1A
