Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: vgacore.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgacore.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgacore"
Output Format                      : NGC
Target Device                      : xc3s1000l-4-ft256

---- Source Options
Top Module Name                    : vgacore
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/toc-proyecto/muevebola/divisor.vhd" in Library work.
Architecture divisor_arch of Entity divisor is up to date.
Compiling vhdl file "C:/hlocal/toc-proyecto/muevebola/divisor_bola.vhd" in Library work.
Architecture divisor_arch of Entity divisor_bola is up to date.
Compiling vhdl file "C:/hlocal/toc-proyecto/muevebola/control_teclado.vhd" in Library work.
Entity <control_teclado> compiled.
Entity <control_teclado> (Architecture <estructural>) compiled.
Compiling vhdl file "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd" in Library work.
Entity <vgacore> compiled.
Entity <vgacore> (Architecture <vgacore_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgacore> in library <work> (architecture <vgacore_arch>).

Analyzing hierarchy for entity <divisor> in library <work> (architecture <divisor_arch>).

Analyzing hierarchy for entity <divisor_bola> in library <work> (architecture <divisor_arch>).

Analyzing hierarchy for entity <control_teclado> in library <work> (architecture <estructural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgacore> in library <work> (Architecture <vgacore_arch>).
Entity <vgacore> analyzed. Unit <vgacore> generated.

Analyzing Entity <divisor> in library <work> (Architecture <divisor_arch>).
Entity <divisor> analyzed. Unit <divisor> generated.

Analyzing Entity <divisor_bola> in library <work> (Architecture <divisor_arch>).
Entity <divisor_bola> analyzed. Unit <divisor_bola> generated.

Analyzing Entity <control_teclado> in library <work> (Architecture <estructural>).
Entity <control_teclado> analyzed. Unit <control_teclado> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor>.
    Related source file is "C:/hlocal/toc-proyecto/muevebola/divisor.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 4-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor> synthesized.


Synthesizing Unit <divisor_bola>.
    Related source file is "C:/hlocal/toc-proyecto/muevebola/divisor_bola.vhd".
    Found 3-bit up counter for signal <aumentar>.
    Found 1-bit register for signal <clk_aux>.
    Found 21-bit up counter for signal <cuenta>.
    Found 21-bit comparator equal for signal <cuenta$cmp_eq0000> created at line 43.
    Found 21-bit down accumulator for signal <division>.
    Found 21-bit comparator not equal for signal <division$cmp_ne0001> created at line 43.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <divisor_bola> synthesized.


Synthesizing Unit <control_teclado>.
    Related source file is "C:/hlocal/toc-proyecto/muevebola/control_teclado.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <F<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit register for signal <F>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <control_teclado> synthesized.


Synthesizing Unit <vgacore>.
    Related source file is "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd".
    Found finite state machine <FSM_0> for signal <movimiento_pelota>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | RelojPelota               (rising_edge)        |
    | Clock enable       | movimiento_pelota$not0000 (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | xnegativoypositivo                             |
    | Power Up State     | xpositivoypositivo                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 9-bit latch for signal <px>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 10-bit latch for signal <py>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <hsyncb>.
    Found 1-bit register for signal <vsyncb>.
    Found 9-bit subtractor for signal <barra$addsub0000> created at line 224.
    Found 9-bit adder for signal <barra$addsub0001> created at line 224.
    Found 11-bit comparator greater for signal <barra$cmp_gt0000> created at line 223.
    Found 9-bit comparator greater for signal <barra$cmp_gt0001> created at line 224.
    Found 11-bit comparator less for signal <barra$cmp_lt0000> created at line 223.
    Found 9-bit comparator less for signal <barra$cmp_lt0001> created at line 224.
    Found 10-bit subtractor for signal <bola$addsub0000> created at line 238.
    Found 10-bit adder for signal <bola$addsub0001> created at line 238.
    Found 9-bit comparator greater for signal <bola$cmp_gt0000> created at line 237.
    Found 10-bit comparator greater for signal <bola$cmp_gt0001> created at line 238.
    Found 9-bit comparator less for signal <bola$cmp_lt0000> created at line 237.
    Found 10-bit comparator less for signal <bola$cmp_lt0001> created at line 238.
    Found 10-bit comparator greatequal for signal <bx$cmp_ge0000> created at line 260.
    Found 10-bit comparator lessequal for signal <bx$cmp_le0000> created at line 270.
    Found 9-bit addsub for signal <bx$share0000> created at line 258.
    Found 9-bit up counter for signal <hcnt>.
    Found 10-bit comparator less for signal <hcnt$cmp_lt0000> created at line 115.
    Found 10-bit comparator greatequal for signal <hsyncb$cmp_ge0000> created at line 153.
    Found 10-bit comparator less for signal <hsyncb$cmp_lt0000> created at line 153.
    Found 10-bit comparator greatequal for signal <movimiento_pelota$cmp_ge0000> created at line 341.
    Found 11-bit comparator greatequal for signal <movimiento_pelota$cmp_ge0001> created at line 379.
    Found 10-bit comparator lessequal for signal <movimiento_pelota$cmp_le0000> created at line 351.
    Found 11-bit comparator lessequal for signal <movimiento_pelota$cmp_le0001> created at line 365.
    Found 9-bit adder for signal <mux0000$add0000> created at line 312.
    Found 9-bit subtractor for signal <mux0000$sub0000> created at line 318.
    Found 10-bit adder for signal <mux0001$share0000>.
    Found 10-bit subtractor for signal <mux0001$sub0000> created at line 324.
    Found 10-bit comparator greater for signal <obstaculo$cmp_gt0000> created at line 414.
    Found 11-bit comparator greater for signal <obstaculo$cmp_gt0001> created at line 415.
    Found 10-bit comparator less for signal <obstaculo$cmp_lt0000> created at line 414.
    Found 11-bit comparator less for signal <obstaculo$cmp_lt0001> created at line 415.
    Found 9-bit register for signal <r_bx>.
    Found 9-bit register for signal <r_px>.
    Found 10-bit register for signal <r_py>.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0000> created at line 207.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0001> created at line 208.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0002> created at line 209.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0003> created at line 209.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0000> created at line 207.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0001> created at line 208.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0002> created at line 209.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0003> created at line 209.
    Found 10-bit up counter for signal <vcnt>.
    Found 11-bit comparator less for signal <vcnt$cmp_lt0000> created at line 131.
    Found 11-bit comparator greatequal for signal <vsyncb$cmp_ge0000> created at line 169.
    Found 11-bit comparator less for signal <vsyncb$cmp_lt0000> created at line 169.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred  32 Comparator(s).
Unit <vgacore> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 9-bit adder                                           : 2
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 21-bit down accumulator                               : 1
# Registers                                            : 8
 1-bit register                                        : 4
 10-bit register                                       : 1
 22-bit register                                       : 1
 9-bit register                                        : 2
# Latches                                              : 2
 10-bit latch                                          : 1
 9-bit latch                                           : 1
# Comparators                                          : 34
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 6
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 4
 11-bit comparator less                                : 6
 11-bit comparator lessequal                           : 1
 21-bit comparator equal                               : 1
 21-bit comparator not equal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <movimiento_pelota/FSM> on signal <movimiento_pelota[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 xpositivoypositivo | 00
 xpositivoynegativo | 01
 xnegativoypositivo | 10
 xnegativoynegativo | 11
--------------------------------
WARNING:Xst:2677 - Node <F_0> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <F_0> of sequential type is unconnected in block <control_teclado>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 9-bit adder                                           : 2
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 21-bit down accumulator                               : 1
# Registers                                            : 53
 Flip-Flops                                            : 53
# Latches                                              : 2
 10-bit latch                                          : 1
 9-bit latch                                           : 1
# Comparators                                          : 34
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 6
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 4
 11-bit comparator less                                : 6
 11-bit comparator lessequal                           : 1
 21-bit comparator equal                               : 1
 21-bit comparator not equal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Otro_reloj/division_0> (without init value) has a constant value of 1 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Otro_reloj/division_1> (without init value) has a constant value of 1 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vgacore> ...

Optimizing unit <control_teclado> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgacore, actual ratio is 2.
FlipFlop r_py_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <vgacore> :
	Found 3-bit shift register for signal <Teclado/F_19>.
	Found 4-bit shift register for signal <Teclado/F_8>.
Unit <vgacore> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115
# Shift Registers                                      : 2
 3-bit shift register                                  : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgacore.ngr
Top Level Output File Name         : vgacore
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 554
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 3
#      LUT2                        : 80
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 74
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 164
#      LUT4_D                      : 4
#      LUT4_L                      : 5
#      MUXCY                       : 122
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 136
#      FD                          : 16
#      FDC                         : 61
#      FDCE                        : 12
#      FDE                         : 2
#      FDP                         : 7
#      FDPE                        : 19
#      LDCP                        : 19
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000lft256-4 

 Number of Slices:                      198  out of   7680     2%  
 Number of Slice Flip Flops:            136  out of  15360     0%  
 Number of 4 input LUTs:                364  out of  15360     2%  
    Number used as logic:               362
    Number used as Shift registers:       2
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    173     8%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
Nuevo_reloj/clk_aux                                        | NONE(hsyncb)           | 10    |
hsyncb_OBUF                                                | NONE(vsyncb)           | 11    |
clock                                                      | BUFGP                  | 49    |
Otro_reloj/clk_aux1                                        | BUFG                   | 31    |
movimiento_pelota_cmp_eq0000(movimiento_pelota_FSM_Out01:O)| NONE(*)(py_0)          | 19    |
PS2CLK                                                     | BUFGP                  | 18    |
-----------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 99    |
px_0__and0000(px_0__and00001:O)    | NONE(px_0)             | 1     |
px_0__and0001(px_0__and00011:O)    | NONE(px_0)             | 1     |
px_1__and0000(px_1__and00001:O)    | NONE(px_1)             | 1     |
px_1__and0001(px_1__and00011:O)    | NONE(px_1)             | 1     |
px_2__and0000(px_2__and00001:O)    | NONE(px_2)             | 1     |
px_2__and0001(px_2__and00011:O)    | NONE(px_2)             | 1     |
px_3__and0000(px_3__and00001:O)    | NONE(px_3)             | 1     |
px_3__and0001(px_3__and00011:O)    | NONE(px_3)             | 1     |
px_4__and0000(px_4__and00001:O)    | NONE(px_4)             | 1     |
px_4__and0001(px_4__and00011:O)    | NONE(px_4)             | 1     |
px_5__and0000(px_5__and00001:O)    | NONE(px_5)             | 1     |
px_5__and0001(px_5__and00011:O)    | NONE(px_5)             | 1     |
px_6__and0000(px_6__and00001:O)    | NONE(px_6)             | 1     |
px_6__and0001(px_6__and00011:O)    | NONE(px_6)             | 1     |
px_7__and0000(px_7__and00001:O)    | NONE(px_7)             | 1     |
px_7__and0001(px_7__and00011:O)    | NONE(px_7)             | 1     |
px_8__and0000(px_8__and00001:O)    | NONE(px_8)             | 1     |
px_8__and0001(px_8__and00011:O)    | NONE(px_8)             | 1     |
py_0__and0000(py_0__and00001:O)    | NONE(py_0)             | 1     |
py_0__and0001(py_0__and00011:O)    | NONE(py_0)             | 1     |
py_1__and0000(py_1__and00001:O)    | NONE(py_1)             | 1     |
py_1__and0001(py_1__and00011:O)    | NONE(py_1)             | 1     |
py_2__and0000(py_2__and00001:O)    | NONE(py_2)             | 1     |
py_2__and0001(py_2__and00011:O)    | NONE(py_2)             | 1     |
py_3__and0000(py_3__and00001:O)    | NONE(py_3)             | 1     |
py_3__and0001(py_3__and00011:O)    | NONE(py_3)             | 1     |
py_4__and0000(py_4__and00001:O)    | NONE(py_4)             | 1     |
py_4__and0001(py_4__and00011:O)    | NONE(py_4)             | 1     |
py_5__and0000(py_5__and00001:O)    | NONE(py_5)             | 1     |
py_5__and0001(py_5__and00011:O)    | NONE(py_5)             | 1     |
py_6__and0000(py_6__and00001:O)    | NONE(py_6)             | 1     |
py_6__and0001(py_6__and00011:O)    | NONE(py_6)             | 1     |
py_7__and0000(py_7__and00001:O)    | NONE(py_7)             | 1     |
py_7__and0001(py_7__and00011:O)    | NONE(py_7)             | 1     |
py_8__and0000(py_8__and00001:O)    | NONE(py_8)             | 1     |
py_8__and0001(py_8__and00011:O)    | NONE(py_8)             | 1     |
py_9__and0000(py_9__and00001:O)    | NONE(py_9)             | 1     |
py_9__and0001(py_9__and00011:O)    | NONE(py_9)             | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.407ns (Maximum Frequency: 106.299MHz)
   Minimum input arrival time before clock: 5.218ns
   Maximum output required time after clock: 21.389ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Nuevo_reloj/clk_aux'
  Clock period: 7.261ns (frequency: 137.722MHz)
  Total number of paths / destination ports: 420 / 10
-------------------------------------------------------------------------
Delay:               7.261ns (Levels of Logic = 12)
  Source:            hcnt_3 (FF)
  Destination:       hcnt_8 (FF)
  Source Clock:      Nuevo_reloj/clk_aux rising
  Destination Clock: Nuevo_reloj/clk_aux rising

  Data Path: hcnt_3 to hcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.720   1.509  hcnt_3 (hcnt_3)
     LUT4_D:I0->LO         1   0.551   0.126  hcnt_not0001_inv1_SW0 (N86)
     LUT4:I3->O            6   0.551   1.198  hcnt_not00011 (hcnt_not0001)
     LUT2:I1->O            1   0.551   0.000  Mcount_hcnt_lut<0> (Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcount_hcnt_cy<0> (Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<1> (Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<2> (Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<3> (Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<4> (Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<5> (Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<6> (Mcount_hcnt_cy<6>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_hcnt_cy<7> (Mcount_hcnt_cy<7>)
     XORCY:CI->O           1   0.904   0.000  Mcount_hcnt_xor<8> (Mcount_hcnt8)
     FDC:D                     0.203          hcnt_8
    ----------------------------------------
    Total                      7.261ns (4.428ns logic, 2.833ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hsyncb_OBUF'
  Clock period: 8.809ns (frequency: 113.520MHz)
  Total number of paths / destination ports: 703 / 11
-------------------------------------------------------------------------
Delay:               8.809ns (Levels of Logic = 13)
  Source:            vcnt_5 (FF)
  Destination:       vcnt_9 (FF)
  Source Clock:      hsyncb_OBUF rising
  Destination Clock: hsyncb_OBUF rising

  Data Path: vcnt_5 to vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.720   1.483  vcnt_5 (vcnt_5)
     LUT2_L:I0->LO         1   0.551   0.126  vcnt_not0001_inv215 (vcnt_not0001_inv215)
     LUT4:I3->O            4   0.551   0.943  vcnt_not0001_inv220 (vcnt_not0001_inv220)
     LUT4:I3->O            8   0.551   1.278  vcnt_not00011 (vcnt_not0001)
     LUT2:I1->O            1   0.551   0.000  Mcount_vcnt_lut<1> (Mcount_vcnt_lut<1>)
     MUXCY:S->O            1   0.500   0.000  Mcount_vcnt_cy<1> (Mcount_vcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<2> (Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<3> (Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<4> (Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<5> (Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<6> (Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<7> (Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_vcnt_cy<8> (Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.904   0.000  Mcount_vcnt_xor<9> (Mcount_vcnt9)
     FDC:D                     0.203          vcnt_9
    ----------------------------------------
    Total                      8.809ns (4.979ns logic, 3.830ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 9.407ns (frequency: 106.299MHz)
  Total number of paths / destination ports: 11501 / 73
-------------------------------------------------------------------------
Delay:               9.407ns (Levels of Logic = 34)
  Source:            Otro_reloj/cuenta_0 (FF)
  Destination:       Otro_reloj/cuenta_20 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Otro_reloj/cuenta_0 to Otro_reloj/cuenta_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  Otro_reloj/cuenta_0 (Otro_reloj/cuenta_0)
     LUT2:I0->O            1   0.551   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_lut<0>1 (Otro_reloj/Mcompar_cuenta_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<0> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<1> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<2> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<3> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<4> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<5> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<6> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<7> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<8> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<9> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<9>)
     MUXCY:CI->O          27   0.281   1.824  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<10> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<10>)
     INV:I->O              1   0.551   0.801  Otro_reloj/cuenta_cmp_eq0000_inv1_INV_0 (Otro_reloj/cuenta_cmp_eq0000_inv)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<0> (Otro_reloj/Mcount_cuenta_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<1> (Otro_reloj/Mcount_cuenta_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<2> (Otro_reloj/Mcount_cuenta_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<3> (Otro_reloj/Mcount_cuenta_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<4> (Otro_reloj/Mcount_cuenta_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<5> (Otro_reloj/Mcount_cuenta_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<6> (Otro_reloj/Mcount_cuenta_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<7> (Otro_reloj/Mcount_cuenta_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<8> (Otro_reloj/Mcount_cuenta_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<9> (Otro_reloj/Mcount_cuenta_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<10> (Otro_reloj/Mcount_cuenta_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<11> (Otro_reloj/Mcount_cuenta_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<12> (Otro_reloj/Mcount_cuenta_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<13> (Otro_reloj/Mcount_cuenta_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<14> (Otro_reloj/Mcount_cuenta_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<15> (Otro_reloj/Mcount_cuenta_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<16> (Otro_reloj/Mcount_cuenta_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<17> (Otro_reloj/Mcount_cuenta_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<18> (Otro_reloj/Mcount_cuenta_cy<18>)
     MUXCY:CI->O           0   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<19> (Otro_reloj/Mcount_cuenta_cy<19>)
     XORCY:CI->O           1   0.904   0.000  Otro_reloj/Mcount_cuenta_xor<20> (Otro_reloj/Mcount_cuenta20)
     FDC:D                     0.203          Otro_reloj/cuenta_20
    ----------------------------------------
    Total                      9.407ns (5.566ns logic, 3.841ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Otro_reloj/clk_aux1'
  Clock period: 8.640ns (frequency: 115.741MHz)
  Total number of paths / destination ports: 322 / 20
-------------------------------------------------------------------------
Delay:               8.640ns (Levels of Logic = 4)
  Source:            r_bx_4 (FF)
  Destination:       r_bx_7 (FF)
  Source Clock:      Otro_reloj/clk_aux1 rising
  Destination Clock: Otro_reloj/clk_aux1 rising

  Data Path: r_bx_4 to r_bx_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            11   0.720   1.483  r_bx_4 (r_bx_4)
     LUT4:I0->O            1   0.551   0.869  bx_cmp_ge00001_SW0 (N6)
     LUT4:I2->O            1   0.551   0.869  bx_cmp_ge00001 (bx_cmp_ge0000)
     LUT3_D:I2->O          1   0.551   0.827  bx<0>21 (N36)
     LUT4:I3->O            7   0.551   1.066  bx<0>11 (N01)
     FDCE:CE                   0.602          r_bx_7
    ----------------------------------------
    Total                      8.640ns (3.526ns logic, 5.114ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PS2CLK'
  Clock period: 3.398ns (frequency: 294.291MHz)
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Delay:               3.398ns (Levels of Logic = 0)
  Source:            Teclado/Mshreg_F_19 (FF)
  Destination:       Teclado/F_19 (FF)
  Source Clock:      PS2CLK rising
  Destination Clock: PS2CLK rising

  Data Path: Teclado/Mshreg_F_19 to Teclado/F_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.195   0.000  Teclado/Mshreg_F_19 (Teclado/Mshreg_F_19)
     FD:D                      0.203          Teclado/F_19
    ----------------------------------------
    Total                      3.398ns (3.398ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.218ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Otro_reloj/clk_aux (FF)
  Destination Clock: clock rising

  Data Path: reset to Otro_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           101   0.821   2.443  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.551   0.801  Otro_reloj/clk_aux_and00001 (Otro_reloj/clk_aux_and0000)
     FDE:CE                    0.602          Otro_reloj/clk_aux
    ----------------------------------------
    Total                      5.218ns (1.974ns logic, 3.244ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PS2CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            PS2DATA (PAD)
  Destination:       Teclado/Mshreg_F_19 (FF)
  Destination Clock: PS2CLK rising

  Data Path: PS2DATA to Teclado/Mshreg_F_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  PS2DATA_IBUF (PS2DATA_IBUF)
     SRL16:D                   0.439          Teclado/Mshreg_F_19
    ----------------------------------------
    Total                      2.061ns (1.260ns logic, 0.801ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Nuevo_reloj/clk_aux'
  Total number of paths / destination ports: 835 / 10
-------------------------------------------------------------------------
Offset:              18.385ns (Levels of Logic = 8)
  Source:            hcnt_2 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      Nuevo_reloj/clk_aux rising

  Data Path: hcnt_2 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.720   1.527  hcnt_2 (hcnt_2)
     LUT4:I0->O            2   0.551   0.945  obstaculo_cmp_gt00001 (obstaculo_cmp_gt00001)
     LUT3:I2->O            1   0.551   0.827  rectangulo91_SW0 (N64)
     LUT4:I3->O            1   0.551   1.140  rectangulo91 (rectangulo91)
     LUT2:I0->O            1   0.551   0.869  rectangulo116 (rectangulo116)
     LUT4:I2->O            1   0.551   0.827  rectangulo333_SW0 (N46)
     LUT4:I3->O            4   0.551   1.112  rectangulo333 (rectangulo)
     LUT2:I1->O            4   0.551   0.917  rgb<1>2 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     18.385ns (10.221ns logic, 8.164ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hsyncb_OBUF'
  Total number of paths / destination ports: 790 / 10
-------------------------------------------------------------------------
Offset:              18.354ns (Levels of Logic = 8)
  Source:            vcnt_1 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      hsyncb_OBUF rising

  Data Path: vcnt_1 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.720   1.473  vcnt_1 (vcnt_1)
     LUT3_D:I0->O          4   0.551   1.112  rectangulo_cmp_lt000331 (N10)
     LUT4:I1->O            1   0.551   0.827  rectangulo111_SW0 (N66)
     LUT4:I3->O            1   0.551   0.996  rectangulo111 (rectangulo111)
     LUT2:I1->O            1   0.551   0.869  rectangulo116 (rectangulo116)
     LUT4:I2->O            1   0.551   0.827  rectangulo333_SW0 (N46)
     LUT4:I3->O            4   0.551   1.112  rectangulo333 (rectangulo)
     LUT2:I1->O            4   0.551   0.917  rgb<1>2 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     18.354ns (10.221ns logic, 8.133ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Otro_reloj/clk_aux1'
  Total number of paths / destination ports: 3456 / 9
-------------------------------------------------------------------------
Offset:              21.389ns (Levels of Logic = 9)
  Source:            r_px_0 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      Otro_reloj/clk_aux1 rising

  Data Path: r_px_0 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.645  r_px_0 (r_px_0)
     LUT2:I1->O            3   0.551   1.102  Msub_mux0000_sub0000_cy<1>11 (Msub_mux0000_sub0000_cy<1>)
     LUT4:I1->O            7   0.551   1.261  Msub_mux0000_sub0000_cy<4>11 (Msub_mux0000_sub0000_cy<4>)
     LUT3:I1->O            4   0.551   0.985  Msub_mux0000_sub0000_cy<6>11 (Msub_mux0000_sub0000_cy<6>)
     LUT3:I2->O            3   0.551   0.907  Msub_mux0000_sub0000_xor<8>11 (mux0000_sub0000<8>)
     MUXCY:DI->O           1   1.128   1.140  Mcompar_bola_cmp_gt0000_cy<8> (Mcompar_bola_cmp_gt0000_cy<8>)
     LUT4:I0->O            1   0.551   0.827  rgb<1>1143_SW0 (N361)
     LUT4:I3->O            4   0.551   1.256  rgb<1>1143 (N18)
     LUT2:I0->O            4   0.551   0.917  rgb<1>2 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     21.389ns (11.349ns logic, 10.040ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.02 secs
 
--> 

Total memory usage is 268440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

