$date
	Sun Oct 23 02:54:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#284739
b101 !
1"
#284742
b101 &
b101 %
1$
#284743
0"
#284746
b10000 &
b10000 %
#284750
b1000 &
b1000 %
#284754
b100 &
b100 %
#284758
b10 &
b10 %
#284762
b1 &
b1 %
1#
#284766
b0 &
0#
b0 %
0$
#1302822
b10011 &
b10011 %
1$
b10011 !
1"
#1302823
0"
#1302826
b111010 &
b111010 %
#1302830
b11101 &
b11101 %
#1302834
b1011000 &
b1011000 %
#1302838
b101100 &
b101100 %
#1302842
b10110 &
b10110 %
#1302846
b1011 &
b1011 %
#1302850
b100010 &
b100010 %
#1302854
b10001 &
b10001 %
#1302858
b110100 &
b110100 %
#1302862
b11010 &
b11010 %
#1302866
b1101 &
b1101 %
#1302870
b101000 &
b101000 %
#1302874
b10100 &
b10100 %
#1302878
b1010 &
b1010 %
#1302882
b101 &
b101 %
#1302886
b10000 &
b10000 %
#1302890
b1000 &
b1000 %
#1302894
b100 &
b100 %
#1302898
b10 &
b10 %
#1302902
b1 &
1#
b1 %
#1302906
b0 &
b0 %
0#
0$
#2227580
b101 !
1"
#2227582
b101 &
b101 %
1$
#2227583
0"
#2227586
b10000 &
b10000 %
#2227590
b1000 &
b1000 %
#2227594
b100 &
b100 %
#2227598
b10 &
b10 %
#2227602
b1 &
b1 %
1#
#2227606
b0 &
0#
b0 %
0$
#4500012
