# Generated by Yosys 0.17+33 (git sha1 0b1a1a576, gcc 11.2.0-19ubuntu1 -fPIC -Os)

.model inverter
.inputs in
.outputs out
.names $false
.names $true
1
.names $undef
.gate LUT4 A=$false B=$false C=$false D=in Z=out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/yosys/share/ecp5/cells_map.v:114.33-115.56"
.param INIT 0000000011111111
.end
