Analysis & Elaboration report for ov7670_ddr_vga
Mon Dec 12 21:08:34 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+------------------------------------+-------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Mon Dec 12 21:08:34 2016         ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; ov7670_ddr_vga                            ;
; Top-level Entity Name              ; ov5640_ddr_vga                            ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                        ; IP Include File                                                                       ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Altera ; FIFO                             ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo                                                                                                                                                                          ; E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/fifo/rdfifo.v                  ;
; Altera ; FIFO                             ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo                                                                                                                                                                          ; E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/fifo/wrfifo.v                  ;
; Altera ; DDR2 High Performance Controller ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0                                                                                                                                                                                    ; E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2.v                     ;
; Altera ; altmemphy                        ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst                                                                                                                ; E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy.v                 ;
; Altera ; ALTPLL                           ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll ; E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v ;
; Altera ; ALTPLL                           ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|system_ctrl:u_system_ctrl|pll:pll_inst                                                                                                                                                                                                                 ; E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/pll/pll.v                      ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                                      ; ov5640_ddr_vga     ; ov7670_ddr_vga     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at ov5640_ddr_vga.v(197): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640_ddr_vga.v
    Info (12023): Found entity 1: ov5640_ddr_vga
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640/reg_config.v
    Info (12023): Found entity 1: reg_config
Warning (10229): Verilog HDL Expression warning at power_on_delay.v(27): truncated literal to match 18 bits
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640/power_on_delay.v
    Info (12023): Found entity 1: power_on_delay
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640/i2c_com.v
    Info (12023): Found entity 1: i2c_com
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640/camera_capture.v
    Info (12023): Found entity 1: camera_capture
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ddr_ctrl.v
    Info (12023): Found entity 1: ddr_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mem_burst_v2.v
    Info (12023): Found entity 1: mem_burst_v2
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_example_top.v
    Info (12023): Found entity 1: ddr2_example_top
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2.v
    Info (12023): Found entity 1: ddr2
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v
    Info (12023): Found entity 1: ddr2_alt_mem_ddrx_controller_top
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_controller.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd_wrap
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_controller_st_top.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller_st_top
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ddr2_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr2_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ddr3_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr3_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_lpddr2_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdwr_data_tmg
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_arbiter.v
    Info (12023): Found entity 1: alt_mem_ddrx_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_burst_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_cmd_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_cmd_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_csr.v
    Info (12023): Found entity 1: alt_mem_ddrx_csr
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_buffer.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_buffer_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer_manager
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_burst_tracking.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_tracking
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_dataid_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_dataid_manager
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_fifo.v
    Info (12023): Found entity 1: alt_mem_ddrx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_list.v
    Info (12023): Found entity 1: alt_mem_ddrx_list
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdata_path
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_wdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_wdata_path
Info (12021): Found 0 design units, including 0 entities, in source file ip_core/ddr/alt_mem_ddrx_define.iv
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder
Info (12021): Found 3 design units, including 3 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_32
Info (12021): Found 3 design units, including 3 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_64
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder
Info (12021): Found 2 design units, including 2 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_32
Info (12021): Found 2 design units, including 2 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_64
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_input_if.v
    Info (12023): Found entity 1: alt_mem_ddrx_input_if
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_mm_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_mm_st_converter
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rank_timer.v
    Info (12023): Found entity 1: alt_mem_ddrx_rank_timer
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_sideband.v
    Info (12023): Found entity 1: alt_mem_ddrx_sideband
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_tbp.v
    Info (12023): Found entity 1: alt_mem_ddrx_tbp
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_timing_param.v
    Info (12023): Found entity 1: alt_mem_ddrx_timing_param
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v
    Info (12023): Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper
Info (12021): Found 25 design units, including 8 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd
    Info (12022): Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg
    Info (12022): Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg
    Info (12022): Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body
    Info (12022): Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg
    Info (12022): Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body
    Info (12022): Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg
    Info (12022): Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body
    Info (12022): Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg
    Info (12022): Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body
    Info (12022): Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct
    Info (12022): Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct
    Info (12022): Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct
    Info (12022): Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct
    Info (12022): Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct
    Info (12022): Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl
    Info (12022): Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct
    Info (12022): Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct
    Info (12023): Found entity 1: ddr2_phy_alt_mem_phy_mmi
    Info (12023): Found entity 2: ddr2_phy_alt_mem_phy_admin
    Info (12023): Found entity 3: ddr2_phy_alt_mem_phy_iram_ram
    Info (12023): Found entity 4: ddr2_phy_alt_mem_phy_iram
    Info (12023): Found entity 5: ddr2_phy_alt_mem_phy_dgrb
    Info (12023): Found entity 6: ddr2_phy_alt_mem_phy_dgwb
    Info (12023): Found entity 7: ddr2_phy_alt_mem_phy_ctrl
    Info (12023): Found entity 8: ddr2_phy_alt_mem_phy_seq
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy.v
    Info (12023): Found entity 1: ddr2_phy
Info (12021): Found 12 design units, including 12 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy.v
    Info (12023): Found entity 1: ddr2_phy_alt_mem_phy
    Info (12023): Found entity 2: ddr2_phy_alt_mem_phy_clk_reset
    Info (12023): Found entity 3: ddr2_phy_alt_mem_phy_ac
    Info (12023): Found entity 4: ddr2_phy_alt_mem_phy_addr_cmd
    Info (12023): Found entity 5: ddr2_phy_alt_mem_phy_dp_io
    Info (12023): Found entity 6: ddr2_phy_alt_mem_phy_read_dp
    Info (12023): Found entity 7: ddr2_phy_alt_mem_phy_write_dp_fr
    Info (12023): Found entity 8: ddr2_phy_alt_mem_phy_rdata_valid
    Info (12023): Found entity 9: ddr2_phy_alt_mem_phy_mux
    Info (12023): Found entity 10: ddr2_phy_alt_mem_phy_mimic
    Info (12023): Found entity 11: ddr2_phy_alt_mem_phy_mimic_debug
    Info (12023): Found entity 12: ddr2_phy_alt_mem_phy_reset_pipe
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v
    Info (12023): Found entity 1: ddr2_phy_alt_mem_phy_pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ddr_2fifo_top.v
    Info (12023): Found entity 1: ddr_2fifo_top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 2 design units, including 2 entities, in source file rtl/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
    Info (12023): Found entity 2: system_delay
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/pll/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga_disp.v
    Info (12023): Found entity 1: vga_disp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bank_switch.v
    Info (12023): Found entity 1: bank_switch
Warning (10236): Verilog HDL Implicit Net warning at ov5640_ddr_vga.v(59): created implicit net for "camera_xclk"
Warning (10236): Verilog HDL Implicit Net warning at ov5640_ddr_vga.v(194): created implicit net for "vga_valid"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(26): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(29): created implicit net for "tr_end"
Warning (10236): Verilog HDL Implicit Net warning at ddr_2fifo_top.v(66): created implicit net for "phy_clk"
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(67): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(76): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(81): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(91): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(100): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(104): conditional expression evaluates to a constant
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(41): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(42): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(43): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(44): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(45): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(46): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(47): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "ov5640_ddr_vga" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ov5640_ddr_vga.v(59): object "camera_xclk" assigned a value but never read
Info (12128): Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl"
Info (12128): Elaborating entity "system_delay" for hierarchy "system_ctrl:u_system_ctrl|system_delay:u_system_delay"
Info (12128): Elaborating entity "pll" for hierarchy "system_ctrl:u_system_ctrl|pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "100"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "159"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "power_on_delay" for hierarchy "power_on_delay:power_on_delay_inst"
Info (12128): Elaborating entity "reg_config" for hierarchy "reg_config:reg_config_inst1"
Info (12128): Elaborating entity "i2c_com" for hierarchy "reg_config:reg_config_inst1|i2c_com:u1"
Warning (10230): Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(42): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "camera_capture" for hierarchy "camera_capture:camera_capture_inst"
Info (12128): Elaborating entity "vga_disp" for hierarchy "vga_disp:vga_disp_inst"
Warning (10230): Verilog HDL assignment warning at vga_disp.v(69): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_disp.v(93): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "ddr_2fifo_top" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst"
Info (12128): Elaborating entity "ddr_ctrl" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst"
Info (12128): Elaborating entity "mem_burst_v2" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"
Critical Warning (10237): Verilog HDL warning at mem_burst_v2.v(84): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (10264): Verilog HDL Case Statement information at mem_burst_v2.v(168): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(193): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(195): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(204): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(206): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(209): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(211): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(214): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(216): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(218): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(231): truncated value with size 25 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(236): truncated value with size 25 to match size of target (24)
Info (10264): Verilog HDL Case Statement information at mem_burst_v2.v(226): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ddr2" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0"
Warning (12125): Using design file ip_core/ddr/ddr2_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr2_controller_phy
Info (12128): Elaborating entity "ddr2_controller_phy" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst"
Info (12128): Elaborating entity "ddr2_alt_mem_ddrx_controller_top" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_mm_st_converter" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"
Warning (10036): Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object "avl_burstbegin_reg" assigned a value but never read
Info (12128): Elaborating entity "alt_mem_ddrx_controller_st_top" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_controller" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"
Critical Warning (10169): Verilog HDL warning at alt_mem_ddrx_controller.v(499): the port and data declarations for array port "afi_rrank" do not specify the same range for each dimension
Warning (10359): HDL warning at alt_mem_ddrx_controller.v(993): see declaration for object "afi_rrank"
Critical Warning (10169): Verilog HDL warning at alt_mem_ddrx_controller.v(500): the port and data declarations for array port "afi_wrank" do not specify the same range for each dimension
Warning (10359): HDL warning at alt_mem_ddrx_controller.v(994): see declaration for object "afi_wrank"
Warning (10230): Verilog HDL assignment warning at alt_mem_ddrx_controller.v(993): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at alt_mem_ddrx_controller.v(994): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "alt_mem_ddrx_input_if" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_cmd_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_tbp" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_arbiter" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_burst_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_addr_cmd_wrap" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_addr_cmd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_odt_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ddr2_odt_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ddr3_odt_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_rdwr_data_tmg" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_wdata_path" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_burst_tracking" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_dataid_manager" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vll1.tdf
    Info (12023): Found entity 1: altsyncram_vll1
Info (12128): Elaborating entity "altsyncram_vll1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf
    Info (12023): Found entity 1: altsyncram_lil1
Info (12128): Elaborating entity "altsyncram_lil1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5841.tdf
    Info (12023): Found entity 1: scfifo_5841
Info (12128): Elaborating entity "scfifo_5841" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej31.tdf
    Info (12023): Found entity 1: a_dpfifo_ej31
Info (12128): Elaborating entity "a_dpfifo_ej31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jrd1.tdf
    Info (12023): Found entity 1: altsyncram_jrd1
Info (12128): Elaborating entity "altsyncram_jrd1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|altsyncram_jrd1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cmpr_gs8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_unb:wr_ptr"
Info (12128): Elaborating entity "alt_mem_ddrx_rdata_path" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "45"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p941.tdf
    Info (12023): Found entity 1: scfifo_p941
Info (12128): Elaborating entity "scfifo_p941" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf
    Info (12023): Found entity 1: a_dpfifo_2l31
Info (12128): Elaborating entity "a_dpfifo_2l31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rud1.tdf
    Info (12023): Found entity 1: altsyncram_rud1
Info (12128): Elaborating entity "altsyncram_rud1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf
    Info (12023): Found entity 1: cmpr_hs8
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_hs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_hs8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf
    Info (12023): Found entity 1: cntr_bo7
Info (12128): Elaborating entity "cntr_bo7" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_bo7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_vnb:wr_ptr"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "39"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_c841.tdf
    Info (12023): Found entity 1: scfifo_c841
Info (12128): Elaborating entity "scfifo_c841" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_lj31.tdf
    Info (12023): Found entity 1: a_dpfifo_lj31
Info (12128): Elaborating entity "a_dpfifo_lj31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sd1.tdf
    Info (12023): Found entity 1: altsyncram_1sd1
Info (12128): Elaborating entity "altsyncram_1sd1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|altsyncram_1sd1:FIFOram"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_j941.tdf
    Info (12023): Found entity 1: scfifo_j941
Info (12128): Elaborating entity "scfifo_j941" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk31.tdf
    Info (12023): Found entity 1: a_dpfifo_sk31
Info (12128): Elaborating entity "a_dpfifo_sk31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf
    Info (12023): Found entity 1: altsyncram_fud1
Info (12128): Elaborating entity "altsyncram_fud1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "33"
    Info (12134): Parameter "width_b" = "33"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pl1.tdf
    Info (12023): Found entity 1: altsyncram_7pl1
Info (12128): Elaborating entity "altsyncram_7pl1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder_decoder_wrapper" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"
Warning (10230): Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder_32" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder_32_altecc_encoder" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder_32" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder_32_altecc_decoder" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder_32_decode" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder"
Info (12128): Elaborating entity "alt_mem_ddrx_sideband" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_rank_timer" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_timing_param" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst"
Info (12128): Elaborating entity "ddr2_phy" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(462): object "ctl_mem_dqs" assigned a value but never read
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_dp_io" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio"
Info (12128): Elaborating entity "altddio_in" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf
    Info (12023): Found entity 1: ddio_in_9gd
Info (12128): Elaborating entity "ddio_in_9gd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_read_dp" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf
    Info (12023): Found entity 1: altsyncram_reh1
Info (12128): Elaborating entity "altsyncram_reh1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_write_dp_fr" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"
Warning (10230): Verilog HDL assignment warning at ddr2_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_addr_cmd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_ac" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object "ac_h_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object "ac_l_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object "ac_h_2r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object "ac_l_2r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object "ac_2x_retime_r" assigned a value but never read
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "ON"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf
    Info (12023): Found entity 1: ddio_out_nhd
Info (12128): Elaborating entity "ddio_out_nhd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_ac" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object "ac_h_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object "ac_l_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object "ac_h_2r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object "ac_l_2r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object "ac_2x_retime_r" assigned a value but never read
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf
    Info (12023): Found entity 1: ddio_out_akd
Info (12128): Elaborating entity "ddio_out_akd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_seq_wrapper" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_seq" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"
Warning (10631): VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable "static_rst_offset", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable "phs_shft_busy_1r", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_admin" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_dgrb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb"
Warning (10631): VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable "sig_iram_wds_req", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_dgwb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_ctrl" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_rdata_valid" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(3772): object "rdv_pipe_ip_beat2_r" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf
    Info (12023): Found entity 1: altsyncram_boi1
Info (12128): Elaborating entity "altsyncram_boi1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_clk_reset" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1222): object "global_reset_ams_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1223): object "global_reset_ams_n_r" assigned a value but never read
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_pll" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1667"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1667"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1667"
    Info (12134): Parameter "clk2_phase_shift" = "-1500"
    Info (12134): Parameter "clk3_divide_by" = "500"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1667"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "500"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1667"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info (12134): Parameter "vco_phase_shift_step" = "107"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_2il3.tdf
    Info (12023): Found entity 1: altpll_2il3
Info (12128): Elaborating entity "altpll_2il3" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_4ho
Info (12128): Elaborating entity "altpll_dyn_phase_le_4ho" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_5ho
Info (12128): Elaborating entity "altpll_dyn_phase_le_5ho" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_6ho
Info (12128): Elaborating entity "altpll_dyn_phase_le_6ho" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22e.tdf
    Info (12023): Found entity 1: cntr_22e
Info (12128): Elaborating entity "cntr_22e" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_22e:phasestep_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12128): Elaborating entity "cmpr_ogc" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_22e:phasestep_counter|cmpr_ogc:cmpr12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ge.tdf
    Info (12023): Found entity 1: cntr_8ge
Info (12128): Elaborating entity "cntr_8ge" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_8ge:pll_internal_phasestep"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (12128): Elaborating entity "cmpr_pgc" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_8ge:pll_internal_phasestep|cmpr_pgc:cmpr14"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Warning (287001): Assertion warning: oe input port is not connected
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf
    Info (12023): Found entity 1: ddio_bidir_n5h
Info (12128): Elaborating entity "ddio_bidir_n5h" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Warning (287001): Assertion warning: oe input port is not connected
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf
    Info (12023): Found entity 1: ddio_bidir_ref
Info (12128): Elaborating entity "ddio_bidir_ref" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_reset_pipe" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_reset_pipe" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_mimic" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc"
Info (12128): Elaborating entity "dcfifo_ctrl" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst"
Info (12128): Elaborating entity "wrfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_2bk1.tdf
    Info (12023): Found entity 1: dcfifo_2bk1
Info (12128): Elaborating entity "dcfifo_2bk1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf
    Info (12023): Found entity 1: altsyncram_qj31
Info (12128): Elaborating entity "altsyncram_qj31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "rdfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "bank_switch" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst"
Error (12006): Node instance "cmos_select_inst" instantiates undefined entity "cmos_select" File: E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/ov5640_ddr_vga.v Line: 149
Info (144001): Generated suppressed messages file E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov7670_ddr_vga.map.smsg


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov7670_ddr_vga.map.smsg.


