
X_axis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004614  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080046d0  080046d0  000146d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047d0  080047d0  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  080047d0  080047d0  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  080047d0  080047d0  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047d0  080047d0  000147d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047d4  080047d4  000147d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  080047d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000028  08004800  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08004800  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   000079e3  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001958  00000000  00000000  00027a33  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000820  00000000  00000000  00029390  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000748  00000000  00000000  00029bb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014b70  00000000  00000000  0002a2f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007d77  00000000  00000000  0003ee68  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00083b75  00000000  00000000  00046bdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ca754  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d64  00000000  00000000  000ca7d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000028 	.word	0x20000028
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080046b8 	.word	0x080046b8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000002c 	.word	0x2000002c
 8000100:	080046b8 	.word	0x080046b8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_f2uiz>:
 800021c:	219e      	movs	r1, #158	; 0x9e
 800021e:	b510      	push	{r4, lr}
 8000220:	05c9      	lsls	r1, r1, #23
 8000222:	1c04      	adds	r4, r0, #0
 8000224:	f000 fcf4 	bl	8000c10 <__aeabi_fcmpge>
 8000228:	2800      	cmp	r0, #0
 800022a:	d103      	bne.n	8000234 <__aeabi_f2uiz+0x18>
 800022c:	1c20      	adds	r0, r4, #0
 800022e:	f000 fc15 	bl	8000a5c <__aeabi_f2iz>
 8000232:	bd10      	pop	{r4, pc}
 8000234:	219e      	movs	r1, #158	; 0x9e
 8000236:	1c20      	adds	r0, r4, #0
 8000238:	05c9      	lsls	r1, r1, #23
 800023a:	f000 fa4b 	bl	80006d4 <__aeabi_fsub>
 800023e:	f000 fc0d 	bl	8000a5c <__aeabi_f2iz>
 8000242:	2380      	movs	r3, #128	; 0x80
 8000244:	061b      	lsls	r3, r3, #24
 8000246:	469c      	mov	ip, r3
 8000248:	4460      	add	r0, ip
 800024a:	e7f2      	b.n	8000232 <__aeabi_f2uiz+0x16>

0800024c <__aeabi_fdiv>:
 800024c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800024e:	4657      	mov	r7, sl
 8000250:	464e      	mov	r6, r9
 8000252:	4645      	mov	r5, r8
 8000254:	46de      	mov	lr, fp
 8000256:	0244      	lsls	r4, r0, #9
 8000258:	b5e0      	push	{r5, r6, r7, lr}
 800025a:	0046      	lsls	r6, r0, #1
 800025c:	4688      	mov	r8, r1
 800025e:	0a64      	lsrs	r4, r4, #9
 8000260:	0e36      	lsrs	r6, r6, #24
 8000262:	0fc7      	lsrs	r7, r0, #31
 8000264:	2e00      	cmp	r6, #0
 8000266:	d063      	beq.n	8000330 <__aeabi_fdiv+0xe4>
 8000268:	2eff      	cmp	r6, #255	; 0xff
 800026a:	d024      	beq.n	80002b6 <__aeabi_fdiv+0x6a>
 800026c:	2380      	movs	r3, #128	; 0x80
 800026e:	00e4      	lsls	r4, r4, #3
 8000270:	04db      	lsls	r3, r3, #19
 8000272:	431c      	orrs	r4, r3
 8000274:	2300      	movs	r3, #0
 8000276:	4699      	mov	r9, r3
 8000278:	469b      	mov	fp, r3
 800027a:	3e7f      	subs	r6, #127	; 0x7f
 800027c:	4643      	mov	r3, r8
 800027e:	4642      	mov	r2, r8
 8000280:	025d      	lsls	r5, r3, #9
 8000282:	0fd2      	lsrs	r2, r2, #31
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	0a6d      	lsrs	r5, r5, #9
 8000288:	0e1b      	lsrs	r3, r3, #24
 800028a:	4690      	mov	r8, r2
 800028c:	4692      	mov	sl, r2
 800028e:	d065      	beq.n	800035c <__aeabi_fdiv+0x110>
 8000290:	2bff      	cmp	r3, #255	; 0xff
 8000292:	d055      	beq.n	8000340 <__aeabi_fdiv+0xf4>
 8000294:	2280      	movs	r2, #128	; 0x80
 8000296:	2100      	movs	r1, #0
 8000298:	00ed      	lsls	r5, r5, #3
 800029a:	04d2      	lsls	r2, r2, #19
 800029c:	3b7f      	subs	r3, #127	; 0x7f
 800029e:	4315      	orrs	r5, r2
 80002a0:	1af6      	subs	r6, r6, r3
 80002a2:	4643      	mov	r3, r8
 80002a4:	464a      	mov	r2, r9
 80002a6:	407b      	eors	r3, r7
 80002a8:	2a0f      	cmp	r2, #15
 80002aa:	d900      	bls.n	80002ae <__aeabi_fdiv+0x62>
 80002ac:	e08d      	b.n	80003ca <__aeabi_fdiv+0x17e>
 80002ae:	486d      	ldr	r0, [pc, #436]	; (8000464 <__aeabi_fdiv+0x218>)
 80002b0:	0092      	lsls	r2, r2, #2
 80002b2:	5882      	ldr	r2, [r0, r2]
 80002b4:	4697      	mov	pc, r2
 80002b6:	2c00      	cmp	r4, #0
 80002b8:	d154      	bne.n	8000364 <__aeabi_fdiv+0x118>
 80002ba:	2308      	movs	r3, #8
 80002bc:	4699      	mov	r9, r3
 80002be:	3b06      	subs	r3, #6
 80002c0:	26ff      	movs	r6, #255	; 0xff
 80002c2:	469b      	mov	fp, r3
 80002c4:	e7da      	b.n	800027c <__aeabi_fdiv+0x30>
 80002c6:	2500      	movs	r5, #0
 80002c8:	4653      	mov	r3, sl
 80002ca:	2902      	cmp	r1, #2
 80002cc:	d01b      	beq.n	8000306 <__aeabi_fdiv+0xba>
 80002ce:	2903      	cmp	r1, #3
 80002d0:	d100      	bne.n	80002d4 <__aeabi_fdiv+0x88>
 80002d2:	e0bf      	b.n	8000454 <__aeabi_fdiv+0x208>
 80002d4:	2901      	cmp	r1, #1
 80002d6:	d028      	beq.n	800032a <__aeabi_fdiv+0xde>
 80002d8:	0030      	movs	r0, r6
 80002da:	307f      	adds	r0, #127	; 0x7f
 80002dc:	2800      	cmp	r0, #0
 80002de:	dd20      	ble.n	8000322 <__aeabi_fdiv+0xd6>
 80002e0:	076a      	lsls	r2, r5, #29
 80002e2:	d004      	beq.n	80002ee <__aeabi_fdiv+0xa2>
 80002e4:	220f      	movs	r2, #15
 80002e6:	402a      	ands	r2, r5
 80002e8:	2a04      	cmp	r2, #4
 80002ea:	d000      	beq.n	80002ee <__aeabi_fdiv+0xa2>
 80002ec:	3504      	adds	r5, #4
 80002ee:	012a      	lsls	r2, r5, #4
 80002f0:	d503      	bpl.n	80002fa <__aeabi_fdiv+0xae>
 80002f2:	0030      	movs	r0, r6
 80002f4:	4a5c      	ldr	r2, [pc, #368]	; (8000468 <__aeabi_fdiv+0x21c>)
 80002f6:	3080      	adds	r0, #128	; 0x80
 80002f8:	4015      	ands	r5, r2
 80002fa:	28fe      	cmp	r0, #254	; 0xfe
 80002fc:	dc03      	bgt.n	8000306 <__aeabi_fdiv+0xba>
 80002fe:	01ac      	lsls	r4, r5, #6
 8000300:	0a64      	lsrs	r4, r4, #9
 8000302:	b2c2      	uxtb	r2, r0
 8000304:	e001      	b.n	800030a <__aeabi_fdiv+0xbe>
 8000306:	22ff      	movs	r2, #255	; 0xff
 8000308:	2400      	movs	r4, #0
 800030a:	0264      	lsls	r4, r4, #9
 800030c:	05d2      	lsls	r2, r2, #23
 800030e:	0a60      	lsrs	r0, r4, #9
 8000310:	07db      	lsls	r3, r3, #31
 8000312:	4310      	orrs	r0, r2
 8000314:	4318      	orrs	r0, r3
 8000316:	bc3c      	pop	{r2, r3, r4, r5}
 8000318:	4690      	mov	r8, r2
 800031a:	4699      	mov	r9, r3
 800031c:	46a2      	mov	sl, r4
 800031e:	46ab      	mov	fp, r5
 8000320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000322:	2201      	movs	r2, #1
 8000324:	1a10      	subs	r0, r2, r0
 8000326:	281b      	cmp	r0, #27
 8000328:	dd7c      	ble.n	8000424 <__aeabi_fdiv+0x1d8>
 800032a:	2200      	movs	r2, #0
 800032c:	2400      	movs	r4, #0
 800032e:	e7ec      	b.n	800030a <__aeabi_fdiv+0xbe>
 8000330:	2c00      	cmp	r4, #0
 8000332:	d11d      	bne.n	8000370 <__aeabi_fdiv+0x124>
 8000334:	2304      	movs	r3, #4
 8000336:	4699      	mov	r9, r3
 8000338:	3b03      	subs	r3, #3
 800033a:	2600      	movs	r6, #0
 800033c:	469b      	mov	fp, r3
 800033e:	e79d      	b.n	800027c <__aeabi_fdiv+0x30>
 8000340:	3eff      	subs	r6, #255	; 0xff
 8000342:	2d00      	cmp	r5, #0
 8000344:	d120      	bne.n	8000388 <__aeabi_fdiv+0x13c>
 8000346:	2102      	movs	r1, #2
 8000348:	4643      	mov	r3, r8
 800034a:	464a      	mov	r2, r9
 800034c:	407b      	eors	r3, r7
 800034e:	430a      	orrs	r2, r1
 8000350:	2a0f      	cmp	r2, #15
 8000352:	d8d8      	bhi.n	8000306 <__aeabi_fdiv+0xba>
 8000354:	4845      	ldr	r0, [pc, #276]	; (800046c <__aeabi_fdiv+0x220>)
 8000356:	0092      	lsls	r2, r2, #2
 8000358:	5882      	ldr	r2, [r0, r2]
 800035a:	4697      	mov	pc, r2
 800035c:	2d00      	cmp	r5, #0
 800035e:	d119      	bne.n	8000394 <__aeabi_fdiv+0x148>
 8000360:	2101      	movs	r1, #1
 8000362:	e7f1      	b.n	8000348 <__aeabi_fdiv+0xfc>
 8000364:	230c      	movs	r3, #12
 8000366:	4699      	mov	r9, r3
 8000368:	3b09      	subs	r3, #9
 800036a:	26ff      	movs	r6, #255	; 0xff
 800036c:	469b      	mov	fp, r3
 800036e:	e785      	b.n	800027c <__aeabi_fdiv+0x30>
 8000370:	0020      	movs	r0, r4
 8000372:	f000 fc57 	bl	8000c24 <__clzsi2>
 8000376:	2676      	movs	r6, #118	; 0x76
 8000378:	1f43      	subs	r3, r0, #5
 800037a:	409c      	lsls	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	4276      	negs	r6, r6
 8000380:	1a36      	subs	r6, r6, r0
 8000382:	4699      	mov	r9, r3
 8000384:	469b      	mov	fp, r3
 8000386:	e779      	b.n	800027c <__aeabi_fdiv+0x30>
 8000388:	464a      	mov	r2, r9
 800038a:	2303      	movs	r3, #3
 800038c:	431a      	orrs	r2, r3
 800038e:	4691      	mov	r9, r2
 8000390:	2103      	movs	r1, #3
 8000392:	e786      	b.n	80002a2 <__aeabi_fdiv+0x56>
 8000394:	0028      	movs	r0, r5
 8000396:	f000 fc45 	bl	8000c24 <__clzsi2>
 800039a:	1f43      	subs	r3, r0, #5
 800039c:	1836      	adds	r6, r6, r0
 800039e:	409d      	lsls	r5, r3
 80003a0:	3676      	adds	r6, #118	; 0x76
 80003a2:	2100      	movs	r1, #0
 80003a4:	e77d      	b.n	80002a2 <__aeabi_fdiv+0x56>
 80003a6:	2480      	movs	r4, #128	; 0x80
 80003a8:	2300      	movs	r3, #0
 80003aa:	03e4      	lsls	r4, r4, #15
 80003ac:	22ff      	movs	r2, #255	; 0xff
 80003ae:	e7ac      	b.n	800030a <__aeabi_fdiv+0xbe>
 80003b0:	2500      	movs	r5, #0
 80003b2:	2380      	movs	r3, #128	; 0x80
 80003b4:	03db      	lsls	r3, r3, #15
 80003b6:	421c      	tst	r4, r3
 80003b8:	d028      	beq.n	800040c <__aeabi_fdiv+0x1c0>
 80003ba:	421d      	tst	r5, r3
 80003bc:	d126      	bne.n	800040c <__aeabi_fdiv+0x1c0>
 80003be:	432b      	orrs	r3, r5
 80003c0:	025c      	lsls	r4, r3, #9
 80003c2:	0a64      	lsrs	r4, r4, #9
 80003c4:	4643      	mov	r3, r8
 80003c6:	22ff      	movs	r2, #255	; 0xff
 80003c8:	e79f      	b.n	800030a <__aeabi_fdiv+0xbe>
 80003ca:	0162      	lsls	r2, r4, #5
 80003cc:	016c      	lsls	r4, r5, #5
 80003ce:	42a2      	cmp	r2, r4
 80003d0:	d224      	bcs.n	800041c <__aeabi_fdiv+0x1d0>
 80003d2:	211b      	movs	r1, #27
 80003d4:	2500      	movs	r5, #0
 80003d6:	3e01      	subs	r6, #1
 80003d8:	2701      	movs	r7, #1
 80003da:	0010      	movs	r0, r2
 80003dc:	006d      	lsls	r5, r5, #1
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	2800      	cmp	r0, #0
 80003e2:	db01      	blt.n	80003e8 <__aeabi_fdiv+0x19c>
 80003e4:	4294      	cmp	r4, r2
 80003e6:	d801      	bhi.n	80003ec <__aeabi_fdiv+0x1a0>
 80003e8:	1b12      	subs	r2, r2, r4
 80003ea:	433d      	orrs	r5, r7
 80003ec:	3901      	subs	r1, #1
 80003ee:	2900      	cmp	r1, #0
 80003f0:	d1f3      	bne.n	80003da <__aeabi_fdiv+0x18e>
 80003f2:	0014      	movs	r4, r2
 80003f4:	1e62      	subs	r2, r4, #1
 80003f6:	4194      	sbcs	r4, r2
 80003f8:	4325      	orrs	r5, r4
 80003fa:	e76d      	b.n	80002d8 <__aeabi_fdiv+0x8c>
 80003fc:	46ba      	mov	sl, r7
 80003fe:	4659      	mov	r1, fp
 8000400:	0025      	movs	r5, r4
 8000402:	4653      	mov	r3, sl
 8000404:	2902      	cmp	r1, #2
 8000406:	d000      	beq.n	800040a <__aeabi_fdiv+0x1be>
 8000408:	e761      	b.n	80002ce <__aeabi_fdiv+0x82>
 800040a:	e77c      	b.n	8000306 <__aeabi_fdiv+0xba>
 800040c:	2380      	movs	r3, #128	; 0x80
 800040e:	03db      	lsls	r3, r3, #15
 8000410:	431c      	orrs	r4, r3
 8000412:	0264      	lsls	r4, r4, #9
 8000414:	0a64      	lsrs	r4, r4, #9
 8000416:	003b      	movs	r3, r7
 8000418:	22ff      	movs	r2, #255	; 0xff
 800041a:	e776      	b.n	800030a <__aeabi_fdiv+0xbe>
 800041c:	1b12      	subs	r2, r2, r4
 800041e:	211a      	movs	r1, #26
 8000420:	2501      	movs	r5, #1
 8000422:	e7d9      	b.n	80003d8 <__aeabi_fdiv+0x18c>
 8000424:	369e      	adds	r6, #158	; 0x9e
 8000426:	002a      	movs	r2, r5
 8000428:	40b5      	lsls	r5, r6
 800042a:	002c      	movs	r4, r5
 800042c:	40c2      	lsrs	r2, r0
 800042e:	1e65      	subs	r5, r4, #1
 8000430:	41ac      	sbcs	r4, r5
 8000432:	4314      	orrs	r4, r2
 8000434:	0762      	lsls	r2, r4, #29
 8000436:	d004      	beq.n	8000442 <__aeabi_fdiv+0x1f6>
 8000438:	220f      	movs	r2, #15
 800043a:	4022      	ands	r2, r4
 800043c:	2a04      	cmp	r2, #4
 800043e:	d000      	beq.n	8000442 <__aeabi_fdiv+0x1f6>
 8000440:	3404      	adds	r4, #4
 8000442:	0162      	lsls	r2, r4, #5
 8000444:	d403      	bmi.n	800044e <__aeabi_fdiv+0x202>
 8000446:	01a4      	lsls	r4, r4, #6
 8000448:	0a64      	lsrs	r4, r4, #9
 800044a:	2200      	movs	r2, #0
 800044c:	e75d      	b.n	800030a <__aeabi_fdiv+0xbe>
 800044e:	2201      	movs	r2, #1
 8000450:	2400      	movs	r4, #0
 8000452:	e75a      	b.n	800030a <__aeabi_fdiv+0xbe>
 8000454:	2480      	movs	r4, #128	; 0x80
 8000456:	03e4      	lsls	r4, r4, #15
 8000458:	432c      	orrs	r4, r5
 800045a:	0264      	lsls	r4, r4, #9
 800045c:	0a64      	lsrs	r4, r4, #9
 800045e:	22ff      	movs	r2, #255	; 0xff
 8000460:	e753      	b.n	800030a <__aeabi_fdiv+0xbe>
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	080046d0 	.word	0x080046d0
 8000468:	f7ffffff 	.word	0xf7ffffff
 800046c:	08004710 	.word	0x08004710

08000470 <__aeabi_fmul>:
 8000470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000472:	464e      	mov	r6, r9
 8000474:	4657      	mov	r7, sl
 8000476:	4645      	mov	r5, r8
 8000478:	46de      	mov	lr, fp
 800047a:	b5e0      	push	{r5, r6, r7, lr}
 800047c:	0243      	lsls	r3, r0, #9
 800047e:	0a5b      	lsrs	r3, r3, #9
 8000480:	0045      	lsls	r5, r0, #1
 8000482:	b083      	sub	sp, #12
 8000484:	1c0f      	adds	r7, r1, #0
 8000486:	4699      	mov	r9, r3
 8000488:	0e2d      	lsrs	r5, r5, #24
 800048a:	0fc6      	lsrs	r6, r0, #31
 800048c:	2d00      	cmp	r5, #0
 800048e:	d057      	beq.n	8000540 <__aeabi_fmul+0xd0>
 8000490:	2dff      	cmp	r5, #255	; 0xff
 8000492:	d024      	beq.n	80004de <__aeabi_fmul+0x6e>
 8000494:	2080      	movs	r0, #128	; 0x80
 8000496:	00db      	lsls	r3, r3, #3
 8000498:	04c0      	lsls	r0, r0, #19
 800049a:	4318      	orrs	r0, r3
 800049c:	2300      	movs	r3, #0
 800049e:	4681      	mov	r9, r0
 80004a0:	469a      	mov	sl, r3
 80004a2:	469b      	mov	fp, r3
 80004a4:	3d7f      	subs	r5, #127	; 0x7f
 80004a6:	027c      	lsls	r4, r7, #9
 80004a8:	007a      	lsls	r2, r7, #1
 80004aa:	0ffb      	lsrs	r3, r7, #31
 80004ac:	0a64      	lsrs	r4, r4, #9
 80004ae:	0e12      	lsrs	r2, r2, #24
 80004b0:	4698      	mov	r8, r3
 80004b2:	d023      	beq.n	80004fc <__aeabi_fmul+0x8c>
 80004b4:	2aff      	cmp	r2, #255	; 0xff
 80004b6:	d04b      	beq.n	8000550 <__aeabi_fmul+0xe0>
 80004b8:	00e3      	lsls	r3, r4, #3
 80004ba:	2480      	movs	r4, #128	; 0x80
 80004bc:	2000      	movs	r0, #0
 80004be:	04e4      	lsls	r4, r4, #19
 80004c0:	3a7f      	subs	r2, #127	; 0x7f
 80004c2:	431c      	orrs	r4, r3
 80004c4:	18ad      	adds	r5, r5, r2
 80004c6:	1c6b      	adds	r3, r5, #1
 80004c8:	4647      	mov	r7, r8
 80004ca:	9301      	str	r3, [sp, #4]
 80004cc:	4653      	mov	r3, sl
 80004ce:	4077      	eors	r7, r6
 80004d0:	003a      	movs	r2, r7
 80004d2:	2b0f      	cmp	r3, #15
 80004d4:	d848      	bhi.n	8000568 <__aeabi_fmul+0xf8>
 80004d6:	497d      	ldr	r1, [pc, #500]	; (80006cc <__aeabi_fmul+0x25c>)
 80004d8:	009b      	lsls	r3, r3, #2
 80004da:	58cb      	ldr	r3, [r1, r3]
 80004dc:	469f      	mov	pc, r3
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d000      	beq.n	80004e4 <__aeabi_fmul+0x74>
 80004e2:	e085      	b.n	80005f0 <__aeabi_fmul+0x180>
 80004e4:	3308      	adds	r3, #8
 80004e6:	469a      	mov	sl, r3
 80004e8:	3b06      	subs	r3, #6
 80004ea:	469b      	mov	fp, r3
 80004ec:	027c      	lsls	r4, r7, #9
 80004ee:	007a      	lsls	r2, r7, #1
 80004f0:	0ffb      	lsrs	r3, r7, #31
 80004f2:	25ff      	movs	r5, #255	; 0xff
 80004f4:	0a64      	lsrs	r4, r4, #9
 80004f6:	0e12      	lsrs	r2, r2, #24
 80004f8:	4698      	mov	r8, r3
 80004fa:	d1db      	bne.n	80004b4 <__aeabi_fmul+0x44>
 80004fc:	2c00      	cmp	r4, #0
 80004fe:	d000      	beq.n	8000502 <__aeabi_fmul+0x92>
 8000500:	e090      	b.n	8000624 <__aeabi_fmul+0x1b4>
 8000502:	4652      	mov	r2, sl
 8000504:	2301      	movs	r3, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4692      	mov	sl, r2
 800050a:	2001      	movs	r0, #1
 800050c:	e7db      	b.n	80004c6 <__aeabi_fmul+0x56>
 800050e:	464c      	mov	r4, r9
 8000510:	4658      	mov	r0, fp
 8000512:	0017      	movs	r7, r2
 8000514:	2802      	cmp	r0, #2
 8000516:	d024      	beq.n	8000562 <__aeabi_fmul+0xf2>
 8000518:	2803      	cmp	r0, #3
 800051a:	d100      	bne.n	800051e <__aeabi_fmul+0xae>
 800051c:	e0cf      	b.n	80006be <__aeabi_fmul+0x24e>
 800051e:	2200      	movs	r2, #0
 8000520:	2300      	movs	r3, #0
 8000522:	2801      	cmp	r0, #1
 8000524:	d14d      	bne.n	80005c2 <__aeabi_fmul+0x152>
 8000526:	0258      	lsls	r0, r3, #9
 8000528:	05d2      	lsls	r2, r2, #23
 800052a:	0a40      	lsrs	r0, r0, #9
 800052c:	07ff      	lsls	r7, r7, #31
 800052e:	4310      	orrs	r0, r2
 8000530:	4338      	orrs	r0, r7
 8000532:	b003      	add	sp, #12
 8000534:	bc3c      	pop	{r2, r3, r4, r5}
 8000536:	4690      	mov	r8, r2
 8000538:	4699      	mov	r9, r3
 800053a:	46a2      	mov	sl, r4
 800053c:	46ab      	mov	fp, r5
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000540:	2b00      	cmp	r3, #0
 8000542:	d15b      	bne.n	80005fc <__aeabi_fmul+0x18c>
 8000544:	2304      	movs	r3, #4
 8000546:	469a      	mov	sl, r3
 8000548:	3b03      	subs	r3, #3
 800054a:	2500      	movs	r5, #0
 800054c:	469b      	mov	fp, r3
 800054e:	e7aa      	b.n	80004a6 <__aeabi_fmul+0x36>
 8000550:	35ff      	adds	r5, #255	; 0xff
 8000552:	2c00      	cmp	r4, #0
 8000554:	d160      	bne.n	8000618 <__aeabi_fmul+0x1a8>
 8000556:	4652      	mov	r2, sl
 8000558:	2302      	movs	r3, #2
 800055a:	431a      	orrs	r2, r3
 800055c:	4692      	mov	sl, r2
 800055e:	2002      	movs	r0, #2
 8000560:	e7b1      	b.n	80004c6 <__aeabi_fmul+0x56>
 8000562:	22ff      	movs	r2, #255	; 0xff
 8000564:	2300      	movs	r3, #0
 8000566:	e7de      	b.n	8000526 <__aeabi_fmul+0xb6>
 8000568:	464b      	mov	r3, r9
 800056a:	0c1b      	lsrs	r3, r3, #16
 800056c:	469c      	mov	ip, r3
 800056e:	464b      	mov	r3, r9
 8000570:	0426      	lsls	r6, r4, #16
 8000572:	0c36      	lsrs	r6, r6, #16
 8000574:	0418      	lsls	r0, r3, #16
 8000576:	4661      	mov	r1, ip
 8000578:	0033      	movs	r3, r6
 800057a:	0c22      	lsrs	r2, r4, #16
 800057c:	4664      	mov	r4, ip
 800057e:	0c00      	lsrs	r0, r0, #16
 8000580:	4343      	muls	r3, r0
 8000582:	434e      	muls	r6, r1
 8000584:	4350      	muls	r0, r2
 8000586:	4354      	muls	r4, r2
 8000588:	1980      	adds	r0, r0, r6
 800058a:	0c1a      	lsrs	r2, r3, #16
 800058c:	1812      	adds	r2, r2, r0
 800058e:	4296      	cmp	r6, r2
 8000590:	d903      	bls.n	800059a <__aeabi_fmul+0x12a>
 8000592:	2180      	movs	r1, #128	; 0x80
 8000594:	0249      	lsls	r1, r1, #9
 8000596:	468c      	mov	ip, r1
 8000598:	4464      	add	r4, ip
 800059a:	041b      	lsls	r3, r3, #16
 800059c:	0c1b      	lsrs	r3, r3, #16
 800059e:	0410      	lsls	r0, r2, #16
 80005a0:	18c0      	adds	r0, r0, r3
 80005a2:	0183      	lsls	r3, r0, #6
 80005a4:	1e5e      	subs	r6, r3, #1
 80005a6:	41b3      	sbcs	r3, r6
 80005a8:	0e80      	lsrs	r0, r0, #26
 80005aa:	4318      	orrs	r0, r3
 80005ac:	0c13      	lsrs	r3, r2, #16
 80005ae:	191b      	adds	r3, r3, r4
 80005b0:	019b      	lsls	r3, r3, #6
 80005b2:	4303      	orrs	r3, r0
 80005b4:	001c      	movs	r4, r3
 80005b6:	0123      	lsls	r3, r4, #4
 80005b8:	d579      	bpl.n	80006ae <__aeabi_fmul+0x23e>
 80005ba:	2301      	movs	r3, #1
 80005bc:	0862      	lsrs	r2, r4, #1
 80005be:	401c      	ands	r4, r3
 80005c0:	4314      	orrs	r4, r2
 80005c2:	9a01      	ldr	r2, [sp, #4]
 80005c4:	327f      	adds	r2, #127	; 0x7f
 80005c6:	2a00      	cmp	r2, #0
 80005c8:	dd4d      	ble.n	8000666 <__aeabi_fmul+0x1f6>
 80005ca:	0763      	lsls	r3, r4, #29
 80005cc:	d004      	beq.n	80005d8 <__aeabi_fmul+0x168>
 80005ce:	230f      	movs	r3, #15
 80005d0:	4023      	ands	r3, r4
 80005d2:	2b04      	cmp	r3, #4
 80005d4:	d000      	beq.n	80005d8 <__aeabi_fmul+0x168>
 80005d6:	3404      	adds	r4, #4
 80005d8:	0123      	lsls	r3, r4, #4
 80005da:	d503      	bpl.n	80005e4 <__aeabi_fmul+0x174>
 80005dc:	4b3c      	ldr	r3, [pc, #240]	; (80006d0 <__aeabi_fmul+0x260>)
 80005de:	9a01      	ldr	r2, [sp, #4]
 80005e0:	401c      	ands	r4, r3
 80005e2:	3280      	adds	r2, #128	; 0x80
 80005e4:	2afe      	cmp	r2, #254	; 0xfe
 80005e6:	dcbc      	bgt.n	8000562 <__aeabi_fmul+0xf2>
 80005e8:	01a3      	lsls	r3, r4, #6
 80005ea:	0a5b      	lsrs	r3, r3, #9
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	e79a      	b.n	8000526 <__aeabi_fmul+0xb6>
 80005f0:	230c      	movs	r3, #12
 80005f2:	469a      	mov	sl, r3
 80005f4:	3b09      	subs	r3, #9
 80005f6:	25ff      	movs	r5, #255	; 0xff
 80005f8:	469b      	mov	fp, r3
 80005fa:	e754      	b.n	80004a6 <__aeabi_fmul+0x36>
 80005fc:	0018      	movs	r0, r3
 80005fe:	f000 fb11 	bl	8000c24 <__clzsi2>
 8000602:	464a      	mov	r2, r9
 8000604:	1f43      	subs	r3, r0, #5
 8000606:	2576      	movs	r5, #118	; 0x76
 8000608:	409a      	lsls	r2, r3
 800060a:	2300      	movs	r3, #0
 800060c:	426d      	negs	r5, r5
 800060e:	4691      	mov	r9, r2
 8000610:	1a2d      	subs	r5, r5, r0
 8000612:	469a      	mov	sl, r3
 8000614:	469b      	mov	fp, r3
 8000616:	e746      	b.n	80004a6 <__aeabi_fmul+0x36>
 8000618:	4652      	mov	r2, sl
 800061a:	2303      	movs	r3, #3
 800061c:	431a      	orrs	r2, r3
 800061e:	4692      	mov	sl, r2
 8000620:	2003      	movs	r0, #3
 8000622:	e750      	b.n	80004c6 <__aeabi_fmul+0x56>
 8000624:	0020      	movs	r0, r4
 8000626:	f000 fafd 	bl	8000c24 <__clzsi2>
 800062a:	1f43      	subs	r3, r0, #5
 800062c:	1a2d      	subs	r5, r5, r0
 800062e:	409c      	lsls	r4, r3
 8000630:	3d76      	subs	r5, #118	; 0x76
 8000632:	2000      	movs	r0, #0
 8000634:	e747      	b.n	80004c6 <__aeabi_fmul+0x56>
 8000636:	2380      	movs	r3, #128	; 0x80
 8000638:	2700      	movs	r7, #0
 800063a:	03db      	lsls	r3, r3, #15
 800063c:	22ff      	movs	r2, #255	; 0xff
 800063e:	e772      	b.n	8000526 <__aeabi_fmul+0xb6>
 8000640:	4642      	mov	r2, r8
 8000642:	e766      	b.n	8000512 <__aeabi_fmul+0xa2>
 8000644:	464c      	mov	r4, r9
 8000646:	0032      	movs	r2, r6
 8000648:	4658      	mov	r0, fp
 800064a:	e762      	b.n	8000512 <__aeabi_fmul+0xa2>
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	464a      	mov	r2, r9
 8000650:	03db      	lsls	r3, r3, #15
 8000652:	421a      	tst	r2, r3
 8000654:	d022      	beq.n	800069c <__aeabi_fmul+0x22c>
 8000656:	421c      	tst	r4, r3
 8000658:	d120      	bne.n	800069c <__aeabi_fmul+0x22c>
 800065a:	4323      	orrs	r3, r4
 800065c:	025b      	lsls	r3, r3, #9
 800065e:	0a5b      	lsrs	r3, r3, #9
 8000660:	4647      	mov	r7, r8
 8000662:	22ff      	movs	r2, #255	; 0xff
 8000664:	e75f      	b.n	8000526 <__aeabi_fmul+0xb6>
 8000666:	2301      	movs	r3, #1
 8000668:	1a9a      	subs	r2, r3, r2
 800066a:	2a1b      	cmp	r2, #27
 800066c:	dc21      	bgt.n	80006b2 <__aeabi_fmul+0x242>
 800066e:	0023      	movs	r3, r4
 8000670:	9901      	ldr	r1, [sp, #4]
 8000672:	40d3      	lsrs	r3, r2
 8000674:	319e      	adds	r1, #158	; 0x9e
 8000676:	408c      	lsls	r4, r1
 8000678:	001a      	movs	r2, r3
 800067a:	0023      	movs	r3, r4
 800067c:	1e5c      	subs	r4, r3, #1
 800067e:	41a3      	sbcs	r3, r4
 8000680:	4313      	orrs	r3, r2
 8000682:	075a      	lsls	r2, r3, #29
 8000684:	d004      	beq.n	8000690 <__aeabi_fmul+0x220>
 8000686:	220f      	movs	r2, #15
 8000688:	401a      	ands	r2, r3
 800068a:	2a04      	cmp	r2, #4
 800068c:	d000      	beq.n	8000690 <__aeabi_fmul+0x220>
 800068e:	3304      	adds	r3, #4
 8000690:	015a      	lsls	r2, r3, #5
 8000692:	d411      	bmi.n	80006b8 <__aeabi_fmul+0x248>
 8000694:	019b      	lsls	r3, r3, #6
 8000696:	0a5b      	lsrs	r3, r3, #9
 8000698:	2200      	movs	r2, #0
 800069a:	e744      	b.n	8000526 <__aeabi_fmul+0xb6>
 800069c:	2380      	movs	r3, #128	; 0x80
 800069e:	464a      	mov	r2, r9
 80006a0:	03db      	lsls	r3, r3, #15
 80006a2:	4313      	orrs	r3, r2
 80006a4:	025b      	lsls	r3, r3, #9
 80006a6:	0a5b      	lsrs	r3, r3, #9
 80006a8:	0037      	movs	r7, r6
 80006aa:	22ff      	movs	r2, #255	; 0xff
 80006ac:	e73b      	b.n	8000526 <__aeabi_fmul+0xb6>
 80006ae:	9501      	str	r5, [sp, #4]
 80006b0:	e787      	b.n	80005c2 <__aeabi_fmul+0x152>
 80006b2:	2200      	movs	r2, #0
 80006b4:	2300      	movs	r3, #0
 80006b6:	e736      	b.n	8000526 <__aeabi_fmul+0xb6>
 80006b8:	2201      	movs	r2, #1
 80006ba:	2300      	movs	r3, #0
 80006bc:	e733      	b.n	8000526 <__aeabi_fmul+0xb6>
 80006be:	2380      	movs	r3, #128	; 0x80
 80006c0:	03db      	lsls	r3, r3, #15
 80006c2:	4323      	orrs	r3, r4
 80006c4:	025b      	lsls	r3, r3, #9
 80006c6:	0a5b      	lsrs	r3, r3, #9
 80006c8:	22ff      	movs	r2, #255	; 0xff
 80006ca:	e72c      	b.n	8000526 <__aeabi_fmul+0xb6>
 80006cc:	08004750 	.word	0x08004750
 80006d0:	f7ffffff 	.word	0xf7ffffff

080006d4 <__aeabi_fsub>:
 80006d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006d6:	4647      	mov	r7, r8
 80006d8:	46ce      	mov	lr, r9
 80006da:	0044      	lsls	r4, r0, #1
 80006dc:	0fc2      	lsrs	r2, r0, #31
 80006de:	b580      	push	{r7, lr}
 80006e0:	0247      	lsls	r7, r0, #9
 80006e2:	0248      	lsls	r0, r1, #9
 80006e4:	0a40      	lsrs	r0, r0, #9
 80006e6:	4684      	mov	ip, r0
 80006e8:	4666      	mov	r6, ip
 80006ea:	0048      	lsls	r0, r1, #1
 80006ec:	0a7f      	lsrs	r7, r7, #9
 80006ee:	0e24      	lsrs	r4, r4, #24
 80006f0:	00f6      	lsls	r6, r6, #3
 80006f2:	0025      	movs	r5, r4
 80006f4:	4690      	mov	r8, r2
 80006f6:	00fb      	lsls	r3, r7, #3
 80006f8:	0e00      	lsrs	r0, r0, #24
 80006fa:	0fc9      	lsrs	r1, r1, #31
 80006fc:	46b1      	mov	r9, r6
 80006fe:	28ff      	cmp	r0, #255	; 0xff
 8000700:	d100      	bne.n	8000704 <__aeabi_fsub+0x30>
 8000702:	e085      	b.n	8000810 <__aeabi_fsub+0x13c>
 8000704:	2601      	movs	r6, #1
 8000706:	4071      	eors	r1, r6
 8000708:	1a26      	subs	r6, r4, r0
 800070a:	4291      	cmp	r1, r2
 800070c:	d057      	beq.n	80007be <__aeabi_fsub+0xea>
 800070e:	2e00      	cmp	r6, #0
 8000710:	dd43      	ble.n	800079a <__aeabi_fsub+0xc6>
 8000712:	2800      	cmp	r0, #0
 8000714:	d000      	beq.n	8000718 <__aeabi_fsub+0x44>
 8000716:	e07f      	b.n	8000818 <__aeabi_fsub+0x144>
 8000718:	4649      	mov	r1, r9
 800071a:	2900      	cmp	r1, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_fsub+0x4c>
 800071e:	e0aa      	b.n	8000876 <__aeabi_fsub+0x1a2>
 8000720:	3e01      	subs	r6, #1
 8000722:	2e00      	cmp	r6, #0
 8000724:	d000      	beq.n	8000728 <__aeabi_fsub+0x54>
 8000726:	e0f7      	b.n	8000918 <__aeabi_fsub+0x244>
 8000728:	1a5b      	subs	r3, r3, r1
 800072a:	015a      	lsls	r2, r3, #5
 800072c:	d400      	bmi.n	8000730 <__aeabi_fsub+0x5c>
 800072e:	e08b      	b.n	8000848 <__aeabi_fsub+0x174>
 8000730:	019b      	lsls	r3, r3, #6
 8000732:	099c      	lsrs	r4, r3, #6
 8000734:	0020      	movs	r0, r4
 8000736:	f000 fa75 	bl	8000c24 <__clzsi2>
 800073a:	3805      	subs	r0, #5
 800073c:	4084      	lsls	r4, r0
 800073e:	4285      	cmp	r5, r0
 8000740:	dd00      	ble.n	8000744 <__aeabi_fsub+0x70>
 8000742:	e0d3      	b.n	80008ec <__aeabi_fsub+0x218>
 8000744:	1b45      	subs	r5, r0, r5
 8000746:	0023      	movs	r3, r4
 8000748:	2020      	movs	r0, #32
 800074a:	3501      	adds	r5, #1
 800074c:	40eb      	lsrs	r3, r5
 800074e:	1b45      	subs	r5, r0, r5
 8000750:	40ac      	lsls	r4, r5
 8000752:	1e62      	subs	r2, r4, #1
 8000754:	4194      	sbcs	r4, r2
 8000756:	4323      	orrs	r3, r4
 8000758:	2407      	movs	r4, #7
 800075a:	2500      	movs	r5, #0
 800075c:	401c      	ands	r4, r3
 800075e:	2201      	movs	r2, #1
 8000760:	4641      	mov	r1, r8
 8000762:	400a      	ands	r2, r1
 8000764:	2c00      	cmp	r4, #0
 8000766:	d004      	beq.n	8000772 <__aeabi_fsub+0x9e>
 8000768:	210f      	movs	r1, #15
 800076a:	4019      	ands	r1, r3
 800076c:	2904      	cmp	r1, #4
 800076e:	d000      	beq.n	8000772 <__aeabi_fsub+0x9e>
 8000770:	3304      	adds	r3, #4
 8000772:	0159      	lsls	r1, r3, #5
 8000774:	d400      	bmi.n	8000778 <__aeabi_fsub+0xa4>
 8000776:	e080      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000778:	3501      	adds	r5, #1
 800077a:	b2ec      	uxtb	r4, r5
 800077c:	2dff      	cmp	r5, #255	; 0xff
 800077e:	d000      	beq.n	8000782 <__aeabi_fsub+0xae>
 8000780:	e0a3      	b.n	80008ca <__aeabi_fsub+0x1f6>
 8000782:	24ff      	movs	r4, #255	; 0xff
 8000784:	2300      	movs	r3, #0
 8000786:	025b      	lsls	r3, r3, #9
 8000788:	05e4      	lsls	r4, r4, #23
 800078a:	0a58      	lsrs	r0, r3, #9
 800078c:	07d2      	lsls	r2, r2, #31
 800078e:	4320      	orrs	r0, r4
 8000790:	4310      	orrs	r0, r2
 8000792:	bc0c      	pop	{r2, r3}
 8000794:	4690      	mov	r8, r2
 8000796:	4699      	mov	r9, r3
 8000798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800079a:	2e00      	cmp	r6, #0
 800079c:	d174      	bne.n	8000888 <__aeabi_fsub+0x1b4>
 800079e:	1c60      	adds	r0, r4, #1
 80007a0:	b2c0      	uxtb	r0, r0
 80007a2:	2801      	cmp	r0, #1
 80007a4:	dc00      	bgt.n	80007a8 <__aeabi_fsub+0xd4>
 80007a6:	e0a7      	b.n	80008f8 <__aeabi_fsub+0x224>
 80007a8:	464a      	mov	r2, r9
 80007aa:	1a9c      	subs	r4, r3, r2
 80007ac:	0162      	lsls	r2, r4, #5
 80007ae:	d500      	bpl.n	80007b2 <__aeabi_fsub+0xde>
 80007b0:	e0b6      	b.n	8000920 <__aeabi_fsub+0x24c>
 80007b2:	2c00      	cmp	r4, #0
 80007b4:	d1be      	bne.n	8000734 <__aeabi_fsub+0x60>
 80007b6:	2200      	movs	r2, #0
 80007b8:	2400      	movs	r4, #0
 80007ba:	2300      	movs	r3, #0
 80007bc:	e7e3      	b.n	8000786 <__aeabi_fsub+0xb2>
 80007be:	2e00      	cmp	r6, #0
 80007c0:	dc00      	bgt.n	80007c4 <__aeabi_fsub+0xf0>
 80007c2:	e085      	b.n	80008d0 <__aeabi_fsub+0x1fc>
 80007c4:	2800      	cmp	r0, #0
 80007c6:	d046      	beq.n	8000856 <__aeabi_fsub+0x182>
 80007c8:	2cff      	cmp	r4, #255	; 0xff
 80007ca:	d049      	beq.n	8000860 <__aeabi_fsub+0x18c>
 80007cc:	2280      	movs	r2, #128	; 0x80
 80007ce:	4648      	mov	r0, r9
 80007d0:	04d2      	lsls	r2, r2, #19
 80007d2:	4310      	orrs	r0, r2
 80007d4:	4681      	mov	r9, r0
 80007d6:	2201      	movs	r2, #1
 80007d8:	2e1b      	cmp	r6, #27
 80007da:	dc09      	bgt.n	80007f0 <__aeabi_fsub+0x11c>
 80007dc:	2020      	movs	r0, #32
 80007de:	464c      	mov	r4, r9
 80007e0:	1b80      	subs	r0, r0, r6
 80007e2:	4084      	lsls	r4, r0
 80007e4:	464a      	mov	r2, r9
 80007e6:	0020      	movs	r0, r4
 80007e8:	40f2      	lsrs	r2, r6
 80007ea:	1e44      	subs	r4, r0, #1
 80007ec:	41a0      	sbcs	r0, r4
 80007ee:	4302      	orrs	r2, r0
 80007f0:	189b      	adds	r3, r3, r2
 80007f2:	015a      	lsls	r2, r3, #5
 80007f4:	d528      	bpl.n	8000848 <__aeabi_fsub+0x174>
 80007f6:	3501      	adds	r5, #1
 80007f8:	2dff      	cmp	r5, #255	; 0xff
 80007fa:	d100      	bne.n	80007fe <__aeabi_fsub+0x12a>
 80007fc:	e0a8      	b.n	8000950 <__aeabi_fsub+0x27c>
 80007fe:	2201      	movs	r2, #1
 8000800:	2407      	movs	r4, #7
 8000802:	4994      	ldr	r1, [pc, #592]	; (8000a54 <__aeabi_fsub+0x380>)
 8000804:	401a      	ands	r2, r3
 8000806:	085b      	lsrs	r3, r3, #1
 8000808:	400b      	ands	r3, r1
 800080a:	4313      	orrs	r3, r2
 800080c:	401c      	ands	r4, r3
 800080e:	e7a6      	b.n	800075e <__aeabi_fsub+0x8a>
 8000810:	2e00      	cmp	r6, #0
 8000812:	d000      	beq.n	8000816 <__aeabi_fsub+0x142>
 8000814:	e778      	b.n	8000708 <__aeabi_fsub+0x34>
 8000816:	e775      	b.n	8000704 <__aeabi_fsub+0x30>
 8000818:	2cff      	cmp	r4, #255	; 0xff
 800081a:	d054      	beq.n	80008c6 <__aeabi_fsub+0x1f2>
 800081c:	2280      	movs	r2, #128	; 0x80
 800081e:	4649      	mov	r1, r9
 8000820:	04d2      	lsls	r2, r2, #19
 8000822:	4311      	orrs	r1, r2
 8000824:	4689      	mov	r9, r1
 8000826:	2201      	movs	r2, #1
 8000828:	2e1b      	cmp	r6, #27
 800082a:	dc09      	bgt.n	8000840 <__aeabi_fsub+0x16c>
 800082c:	2120      	movs	r1, #32
 800082e:	4648      	mov	r0, r9
 8000830:	1b89      	subs	r1, r1, r6
 8000832:	4088      	lsls	r0, r1
 8000834:	464a      	mov	r2, r9
 8000836:	0001      	movs	r1, r0
 8000838:	40f2      	lsrs	r2, r6
 800083a:	1e48      	subs	r0, r1, #1
 800083c:	4181      	sbcs	r1, r0
 800083e:	430a      	orrs	r2, r1
 8000840:	1a9b      	subs	r3, r3, r2
 8000842:	015a      	lsls	r2, r3, #5
 8000844:	d500      	bpl.n	8000848 <__aeabi_fsub+0x174>
 8000846:	e773      	b.n	8000730 <__aeabi_fsub+0x5c>
 8000848:	2201      	movs	r2, #1
 800084a:	4641      	mov	r1, r8
 800084c:	400a      	ands	r2, r1
 800084e:	0759      	lsls	r1, r3, #29
 8000850:	d000      	beq.n	8000854 <__aeabi_fsub+0x180>
 8000852:	e789      	b.n	8000768 <__aeabi_fsub+0x94>
 8000854:	e011      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000856:	4648      	mov	r0, r9
 8000858:	2800      	cmp	r0, #0
 800085a:	d158      	bne.n	800090e <__aeabi_fsub+0x23a>
 800085c:	2cff      	cmp	r4, #255	; 0xff
 800085e:	d10c      	bne.n	800087a <__aeabi_fsub+0x1a6>
 8000860:	08db      	lsrs	r3, r3, #3
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_fsub+0x194>
 8000866:	e78c      	b.n	8000782 <__aeabi_fsub+0xae>
 8000868:	2080      	movs	r0, #128	; 0x80
 800086a:	03c0      	lsls	r0, r0, #15
 800086c:	4303      	orrs	r3, r0
 800086e:	025b      	lsls	r3, r3, #9
 8000870:	0a5b      	lsrs	r3, r3, #9
 8000872:	24ff      	movs	r4, #255	; 0xff
 8000874:	e787      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000876:	2cff      	cmp	r4, #255	; 0xff
 8000878:	d025      	beq.n	80008c6 <__aeabi_fsub+0x1f2>
 800087a:	08db      	lsrs	r3, r3, #3
 800087c:	2dff      	cmp	r5, #255	; 0xff
 800087e:	d0f0      	beq.n	8000862 <__aeabi_fsub+0x18e>
 8000880:	025b      	lsls	r3, r3, #9
 8000882:	0a5b      	lsrs	r3, r3, #9
 8000884:	b2ec      	uxtb	r4, r5
 8000886:	e77e      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000888:	2c00      	cmp	r4, #0
 800088a:	d04d      	beq.n	8000928 <__aeabi_fsub+0x254>
 800088c:	28ff      	cmp	r0, #255	; 0xff
 800088e:	d018      	beq.n	80008c2 <__aeabi_fsub+0x1ee>
 8000890:	2480      	movs	r4, #128	; 0x80
 8000892:	04e4      	lsls	r4, r4, #19
 8000894:	4272      	negs	r2, r6
 8000896:	4323      	orrs	r3, r4
 8000898:	2a1b      	cmp	r2, #27
 800089a:	dd00      	ble.n	800089e <__aeabi_fsub+0x1ca>
 800089c:	e0c4      	b.n	8000a28 <__aeabi_fsub+0x354>
 800089e:	001c      	movs	r4, r3
 80008a0:	2520      	movs	r5, #32
 80008a2:	40d4      	lsrs	r4, r2
 80008a4:	1aaa      	subs	r2, r5, r2
 80008a6:	4093      	lsls	r3, r2
 80008a8:	1e5a      	subs	r2, r3, #1
 80008aa:	4193      	sbcs	r3, r2
 80008ac:	4323      	orrs	r3, r4
 80008ae:	464a      	mov	r2, r9
 80008b0:	0005      	movs	r5, r0
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	4688      	mov	r8, r1
 80008b6:	e738      	b.n	800072a <__aeabi_fsub+0x56>
 80008b8:	1c72      	adds	r2, r6, #1
 80008ba:	d0f8      	beq.n	80008ae <__aeabi_fsub+0x1da>
 80008bc:	43f2      	mvns	r2, r6
 80008be:	28ff      	cmp	r0, #255	; 0xff
 80008c0:	d1ea      	bne.n	8000898 <__aeabi_fsub+0x1c4>
 80008c2:	000a      	movs	r2, r1
 80008c4:	464b      	mov	r3, r9
 80008c6:	25ff      	movs	r5, #255	; 0xff
 80008c8:	e7d7      	b.n	800087a <__aeabi_fsub+0x1a6>
 80008ca:	019b      	lsls	r3, r3, #6
 80008cc:	0a5b      	lsrs	r3, r3, #9
 80008ce:	e75a      	b.n	8000786 <__aeabi_fsub+0xb2>
 80008d0:	2e00      	cmp	r6, #0
 80008d2:	d141      	bne.n	8000958 <__aeabi_fsub+0x284>
 80008d4:	1c65      	adds	r5, r4, #1
 80008d6:	b2e9      	uxtb	r1, r5
 80008d8:	2901      	cmp	r1, #1
 80008da:	dd45      	ble.n	8000968 <__aeabi_fsub+0x294>
 80008dc:	2dff      	cmp	r5, #255	; 0xff
 80008de:	d100      	bne.n	80008e2 <__aeabi_fsub+0x20e>
 80008e0:	e74f      	b.n	8000782 <__aeabi_fsub+0xae>
 80008e2:	2407      	movs	r4, #7
 80008e4:	444b      	add	r3, r9
 80008e6:	085b      	lsrs	r3, r3, #1
 80008e8:	401c      	ands	r4, r3
 80008ea:	e738      	b.n	800075e <__aeabi_fsub+0x8a>
 80008ec:	2207      	movs	r2, #7
 80008ee:	4b5a      	ldr	r3, [pc, #360]	; (8000a58 <__aeabi_fsub+0x384>)
 80008f0:	1a2d      	subs	r5, r5, r0
 80008f2:	4023      	ands	r3, r4
 80008f4:	4014      	ands	r4, r2
 80008f6:	e732      	b.n	800075e <__aeabi_fsub+0x8a>
 80008f8:	2c00      	cmp	r4, #0
 80008fa:	d11d      	bne.n	8000938 <__aeabi_fsub+0x264>
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d17a      	bne.n	80009f6 <__aeabi_fsub+0x322>
 8000900:	464b      	mov	r3, r9
 8000902:	2b00      	cmp	r3, #0
 8000904:	d100      	bne.n	8000908 <__aeabi_fsub+0x234>
 8000906:	e091      	b.n	8000a2c <__aeabi_fsub+0x358>
 8000908:	000a      	movs	r2, r1
 800090a:	2500      	movs	r5, #0
 800090c:	e7b5      	b.n	800087a <__aeabi_fsub+0x1a6>
 800090e:	3e01      	subs	r6, #1
 8000910:	2e00      	cmp	r6, #0
 8000912:	d119      	bne.n	8000948 <__aeabi_fsub+0x274>
 8000914:	444b      	add	r3, r9
 8000916:	e76c      	b.n	80007f2 <__aeabi_fsub+0x11e>
 8000918:	2cff      	cmp	r4, #255	; 0xff
 800091a:	d184      	bne.n	8000826 <__aeabi_fsub+0x152>
 800091c:	25ff      	movs	r5, #255	; 0xff
 800091e:	e7ac      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000920:	464a      	mov	r2, r9
 8000922:	4688      	mov	r8, r1
 8000924:	1ad4      	subs	r4, r2, r3
 8000926:	e705      	b.n	8000734 <__aeabi_fsub+0x60>
 8000928:	2b00      	cmp	r3, #0
 800092a:	d1c5      	bne.n	80008b8 <__aeabi_fsub+0x1e4>
 800092c:	000a      	movs	r2, r1
 800092e:	28ff      	cmp	r0, #255	; 0xff
 8000930:	d0c8      	beq.n	80008c4 <__aeabi_fsub+0x1f0>
 8000932:	0005      	movs	r5, r0
 8000934:	464b      	mov	r3, r9
 8000936:	e7a0      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000938:	2b00      	cmp	r3, #0
 800093a:	d149      	bne.n	80009d0 <__aeabi_fsub+0x2fc>
 800093c:	464b      	mov	r3, r9
 800093e:	2b00      	cmp	r3, #0
 8000940:	d077      	beq.n	8000a32 <__aeabi_fsub+0x35e>
 8000942:	000a      	movs	r2, r1
 8000944:	25ff      	movs	r5, #255	; 0xff
 8000946:	e798      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000948:	2cff      	cmp	r4, #255	; 0xff
 800094a:	d000      	beq.n	800094e <__aeabi_fsub+0x27a>
 800094c:	e743      	b.n	80007d6 <__aeabi_fsub+0x102>
 800094e:	e787      	b.n	8000860 <__aeabi_fsub+0x18c>
 8000950:	000a      	movs	r2, r1
 8000952:	24ff      	movs	r4, #255	; 0xff
 8000954:	2300      	movs	r3, #0
 8000956:	e716      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000958:	2c00      	cmp	r4, #0
 800095a:	d115      	bne.n	8000988 <__aeabi_fsub+0x2b4>
 800095c:	2b00      	cmp	r3, #0
 800095e:	d157      	bne.n	8000a10 <__aeabi_fsub+0x33c>
 8000960:	28ff      	cmp	r0, #255	; 0xff
 8000962:	d1e6      	bne.n	8000932 <__aeabi_fsub+0x25e>
 8000964:	464b      	mov	r3, r9
 8000966:	e77b      	b.n	8000860 <__aeabi_fsub+0x18c>
 8000968:	2c00      	cmp	r4, #0
 800096a:	d120      	bne.n	80009ae <__aeabi_fsub+0x2da>
 800096c:	2b00      	cmp	r3, #0
 800096e:	d057      	beq.n	8000a20 <__aeabi_fsub+0x34c>
 8000970:	4649      	mov	r1, r9
 8000972:	2900      	cmp	r1, #0
 8000974:	d053      	beq.n	8000a1e <__aeabi_fsub+0x34a>
 8000976:	444b      	add	r3, r9
 8000978:	015a      	lsls	r2, r3, #5
 800097a:	d568      	bpl.n	8000a4e <__aeabi_fsub+0x37a>
 800097c:	2407      	movs	r4, #7
 800097e:	4a36      	ldr	r2, [pc, #216]	; (8000a58 <__aeabi_fsub+0x384>)
 8000980:	401c      	ands	r4, r3
 8000982:	2501      	movs	r5, #1
 8000984:	4013      	ands	r3, r2
 8000986:	e6ea      	b.n	800075e <__aeabi_fsub+0x8a>
 8000988:	28ff      	cmp	r0, #255	; 0xff
 800098a:	d0eb      	beq.n	8000964 <__aeabi_fsub+0x290>
 800098c:	2280      	movs	r2, #128	; 0x80
 800098e:	04d2      	lsls	r2, r2, #19
 8000990:	4276      	negs	r6, r6
 8000992:	4313      	orrs	r3, r2
 8000994:	2e1b      	cmp	r6, #27
 8000996:	dc53      	bgt.n	8000a40 <__aeabi_fsub+0x36c>
 8000998:	2520      	movs	r5, #32
 800099a:	1bad      	subs	r5, r5, r6
 800099c:	001a      	movs	r2, r3
 800099e:	40ab      	lsls	r3, r5
 80009a0:	40f2      	lsrs	r2, r6
 80009a2:	1e5c      	subs	r4, r3, #1
 80009a4:	41a3      	sbcs	r3, r4
 80009a6:	4313      	orrs	r3, r2
 80009a8:	444b      	add	r3, r9
 80009aa:	0005      	movs	r5, r0
 80009ac:	e721      	b.n	80007f2 <__aeabi_fsub+0x11e>
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d0d8      	beq.n	8000964 <__aeabi_fsub+0x290>
 80009b2:	4649      	mov	r1, r9
 80009b4:	2900      	cmp	r1, #0
 80009b6:	d100      	bne.n	80009ba <__aeabi_fsub+0x2e6>
 80009b8:	e752      	b.n	8000860 <__aeabi_fsub+0x18c>
 80009ba:	2180      	movs	r1, #128	; 0x80
 80009bc:	03c9      	lsls	r1, r1, #15
 80009be:	420f      	tst	r7, r1
 80009c0:	d100      	bne.n	80009c4 <__aeabi_fsub+0x2f0>
 80009c2:	e74d      	b.n	8000860 <__aeabi_fsub+0x18c>
 80009c4:	4660      	mov	r0, ip
 80009c6:	4208      	tst	r0, r1
 80009c8:	d000      	beq.n	80009cc <__aeabi_fsub+0x2f8>
 80009ca:	e749      	b.n	8000860 <__aeabi_fsub+0x18c>
 80009cc:	464b      	mov	r3, r9
 80009ce:	e747      	b.n	8000860 <__aeabi_fsub+0x18c>
 80009d0:	4648      	mov	r0, r9
 80009d2:	25ff      	movs	r5, #255	; 0xff
 80009d4:	2800      	cmp	r0, #0
 80009d6:	d100      	bne.n	80009da <__aeabi_fsub+0x306>
 80009d8:	e74f      	b.n	800087a <__aeabi_fsub+0x1a6>
 80009da:	2280      	movs	r2, #128	; 0x80
 80009dc:	03d2      	lsls	r2, r2, #15
 80009de:	4217      	tst	r7, r2
 80009e0:	d004      	beq.n	80009ec <__aeabi_fsub+0x318>
 80009e2:	4660      	mov	r0, ip
 80009e4:	4210      	tst	r0, r2
 80009e6:	d101      	bne.n	80009ec <__aeabi_fsub+0x318>
 80009e8:	464b      	mov	r3, r9
 80009ea:	4688      	mov	r8, r1
 80009ec:	2201      	movs	r2, #1
 80009ee:	4641      	mov	r1, r8
 80009f0:	25ff      	movs	r5, #255	; 0xff
 80009f2:	400a      	ands	r2, r1
 80009f4:	e741      	b.n	800087a <__aeabi_fsub+0x1a6>
 80009f6:	4648      	mov	r0, r9
 80009f8:	2800      	cmp	r0, #0
 80009fa:	d01f      	beq.n	8000a3c <__aeabi_fsub+0x368>
 80009fc:	1a1a      	subs	r2, r3, r0
 80009fe:	0150      	lsls	r0, r2, #5
 8000a00:	d520      	bpl.n	8000a44 <__aeabi_fsub+0x370>
 8000a02:	464a      	mov	r2, r9
 8000a04:	2407      	movs	r4, #7
 8000a06:	1ad3      	subs	r3, r2, r3
 8000a08:	401c      	ands	r4, r3
 8000a0a:	4688      	mov	r8, r1
 8000a0c:	2500      	movs	r5, #0
 8000a0e:	e6a6      	b.n	800075e <__aeabi_fsub+0x8a>
 8000a10:	1c74      	adds	r4, r6, #1
 8000a12:	d0c9      	beq.n	80009a8 <__aeabi_fsub+0x2d4>
 8000a14:	43f6      	mvns	r6, r6
 8000a16:	28ff      	cmp	r0, #255	; 0xff
 8000a18:	d1bc      	bne.n	8000994 <__aeabi_fsub+0x2c0>
 8000a1a:	464b      	mov	r3, r9
 8000a1c:	e720      	b.n	8000860 <__aeabi_fsub+0x18c>
 8000a1e:	4699      	mov	r9, r3
 8000a20:	464b      	mov	r3, r9
 8000a22:	2500      	movs	r5, #0
 8000a24:	08db      	lsrs	r3, r3, #3
 8000a26:	e72b      	b.n	8000880 <__aeabi_fsub+0x1ac>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	e740      	b.n	80008ae <__aeabi_fsub+0x1da>
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2300      	movs	r3, #0
 8000a30:	e6a9      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000a32:	2380      	movs	r3, #128	; 0x80
 8000a34:	2200      	movs	r2, #0
 8000a36:	03db      	lsls	r3, r3, #15
 8000a38:	24ff      	movs	r4, #255	; 0xff
 8000a3a:	e6a4      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000a3c:	2500      	movs	r5, #0
 8000a3e:	e71c      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000a40:	2301      	movs	r3, #1
 8000a42:	e7b1      	b.n	80009a8 <__aeabi_fsub+0x2d4>
 8000a44:	2a00      	cmp	r2, #0
 8000a46:	d0f1      	beq.n	8000a2c <__aeabi_fsub+0x358>
 8000a48:	0013      	movs	r3, r2
 8000a4a:	2500      	movs	r5, #0
 8000a4c:	e6fc      	b.n	8000848 <__aeabi_fsub+0x174>
 8000a4e:	2500      	movs	r5, #0
 8000a50:	e6fa      	b.n	8000848 <__aeabi_fsub+0x174>
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	7dffffff 	.word	0x7dffffff
 8000a58:	fbffffff 	.word	0xfbffffff

08000a5c <__aeabi_f2iz>:
 8000a5c:	0241      	lsls	r1, r0, #9
 8000a5e:	0042      	lsls	r2, r0, #1
 8000a60:	0fc3      	lsrs	r3, r0, #31
 8000a62:	0a49      	lsrs	r1, r1, #9
 8000a64:	0e12      	lsrs	r2, r2, #24
 8000a66:	2000      	movs	r0, #0
 8000a68:	2a7e      	cmp	r2, #126	; 0x7e
 8000a6a:	d90d      	bls.n	8000a88 <__aeabi_f2iz+0x2c>
 8000a6c:	2a9d      	cmp	r2, #157	; 0x9d
 8000a6e:	d80c      	bhi.n	8000a8a <__aeabi_f2iz+0x2e>
 8000a70:	2080      	movs	r0, #128	; 0x80
 8000a72:	0400      	lsls	r0, r0, #16
 8000a74:	4301      	orrs	r1, r0
 8000a76:	2a95      	cmp	r2, #149	; 0x95
 8000a78:	dc0a      	bgt.n	8000a90 <__aeabi_f2iz+0x34>
 8000a7a:	2096      	movs	r0, #150	; 0x96
 8000a7c:	1a82      	subs	r2, r0, r2
 8000a7e:	40d1      	lsrs	r1, r2
 8000a80:	4248      	negs	r0, r1
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d100      	bne.n	8000a88 <__aeabi_f2iz+0x2c>
 8000a86:	0008      	movs	r0, r1
 8000a88:	4770      	bx	lr
 8000a8a:	4a03      	ldr	r2, [pc, #12]	; (8000a98 <__aeabi_f2iz+0x3c>)
 8000a8c:	1898      	adds	r0, r3, r2
 8000a8e:	e7fb      	b.n	8000a88 <__aeabi_f2iz+0x2c>
 8000a90:	3a96      	subs	r2, #150	; 0x96
 8000a92:	4091      	lsls	r1, r2
 8000a94:	e7f4      	b.n	8000a80 <__aeabi_f2iz+0x24>
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	7fffffff 	.word	0x7fffffff

08000a9c <__aeabi_i2f>:
 8000a9c:	b570      	push	{r4, r5, r6, lr}
 8000a9e:	2800      	cmp	r0, #0
 8000aa0:	d03d      	beq.n	8000b1e <__aeabi_i2f+0x82>
 8000aa2:	17c3      	asrs	r3, r0, #31
 8000aa4:	18c5      	adds	r5, r0, r3
 8000aa6:	405d      	eors	r5, r3
 8000aa8:	0fc4      	lsrs	r4, r0, #31
 8000aaa:	0028      	movs	r0, r5
 8000aac:	f000 f8ba 	bl	8000c24 <__clzsi2>
 8000ab0:	229e      	movs	r2, #158	; 0x9e
 8000ab2:	1a12      	subs	r2, r2, r0
 8000ab4:	2a96      	cmp	r2, #150	; 0x96
 8000ab6:	dc07      	bgt.n	8000ac8 <__aeabi_i2f+0x2c>
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	2808      	cmp	r0, #8
 8000abc:	dd33      	ble.n	8000b26 <__aeabi_i2f+0x8a>
 8000abe:	3808      	subs	r0, #8
 8000ac0:	4085      	lsls	r5, r0
 8000ac2:	0268      	lsls	r0, r5, #9
 8000ac4:	0a40      	lsrs	r0, r0, #9
 8000ac6:	e023      	b.n	8000b10 <__aeabi_i2f+0x74>
 8000ac8:	2a99      	cmp	r2, #153	; 0x99
 8000aca:	dd0b      	ble.n	8000ae4 <__aeabi_i2f+0x48>
 8000acc:	2305      	movs	r3, #5
 8000ace:	0029      	movs	r1, r5
 8000ad0:	1a1b      	subs	r3, r3, r0
 8000ad2:	40d9      	lsrs	r1, r3
 8000ad4:	0003      	movs	r3, r0
 8000ad6:	331b      	adds	r3, #27
 8000ad8:	409d      	lsls	r5, r3
 8000ada:	002b      	movs	r3, r5
 8000adc:	1e5d      	subs	r5, r3, #1
 8000ade:	41ab      	sbcs	r3, r5
 8000ae0:	4319      	orrs	r1, r3
 8000ae2:	000d      	movs	r5, r1
 8000ae4:	2805      	cmp	r0, #5
 8000ae6:	dd01      	ble.n	8000aec <__aeabi_i2f+0x50>
 8000ae8:	1f43      	subs	r3, r0, #5
 8000aea:	409d      	lsls	r5, r3
 8000aec:	002b      	movs	r3, r5
 8000aee:	490f      	ldr	r1, [pc, #60]	; (8000b2c <__aeabi_i2f+0x90>)
 8000af0:	400b      	ands	r3, r1
 8000af2:	076e      	lsls	r6, r5, #29
 8000af4:	d009      	beq.n	8000b0a <__aeabi_i2f+0x6e>
 8000af6:	260f      	movs	r6, #15
 8000af8:	4035      	ands	r5, r6
 8000afa:	2d04      	cmp	r5, #4
 8000afc:	d005      	beq.n	8000b0a <__aeabi_i2f+0x6e>
 8000afe:	3304      	adds	r3, #4
 8000b00:	015d      	lsls	r5, r3, #5
 8000b02:	d502      	bpl.n	8000b0a <__aeabi_i2f+0x6e>
 8000b04:	229f      	movs	r2, #159	; 0x9f
 8000b06:	400b      	ands	r3, r1
 8000b08:	1a12      	subs	r2, r2, r0
 8000b0a:	019b      	lsls	r3, r3, #6
 8000b0c:	0a58      	lsrs	r0, r3, #9
 8000b0e:	b2d2      	uxtb	r2, r2
 8000b10:	0240      	lsls	r0, r0, #9
 8000b12:	05d2      	lsls	r2, r2, #23
 8000b14:	0a40      	lsrs	r0, r0, #9
 8000b16:	07e4      	lsls	r4, r4, #31
 8000b18:	4310      	orrs	r0, r2
 8000b1a:	4320      	orrs	r0, r4
 8000b1c:	bd70      	pop	{r4, r5, r6, pc}
 8000b1e:	2400      	movs	r4, #0
 8000b20:	2200      	movs	r2, #0
 8000b22:	2000      	movs	r0, #0
 8000b24:	e7f4      	b.n	8000b10 <__aeabi_i2f+0x74>
 8000b26:	0268      	lsls	r0, r5, #9
 8000b28:	0a40      	lsrs	r0, r0, #9
 8000b2a:	e7f1      	b.n	8000b10 <__aeabi_i2f+0x74>
 8000b2c:	fbffffff 	.word	0xfbffffff

08000b30 <__aeabi_ui2f>:
 8000b30:	b570      	push	{r4, r5, r6, lr}
 8000b32:	1e04      	subs	r4, r0, #0
 8000b34:	d034      	beq.n	8000ba0 <__aeabi_ui2f+0x70>
 8000b36:	f000 f875 	bl	8000c24 <__clzsi2>
 8000b3a:	229e      	movs	r2, #158	; 0x9e
 8000b3c:	1a12      	subs	r2, r2, r0
 8000b3e:	2a96      	cmp	r2, #150	; 0x96
 8000b40:	dc07      	bgt.n	8000b52 <__aeabi_ui2f+0x22>
 8000b42:	b2d2      	uxtb	r2, r2
 8000b44:	2808      	cmp	r0, #8
 8000b46:	dd2e      	ble.n	8000ba6 <__aeabi_ui2f+0x76>
 8000b48:	3808      	subs	r0, #8
 8000b4a:	4084      	lsls	r4, r0
 8000b4c:	0260      	lsls	r0, r4, #9
 8000b4e:	0a40      	lsrs	r0, r0, #9
 8000b50:	e021      	b.n	8000b96 <__aeabi_ui2f+0x66>
 8000b52:	2a99      	cmp	r2, #153	; 0x99
 8000b54:	dd09      	ble.n	8000b6a <__aeabi_ui2f+0x3a>
 8000b56:	0003      	movs	r3, r0
 8000b58:	0021      	movs	r1, r4
 8000b5a:	331b      	adds	r3, #27
 8000b5c:	4099      	lsls	r1, r3
 8000b5e:	1e4b      	subs	r3, r1, #1
 8000b60:	4199      	sbcs	r1, r3
 8000b62:	2305      	movs	r3, #5
 8000b64:	1a1b      	subs	r3, r3, r0
 8000b66:	40dc      	lsrs	r4, r3
 8000b68:	430c      	orrs	r4, r1
 8000b6a:	2805      	cmp	r0, #5
 8000b6c:	dd01      	ble.n	8000b72 <__aeabi_ui2f+0x42>
 8000b6e:	1f43      	subs	r3, r0, #5
 8000b70:	409c      	lsls	r4, r3
 8000b72:	0023      	movs	r3, r4
 8000b74:	490d      	ldr	r1, [pc, #52]	; (8000bac <__aeabi_ui2f+0x7c>)
 8000b76:	400b      	ands	r3, r1
 8000b78:	0765      	lsls	r5, r4, #29
 8000b7a:	d009      	beq.n	8000b90 <__aeabi_ui2f+0x60>
 8000b7c:	250f      	movs	r5, #15
 8000b7e:	402c      	ands	r4, r5
 8000b80:	2c04      	cmp	r4, #4
 8000b82:	d005      	beq.n	8000b90 <__aeabi_ui2f+0x60>
 8000b84:	3304      	adds	r3, #4
 8000b86:	015c      	lsls	r4, r3, #5
 8000b88:	d502      	bpl.n	8000b90 <__aeabi_ui2f+0x60>
 8000b8a:	229f      	movs	r2, #159	; 0x9f
 8000b8c:	400b      	ands	r3, r1
 8000b8e:	1a12      	subs	r2, r2, r0
 8000b90:	019b      	lsls	r3, r3, #6
 8000b92:	0a58      	lsrs	r0, r3, #9
 8000b94:	b2d2      	uxtb	r2, r2
 8000b96:	0240      	lsls	r0, r0, #9
 8000b98:	05d2      	lsls	r2, r2, #23
 8000b9a:	0a40      	lsrs	r0, r0, #9
 8000b9c:	4310      	orrs	r0, r2
 8000b9e:	bd70      	pop	{r4, r5, r6, pc}
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	e7f7      	b.n	8000b96 <__aeabi_ui2f+0x66>
 8000ba6:	0260      	lsls	r0, r4, #9
 8000ba8:	0a40      	lsrs	r0, r0, #9
 8000baa:	e7f4      	b.n	8000b96 <__aeabi_ui2f+0x66>
 8000bac:	fbffffff 	.word	0xfbffffff

08000bb0 <__aeabi_cfrcmple>:
 8000bb0:	4684      	mov	ip, r0
 8000bb2:	1c08      	adds	r0, r1, #0
 8000bb4:	4661      	mov	r1, ip
 8000bb6:	e7ff      	b.n	8000bb8 <__aeabi_cfcmpeq>

08000bb8 <__aeabi_cfcmpeq>:
 8000bb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000bba:	f000 f8c7 	bl	8000d4c <__lesf2>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	d401      	bmi.n	8000bc6 <__aeabi_cfcmpeq+0xe>
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	42c8      	cmn	r0, r1
 8000bc6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000bc8 <__aeabi_fcmpeq>:
 8000bc8:	b510      	push	{r4, lr}
 8000bca:	f000 f849 	bl	8000c60 <__eqsf2>
 8000bce:	4240      	negs	r0, r0
 8000bd0:	3001      	adds	r0, #1
 8000bd2:	bd10      	pop	{r4, pc}

08000bd4 <__aeabi_fcmplt>:
 8000bd4:	b510      	push	{r4, lr}
 8000bd6:	f000 f8b9 	bl	8000d4c <__lesf2>
 8000bda:	2800      	cmp	r0, #0
 8000bdc:	db01      	blt.n	8000be2 <__aeabi_fcmplt+0xe>
 8000bde:	2000      	movs	r0, #0
 8000be0:	bd10      	pop	{r4, pc}
 8000be2:	2001      	movs	r0, #1
 8000be4:	bd10      	pop	{r4, pc}
 8000be6:	46c0      	nop			; (mov r8, r8)

08000be8 <__aeabi_fcmple>:
 8000be8:	b510      	push	{r4, lr}
 8000bea:	f000 f8af 	bl	8000d4c <__lesf2>
 8000bee:	2800      	cmp	r0, #0
 8000bf0:	dd01      	ble.n	8000bf6 <__aeabi_fcmple+0xe>
 8000bf2:	2000      	movs	r0, #0
 8000bf4:	bd10      	pop	{r4, pc}
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	bd10      	pop	{r4, pc}
 8000bfa:	46c0      	nop			; (mov r8, r8)

08000bfc <__aeabi_fcmpgt>:
 8000bfc:	b510      	push	{r4, lr}
 8000bfe:	f000 f857 	bl	8000cb0 <__gesf2>
 8000c02:	2800      	cmp	r0, #0
 8000c04:	dc01      	bgt.n	8000c0a <__aeabi_fcmpgt+0xe>
 8000c06:	2000      	movs	r0, #0
 8000c08:	bd10      	pop	{r4, pc}
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	bd10      	pop	{r4, pc}
 8000c0e:	46c0      	nop			; (mov r8, r8)

08000c10 <__aeabi_fcmpge>:
 8000c10:	b510      	push	{r4, lr}
 8000c12:	f000 f84d 	bl	8000cb0 <__gesf2>
 8000c16:	2800      	cmp	r0, #0
 8000c18:	da01      	bge.n	8000c1e <__aeabi_fcmpge+0xe>
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	bd10      	pop	{r4, pc}
 8000c1e:	2001      	movs	r0, #1
 8000c20:	bd10      	pop	{r4, pc}
 8000c22:	46c0      	nop			; (mov r8, r8)

08000c24 <__clzsi2>:
 8000c24:	211c      	movs	r1, #28
 8000c26:	2301      	movs	r3, #1
 8000c28:	041b      	lsls	r3, r3, #16
 8000c2a:	4298      	cmp	r0, r3
 8000c2c:	d301      	bcc.n	8000c32 <__clzsi2+0xe>
 8000c2e:	0c00      	lsrs	r0, r0, #16
 8000c30:	3910      	subs	r1, #16
 8000c32:	0a1b      	lsrs	r3, r3, #8
 8000c34:	4298      	cmp	r0, r3
 8000c36:	d301      	bcc.n	8000c3c <__clzsi2+0x18>
 8000c38:	0a00      	lsrs	r0, r0, #8
 8000c3a:	3908      	subs	r1, #8
 8000c3c:	091b      	lsrs	r3, r3, #4
 8000c3e:	4298      	cmp	r0, r3
 8000c40:	d301      	bcc.n	8000c46 <__clzsi2+0x22>
 8000c42:	0900      	lsrs	r0, r0, #4
 8000c44:	3904      	subs	r1, #4
 8000c46:	a202      	add	r2, pc, #8	; (adr r2, 8000c50 <__clzsi2+0x2c>)
 8000c48:	5c10      	ldrb	r0, [r2, r0]
 8000c4a:	1840      	adds	r0, r0, r1
 8000c4c:	4770      	bx	lr
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	02020304 	.word	0x02020304
 8000c54:	01010101 	.word	0x01010101
	...

08000c60 <__eqsf2>:
 8000c60:	b570      	push	{r4, r5, r6, lr}
 8000c62:	0042      	lsls	r2, r0, #1
 8000c64:	024e      	lsls	r6, r1, #9
 8000c66:	004c      	lsls	r4, r1, #1
 8000c68:	0245      	lsls	r5, r0, #9
 8000c6a:	0a6d      	lsrs	r5, r5, #9
 8000c6c:	0e12      	lsrs	r2, r2, #24
 8000c6e:	0fc3      	lsrs	r3, r0, #31
 8000c70:	0a76      	lsrs	r6, r6, #9
 8000c72:	0e24      	lsrs	r4, r4, #24
 8000c74:	0fc9      	lsrs	r1, r1, #31
 8000c76:	2aff      	cmp	r2, #255	; 0xff
 8000c78:	d00f      	beq.n	8000c9a <__eqsf2+0x3a>
 8000c7a:	2cff      	cmp	r4, #255	; 0xff
 8000c7c:	d011      	beq.n	8000ca2 <__eqsf2+0x42>
 8000c7e:	2001      	movs	r0, #1
 8000c80:	42a2      	cmp	r2, r4
 8000c82:	d000      	beq.n	8000c86 <__eqsf2+0x26>
 8000c84:	bd70      	pop	{r4, r5, r6, pc}
 8000c86:	42b5      	cmp	r5, r6
 8000c88:	d1fc      	bne.n	8000c84 <__eqsf2+0x24>
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d00d      	beq.n	8000caa <__eqsf2+0x4a>
 8000c8e:	2a00      	cmp	r2, #0
 8000c90:	d1f8      	bne.n	8000c84 <__eqsf2+0x24>
 8000c92:	0028      	movs	r0, r5
 8000c94:	1e45      	subs	r5, r0, #1
 8000c96:	41a8      	sbcs	r0, r5
 8000c98:	e7f4      	b.n	8000c84 <__eqsf2+0x24>
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	2d00      	cmp	r5, #0
 8000c9e:	d1f1      	bne.n	8000c84 <__eqsf2+0x24>
 8000ca0:	e7eb      	b.n	8000c7a <__eqsf2+0x1a>
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	2e00      	cmp	r6, #0
 8000ca6:	d1ed      	bne.n	8000c84 <__eqsf2+0x24>
 8000ca8:	e7e9      	b.n	8000c7e <__eqsf2+0x1e>
 8000caa:	2000      	movs	r0, #0
 8000cac:	e7ea      	b.n	8000c84 <__eqsf2+0x24>
 8000cae:	46c0      	nop			; (mov r8, r8)

08000cb0 <__gesf2>:
 8000cb0:	b570      	push	{r4, r5, r6, lr}
 8000cb2:	004a      	lsls	r2, r1, #1
 8000cb4:	024e      	lsls	r6, r1, #9
 8000cb6:	0245      	lsls	r5, r0, #9
 8000cb8:	0044      	lsls	r4, r0, #1
 8000cba:	0a6d      	lsrs	r5, r5, #9
 8000cbc:	0e24      	lsrs	r4, r4, #24
 8000cbe:	0fc3      	lsrs	r3, r0, #31
 8000cc0:	0a76      	lsrs	r6, r6, #9
 8000cc2:	0e12      	lsrs	r2, r2, #24
 8000cc4:	0fc9      	lsrs	r1, r1, #31
 8000cc6:	2cff      	cmp	r4, #255	; 0xff
 8000cc8:	d015      	beq.n	8000cf6 <__gesf2+0x46>
 8000cca:	2aff      	cmp	r2, #255	; 0xff
 8000ccc:	d00e      	beq.n	8000cec <__gesf2+0x3c>
 8000cce:	2c00      	cmp	r4, #0
 8000cd0:	d115      	bne.n	8000cfe <__gesf2+0x4e>
 8000cd2:	2a00      	cmp	r2, #0
 8000cd4:	d101      	bne.n	8000cda <__gesf2+0x2a>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	d01c      	beq.n	8000d14 <__gesf2+0x64>
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d014      	beq.n	8000d08 <__gesf2+0x58>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d027      	beq.n	8000d32 <__gesf2+0x82>
 8000ce2:	2002      	movs	r0, #2
 8000ce4:	3b01      	subs	r3, #1
 8000ce6:	4018      	ands	r0, r3
 8000ce8:	3801      	subs	r0, #1
 8000cea:	bd70      	pop	{r4, r5, r6, pc}
 8000cec:	2e00      	cmp	r6, #0
 8000cee:	d0ee      	beq.n	8000cce <__gesf2+0x1e>
 8000cf0:	2002      	movs	r0, #2
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	e7f9      	b.n	8000cea <__gesf2+0x3a>
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d1fa      	bne.n	8000cf0 <__gesf2+0x40>
 8000cfa:	2aff      	cmp	r2, #255	; 0xff
 8000cfc:	d00e      	beq.n	8000d1c <__gesf2+0x6c>
 8000cfe:	2a00      	cmp	r2, #0
 8000d00:	d10e      	bne.n	8000d20 <__gesf2+0x70>
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	d0ed      	beq.n	8000ce2 <__gesf2+0x32>
 8000d06:	e00b      	b.n	8000d20 <__gesf2+0x70>
 8000d08:	2301      	movs	r3, #1
 8000d0a:	3901      	subs	r1, #1
 8000d0c:	4399      	bics	r1, r3
 8000d0e:	0008      	movs	r0, r1
 8000d10:	3001      	adds	r0, #1
 8000d12:	e7ea      	b.n	8000cea <__gesf2+0x3a>
 8000d14:	2000      	movs	r0, #0
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d0e7      	beq.n	8000cea <__gesf2+0x3a>
 8000d1a:	e7e2      	b.n	8000ce2 <__gesf2+0x32>
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d1e7      	bne.n	8000cf0 <__gesf2+0x40>
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d1de      	bne.n	8000ce2 <__gesf2+0x32>
 8000d24:	4294      	cmp	r4, r2
 8000d26:	dd05      	ble.n	8000d34 <__gesf2+0x84>
 8000d28:	2102      	movs	r1, #2
 8000d2a:	1e58      	subs	r0, r3, #1
 8000d2c:	4008      	ands	r0, r1
 8000d2e:	3801      	subs	r0, #1
 8000d30:	e7db      	b.n	8000cea <__gesf2+0x3a>
 8000d32:	2400      	movs	r4, #0
 8000d34:	42a2      	cmp	r2, r4
 8000d36:	dc04      	bgt.n	8000d42 <__gesf2+0x92>
 8000d38:	42b5      	cmp	r5, r6
 8000d3a:	d8d2      	bhi.n	8000ce2 <__gesf2+0x32>
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	42b5      	cmp	r5, r6
 8000d40:	d2d3      	bcs.n	8000cea <__gesf2+0x3a>
 8000d42:	1e58      	subs	r0, r3, #1
 8000d44:	2301      	movs	r3, #1
 8000d46:	4398      	bics	r0, r3
 8000d48:	3001      	adds	r0, #1
 8000d4a:	e7ce      	b.n	8000cea <__gesf2+0x3a>

08000d4c <__lesf2>:
 8000d4c:	b530      	push	{r4, r5, lr}
 8000d4e:	0042      	lsls	r2, r0, #1
 8000d50:	0244      	lsls	r4, r0, #9
 8000d52:	024d      	lsls	r5, r1, #9
 8000d54:	0fc3      	lsrs	r3, r0, #31
 8000d56:	0048      	lsls	r0, r1, #1
 8000d58:	0a64      	lsrs	r4, r4, #9
 8000d5a:	0e12      	lsrs	r2, r2, #24
 8000d5c:	0a6d      	lsrs	r5, r5, #9
 8000d5e:	0e00      	lsrs	r0, r0, #24
 8000d60:	0fc9      	lsrs	r1, r1, #31
 8000d62:	2aff      	cmp	r2, #255	; 0xff
 8000d64:	d012      	beq.n	8000d8c <__lesf2+0x40>
 8000d66:	28ff      	cmp	r0, #255	; 0xff
 8000d68:	d00c      	beq.n	8000d84 <__lesf2+0x38>
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	d112      	bne.n	8000d94 <__lesf2+0x48>
 8000d6e:	2800      	cmp	r0, #0
 8000d70:	d119      	bne.n	8000da6 <__lesf2+0x5a>
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d117      	bne.n	8000da6 <__lesf2+0x5a>
 8000d76:	2c00      	cmp	r4, #0
 8000d78:	d02b      	beq.n	8000dd2 <__lesf2+0x86>
 8000d7a:	2002      	movs	r0, #2
 8000d7c:	3b01      	subs	r3, #1
 8000d7e:	4018      	ands	r0, r3
 8000d80:	3801      	subs	r0, #1
 8000d82:	e026      	b.n	8000dd2 <__lesf2+0x86>
 8000d84:	2d00      	cmp	r5, #0
 8000d86:	d0f0      	beq.n	8000d6a <__lesf2+0x1e>
 8000d88:	2002      	movs	r0, #2
 8000d8a:	e022      	b.n	8000dd2 <__lesf2+0x86>
 8000d8c:	2c00      	cmp	r4, #0
 8000d8e:	d1fb      	bne.n	8000d88 <__lesf2+0x3c>
 8000d90:	28ff      	cmp	r0, #255	; 0xff
 8000d92:	d01f      	beq.n	8000dd4 <__lesf2+0x88>
 8000d94:	2800      	cmp	r0, #0
 8000d96:	d11f      	bne.n	8000dd8 <__lesf2+0x8c>
 8000d98:	2d00      	cmp	r5, #0
 8000d9a:	d11d      	bne.n	8000dd8 <__lesf2+0x8c>
 8000d9c:	2002      	movs	r0, #2
 8000d9e:	3b01      	subs	r3, #1
 8000da0:	4018      	ands	r0, r3
 8000da2:	3801      	subs	r0, #1
 8000da4:	e015      	b.n	8000dd2 <__lesf2+0x86>
 8000da6:	2c00      	cmp	r4, #0
 8000da8:	d00e      	beq.n	8000dc8 <__lesf2+0x7c>
 8000daa:	428b      	cmp	r3, r1
 8000dac:	d1e5      	bne.n	8000d7a <__lesf2+0x2e>
 8000dae:	2200      	movs	r2, #0
 8000db0:	4290      	cmp	r0, r2
 8000db2:	dc04      	bgt.n	8000dbe <__lesf2+0x72>
 8000db4:	42ac      	cmp	r4, r5
 8000db6:	d8e0      	bhi.n	8000d7a <__lesf2+0x2e>
 8000db8:	2000      	movs	r0, #0
 8000dba:	42ac      	cmp	r4, r5
 8000dbc:	d209      	bcs.n	8000dd2 <__lesf2+0x86>
 8000dbe:	1e58      	subs	r0, r3, #1
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	4398      	bics	r0, r3
 8000dc4:	3001      	adds	r0, #1
 8000dc6:	e004      	b.n	8000dd2 <__lesf2+0x86>
 8000dc8:	2301      	movs	r3, #1
 8000dca:	3901      	subs	r1, #1
 8000dcc:	4399      	bics	r1, r3
 8000dce:	0008      	movs	r0, r1
 8000dd0:	3001      	adds	r0, #1
 8000dd2:	bd30      	pop	{r4, r5, pc}
 8000dd4:	2d00      	cmp	r5, #0
 8000dd6:	d1d7      	bne.n	8000d88 <__lesf2+0x3c>
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d1ce      	bne.n	8000d7a <__lesf2+0x2e>
 8000ddc:	4282      	cmp	r2, r0
 8000dde:	dde7      	ble.n	8000db0 <__lesf2+0x64>
 8000de0:	2102      	movs	r1, #2
 8000de2:	1e58      	subs	r0, r3, #1
 8000de4:	4008      	ands	r0, r1
 8000de6:	3801      	subs	r0, #1
 8000de8:	e7f3      	b.n	8000dd2 <__lesf2+0x86>
 8000dea:	46c0      	nop			; (mov r8, r8)

08000dec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dec:	b5b0      	push	{r4, r5, r7, lr}
 8000dee:	b08c      	sub	sp, #48	; 0x30
 8000df0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /*Reset of all peripherals, Initializes the Flash interface and the Systick.*/
  HAL_Init();
 8000df2:	f001 f8db 	bl	8001fac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000df6:	f000 fa01 	bl	80011fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dfa:	f000 fb05 	bl	8001408 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000dfe:	f000 fa73 	bl	80012e8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000e02:	4bcf      	ldr	r3, [pc, #828]	; (8001140 <main+0x354>)
 8000e04:	0018      	movs	r0, r3
 8000e06:	f001 fd4d 	bl	80028a4 <HAL_ADC_Start>
  //The next line configures the output register with the bit wheel
  *GPIOA_ODR = (*GPIOA_ODR & 0xFFFF0000) + 0x6600;
 8000e0a:	4bce      	ldr	r3, [pc, #824]	; (8001144 <main+0x358>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	0c1b      	lsrs	r3, r3, #16
 8000e12:	041a      	lsls	r2, r3, #16
 8000e14:	4bcb      	ldr	r3, [pc, #812]	; (8001144 <main+0x358>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	21cc      	movs	r1, #204	; 0xcc
 8000e1a:	01c9      	lsls	r1, r1, #7
 8000e1c:	468c      	mov	ip, r1
 8000e1e:	4462      	add	r2, ip
 8000e20:	601a      	str	r2, [r3, #0]
  uint16_t calSwRead = (uint16_t)(*GPIOA_IDR) & 0x1; //calSw = GPIOA_PIN0 status
 8000e22:	4bc9      	ldr	r3, [pc, #804]	; (8001148 <main+0x35c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	b29a      	uxth	r2, r3
 8000e2a:	2020      	movs	r0, #32
 8000e2c:	183b      	adds	r3, r7, r0
 8000e2e:	2101      	movs	r1, #1
 8000e30:	400a      	ands	r2, r1
 8000e32:	801a      	strh	r2, [r3, #0]
  uint8_t  calSw = 0;
 8000e34:	232f      	movs	r3, #47	; 0x2f
 8000e36:	18fb      	adds	r3, r7, r3
 8000e38:	2200      	movs	r2, #0
 8000e3a:	701a      	strb	r2, [r3, #0]
  if (calSwRead) calSw = 1;
 8000e3c:	183b      	adds	r3, r7, r0
 8000e3e:	881b      	ldrh	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d003      	beq.n	8000e4c <main+0x60>
 8000e44:	232f      	movs	r3, #47	; 0x2f
 8000e46:	18fb      	adds	r3, r7, r3
 8000e48:	2201      	movs	r2, #1
 8000e4a:	701a      	strb	r2, [r3, #0]
  int16_t 	calFlashSlot = getCalFlashSlot();
 8000e4c:	251e      	movs	r5, #30
 8000e4e:	197c      	adds	r4, r7, r5
 8000e50:	f000 fb30 	bl	80014b4 <getCalFlashSlot>
 8000e54:	0003      	movs	r3, r0
 8000e56:	8023      	strh	r3, [r4, #0]

  //If getCalFlashSlot returns -1 it means there is no calibration data stored
  if (calFlashSlot == -1) calibration(calSw, 0);
 8000e58:	197b      	adds	r3, r7, r5
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	5e9b      	ldrsh	r3, [r3, r2]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	d106      	bne.n	8000e70 <main+0x84>
 8000e62:	232f      	movs	r3, #47	; 0x2f
 8000e64:	18fb      	adds	r3, r7, r3
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2100      	movs	r1, #0
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f000 fb50 	bl	8001510 <calibration>

  //If it returns 255 it means the memory is full. Erase + calibration needed.
  if (calFlashSlot == 255){
 8000e70:	231e      	movs	r3, #30
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	2200      	movs	r2, #0
 8000e76:	5e9b      	ldrsh	r3, [r3, r2]
 8000e78:	2bff      	cmp	r3, #255	; 0xff
 8000e7a:	d108      	bne.n	8000e8e <main+0xa2>
    eraseFlash();
 8000e7c:	f000 feee 	bl	8001c5c <eraseFlash>
    calibration(calSw, 0);
 8000e80:	232f      	movs	r3, #47	; 0x2f
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2100      	movs	r1, #0
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f000 fb41 	bl	8001510 <calibration>
  }
  uint32_t 	w1 = *(PAGE15_SLOT1 + ((calFlashSlot)*2));
 8000e8e:	4baf      	ldr	r3, [pc, #700]	; (800114c <main+0x360>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	211e      	movs	r1, #30
 8000e94:	187a      	adds	r2, r7, r1
 8000e96:	2000      	movs	r0, #0
 8000e98:	5e12      	ldrsh	r2, [r2, r0]
 8000e9a:	00d2      	lsls	r2, r2, #3
 8000e9c:	189b      	adds	r3, r3, r2
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	61bb      	str	r3, [r7, #24]
  uint32_t 	w2 = *(PAGE15_SLOT1 + ((calFlashSlot)*2) + 1);
 8000ea2:	4baa      	ldr	r3, [pc, #680]	; (800114c <main+0x360>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	187b      	adds	r3, r7, r1
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	5e5b      	ldrsh	r3, [r3, r1]
 8000eac:	00db      	lsls	r3, r3, #3
 8000eae:	3304      	adds	r3, #4
 8000eb0:	18d3      	adds	r3, r2, r3
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	617b      	str	r3, [r7, #20]
  uint16_t 	w1a = (uint16_t)(w1>>16);
 8000eb6:	69bb      	ldr	r3, [r7, #24]
 8000eb8:	0c1a      	lsrs	r2, r3, #16
 8000eba:	2112      	movs	r1, #18
 8000ebc:	187b      	adds	r3, r7, r1
 8000ebe:	801a      	strh	r2, [r3, #0]
  uint16_t 	neutral16 = (uint16_t) w1;
 8000ec0:	2310      	movs	r3, #16
 8000ec2:	18fb      	adds	r3, r7, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	801a      	strh	r2, [r3, #0]
  uint16_t 	calFactAInt = (uint16_t)(w2>>16);
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	0c1a      	lsrs	r2, r3, #16
 8000ecc:	230e      	movs	r3, #14
 8000ece:	18fb      	adds	r3, r7, r3
 8000ed0:	801a      	strh	r2, [r3, #0]
  uint16_t 	calFactBInt = (uint16_t) w2;
 8000ed2:	230c      	movs	r3, #12
 8000ed4:	18fb      	adds	r3, r7, r3
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	801a      	strh	r2, [r3, #0]
  uint16_t 	min = w1a & 0x7FFF;
 8000eda:	230a      	movs	r3, #10
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	187a      	adds	r2, r7, r1
 8000ee0:	8812      	ldrh	r2, [r2, #0]
 8000ee2:	0452      	lsls	r2, r2, #17
 8000ee4:	0c52      	lsrs	r2, r2, #17
 8000ee6:	801a      	strh	r2, [r3, #0]
  uint8_t  	calSwOld = (uint8_t)(w1a >> 15);
 8000ee8:	187b      	adds	r3, r7, r1
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	0bdb      	lsrs	r3, r3, #15
 8000eee:	b29a      	uxth	r2, r3
 8000ef0:	2109      	movs	r1, #9
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	701a      	strb	r2, [r3, #0]
  if (calSwOld != calSw){
 8000ef6:	187a      	adds	r2, r7, r1
 8000ef8:	232f      	movs	r3, #47	; 0x2f
 8000efa:	18fb      	adds	r3, r7, r3
 8000efc:	7812      	ldrb	r2, [r2, #0]
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d012      	beq.n	8000f2a <main+0x13e>
  	calFlashSlot++;
 8000f04:	211e      	movs	r1, #30
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	2200      	movs	r2, #0
 8000f0a:	5e9b      	ldrsh	r3, [r3, r2]
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	3301      	adds	r3, #1
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	187b      	adds	r3, r7, r1
 8000f14:	801a      	strh	r2, [r3, #0]
    calibration(calSw, (uint8_t)calFlashSlot);
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	232f      	movs	r3, #47	; 0x2f
 8000f1e:	18fb      	adds	r3, r7, r3
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	0011      	movs	r1, r2
 8000f24:	0018      	movs	r0, r3
 8000f26:	f000 faf3 	bl	8001510 <calibration>
  }
  float    	calFactA = (float)calFactAInt / 10000;
 8000f2a:	230e      	movs	r3, #14
 8000f2c:	18fb      	adds	r3, r7, r3
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	0018      	movs	r0, r3
 8000f32:	f7ff fdfd 	bl	8000b30 <__aeabi_ui2f>
 8000f36:	1c03      	adds	r3, r0, #0
 8000f38:	4985      	ldr	r1, [pc, #532]	; (8001150 <main+0x364>)
 8000f3a:	1c18      	adds	r0, r3, #0
 8000f3c:	f7ff f986 	bl	800024c <__aeabi_fdiv>
 8000f40:	1c03      	adds	r3, r0, #0
 8000f42:	607b      	str	r3, [r7, #4]
  float    	calFactB = (float)calFactBInt / 10000;
 8000f44:	230c      	movs	r3, #12
 8000f46:	18fb      	adds	r3, r7, r3
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f7ff fdf0 	bl	8000b30 <__aeabi_ui2f>
 8000f50:	1c03      	adds	r3, r0, #0
 8000f52:	497f      	ldr	r1, [pc, #508]	; (8001150 <main+0x364>)
 8000f54:	1c18      	adds	r0, r3, #0
 8000f56:	f7ff f979 	bl	800024c <__aeabi_fdiv>
 8000f5a:	1c03      	adds	r3, r0, #0
 8000f5c:	603b      	str	r3, [r7, #0]

  uint16_t 	value16, value16Old, value16Raw;
  int16_t 	steps = 0, pos = 0;
 8000f5e:	2326      	movs	r3, #38	; 0x26
 8000f60:	18fb      	adds	r3, r7, r3
 8000f62:	2200      	movs	r2, #0
 8000f64:	801a      	strh	r2, [r3, #0]
 8000f66:	2324      	movs	r3, #36	; 0x24
 8000f68:	18fb      	adds	r3, r7, r3
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	801a      	strh	r2, [r3, #0]
  uint16_t	stepScale = 0;
 8000f6e:	2322      	movs	r3, #34	; 0x22
 8000f70:	18fb      	adds	r3, r7, r3
 8000f72:	2200      	movs	r2, #0
 8000f74:	801a      	strh	r2, [r3, #0]
  value16Old = 2048;
 8000f76:	232a      	movs	r3, #42	; 0x2a
 8000f78:	18fb      	adds	r3, r7, r3
 8000f7a:	2280      	movs	r2, #128	; 0x80
 8000f7c:	0112      	lsls	r2, r2, #4
 8000f7e:	801a      	strh	r2, [r3, #0]
  value16Raw = getValue();
 8000f80:	2528      	movs	r5, #40	; 0x28
 8000f82:	197c      	adds	r4, r7, r5
 8000f84:	f000 feb2 	bl	8001cec <getValue>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	8023      	strh	r3, [r4, #0]
  if (value16Raw < 1500 || value16Raw > 2500){
 8000f8c:	197b      	adds	r3, r7, r5
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	4a70      	ldr	r2, [pc, #448]	; (8001154 <main+0x368>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d905      	bls.n	8000fa2 <main+0x1b6>
 8000f96:	2328      	movs	r3, #40	; 0x28
 8000f98:	18fb      	adds	r3, r7, r3
 8000f9a:	881b      	ldrh	r3, [r3, #0]
 8000f9c:	4a6e      	ldr	r2, [pc, #440]	; (8001158 <main+0x36c>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d904      	bls.n	8000fac <main+0x1c0>
	  stepScale = 4096 / (MAX_RANGE_EXT * 2);
 8000fa2:	2322      	movs	r3, #34	; 0x22
 8000fa4:	18fb      	adds	r3, r7, r3
 8000fa6:	2211      	movs	r2, #17
 8000fa8:	801a      	strh	r2, [r3, #0]
 8000faa:	e003      	b.n	8000fb4 <main+0x1c8>
  } else {
	  stepScale = 4096 / (MAX_RANGE * 2);
 8000fac:	2322      	movs	r3, #34	; 0x22
 8000fae:	18fb      	adds	r3, r7, r3
 8000fb0:	2216      	movs	r2, #22
 8000fb2:	801a      	strh	r2, [r3, #0]

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
  	  value16Raw = getValue();
 8000fb4:	2528      	movs	r5, #40	; 0x28
 8000fb6:	197c      	adds	r4, r7, r5
 8000fb8:	f000 fe98 	bl	8001cec <getValue>
 8000fbc:	0003      	movs	r3, r0
 8000fbe:	8023      	strh	r3, [r4, #0]
  	  if (value16Raw < neutral16){
 8000fc0:	197a      	adds	r2, r7, r5
 8000fc2:	2310      	movs	r3, #16
 8000fc4:	18fb      	adds	r3, r7, r3
 8000fc6:	8812      	ldrh	r2, [r2, #0]
 8000fc8:	881b      	ldrh	r3, [r3, #0]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d22a      	bcs.n	8001024 <main+0x238>
  		  if (value16Raw < min) value16Raw = min;
 8000fce:	2328      	movs	r3, #40	; 0x28
 8000fd0:	18fa      	adds	r2, r7, r3
 8000fd2:	230a      	movs	r3, #10
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	8812      	ldrh	r2, [r2, #0]
 8000fd8:	881b      	ldrh	r3, [r3, #0]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d205      	bcs.n	8000fea <main+0x1fe>
 8000fde:	2328      	movs	r3, #40	; 0x28
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	220a      	movs	r2, #10
 8000fe4:	18ba      	adds	r2, r7, r2
 8000fe6:	8812      	ldrh	r2, [r2, #0]
 8000fe8:	801a      	strh	r2, [r3, #0]
  		  value16 = value16Raw - min;
 8000fea:	202c      	movs	r0, #44	; 0x2c
 8000fec:	183b      	adds	r3, r7, r0
 8000fee:	2228      	movs	r2, #40	; 0x28
 8000ff0:	18b9      	adds	r1, r7, r2
 8000ff2:	220a      	movs	r2, #10
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	8809      	ldrh	r1, [r1, #0]
 8000ff8:	8812      	ldrh	r2, [r2, #0]
 8000ffa:	1a8a      	subs	r2, r1, r2
 8000ffc:	801a      	strh	r2, [r3, #0]
  		  value16 = value16 * calFactA;
 8000ffe:	0004      	movs	r4, r0
 8001000:	183b      	adds	r3, r7, r0
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	0018      	movs	r0, r3
 8001006:	f7ff fd49 	bl	8000a9c <__aeabi_i2f>
 800100a:	1c03      	adds	r3, r0, #0
 800100c:	6879      	ldr	r1, [r7, #4]
 800100e:	1c18      	adds	r0, r3, #0
 8001010:	f7ff fa2e 	bl	8000470 <__aeabi_fmul>
 8001014:	1c03      	adds	r3, r0, #0
 8001016:	0020      	movs	r0, r4
 8001018:	183c      	adds	r4, r7, r0
 800101a:	1c18      	adds	r0, r3, #0
 800101c:	f7ff f8fe 	bl	800021c <__aeabi_f2uiz>
 8001020:	0003      	movs	r3, r0
 8001022:	8023      	strh	r3, [r4, #0]
  	  }
  	  if (value16Raw == neutral16)	value16 = neutral16;
 8001024:	2328      	movs	r3, #40	; 0x28
 8001026:	18fa      	adds	r2, r7, r3
 8001028:	2310      	movs	r3, #16
 800102a:	18fb      	adds	r3, r7, r3
 800102c:	8812      	ldrh	r2, [r2, #0]
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	429a      	cmp	r2, r3
 8001032:	d105      	bne.n	8001040 <main+0x254>
 8001034:	232c      	movs	r3, #44	; 0x2c
 8001036:	18fb      	adds	r3, r7, r3
 8001038:	2210      	movs	r2, #16
 800103a:	18ba      	adds	r2, r7, r2
 800103c:	8812      	ldrh	r2, [r2, #0]
 800103e:	801a      	strh	r2, [r3, #0]
  	  if (value16Raw > neutral16){
 8001040:	2328      	movs	r3, #40	; 0x28
 8001042:	18fa      	adds	r2, r7, r3
 8001044:	2310      	movs	r3, #16
 8001046:	18fb      	adds	r3, r7, r3
 8001048:	8812      	ldrh	r2, [r2, #0]
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	429a      	cmp	r2, r3
 800104e:	d927      	bls.n	80010a0 <main+0x2b4>
  		  value16 = value16Raw - neutral16;
 8001050:	202c      	movs	r0, #44	; 0x2c
 8001052:	183b      	adds	r3, r7, r0
 8001054:	2228      	movs	r2, #40	; 0x28
 8001056:	18b9      	adds	r1, r7, r2
 8001058:	2210      	movs	r2, #16
 800105a:	18ba      	adds	r2, r7, r2
 800105c:	8809      	ldrh	r1, [r1, #0]
 800105e:	8812      	ldrh	r2, [r2, #0]
 8001060:	1a8a      	subs	r2, r1, r2
 8001062:	801a      	strh	r2, [r3, #0]
  		  value16 = value16 * calFactB;
 8001064:	0004      	movs	r4, r0
 8001066:	183b      	adds	r3, r7, r0
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	0018      	movs	r0, r3
 800106c:	f7ff fd16 	bl	8000a9c <__aeabi_i2f>
 8001070:	1c03      	adds	r3, r0, #0
 8001072:	6839      	ldr	r1, [r7, #0]
 8001074:	1c18      	adds	r0, r3, #0
 8001076:	f7ff f9fb 	bl	8000470 <__aeabi_fmul>
 800107a:	1c03      	adds	r3, r0, #0
 800107c:	0020      	movs	r0, r4
 800107e:	0005      	movs	r5, r0
 8001080:	183c      	adds	r4, r7, r0
 8001082:	1c18      	adds	r0, r3, #0
 8001084:	f7ff f8ca 	bl	800021c <__aeabi_f2uiz>
 8001088:	0003      	movs	r3, r0
 800108a:	8023      	strh	r3, [r4, #0]
  		  value16 = value16 + 2048;
 800108c:	0028      	movs	r0, r5
 800108e:	183b      	adds	r3, r7, r0
 8001090:	0004      	movs	r4, r0
 8001092:	193a      	adds	r2, r7, r4
 8001094:	8812      	ldrh	r2, [r2, #0]
 8001096:	2180      	movs	r1, #128	; 0x80
 8001098:	0109      	lsls	r1, r1, #4
 800109a:	468c      	mov	ip, r1
 800109c:	4462      	add	r2, ip
 800109e:	801a      	strh	r2, [r3, #0]
  	  }
  	  if (value16 > 2048 - DEADZONE && value16 < 2048 + DEADZONE){
 80010a0:	232c      	movs	r3, #44	; 0x2c
 80010a2:	18fb      	adds	r3, r7, r3
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	4a2d      	ldr	r2, [pc, #180]	; (800115c <main+0x370>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d935      	bls.n	8001118 <main+0x32c>
 80010ac:	232c      	movs	r3, #44	; 0x2c
 80010ae:	18fb      	adds	r3, r7, r3
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	4a2b      	ldr	r2, [pc, #172]	; (8001160 <main+0x374>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d82f      	bhi.n	8001118 <main+0x32c>
  		  value16Old = value16;
 80010b8:	232a      	movs	r3, #42	; 0x2a
 80010ba:	18fb      	adds	r3, r7, r3
 80010bc:	222c      	movs	r2, #44	; 0x2c
 80010be:	18ba      	adds	r2, r7, r2
 80010c0:	8812      	ldrh	r2, [r2, #0]
 80010c2:	801a      	strh	r2, [r3, #0]
  		  while (pos > 0){
 80010c4:	e00d      	b.n	80010e2 <main+0x2f6>
  			  rotateLeft(GPIOA_ODR);
 80010c6:	4b1f      	ldr	r3, [pc, #124]	; (8001144 <main+0x358>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	0018      	movs	r0, r3
 80010cc:	f000 fe28 	bl	8001d20 <rotateLeft>
  			  pos--;
 80010d0:	2124      	movs	r1, #36	; 0x24
 80010d2:	187b      	adds	r3, r7, r1
 80010d4:	2200      	movs	r2, #0
 80010d6:	5e9b      	ldrsh	r3, [r3, r2]
 80010d8:	b29b      	uxth	r3, r3
 80010da:	3b01      	subs	r3, #1
 80010dc:	b29a      	uxth	r2, r3
 80010de:	187b      	adds	r3, r7, r1
 80010e0:	801a      	strh	r2, [r3, #0]
  		  while (pos > 0){
 80010e2:	2324      	movs	r3, #36	; 0x24
 80010e4:	18fb      	adds	r3, r7, r3
 80010e6:	2200      	movs	r2, #0
 80010e8:	5e9b      	ldrsh	r3, [r3, r2]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	dceb      	bgt.n	80010c6 <main+0x2da>
  		  }
  		  while (pos < 0){
 80010ee:	e00d      	b.n	800110c <main+0x320>
  			  rotateRight(GPIOA_ODR);
 80010f0:	4b14      	ldr	r3, [pc, #80]	; (8001144 <main+0x358>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	0018      	movs	r0, r3
 80010f6:	f000 fe47 	bl	8001d88 <rotateRight>
  			  pos++;
 80010fa:	2124      	movs	r1, #36	; 0x24
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	2200      	movs	r2, #0
 8001100:	5e9b      	ldrsh	r3, [r3, r2]
 8001102:	b29b      	uxth	r3, r3
 8001104:	3301      	adds	r3, #1
 8001106:	b29a      	uxth	r2, r3
 8001108:	187b      	adds	r3, r7, r1
 800110a:	801a      	strh	r2, [r3, #0]
  		  while (pos < 0){
 800110c:	2324      	movs	r3, #36	; 0x24
 800110e:	18fb      	adds	r3, r7, r3
 8001110:	2200      	movs	r2, #0
 8001112:	5e9b      	ldrsh	r3, [r3, r2]
 8001114:	2b00      	cmp	r3, #0
 8001116:	dbeb      	blt.n	80010f0 <main+0x304>
  		  }
  	  }
  	  steps = steps + ((int16_t)value16 - value16Old);
 8001118:	212c      	movs	r1, #44	; 0x2c
 800111a:	187a      	adds	r2, r7, r1
 800111c:	202a      	movs	r0, #42	; 0x2a
 800111e:	183b      	adds	r3, r7, r0
 8001120:	8812      	ldrh	r2, [r2, #0]
 8001122:	881b      	ldrh	r3, [r3, #0]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	b29a      	uxth	r2, r3
 8001128:	2426      	movs	r4, #38	; 0x26
 800112a:	193b      	adds	r3, r7, r4
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	18d3      	adds	r3, r2, r3
 8001130:	b29a      	uxth	r2, r3
 8001132:	193b      	adds	r3, r7, r4
 8001134:	801a      	strh	r2, [r3, #0]
  	  value16Old = value16;
 8001136:	183b      	adds	r3, r7, r0
 8001138:	187a      	adds	r2, r7, r1
 800113a:	8812      	ldrh	r2, [r2, #0]
 800113c:	801a      	strh	r2, [r3, #0]
  	  while (steps < -stepScale){
 800113e:	e029      	b.n	8001194 <main+0x3a8>
 8001140:	20000044 	.word	0x20000044
 8001144:	20000010 	.word	0x20000010
 8001148:	2000000c 	.word	0x2000000c
 800114c:	20000008 	.word	0x20000008
 8001150:	461c4000 	.word	0x461c4000
 8001154:	000005db 	.word	0x000005db
 8001158:	000009c4 	.word	0x000009c4
 800115c:	00000706 	.word	0x00000706
 8001160:	000008f9 	.word	0x000008f9
  		  rotateLeft(GPIOA_ODR);
 8001164:	4b24      	ldr	r3, [pc, #144]	; (80011f8 <main+0x40c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	0018      	movs	r0, r3
 800116a:	f000 fdd9 	bl	8001d20 <rotateLeft>
  		  steps = steps + stepScale;
 800116e:	2126      	movs	r1, #38	; 0x26
 8001170:	187b      	adds	r3, r7, r1
 8001172:	881a      	ldrh	r2, [r3, #0]
 8001174:	2322      	movs	r3, #34	; 0x22
 8001176:	18fb      	adds	r3, r7, r3
 8001178:	881b      	ldrh	r3, [r3, #0]
 800117a:	18d3      	adds	r3, r2, r3
 800117c:	b29a      	uxth	r2, r3
 800117e:	187b      	adds	r3, r7, r1
 8001180:	801a      	strh	r2, [r3, #0]
  		  pos--;
 8001182:	2124      	movs	r1, #36	; 0x24
 8001184:	187b      	adds	r3, r7, r1
 8001186:	2200      	movs	r2, #0
 8001188:	5e9b      	ldrsh	r3, [r3, r2]
 800118a:	b29b      	uxth	r3, r3
 800118c:	3b01      	subs	r3, #1
 800118e:	b29a      	uxth	r2, r3
 8001190:	187b      	adds	r3, r7, r1
 8001192:	801a      	strh	r2, [r3, #0]
  	  while (steps < -stepScale){
 8001194:	2326      	movs	r3, #38	; 0x26
 8001196:	18fb      	adds	r3, r7, r3
 8001198:	2200      	movs	r2, #0
 800119a:	5e9a      	ldrsh	r2, [r3, r2]
 800119c:	2322      	movs	r3, #34	; 0x22
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	881b      	ldrh	r3, [r3, #0]
 80011a2:	425b      	negs	r3, r3
 80011a4:	429a      	cmp	r2, r3
 80011a6:	dbdd      	blt.n	8001164 <main+0x378>
  	  }
  	  while (steps > stepScale){
 80011a8:	e017      	b.n	80011da <main+0x3ee>
  		  rotateRight(GPIOA_ODR);
 80011aa:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <main+0x40c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	0018      	movs	r0, r3
 80011b0:	f000 fdea 	bl	8001d88 <rotateRight>
  		  steps = steps - stepScale;
 80011b4:	2126      	movs	r1, #38	; 0x26
 80011b6:	187b      	adds	r3, r7, r1
 80011b8:	881a      	ldrh	r2, [r3, #0]
 80011ba:	2322      	movs	r3, #34	; 0x22
 80011bc:	18fb      	adds	r3, r7, r3
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	187b      	adds	r3, r7, r1
 80011c6:	801a      	strh	r2, [r3, #0]
  		  pos++;
 80011c8:	2124      	movs	r1, #36	; 0x24
 80011ca:	187b      	adds	r3, r7, r1
 80011cc:	2200      	movs	r2, #0
 80011ce:	5e9b      	ldrsh	r3, [r3, r2]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	3301      	adds	r3, #1
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	187b      	adds	r3, r7, r1
 80011d8:	801a      	strh	r2, [r3, #0]
  	  while (steps > stepScale){
 80011da:	2326      	movs	r3, #38	; 0x26
 80011dc:	18fb      	adds	r3, r7, r3
 80011de:	2200      	movs	r2, #0
 80011e0:	5e9a      	ldrsh	r2, [r3, r2]
 80011e2:	2322      	movs	r3, #34	; 0x22
 80011e4:	18fb      	adds	r3, r7, r3
 80011e6:	881b      	ldrh	r3, [r3, #0]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dcde      	bgt.n	80011aa <main+0x3be>
 80011ec:	2222      	movs	r2, #34	; 0x22
 80011ee:	18bb      	adds	r3, r7, r2
 80011f0:	18ba      	adds	r2, r7, r2
 80011f2:	8812      	ldrh	r2, [r2, #0]
 80011f4:	801a      	strh	r2, [r3, #0]
  	  value16Raw = getValue();
 80011f6:	e6dd      	b.n	8000fb4 <main+0x1c8>
 80011f8:	20000010 	.word	0x20000010

080011fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b09d      	sub	sp, #116	; 0x74
 8001200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001202:	2438      	movs	r4, #56	; 0x38
 8001204:	193b      	adds	r3, r7, r4
 8001206:	0018      	movs	r0, r3
 8001208:	2338      	movs	r3, #56	; 0x38
 800120a:	001a      	movs	r2, r3
 800120c:	2100      	movs	r1, #0
 800120e:	f003 fa4b 	bl	80046a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001212:	2328      	movs	r3, #40	; 0x28
 8001214:	18fb      	adds	r3, r7, r3
 8001216:	0018      	movs	r0, r3
 8001218:	2310      	movs	r3, #16
 800121a:	001a      	movs	r2, r3
 800121c:	2100      	movs	r1, #0
 800121e:	f003 fa43 	bl	80046a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001222:	003b      	movs	r3, r7
 8001224:	0018      	movs	r0, r3
 8001226:	2328      	movs	r3, #40	; 0x28
 8001228:	001a      	movs	r2, r3
 800122a:	2100      	movs	r1, #0
 800122c:	f003 fa3c 	bl	80046a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001230:	2380      	movs	r3, #128	; 0x80
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	0018      	movs	r0, r3
 8001236:	f002 fbaf 	bl	8003998 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800123a:	193b      	adds	r3, r7, r4
 800123c:	2202      	movs	r2, #2
 800123e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001240:	193b      	adds	r3, r7, r4
 8001242:	2280      	movs	r2, #128	; 0x80
 8001244:	0052      	lsls	r2, r2, #1
 8001246:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001248:	0021      	movs	r1, r4
 800124a:	187b      	adds	r3, r7, r1
 800124c:	2200      	movs	r2, #0
 800124e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001250:	187b      	adds	r3, r7, r1
 8001252:	2240      	movs	r2, #64	; 0x40
 8001254:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001256:	187b      	adds	r3, r7, r1
 8001258:	2202      	movs	r2, #2
 800125a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800125c:	187b      	adds	r3, r7, r1
 800125e:	2202      	movs	r2, #2
 8001260:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001262:	187b      	adds	r3, r7, r1
 8001264:	2200      	movs	r2, #0
 8001266:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001268:	187b      	adds	r3, r7, r1
 800126a:	2208      	movs	r2, #8
 800126c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800126e:	187b      	adds	r3, r7, r1
 8001270:	2280      	movs	r2, #128	; 0x80
 8001272:	0292      	lsls	r2, r2, #10
 8001274:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001276:	187b      	adds	r3, r7, r1
 8001278:	2280      	movs	r2, #128	; 0x80
 800127a:	0492      	lsls	r2, r2, #18
 800127c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800127e:	187b      	adds	r3, r7, r1
 8001280:	2280      	movs	r2, #128	; 0x80
 8001282:	0592      	lsls	r2, r2, #22
 8001284:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001286:	187b      	adds	r3, r7, r1
 8001288:	0018      	movs	r0, r3
 800128a:	f002 fbc5 	bl	8003a18 <HAL_RCC_OscConfig>
 800128e:	1e03      	subs	r3, r0, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001292:	f000 fdcc 	bl	8001e2e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001296:	2128      	movs	r1, #40	; 0x28
 8001298:	187b      	adds	r3, r7, r1
 800129a:	2207      	movs	r2, #7
 800129c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800129e:	187b      	adds	r3, r7, r1
 80012a0:	2202      	movs	r2, #2
 80012a2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a4:	187b      	adds	r3, r7, r1
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012aa:	187b      	adds	r3, r7, r1
 80012ac:	2200      	movs	r2, #0
 80012ae:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012b0:	187b      	adds	r3, r7, r1
 80012b2:	2102      	movs	r1, #2
 80012b4:	0018      	movs	r0, r3
 80012b6:	f002 fecf 	bl	8004058 <HAL_RCC_ClockConfig>
 80012ba:	1e03      	subs	r3, r0, #0
 80012bc:	d001      	beq.n	80012c2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012be:	f000 fdb6 	bl	8001e2e <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012c2:	003b      	movs	r3, r7
 80012c4:	2280      	movs	r2, #128	; 0x80
 80012c6:	01d2      	lsls	r2, r2, #7
 80012c8:	601a      	str	r2, [r3, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80012ca:	003b      	movs	r3, r7
 80012cc:	2200      	movs	r2, #0
 80012ce:	61da      	str	r2, [r3, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012d0:	003b      	movs	r3, r7
 80012d2:	0018      	movs	r0, r3
 80012d4:	f003 f84a 	bl	800436c <HAL_RCCEx_PeriphCLKConfig>
 80012d8:	1e03      	subs	r3, r0, #0
 80012da:	d001      	beq.n	80012e0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80012dc:	f000 fda7 	bl	8001e2e <Error_Handler>
  }
}
 80012e0:	46c0      	nop			; (mov r8, r8)
 80012e2:	46bd      	mov	sp, r7
 80012e4:	b01d      	add	sp, #116	; 0x74
 80012e6:	bd90      	pop	{r4, r7, pc}

080012e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	; 0x28
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80012ee:	2310      	movs	r3, #16
 80012f0:	18fb      	adds	r3, r7, r3
 80012f2:	0018      	movs	r0, r3
 80012f4:	2318      	movs	r3, #24
 80012f6:	001a      	movs	r2, r3
 80012f8:	2100      	movs	r1, #0
 80012fa:	f003 f9d5 	bl	80046a8 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	0018      	movs	r0, r3
 8001302:	230c      	movs	r3, #12
 8001304:	001a      	movs	r2, r3
 8001306:	2100      	movs	r1, #0
 8001308:	f003 f9ce 	bl	80046a8 <memset>
  /* USER CODE END ADC1_Init 1 */
  /*
    Configure the global features of the ADC
    (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800130c:	4b3b      	ldr	r3, [pc, #236]	; (80013fc <MX_ADC1_Init+0x114>)
 800130e:	4a3c      	ldr	r2, [pc, #240]	; (8001400 <MX_ADC1_Init+0x118>)
 8001310:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001312:	4b3a      	ldr	r3, [pc, #232]	; (80013fc <MX_ADC1_Init+0x114>)
 8001314:	2280      	movs	r2, #128	; 0x80
 8001316:	05d2      	lsls	r2, r2, #23
 8001318:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800131a:	4b38      	ldr	r3, [pc, #224]	; (80013fc <MX_ADC1_Init+0x114>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001320:	4b36      	ldr	r3, [pc, #216]	; (80013fc <MX_ADC1_Init+0x114>)
 8001322:	2200      	movs	r2, #0
 8001324:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001326:	4b35      	ldr	r3, [pc, #212]	; (80013fc <MX_ADC1_Init+0x114>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800132c:	4b33      	ldr	r3, [pc, #204]	; (80013fc <MX_ADC1_Init+0x114>)
 800132e:	2204      	movs	r2, #4
 8001330:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001332:	4b32      	ldr	r3, [pc, #200]	; (80013fc <MX_ADC1_Init+0x114>)
 8001334:	2200      	movs	r2, #0
 8001336:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001338:	4b30      	ldr	r3, [pc, #192]	; (80013fc <MX_ADC1_Init+0x114>)
 800133a:	2200      	movs	r2, #0
 800133c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800133e:	4b2f      	ldr	r3, [pc, #188]	; (80013fc <MX_ADC1_Init+0x114>)
 8001340:	2201      	movs	r2, #1
 8001342:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001344:	4b2d      	ldr	r3, [pc, #180]	; (80013fc <MX_ADC1_Init+0x114>)
 8001346:	2201      	movs	r2, #1
 8001348:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800134a:	4b2c      	ldr	r3, [pc, #176]	; (80013fc <MX_ADC1_Init+0x114>)
 800134c:	2220      	movs	r2, #32
 800134e:	2100      	movs	r1, #0
 8001350:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001352:	4b2a      	ldr	r3, [pc, #168]	; (80013fc <MX_ADC1_Init+0x114>)
 8001354:	2200      	movs	r2, #0
 8001356:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001358:	4b28      	ldr	r3, [pc, #160]	; (80013fc <MX_ADC1_Init+0x114>)
 800135a:	2200      	movs	r2, #0
 800135c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800135e:	4b27      	ldr	r3, [pc, #156]	; (80013fc <MX_ADC1_Init+0x114>)
 8001360:	222c      	movs	r2, #44	; 0x2c
 8001362:	2100      	movs	r1, #0
 8001364:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001366:	4b25      	ldr	r3, [pc, #148]	; (80013fc <MX_ADC1_Init+0x114>)
 8001368:	2200      	movs	r2, #0
 800136a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800136c:	4b23      	ldr	r3, [pc, #140]	; (80013fc <MX_ADC1_Init+0x114>)
 800136e:	2200      	movs	r2, #0
 8001370:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001372:	4b22      	ldr	r3, [pc, #136]	; (80013fc <MX_ADC1_Init+0x114>)
 8001374:	2200      	movs	r2, #0
 8001376:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8001378:	4b20      	ldr	r3, [pc, #128]	; (80013fc <MX_ADC1_Init+0x114>)
 800137a:	223c      	movs	r2, #60	; 0x3c
 800137c:	2101      	movs	r1, #1
 800137e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 8001380:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <MX_ADC1_Init+0x114>)
 8001382:	2204      	movs	r2, #4
 8001384:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001386:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <MX_ADC1_Init+0x114>)
 8001388:	2240      	movs	r2, #64	; 0x40
 800138a:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800138c:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <MX_ADC1_Init+0x114>)
 800138e:	2200      	movs	r2, #0
 8001390:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001392:	4b1a      	ldr	r3, [pc, #104]	; (80013fc <MX_ADC1_Init+0x114>)
 8001394:	2200      	movs	r2, #0
 8001396:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001398:	4b18      	ldr	r3, [pc, #96]	; (80013fc <MX_ADC1_Init+0x114>)
 800139a:	0018      	movs	r0, r3
 800139c:	f001 f8ac 	bl	80024f8 <HAL_ADC_Init>
 80013a0:	1e03      	subs	r3, r0, #0
 80013a2:	d001      	beq.n	80013a8 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80013a4:	f000 fd43 	bl	8001e2e <Error_Handler>
  }
  /** Configure Analog WatchDog 2
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80013a8:	2110      	movs	r1, #16
 80013aa:	187b      	adds	r3, r7, r1
 80013ac:	22c0      	movs	r2, #192	; 0xc0
 80013ae:	0412      	lsls	r2, r2, #16
 80013b0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80013b2:	187a      	adds	r2, r7, r1
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <MX_ADC1_Init+0x114>)
 80013b6:	0011      	movs	r1, r2
 80013b8:	0018      	movs	r0, r3
 80013ba:	f001 fc95 	bl	8002ce8 <HAL_ADC_AnalogWDGConfig>
 80013be:	1e03      	subs	r3, r0, #0
 80013c0:	d001      	beq.n	80013c6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80013c2:	f000 fd34 	bl	8001e2e <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	4a0e      	ldr	r2, [pc, #56]	; (8001404 <MX_ADC1_Init+0x11c>)
 80013ca:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2200      	movs	r2, #0
 80013d0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d8:	1d3a      	adds	r2, r7, #4
 80013da:	4b08      	ldr	r3, [pc, #32]	; (80013fc <MX_ADC1_Init+0x114>)
 80013dc:	0011      	movs	r1, r2
 80013de:	0018      	movs	r0, r3
 80013e0:	f001 faae 	bl	8002940 <HAL_ADC_ConfigChannel>
 80013e4:	1e03      	subs	r3, r0, #0
 80013e6:	d001      	beq.n	80013ec <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 80013e8:	f000 fd21 	bl	8001e2e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80013ec:	4b03      	ldr	r3, [pc, #12]	; (80013fc <MX_ADC1_Init+0x114>)
 80013ee:	0018      	movs	r0, r3
 80013f0:	f001 ffda 	bl	80033a8 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END ADC1_Init 2 */

}
 80013f4:	46c0      	nop			; (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b00a      	add	sp, #40	; 0x28
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000044 	.word	0x20000044
 8001400:	40012400 	.word	0x40012400
 8001404:	2c000800 	.word	0x2c000800

08001408 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b089      	sub	sp, #36	; 0x24
 800140c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140e:	240c      	movs	r4, #12
 8001410:	193b      	adds	r3, r7, r4
 8001412:	0018      	movs	r0, r3
 8001414:	2314      	movs	r3, #20
 8001416:	001a      	movs	r2, r3
 8001418:	2100      	movs	r1, #0
 800141a:	f003 f945 	bl	80046a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800141e:	4b24      	ldr	r3, [pc, #144]	; (80014b0 <MX_GPIO_Init+0xa8>)
 8001420:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001422:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <MX_GPIO_Init+0xa8>)
 8001424:	2102      	movs	r1, #2
 8001426:	430a      	orrs	r2, r1
 8001428:	635a      	str	r2, [r3, #52]	; 0x34
 800142a:	4b21      	ldr	r3, [pc, #132]	; (80014b0 <MX_GPIO_Init+0xa8>)
 800142c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800142e:	2202      	movs	r2, #2
 8001430:	4013      	ands	r3, r2
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001436:	4b1e      	ldr	r3, [pc, #120]	; (80014b0 <MX_GPIO_Init+0xa8>)
 8001438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800143a:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <MX_GPIO_Init+0xa8>)
 800143c:	2101      	movs	r1, #1
 800143e:	430a      	orrs	r2, r1
 8001440:	635a      	str	r2, [r3, #52]	; 0x34
 8001442:	4b1b      	ldr	r3, [pc, #108]	; (80014b0 <MX_GPIO_Init+0xa8>)
 8001444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001446:	2201      	movs	r2, #1
 8001448:	4013      	ands	r3, r2
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_0_Pin|OUT_1_Pin, GPIO_PIN_RESET);
 800144e:	23c0      	movs	r3, #192	; 0xc0
 8001450:	0159      	lsls	r1, r3, #5
 8001452:	23a0      	movs	r3, #160	; 0xa0
 8001454:	05db      	lsls	r3, r3, #23
 8001456:	2200      	movs	r2, #0
 8001458:	0018      	movs	r0, r3
 800145a:	f002 fa7f 	bl	800395c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAL_SW_Pin */
  GPIO_InitStruct.Pin = CAL_SW_Pin;
 800145e:	193b      	adds	r3, r7, r4
 8001460:	2201      	movs	r2, #1
 8001462:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001464:	193b      	adds	r3, r7, r4
 8001466:	2200      	movs	r2, #0
 8001468:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	193b      	adds	r3, r7, r4
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CAL_SW_GPIO_Port, &GPIO_InitStruct);
 8001470:	193a      	adds	r2, r7, r4
 8001472:	23a0      	movs	r3, #160	; 0xa0
 8001474:	05db      	lsls	r3, r3, #23
 8001476:	0011      	movs	r1, r2
 8001478:	0018      	movs	r0, r3
 800147a:	f002 f90b 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_0_Pin OUT_1_Pin */
  GPIO_InitStruct.Pin = OUT_0_Pin|OUT_1_Pin;
 800147e:	0021      	movs	r1, r4
 8001480:	187b      	adds	r3, r7, r1
 8001482:	22c0      	movs	r2, #192	; 0xc0
 8001484:	0152      	lsls	r2, r2, #5
 8001486:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001488:	187b      	adds	r3, r7, r1
 800148a:	2201      	movs	r2, #1
 800148c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	187b      	adds	r3, r7, r1
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001494:	187b      	adds	r3, r7, r1
 8001496:	2200      	movs	r2, #0
 8001498:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	187a      	adds	r2, r7, r1
 800149c:	23a0      	movs	r3, #160	; 0xa0
 800149e:	05db      	lsls	r3, r3, #23
 80014a0:	0011      	movs	r1, r2
 80014a2:	0018      	movs	r0, r3
 80014a4:	f002 f8f6 	bl	8003694 <HAL_GPIO_Init>

}
 80014a8:	46c0      	nop			; (mov r8, r8)
 80014aa:	46bd      	mov	sp, r7
 80014ac:	b009      	add	sp, #36	; 0x24
 80014ae:	bd90      	pop	{r4, r7, pc}
 80014b0:	40021000 	.word	0x40021000

080014b4 <getCalFlashSlot>:

/* USER CODE BEGIN 4 */

//Find the FLASH memory slot currently in use
int16_t getCalFlashSlot(void){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
	int16_t i = -1;
 80014ba:	1dbb      	adds	r3, r7, #6
 80014bc:	2201      	movs	r2, #1
 80014be:	4252      	negs	r2, r2
 80014c0:	801a      	strh	r2, [r3, #0]
	uint32_t data = *PAGE15_SLOT1;
 80014c2:	4b12      	ldr	r3, [pc, #72]	; (800150c <getCalFlashSlot+0x58>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	603b      	str	r3, [r7, #0]
	while (((data != 0xFFFFFFFF) && i < 255)){
 80014ca:	e010      	b.n	80014ee <getCalFlashSlot+0x3a>
		i++;
 80014cc:	1dbb      	adds	r3, r7, #6
 80014ce:	2200      	movs	r2, #0
 80014d0:	5e9b      	ldrsh	r3, [r3, r2]
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	3301      	adds	r3, #1
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	1dbb      	adds	r3, r7, #6
 80014da:	801a      	strh	r2, [r3, #0]
		data = *(PAGE15_SLOT1 + i*2);
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <getCalFlashSlot+0x58>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	1dba      	adds	r2, r7, #6
 80014e2:	2100      	movs	r1, #0
 80014e4:	5e52      	ldrsh	r2, [r2, r1]
 80014e6:	00d2      	lsls	r2, r2, #3
 80014e8:	189b      	adds	r3, r3, r2
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	603b      	str	r3, [r7, #0]
	while (((data != 0xFFFFFFFF) && i < 255)){
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	3301      	adds	r3, #1
 80014f2:	d004      	beq.n	80014fe <getCalFlashSlot+0x4a>
 80014f4:	1dbb      	adds	r3, r7, #6
 80014f6:	2200      	movs	r2, #0
 80014f8:	5e9b      	ldrsh	r3, [r3, r2]
 80014fa:	2bfe      	cmp	r3, #254	; 0xfe
 80014fc:	dde6      	ble.n	80014cc <getCalFlashSlot+0x18>
	}
	return i;
 80014fe:	1dbb      	adds	r3, r7, #6
 8001500:	2200      	movs	r2, #0
 8001502:	5e9b      	ldrsh	r3, [r3, r2]
}
 8001504:	0018      	movs	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	b002      	add	sp, #8
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000008 	.word	0x20000008

08001510 <calibration>:
//Calibration 3.0
void calibration(uint8_t calSw, uint8_t calFlashSlot){
 8001510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001512:	b091      	sub	sp, #68	; 0x44
 8001514:	af00      	add	r7, sp, #0
 8001516:	0002      	movs	r2, r0
 8001518:	1dfb      	adds	r3, r7, #7
 800151a:	701a      	strb	r2, [r3, #0]
 800151c:	1dbb      	adds	r3, r7, #6
 800151e:	1c0a      	adds	r2, r1, #0
 8001520:	701a      	strb	r2, [r3, #0]

//PHASE 1 - Calculating neutral value
uint32_t 	value32=0, i=0, j=0, neutral32=0, w1=0xFFFFFFFF,w2=0xFFFFFFFF;
 8001522:	2300      	movs	r3, #0
 8001524:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001526:	2300      	movs	r3, #0
 8001528:	63bb      	str	r3, [r7, #56]	; 0x38
 800152a:	2300      	movs	r3, #0
 800152c:	637b      	str	r3, [r7, #52]	; 0x34
 800152e:	2300      	movs	r3, #0
 8001530:	633b      	str	r3, [r7, #48]	; 0x30
 8001532:	2301      	movs	r3, #1
 8001534:	425b      	negs	r3, r3
 8001536:	61fb      	str	r3, [r7, #28]
 8001538:	2301      	movs	r3, #1
 800153a:	425b      	negs	r3, r3
 800153c:	61bb      	str	r3, [r7, #24]
uint16_t 	value16=0, count=0, neutralAverage=0, neutralAverageOld=0;
 800153e:	232e      	movs	r3, #46	; 0x2e
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	2200      	movs	r2, #0
 8001544:	801a      	strh	r2, [r3, #0]
 8001546:	232c      	movs	r3, #44	; 0x2c
 8001548:	18fb      	adds	r3, r7, r3
 800154a:	2200      	movs	r2, #0
 800154c:	801a      	strh	r2, [r3, #0]
 800154e:	232a      	movs	r3, #42	; 0x2a
 8001550:	18fb      	adds	r3, r7, r3
 8001552:	2200      	movs	r2, #0
 8001554:	801a      	strh	r2, [r3, #0]
 8001556:	2328      	movs	r3, #40	; 0x28
 8001558:	18fb      	adds	r3, r7, r3
 800155a:	2200      	movs	r2, #0
 800155c:	801a      	strh	r2, [r3, #0]
uint16_t  max=0, min=0, MCU_OK=0;
 800155e:	2326      	movs	r3, #38	; 0x26
 8001560:	18fb      	adds	r3, r7, r3
 8001562:	2200      	movs	r2, #0
 8001564:	801a      	strh	r2, [r3, #0]
 8001566:	2324      	movs	r3, #36	; 0x24
 8001568:	18fb      	adds	r3, r7, r3
 800156a:	2200      	movs	r2, #0
 800156c:	801a      	strh	r2, [r3, #0]
 800156e:	2322      	movs	r3, #34	; 0x22
 8001570:	18fb      	adds	r3, r7, r3
 8001572:	2200      	movs	r2, #0
 8001574:	801a      	strh	r2, [r3, #0]
uint16_t 	w1a=0xFFFF, w1b=0xFFFF, w2a=0xFFFF, w2b=0xFFFF;
 8001576:	2316      	movs	r3, #22
 8001578:	18fb      	adds	r3, r7, r3
 800157a:	2201      	movs	r2, #1
 800157c:	4252      	negs	r2, r2
 800157e:	801a      	strh	r2, [r3, #0]
 8001580:	2314      	movs	r3, #20
 8001582:	18fb      	adds	r3, r7, r3
 8001584:	2201      	movs	r2, #1
 8001586:	4252      	negs	r2, r2
 8001588:	801a      	strh	r2, [r3, #0]
 800158a:	2312      	movs	r3, #18
 800158c:	18fb      	adds	r3, r7, r3
 800158e:	2201      	movs	r2, #1
 8001590:	4252      	negs	r2, r2
 8001592:	801a      	strh	r2, [r3, #0]
 8001594:	2310      	movs	r3, #16
 8001596:	18fb      	adds	r3, r7, r3
 8001598:	2201      	movs	r2, #1
 800159a:	4252      	negs	r2, r2
 800159c:	801a      	strh	r2, [r3, #0]
uint8_t		neutralOK=0;
 800159e:	2321      	movs	r3, #33	; 0x21
 80015a0:	18fb      	adds	r3, r7, r3
 80015a2:	2200      	movs	r2, #0
 80015a4:	701a      	strb	r2, [r3, #0]
float			calFactA=0.0, calFactB=0.0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]

HAL_Delay(5000);
 80015ae:	4bd8      	ldr	r3, [pc, #864]	; (8001910 <calibration+0x400>)
 80015b0:	0018      	movs	r0, r3
 80015b2:	f000 fd7f 	bl	80020b4 <HAL_Delay>

swdioInput();
 80015b6:	f000 fc1b 	bl	8001df0 <swdioInput>

//Set GPIOA_PIN11 and PIN12 HIGH to communicate that MCU is ready to proceed
*GPIOA_ODR = (*GPIOA_ODR & 0xFFFF0000) + 0x1800;
 80015ba:	4bd6      	ldr	r3, [pc, #856]	; (8001914 <calibration+0x404>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	0c1b      	lsrs	r3, r3, #16
 80015c2:	041a      	lsls	r2, r3, #16
 80015c4:	4bd3      	ldr	r3, [pc, #844]	; (8001914 <calibration+0x404>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	21c0      	movs	r1, #192	; 0xc0
 80015ca:	0149      	lsls	r1, r1, #5
 80015cc:	468c      	mov	ip, r1
 80015ce:	4462      	add	r2, ip
 80015d0:	601a      	str	r2, [r3, #0]

//Wait until GPIOA_PIN13 becomes 1 - both MCUs are ready to proceed
while (!MCU_OK){
 80015d2:	e009      	b.n	80015e8 <calibration+0xd8>
  MCU_OK = (uint16_t)(*GPIOA_IDR) & 0x2000;
 80015d4:	4bd0      	ldr	r3, [pc, #832]	; (8001918 <calibration+0x408>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	b299      	uxth	r1, r3
 80015dc:	2322      	movs	r3, #34	; 0x22
 80015de:	18fb      	adds	r3, r7, r3
 80015e0:	2280      	movs	r2, #128	; 0x80
 80015e2:	0192      	lsls	r2, r2, #6
 80015e4:	400a      	ands	r2, r1
 80015e6:	801a      	strh	r2, [r3, #0]
while (!MCU_OK){
 80015e8:	2322      	movs	r3, #34	; 0x22
 80015ea:	18fb      	adds	r3, r7, r3
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0f0      	beq.n	80015d4 <calibration+0xc4>
}

HAL_Delay(100);
 80015f2:	2064      	movs	r0, #100	; 0x64
 80015f4:	f000 fd5e 	bl	80020b4 <HAL_Delay>

//The next line reconfigures the output register with the bit wheel
*GPIOA_ODR = (*GPIOA_ODR & 0xFFFF0000) + 0x6600;
 80015f8:	4bc6      	ldr	r3, [pc, #792]	; (8001914 <calibration+0x404>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	0c1b      	lsrs	r3, r3, #16
 8001600:	041a      	lsls	r2, r3, #16
 8001602:	4bc4      	ldr	r3, [pc, #784]	; (8001914 <calibration+0x404>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	21cc      	movs	r1, #204	; 0xcc
 8001608:	01c9      	lsls	r1, r1, #7
 800160a:	468c      	mov	ip, r1
 800160c:	4462      	add	r2, ip
 800160e:	601a      	str	r2, [r3, #0]

MCU_OK = 0;
 8001610:	2322      	movs	r3, #34	; 0x22
 8001612:	18fb      	adds	r3, r7, r3
 8001614:	2200      	movs	r2, #0
 8001616:	801a      	strh	r2, [r3, #0]
draw(3);
 8001618:	2003      	movs	r0, #3
 800161a:	f000 f9bb 	bl	8001994 <draw>

value16 = getValue();
 800161e:	232e      	movs	r3, #46	; 0x2e
 8001620:	18fc      	adds	r4, r7, r3
 8001622:	f000 fb63 	bl	8001cec <getValue>
 8001626:	0003      	movs	r3, r0
 8001628:	8023      	strh	r3, [r4, #0]

while (value16<1600 || value16>2400){   //Wait for joystick to be centered
 800162a:	e005      	b.n	8001638 <calibration+0x128>
	value16 = getValue();
 800162c:	232e      	movs	r3, #46	; 0x2e
 800162e:	18fc      	adds	r4, r7, r3
 8001630:	f000 fb5c 	bl	8001cec <getValue>
 8001634:	0003      	movs	r3, r0
 8001636:	8023      	strh	r3, [r4, #0]
while (value16<1600 || value16>2400){   //Wait for joystick to be centered
 8001638:	232e      	movs	r3, #46	; 0x2e
 800163a:	18fb      	adds	r3, r7, r3
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	4ab7      	ldr	r2, [pc, #732]	; (800191c <calibration+0x40c>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d9f3      	bls.n	800162c <calibration+0x11c>
 8001644:	232e      	movs	r3, #46	; 0x2e
 8001646:	18fb      	adds	r3, r7, r3
 8001648:	881a      	ldrh	r2, [r3, #0]
 800164a:	2396      	movs	r3, #150	; 0x96
 800164c:	011b      	lsls	r3, r3, #4
 800164e:	429a      	cmp	r2, r3
 8001650:	d8ec      	bhi.n	800162c <calibration+0x11c>
}
//Step 1.1 - Pull the stick to any corner and let go until neutral is OK
while (neutralOK<3){
 8001652:	e06f      	b.n	8001734 <calibration+0x224>
	count++;
 8001654:	212c      	movs	r1, #44	; 0x2c
 8001656:	187b      	adds	r3, r7, r1
 8001658:	881a      	ldrh	r2, [r3, #0]
 800165a:	187b      	adds	r3, r7, r1
 800165c:	3201      	adds	r2, #1
 800165e:	801a      	strh	r2, [r3, #0]
	while (value16>1500 && value16<2500){  //Wait for joystick to be moved
 8001660:	e005      	b.n	800166e <calibration+0x15e>
		value16 = getValue();
 8001662:	232e      	movs	r3, #46	; 0x2e
 8001664:	18fc      	adds	r4, r7, r3
 8001666:	f000 fb41 	bl	8001cec <getValue>
 800166a:	0003      	movs	r3, r0
 800166c:	8023      	strh	r3, [r4, #0]
	while (value16>1500 && value16<2500){  //Wait for joystick to be moved
 800166e:	232e      	movs	r3, #46	; 0x2e
 8001670:	18fb      	adds	r3, r7, r3
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	4aaa      	ldr	r2, [pc, #680]	; (8001920 <calibration+0x410>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d905      	bls.n	8001686 <calibration+0x176>
 800167a:	232e      	movs	r3, #46	; 0x2e
 800167c:	18fb      	adds	r3, r7, r3
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	4aa8      	ldr	r2, [pc, #672]	; (8001924 <calibration+0x414>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d9ed      	bls.n	8001662 <calibration+0x152>
	}
	HAL_Delay(100);
 8001686:	2064      	movs	r0, #100	; 0x64
 8001688:	f000 fd14 	bl	80020b4 <HAL_Delay>
	while (value16<1600 || value16>2400){  //Wait for joystick to return centered
 800168c:	e005      	b.n	800169a <calibration+0x18a>
		value16 = getValue();
 800168e:	232e      	movs	r3, #46	; 0x2e
 8001690:	18fc      	adds	r4, r7, r3
 8001692:	f000 fb2b 	bl	8001cec <getValue>
 8001696:	0003      	movs	r3, r0
 8001698:	8023      	strh	r3, [r4, #0]
	while (value16<1600 || value16>2400){  //Wait for joystick to return centered
 800169a:	232e      	movs	r3, #46	; 0x2e
 800169c:	18fb      	adds	r3, r7, r3
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	4a9e      	ldr	r2, [pc, #632]	; (800191c <calibration+0x40c>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d9f3      	bls.n	800168e <calibration+0x17e>
 80016a6:	232e      	movs	r3, #46	; 0x2e
 80016a8:	18fb      	adds	r3, r7, r3
 80016aa:	881a      	ldrh	r2, [r3, #0]
 80016ac:	2396      	movs	r3, #150	; 0x96
 80016ae:	011b      	lsls	r3, r3, #4
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d8ec      	bhi.n	800168e <calibration+0x17e>
	}
	HAL_Delay(500);									//Wait for spring to stabilize
 80016b4:	23fa      	movs	r3, #250	; 0xfa
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	0018      	movs	r0, r3
 80016ba:	f000 fcfb 	bl	80020b4 <HAL_Delay>
	for (i=0; i<16; i++){						//Get neutral value by averaging 16 readings
 80016be:	2300      	movs	r3, #0
 80016c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80016c2:	e009      	b.n	80016d8 <calibration+0x1c8>
		value32 = value32 + getValue();
 80016c4:	f000 fb12 	bl	8001cec <getValue>
 80016c8:	0003      	movs	r3, r0
 80016ca:	001a      	movs	r2, r3
 80016cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016ce:	189b      	adds	r3, r3, r2
 80016d0:	63fb      	str	r3, [r7, #60]	; 0x3c
	for (i=0; i<16; i++){						//Get neutral value by averaging 16 readings
 80016d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016d4:	3301      	adds	r3, #1
 80016d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80016d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016da:	2b0f      	cmp	r3, #15
 80016dc:	d9f2      	bls.n	80016c4 <calibration+0x1b4>
	}
	neutral32 = neutral32 + (value32/16);	 //Add current neutral reading to pool
 80016de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016e0:	091b      	lsrs	r3, r3, #4
 80016e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80016e4:	18d3      	adds	r3, r2, r3
 80016e6:	633b      	str	r3, [r7, #48]	; 0x30
	value32 = 0;								           //Reset value32
 80016e8:	2300      	movs	r3, #0
 80016ea:	63fb      	str	r3, [r7, #60]	; 0x3c
	neutralAverage = (neutral32/count);
 80016ec:	232c      	movs	r3, #44	; 0x2c
 80016ee:	18fb      	adds	r3, r7, r3
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	0019      	movs	r1, r3
 80016f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016f6:	f7fe fd05 	bl	8000104 <__udivsi3>
 80016fa:	0003      	movs	r3, r0
 80016fc:	001a      	movs	r2, r3
 80016fe:	212a      	movs	r1, #42	; 0x2a
 8001700:	187b      	adds	r3, r7, r1
 8001702:	801a      	strh	r2, [r3, #0]
	if (neutralAverage == neutralAverageOld) neutralOK++;
 8001704:	187a      	adds	r2, r7, r1
 8001706:	2328      	movs	r3, #40	; 0x28
 8001708:	18fb      	adds	r3, r7, r3
 800170a:	8812      	ldrh	r2, [r2, #0]
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d106      	bne.n	8001720 <calibration+0x210>
 8001712:	2121      	movs	r1, #33	; 0x21
 8001714:	187b      	adds	r3, r7, r1
 8001716:	781a      	ldrb	r2, [r3, #0]
 8001718:	187b      	adds	r3, r7, r1
 800171a:	3201      	adds	r2, #1
 800171c:	701a      	strb	r2, [r3, #0]
 800171e:	e003      	b.n	8001728 <calibration+0x218>
	else neutralOK = 0;
 8001720:	2321      	movs	r3, #33	; 0x21
 8001722:	18fb      	adds	r3, r7, r3
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
	neutralAverageOld = neutralAverage;
 8001728:	2328      	movs	r3, #40	; 0x28
 800172a:	18fb      	adds	r3, r7, r3
 800172c:	222a      	movs	r2, #42	; 0x2a
 800172e:	18ba      	adds	r2, r7, r2
 8001730:	8812      	ldrh	r2, [r2, #0]
 8001732:	801a      	strh	r2, [r3, #0]
while (neutralOK<3){
 8001734:	2321      	movs	r3, #33	; 0x21
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b02      	cmp	r3, #2
 800173c:	d98a      	bls.n	8001654 <calibration+0x144>
}
//Set GPIOA_PIN11 and PIN12 HIGH to communicate that MCU is ready to proceed
*GPIOA_ODR = (*GPIOA_ODR & 0xFFFF0000) + 0x1800;
 800173e:	4b75      	ldr	r3, [pc, #468]	; (8001914 <calibration+0x404>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	0c1b      	lsrs	r3, r3, #16
 8001746:	041a      	lsls	r2, r3, #16
 8001748:	4b72      	ldr	r3, [pc, #456]	; (8001914 <calibration+0x404>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	21c0      	movs	r1, #192	; 0xc0
 800174e:	0149      	lsls	r1, r1, #5
 8001750:	468c      	mov	ip, r1
 8001752:	4462      	add	r2, ip
 8001754:	601a      	str	r2, [r3, #0]

//Wait until GPIOA_PIN13 becomes 1 - both MCUs are ready to proceed
while (!MCU_OK){
 8001756:	e009      	b.n	800176c <calibration+0x25c>
  MCU_OK = (uint16_t)(*GPIOA_IDR) & 0x2000;
 8001758:	4b6f      	ldr	r3, [pc, #444]	; (8001918 <calibration+0x408>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	b299      	uxth	r1, r3
 8001760:	2322      	movs	r3, #34	; 0x22
 8001762:	18fb      	adds	r3, r7, r3
 8001764:	2280      	movs	r2, #128	; 0x80
 8001766:	0192      	lsls	r2, r2, #6
 8001768:	400a      	ands	r2, r1
 800176a:	801a      	strh	r2, [r3, #0]
while (!MCU_OK){
 800176c:	2322      	movs	r3, #34	; 0x22
 800176e:	18fb      	adds	r3, r7, r3
 8001770:	881b      	ldrh	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0f0      	beq.n	8001758 <calibration+0x248>
}

HAL_Delay(100);
 8001776:	2064      	movs	r0, #100	; 0x64
 8001778:	f000 fc9c 	bl	80020b4 <HAL_Delay>

//The next line reconfigures the output register with the bit wheel
*GPIOA_ODR = (*GPIOA_ODR & 0xFFFF0000) + 0x6600;
 800177c:	4b65      	ldr	r3, [pc, #404]	; (8001914 <calibration+0x404>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	0c1b      	lsrs	r3, r3, #16
 8001784:	041a      	lsls	r2, r3, #16
 8001786:	4b63      	ldr	r3, [pc, #396]	; (8001914 <calibration+0x404>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	21cc      	movs	r1, #204	; 0xcc
 800178c:	01c9      	lsls	r1, r1, #7
 800178e:	468c      	mov	ip, r1
 8001790:	4462      	add	r2, ip
 8001792:	601a      	str	r2, [r3, #0]

MCU_OK = 0;
 8001794:	2322      	movs	r3, #34	; 0x22
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	2200      	movs	r2, #0
 800179a:	801a      	strh	r2, [r3, #0]
draw(3);
 800179c:	2003      	movs	r0, #3
 800179e:	f000 f8f9 	bl	8001994 <draw>
//PHASE 2 - Calculating min and max while the stick is rotated
min = neutralAverage;
 80017a2:	2324      	movs	r3, #36	; 0x24
 80017a4:	18fb      	adds	r3, r7, r3
 80017a6:	212a      	movs	r1, #42	; 0x2a
 80017a8:	187a      	adds	r2, r7, r1
 80017aa:	8812      	ldrh	r2, [r2, #0]
 80017ac:	801a      	strh	r2, [r3, #0]
max = neutralAverage;
 80017ae:	2326      	movs	r3, #38	; 0x26
 80017b0:	18fb      	adds	r3, r7, r3
 80017b2:	187a      	adds	r2, r7, r1
 80017b4:	8812      	ldrh	r2, [r2, #0]
 80017b6:	801a      	strh	r2, [r3, #0]
for (i=0; i<625000; i++){
 80017b8:	2300      	movs	r3, #0
 80017ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80017bc:	e035      	b.n	800182a <calibration+0x31a>
	for (j=0; j<16; j++){
 80017be:	2300      	movs	r3, #0
 80017c0:	637b      	str	r3, [r7, #52]	; 0x34
 80017c2:	e009      	b.n	80017d8 <calibration+0x2c8>
		value32 = value32 + getValue();
 80017c4:	f000 fa92 	bl	8001cec <getValue>
 80017c8:	0003      	movs	r3, r0
 80017ca:	001a      	movs	r2, r3
 80017cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017ce:	189b      	adds	r3, r3, r2
 80017d0:	63fb      	str	r3, [r7, #60]	; 0x3c
	for (j=0; j<16; j++){
 80017d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017d4:	3301      	adds	r3, #1
 80017d6:	637b      	str	r3, [r7, #52]	; 0x34
 80017d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017da:	2b0f      	cmp	r3, #15
 80017dc:	d9f2      	bls.n	80017c4 <calibration+0x2b4>
	}
	value16 = value32 / 16;
 80017de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017e0:	091a      	lsrs	r2, r3, #4
 80017e2:	212e      	movs	r1, #46	; 0x2e
 80017e4:	187b      	adds	r3, r7, r1
 80017e6:	801a      	strh	r2, [r3, #0]
	value32 = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (value16 > max){
 80017ec:	187a      	adds	r2, r7, r1
 80017ee:	2326      	movs	r3, #38	; 0x26
 80017f0:	18fb      	adds	r3, r7, r3
 80017f2:	8812      	ldrh	r2, [r2, #0]
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d906      	bls.n	8001808 <calibration+0x2f8>
		max = value16;
 80017fa:	2326      	movs	r3, #38	; 0x26
 80017fc:	18fb      	adds	r3, r7, r3
 80017fe:	222e      	movs	r2, #46	; 0x2e
 8001800:	18ba      	adds	r2, r7, r2
 8001802:	8812      	ldrh	r2, [r2, #0]
 8001804:	801a      	strh	r2, [r3, #0]
 8001806:	e00d      	b.n	8001824 <calibration+0x314>
	}else if(value16 < min){
 8001808:	232e      	movs	r3, #46	; 0x2e
 800180a:	18fa      	adds	r2, r7, r3
 800180c:	2324      	movs	r3, #36	; 0x24
 800180e:	18fb      	adds	r3, r7, r3
 8001810:	8812      	ldrh	r2, [r2, #0]
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	429a      	cmp	r2, r3
 8001816:	d205      	bcs.n	8001824 <calibration+0x314>
		min = value16;
 8001818:	2324      	movs	r3, #36	; 0x24
 800181a:	18fb      	adds	r3, r7, r3
 800181c:	222e      	movs	r2, #46	; 0x2e
 800181e:	18ba      	adds	r2, r7, r2
 8001820:	8812      	ldrh	r2, [r2, #0]
 8001822:	801a      	strh	r2, [r3, #0]
for (i=0; i<625000; i++){
 8001824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001826:	3301      	adds	r3, #1
 8001828:	63bb      	str	r3, [r7, #56]	; 0x38
 800182a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800182c:	4a3e      	ldr	r2, [pc, #248]	; (8001928 <calibration+0x418>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d9c5      	bls.n	80017be <calibration+0x2ae>
	}
}
//PHASE 3 - Calculating calFactA and calFactB
calFactA = ((float)2047) / (neutralAverage - min);
 8001832:	242a      	movs	r4, #42	; 0x2a
 8001834:	193b      	adds	r3, r7, r4
 8001836:	881a      	ldrh	r2, [r3, #0]
 8001838:	2524      	movs	r5, #36	; 0x24
 800183a:	197b      	adds	r3, r7, r5
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	0018      	movs	r0, r3
 8001842:	f7ff f92b 	bl	8000a9c <__aeabi_i2f>
 8001846:	1c03      	adds	r3, r0, #0
 8001848:	1c19      	adds	r1, r3, #0
 800184a:	4838      	ldr	r0, [pc, #224]	; (800192c <calibration+0x41c>)
 800184c:	f7fe fcfe 	bl	800024c <__aeabi_fdiv>
 8001850:	1c03      	adds	r3, r0, #0
 8001852:	60fb      	str	r3, [r7, #12]
calFactB = ((float)2048) / (max - neutralAverage);
 8001854:	2326      	movs	r3, #38	; 0x26
 8001856:	18fb      	adds	r3, r7, r3
 8001858:	881a      	ldrh	r2, [r3, #0]
 800185a:	193b      	adds	r3, r7, r4
 800185c:	881b      	ldrh	r3, [r3, #0]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	0018      	movs	r0, r3
 8001862:	f7ff f91b 	bl	8000a9c <__aeabi_i2f>
 8001866:	1c03      	adds	r3, r0, #0
 8001868:	1c19      	adds	r1, r3, #0
 800186a:	208a      	movs	r0, #138	; 0x8a
 800186c:	05c0      	lsls	r0, r0, #23
 800186e:	f7fe fced 	bl	800024c <__aeabi_fdiv>
 8001872:	1c03      	adds	r3, r0, #0
 8001874:	60bb      	str	r3, [r7, #8]

	w2 =						w2a									w2b
				|--------------16bit--------------|---------------16bit---------------|
							 calFactA							calFactB
*/
w1a = min + ((uint16_t)calSw << 15);
 8001876:	1dfb      	adds	r3, r7, #7
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	b29b      	uxth	r3, r3
 800187c:	03db      	lsls	r3, r3, #15
 800187e:	b299      	uxth	r1, r3
 8001880:	2616      	movs	r6, #22
 8001882:	19bb      	adds	r3, r7, r6
 8001884:	197a      	adds	r2, r7, r5
 8001886:	8812      	ldrh	r2, [r2, #0]
 8001888:	188a      	adds	r2, r1, r2
 800188a:	801a      	strh	r2, [r3, #0]
w1b = neutralAverage;
 800188c:	2514      	movs	r5, #20
 800188e:	197b      	adds	r3, r7, r5
 8001890:	193a      	adds	r2, r7, r4
 8001892:	8812      	ldrh	r2, [r2, #0]
 8001894:	801a      	strh	r2, [r3, #0]
w2a = (uint16_t)(calFactA * 10000);
 8001896:	4926      	ldr	r1, [pc, #152]	; (8001930 <calibration+0x420>)
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f7fe fde9 	bl	8000470 <__aeabi_fmul>
 800189e:	1c03      	adds	r3, r0, #0
 80018a0:	2212      	movs	r2, #18
 80018a2:	18bc      	adds	r4, r7, r2
 80018a4:	1c18      	adds	r0, r3, #0
 80018a6:	f7fe fcb9 	bl	800021c <__aeabi_f2uiz>
 80018aa:	0003      	movs	r3, r0
 80018ac:	8023      	strh	r3, [r4, #0]
w2b = (uint16_t)(calFactB * 10000);
 80018ae:	4920      	ldr	r1, [pc, #128]	; (8001930 <calibration+0x420>)
 80018b0:	68b8      	ldr	r0, [r7, #8]
 80018b2:	f7fe fddd 	bl	8000470 <__aeabi_fmul>
 80018b6:	1c03      	adds	r3, r0, #0
 80018b8:	2110      	movs	r1, #16
 80018ba:	187c      	adds	r4, r7, r1
 80018bc:	1c18      	adds	r0, r3, #0
 80018be:	f7fe fcad 	bl	800021c <__aeabi_f2uiz>
 80018c2:	0003      	movs	r3, r0
 80018c4:	8023      	strh	r3, [r4, #0]
w1 = ((uint32_t)w1a << 16) + w1b;
 80018c6:	19bb      	adds	r3, r7, r6
 80018c8:	881b      	ldrh	r3, [r3, #0]
 80018ca:	041a      	lsls	r2, r3, #16
 80018cc:	197b      	adds	r3, r7, r5
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	18d3      	adds	r3, r2, r3
 80018d2:	61fb      	str	r3, [r7, #28]
w2 = ((uint32_t)w2a << 16) + w2b;
 80018d4:	2212      	movs	r2, #18
 80018d6:	18bb      	adds	r3, r7, r2
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	041a      	lsls	r2, r3, #16
 80018dc:	2110      	movs	r1, #16
 80018de:	187b      	adds	r3, r7, r1
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	18d3      	adds	r3, r2, r3
 80018e4:	61bb      	str	r3, [r7, #24]
writeToFlash(w1, w2, calFlashSlot);
 80018e6:	1dbb      	adds	r3, r7, #6
 80018e8:	781a      	ldrb	r2, [r3, #0]
 80018ea:	69b9      	ldr	r1, [r7, #24]
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	0018      	movs	r0, r3
 80018f0:	f000 f952 	bl	8001b98 <writeToFlash>

//Set GPIOA_PIN11 and PIN12 HIGH to communicate that MCU is ready to proceed
*GPIOA_ODR = (*GPIOA_ODR & 0xFFFF0000) + 0x1800;
 80018f4:	4b07      	ldr	r3, [pc, #28]	; (8001914 <calibration+0x404>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	0c1b      	lsrs	r3, r3, #16
 80018fc:	041a      	lsls	r2, r3, #16
 80018fe:	4b05      	ldr	r3, [pc, #20]	; (8001914 <calibration+0x404>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	21c0      	movs	r1, #192	; 0xc0
 8001904:	0149      	lsls	r1, r1, #5
 8001906:	468c      	mov	ip, r1
 8001908:	4462      	add	r2, ip
 800190a:	601a      	str	r2, [r3, #0]

//Wait until GPIOA_PIN13 becomes 1 - both MCUs are ready to proceed
while (!MCU_OK){
 800190c:	e01c      	b.n	8001948 <calibration+0x438>
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	00001388 	.word	0x00001388
 8001914:	20000010 	.word	0x20000010
 8001918:	2000000c 	.word	0x2000000c
 800191c:	0000063f 	.word	0x0000063f
 8001920:	000005dc 	.word	0x000005dc
 8001924:	000009c3 	.word	0x000009c3
 8001928:	00098967 	.word	0x00098967
 800192c:	44ffe000 	.word	0x44ffe000
 8001930:	461c4000 	.word	0x461c4000
  MCU_OK = (uint16_t)(*GPIOA_IDR) & 0x2000;
 8001934:	4b15      	ldr	r3, [pc, #84]	; (800198c <calibration+0x47c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	b299      	uxth	r1, r3
 800193c:	2322      	movs	r3, #34	; 0x22
 800193e:	18fb      	adds	r3, r7, r3
 8001940:	2280      	movs	r2, #128	; 0x80
 8001942:	0192      	lsls	r2, r2, #6
 8001944:	400a      	ands	r2, r1
 8001946:	801a      	strh	r2, [r3, #0]
while (!MCU_OK){
 8001948:	2322      	movs	r3, #34	; 0x22
 800194a:	18fb      	adds	r3, r7, r3
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f0      	beq.n	8001934 <calibration+0x424>
}

HAL_Delay(100);
 8001952:	2064      	movs	r0, #100	; 0x64
 8001954:	f000 fbae 	bl	80020b4 <HAL_Delay>

//The next line reconfigures the output register with the bit wheel
*GPIOA_ODR = (*GPIOA_ODR & 0xFFFF0000) + 0x6600;
 8001958:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <calibration+0x480>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	0c1b      	lsrs	r3, r3, #16
 8001960:	041a      	lsls	r2, r3, #16
 8001962:	4b0b      	ldr	r3, [pc, #44]	; (8001990 <calibration+0x480>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	21cc      	movs	r1, #204	; 0xcc
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	468c      	mov	ip, r1
 800196c:	4462      	add	r2, ip
 800196e:	601a      	str	r2, [r3, #0]

MCU_OK = 0;
 8001970:	2322      	movs	r3, #34	; 0x22
 8001972:	18fb      	adds	r3, r7, r3
 8001974:	2200      	movs	r2, #0
 8001976:	801a      	strh	r2, [r3, #0]
draw(-1);
 8001978:	2301      	movs	r3, #1
 800197a:	425b      	negs	r3, r3
 800197c:	0018      	movs	r0, r3
 800197e:	f000 f809 	bl	8001994 <draw>
}
 8001982:	46c0      	nop			; (mov r8, r8)
 8001984:	46bd      	mov	sp, r7
 8001986:	b011      	add	sp, #68	; 0x44
 8001988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800198a:	46c0      	nop			; (mov r8, r8)
 800198c:	2000000c 	.word	0x2000000c
 8001990:	20000010 	.word	0x20000010

08001994 <draw>:

//Move the cursor in a waving pattern for n times
void draw(int16_t n){
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	0002      	movs	r2, r0
 800199c:	1dbb      	adds	r3, r7, #6
 800199e:	801a      	strh	r2, [r3, #0]
	uint8_t  i=0;
 80019a0:	230f      	movs	r3, #15
 80019a2:	18fb      	adds	r3, r7, r3
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
  uint16_t j=0;
 80019a8:	230c      	movs	r3, #12
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	2200      	movs	r2, #0
 80019ae:	801a      	strh	r2, [r3, #0]
  //if times_to_repeat = -1 loop indefinitely
  if (n == -1){
 80019b0:	1dbb      	adds	r3, r7, #6
 80019b2:	2200      	movs	r2, #0
 80019b4:	5e9b      	ldrsh	r3, [r3, r2]
 80019b6:	3301      	adds	r3, #1
 80019b8:	d16a      	bne.n	8001a90 <draw+0xfc>
    while(1){
      for (i=0; i<40; i++){
 80019ba:	230f      	movs	r3, #15
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
 80019c2:	e00d      	b.n	80019e0 <draw+0x4c>
  			rotateRight(GPIOA_ODR);
 80019c4:	4b73      	ldr	r3, [pc, #460]	; (8001b94 <draw+0x200>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	0018      	movs	r0, r3
 80019ca:	f000 f9dd 	bl	8001d88 <rotateRight>
  			HAL_Delay(1);
 80019ce:	2001      	movs	r0, #1
 80019d0:	f000 fb70 	bl	80020b4 <HAL_Delay>
      for (i=0; i<40; i++){
 80019d4:	210f      	movs	r1, #15
 80019d6:	187b      	adds	r3, r7, r1
 80019d8:	781a      	ldrb	r2, [r3, #0]
 80019da:	187b      	adds	r3, r7, r1
 80019dc:	3201      	adds	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
 80019e0:	230f      	movs	r3, #15
 80019e2:	18fb      	adds	r3, r7, r3
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b27      	cmp	r3, #39	; 0x27
 80019e8:	d9ec      	bls.n	80019c4 <draw+0x30>
  		}
  		HAL_Delay(500);
 80019ea:	23fa      	movs	r3, #250	; 0xfa
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	0018      	movs	r0, r3
 80019f0:	f000 fb60 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 80019f4:	230f      	movs	r3, #15
 80019f6:	18fb      	adds	r3, r7, r3
 80019f8:	2200      	movs	r2, #0
 80019fa:	701a      	strb	r2, [r3, #0]
 80019fc:	e00d      	b.n	8001a1a <draw+0x86>
  			rotateLeft(GPIOA_ODR);
 80019fe:	4b65      	ldr	r3, [pc, #404]	; (8001b94 <draw+0x200>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	0018      	movs	r0, r3
 8001a04:	f000 f98c 	bl	8001d20 <rotateLeft>
  			HAL_Delay(1);
 8001a08:	2001      	movs	r0, #1
 8001a0a:	f000 fb53 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001a0e:	210f      	movs	r1, #15
 8001a10:	187b      	adds	r3, r7, r1
 8001a12:	781a      	ldrb	r2, [r3, #0]
 8001a14:	187b      	adds	r3, r7, r1
 8001a16:	3201      	adds	r2, #1
 8001a18:	701a      	strb	r2, [r3, #0]
 8001a1a:	230f      	movs	r3, #15
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b27      	cmp	r3, #39	; 0x27
 8001a22:	d9ec      	bls.n	80019fe <draw+0x6a>
  		}
  		for (i=0; i<40; i++){
 8001a24:	230f      	movs	r3, #15
 8001a26:	18fb      	adds	r3, r7, r3
 8001a28:	2200      	movs	r2, #0
 8001a2a:	701a      	strb	r2, [r3, #0]
 8001a2c:	e00d      	b.n	8001a4a <draw+0xb6>
  			rotateLeft(GPIOA_ODR);
 8001a2e:	4b59      	ldr	r3, [pc, #356]	; (8001b94 <draw+0x200>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	0018      	movs	r0, r3
 8001a34:	f000 f974 	bl	8001d20 <rotateLeft>
  			HAL_Delay(1);
 8001a38:	2001      	movs	r0, #1
 8001a3a:	f000 fb3b 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001a3e:	210f      	movs	r1, #15
 8001a40:	187b      	adds	r3, r7, r1
 8001a42:	781a      	ldrb	r2, [r3, #0]
 8001a44:	187b      	adds	r3, r7, r1
 8001a46:	3201      	adds	r2, #1
 8001a48:	701a      	strb	r2, [r3, #0]
 8001a4a:	230f      	movs	r3, #15
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b27      	cmp	r3, #39	; 0x27
 8001a52:	d9ec      	bls.n	8001a2e <draw+0x9a>
  		}
  		HAL_Delay(500);
 8001a54:	23fa      	movs	r3, #250	; 0xfa
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	0018      	movs	r0, r3
 8001a5a:	f000 fb2b 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001a5e:	230f      	movs	r3, #15
 8001a60:	18fb      	adds	r3, r7, r3
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
 8001a66:	e00d      	b.n	8001a84 <draw+0xf0>
  			rotateRight(GPIOA_ODR);
 8001a68:	4b4a      	ldr	r3, [pc, #296]	; (8001b94 <draw+0x200>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f000 f98b 	bl	8001d88 <rotateRight>
  			HAL_Delay(1);
 8001a72:	2001      	movs	r0, #1
 8001a74:	f000 fb1e 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001a78:	210f      	movs	r1, #15
 8001a7a:	187b      	adds	r3, r7, r1
 8001a7c:	781a      	ldrb	r2, [r3, #0]
 8001a7e:	187b      	adds	r3, r7, r1
 8001a80:	3201      	adds	r2, #1
 8001a82:	701a      	strb	r2, [r3, #0]
 8001a84:	230f      	movs	r3, #15
 8001a86:	18fb      	adds	r3, r7, r3
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b27      	cmp	r3, #39	; 0x27
 8001a8c:	d9ec      	bls.n	8001a68 <draw+0xd4>
      for (i=0; i<40; i++){
 8001a8e:	e794      	b.n	80019ba <draw+0x26>
    }
  }

  //otherwise loop n times
  else {
  	for (j=0; j<n; j++){
 8001a90:	230c      	movs	r3, #12
 8001a92:	18fb      	adds	r3, r7, r3
 8001a94:	2200      	movs	r2, #0
 8001a96:	801a      	strh	r2, [r3, #0]
 8001a98:	e06f      	b.n	8001b7a <draw+0x1e6>
  		for (i=0; i<40; i++){
 8001a9a:	230f      	movs	r3, #15
 8001a9c:	18fb      	adds	r3, r7, r3
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
 8001aa2:	e00d      	b.n	8001ac0 <draw+0x12c>
  			rotateRight(GPIOA_ODR);
 8001aa4:	4b3b      	ldr	r3, [pc, #236]	; (8001b94 <draw+0x200>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f000 f96d 	bl	8001d88 <rotateRight>
  			HAL_Delay(1);
 8001aae:	2001      	movs	r0, #1
 8001ab0:	f000 fb00 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001ab4:	210f      	movs	r1, #15
 8001ab6:	187b      	adds	r3, r7, r1
 8001ab8:	781a      	ldrb	r2, [r3, #0]
 8001aba:	187b      	adds	r3, r7, r1
 8001abc:	3201      	adds	r2, #1
 8001abe:	701a      	strb	r2, [r3, #0]
 8001ac0:	230f      	movs	r3, #15
 8001ac2:	18fb      	adds	r3, r7, r3
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b27      	cmp	r3, #39	; 0x27
 8001ac8:	d9ec      	bls.n	8001aa4 <draw+0x110>
  		}
  		HAL_Delay(500);
 8001aca:	23fa      	movs	r3, #250	; 0xfa
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	0018      	movs	r0, r3
 8001ad0:	f000 faf0 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001ad4:	230f      	movs	r3, #15
 8001ad6:	18fb      	adds	r3, r7, r3
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
 8001adc:	e00d      	b.n	8001afa <draw+0x166>
  			rotateLeft(GPIOA_ODR);
 8001ade:	4b2d      	ldr	r3, [pc, #180]	; (8001b94 <draw+0x200>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	f000 f91c 	bl	8001d20 <rotateLeft>
  			HAL_Delay(1);
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f000 fae3 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001aee:	210f      	movs	r1, #15
 8001af0:	187b      	adds	r3, r7, r1
 8001af2:	781a      	ldrb	r2, [r3, #0]
 8001af4:	187b      	adds	r3, r7, r1
 8001af6:	3201      	adds	r2, #1
 8001af8:	701a      	strb	r2, [r3, #0]
 8001afa:	230f      	movs	r3, #15
 8001afc:	18fb      	adds	r3, r7, r3
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b27      	cmp	r3, #39	; 0x27
 8001b02:	d9ec      	bls.n	8001ade <draw+0x14a>
  		}
  		for (i=0; i<40; i++){
 8001b04:	230f      	movs	r3, #15
 8001b06:	18fb      	adds	r3, r7, r3
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
 8001b0c:	e00d      	b.n	8001b2a <draw+0x196>
  			rotateLeft(GPIOA_ODR);
 8001b0e:	4b21      	ldr	r3, [pc, #132]	; (8001b94 <draw+0x200>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	0018      	movs	r0, r3
 8001b14:	f000 f904 	bl	8001d20 <rotateLeft>
  			HAL_Delay(1);
 8001b18:	2001      	movs	r0, #1
 8001b1a:	f000 facb 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001b1e:	210f      	movs	r1, #15
 8001b20:	187b      	adds	r3, r7, r1
 8001b22:	781a      	ldrb	r2, [r3, #0]
 8001b24:	187b      	adds	r3, r7, r1
 8001b26:	3201      	adds	r2, #1
 8001b28:	701a      	strb	r2, [r3, #0]
 8001b2a:	230f      	movs	r3, #15
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b27      	cmp	r3, #39	; 0x27
 8001b32:	d9ec      	bls.n	8001b0e <draw+0x17a>
  		}
  		HAL_Delay(500);
 8001b34:	23fa      	movs	r3, #250	; 0xfa
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	0018      	movs	r0, r3
 8001b3a:	f000 fabb 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001b3e:	230f      	movs	r3, #15
 8001b40:	18fb      	adds	r3, r7, r3
 8001b42:	2200      	movs	r2, #0
 8001b44:	701a      	strb	r2, [r3, #0]
 8001b46:	e00d      	b.n	8001b64 <draw+0x1d0>
  			rotateRight(GPIOA_ODR);
 8001b48:	4b12      	ldr	r3, [pc, #72]	; (8001b94 <draw+0x200>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	f000 f91b 	bl	8001d88 <rotateRight>
  			HAL_Delay(1);
 8001b52:	2001      	movs	r0, #1
 8001b54:	f000 faae 	bl	80020b4 <HAL_Delay>
  		for (i=0; i<40; i++){
 8001b58:	210f      	movs	r1, #15
 8001b5a:	187b      	adds	r3, r7, r1
 8001b5c:	781a      	ldrb	r2, [r3, #0]
 8001b5e:	187b      	adds	r3, r7, r1
 8001b60:	3201      	adds	r2, #1
 8001b62:	701a      	strb	r2, [r3, #0]
 8001b64:	230f      	movs	r3, #15
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b27      	cmp	r3, #39	; 0x27
 8001b6c:	d9ec      	bls.n	8001b48 <draw+0x1b4>
  	for (j=0; j<n; j++){
 8001b6e:	210c      	movs	r1, #12
 8001b70:	187b      	adds	r3, r7, r1
 8001b72:	881a      	ldrh	r2, [r3, #0]
 8001b74:	187b      	adds	r3, r7, r1
 8001b76:	3201      	adds	r2, #1
 8001b78:	801a      	strh	r2, [r3, #0]
 8001b7a:	230c      	movs	r3, #12
 8001b7c:	18fb      	adds	r3, r7, r3
 8001b7e:	881a      	ldrh	r2, [r3, #0]
 8001b80:	1dbb      	adds	r3, r7, #6
 8001b82:	2100      	movs	r1, #0
 8001b84:	5e5b      	ldrsh	r3, [r3, r1]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	db87      	blt.n	8001a9a <draw+0x106>
  		}
  	}
  }
}
 8001b8a:	46c0      	nop			; (mov r8, r8)
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b004      	add	sp, #16
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	20000010 	.word	0x20000010

08001b98 <writeToFlash>:

//Write data into MCU flash memory
void writeToFlash(uint32_t w1, uint32_t w2, uint8_t calFlashSlot){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	701a      	strb	r2, [r3, #0]

	HAL_FLASH_Unlock();
 8001ba6:	f001 fd35 	bl	8003614 <HAL_FLASH_Unlock>
	while (*FLASH_SR&(1<<16));          			    //wait for BSY1 flag to be 0
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	4b28      	ldr	r3, [pc, #160]	; (8001c50 <writeToFlash+0xb8>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	2380      	movs	r3, #128	; 0x80
 8001bb4:	025b      	lsls	r3, r3, #9
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d1f8      	bne.n	8001bac <writeToFlash+0x14>
	*FLASH_SR = *FLASH_SR & 0x00050000; 			    //reset all flash error flags
 8001bba:	4b25      	ldr	r3, [pc, #148]	; (8001c50 <writeToFlash+0xb8>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	6819      	ldr	r1, [r3, #0]
 8001bc0:	4b23      	ldr	r3, [pc, #140]	; (8001c50 <writeToFlash+0xb8>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	22a0      	movs	r2, #160	; 0xa0
 8001bc6:	02d2      	lsls	r2, r2, #11
 8001bc8:	400a      	ands	r2, r1
 8001bca:	601a      	str	r2, [r3, #0]
	while (*FLASH_SR&(1<<18));          			    //wait for CFGBSY1 flag to be 0
 8001bcc:	46c0      	nop			; (mov r8, r8)
 8001bce:	4b20      	ldr	r3, [pc, #128]	; (8001c50 <writeToFlash+0xb8>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	; 0x80
 8001bd6:	02db      	lsls	r3, r3, #11
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d1f8      	bne.n	8001bce <writeToFlash+0x36>
	*FLASH_CR = *FLASH_CR | 0x01; 					      //set PG flag
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	; (8001c54 <writeToFlash+0xbc>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	4b1c      	ldr	r3, [pc, #112]	; (8001c54 <writeToFlash+0xbc>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2101      	movs	r1, #1
 8001be8:	430a      	orrs	r2, r1
 8001bea:	601a      	str	r2, [r3, #0]
	*(PAGE15_SLOT1 + (calFlashSlot*2)) = w1;      //write w1 into Flash
 8001bec:	4b1a      	ldr	r3, [pc, #104]	; (8001c58 <writeToFlash+0xc0>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	1dfa      	adds	r2, r7, #7
 8001bf2:	7812      	ldrb	r2, [r2, #0]
 8001bf4:	00d2      	lsls	r2, r2, #3
 8001bf6:	189b      	adds	r3, r3, r2
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001bfc:	f3bf 8f6f 	isb	sy
	__ISB();				//Ensures that the two 32bit words are not merged by compiler
	*(PAGE15_SLOT1 + (calFlashSlot*2) + 1) = w2;  //write w2 into Flash
 8001c00:	4b15      	ldr	r3, [pc, #84]	; (8001c58 <writeToFlash+0xc0>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	1dfb      	adds	r3, r7, #7
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	3304      	adds	r3, #4
 8001c0c:	18d3      	adds	r3, r2, r3
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	601a      	str	r2, [r3, #0]
	while (*FLASH_SR&(1<<16));          			    //wait for BSY1 flag to be 0
 8001c12:	46c0      	nop			; (mov r8, r8)
 8001c14:	4b0e      	ldr	r3, [pc, #56]	; (8001c50 <writeToFlash+0xb8>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	2380      	movs	r3, #128	; 0x80
 8001c1c:	025b      	lsls	r3, r3, #9
 8001c1e:	4013      	ands	r3, r2
 8001c20:	d1f8      	bne.n	8001c14 <writeToFlash+0x7c>
	while (*FLASH_SR&(1<<18));          			    //wait for CFGBSY1 flag to be 0
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <writeToFlash+0xb8>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	02db      	lsls	r3, r3, #11
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d1f8      	bne.n	8001c24 <writeToFlash+0x8c>
	*FLASH_CR = *FLASH_CR & 0xFFFFFFFE;			     	//reset PG flag
 8001c32:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <writeToFlash+0xbc>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <writeToFlash+0xbc>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	438a      	bics	r2, r1
 8001c40:	601a      	str	r2, [r3, #0]
	HAL_FLASH_Lock();
 8001c42:	f001 fd0b 	bl	800365c <HAL_FLASH_Lock>
}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b004      	add	sp, #16
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	20000000 	.word	0x20000000
 8001c54:	20000004 	.word	0x20000004
 8001c58:	20000008 	.word	0x20000008

08001c5c <eraseFlash>:

//Erase all data in pages 15 and 16 of MCU flash memory
void eraseFlash (void){
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8001c60:	f001 fcd8 	bl	8003614 <HAL_FLASH_Unlock>
	while (*FLASH_SR&(1<<16));          	//wait for BSY1 flag to be 0
 8001c64:	46c0      	nop			; (mov r8, r8)
 8001c66:	4b1f      	ldr	r3, [pc, #124]	; (8001ce4 <eraseFlash+0x88>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	2380      	movs	r3, #128	; 0x80
 8001c6e:	025b      	lsls	r3, r3, #9
 8001c70:	4013      	ands	r3, r2
 8001c72:	d1f8      	bne.n	8001c66 <eraseFlash+0xa>
	*FLASH_SR = *FLASH_SR & 0x00050000; 	//reset all flash error flags
 8001c74:	4b1b      	ldr	r3, [pc, #108]	; (8001ce4 <eraseFlash+0x88>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6819      	ldr	r1, [r3, #0]
 8001c7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ce4 <eraseFlash+0x88>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	22a0      	movs	r2, #160	; 0xa0
 8001c80:	02d2      	lsls	r2, r2, #11
 8001c82:	400a      	ands	r2, r1
 8001c84:	601a      	str	r2, [r3, #0]
	*FLASH_CR = *FLASH_CR & 0xC0000000; 	//reset page erase and number flags
 8001c86:	4b18      	ldr	r3, [pc, #96]	; (8001ce8 <eraseFlash+0x8c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b16      	ldr	r3, [pc, #88]	; (8001ce8 <eraseFlash+0x8c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	0f92      	lsrs	r2, r2, #30
 8001c92:	0792      	lsls	r2, r2, #30
 8001c94:	601a      	str	r2, [r3, #0]
	*FLASH_CR = *FLASH_CR | 0x7A; 				//set page erase flag and page number 15
 8001c96:	4b14      	ldr	r3, [pc, #80]	; (8001ce8 <eraseFlash+0x8c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <eraseFlash+0x8c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	217a      	movs	r1, #122	; 0x7a
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]
	*FLASH_CR = *FLASH_CR | (1<<16);    	//set start flag
 8001ca6:	4b10      	ldr	r3, [pc, #64]	; (8001ce8 <eraseFlash+0x8c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b0e      	ldr	r3, [pc, #56]	; (8001ce8 <eraseFlash+0x8c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2180      	movs	r1, #128	; 0x80
 8001cb2:	0249      	lsls	r1, r1, #9
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	601a      	str	r2, [r3, #0]
	while (*FLASH_SR&(1<<16));          	//wait for BSY1 flag to be 0
 8001cb8:	46c0      	nop			; (mov r8, r8)
 8001cba:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <eraseFlash+0x88>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	2380      	movs	r3, #128	; 0x80
 8001cc2:	025b      	lsls	r3, r3, #9
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d1f8      	bne.n	8001cba <eraseFlash+0x5e>
	*FLASH_CR = *FLASH_CR & 0xC0000000; 	//reset page erase and number flags
 8001cc8:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <eraseFlash+0x8c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <eraseFlash+0x8c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	0f92      	lsrs	r2, r2, #30
 8001cd4:	0792      	lsls	r2, r2, #30
 8001cd6:	601a      	str	r2, [r3, #0]
	HAL_FLASH_Lock();
 8001cd8:	f001 fcc0 	bl	800365c <HAL_FLASH_Lock>
}
 8001cdc:	46c0      	nop			; (mov r8, r8)
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	20000000 	.word	0x20000000
 8001ce8:	20000004 	.word	0x20000004

08001cec <getValue>:

//Wait till new value is available from ADC data register and read it
uint16_t getValue(void){
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
  uint16_t value;
	while (!(*ADC_ISR & 1<<3));
 8001cf2:	46c0      	nop			; (mov r8, r8)
 8001cf4:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <getValue+0x2c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	2208      	movs	r2, #8
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d0f9      	beq.n	8001cf4 <getValue+0x8>
	value = (uint16_t)(*ADC_DR);
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <getValue+0x30>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	1dbb      	adds	r3, r7, #6
 8001d08:	801a      	strh	r2, [r3, #0]
	return value;
 8001d0a:	1dbb      	adds	r3, r7, #6
 8001d0c:	881b      	ldrh	r3, [r3, #0]
}
 8001d0e:	0018      	movs	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	b002      	add	sp, #8
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	46c0      	nop			; (mov r8, r8)
 8001d18:	20000014 	.word	0x20000014
 8001d1c:	20000018 	.word	0x20000018

08001d20 <rotateLeft>:

//Simulate an optical disc rotation (LEFT)
void rotateLeft (volatile uint32_t* GPIOA_ODR){
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	uint8_t result, data;
	data = (uint8_t)(*(GPIOA_ODR)>>8);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	0a1a      	lsrs	r2, r3, #8
 8001d2e:	210e      	movs	r1, #14
 8001d30:	187b      	adds	r3, r7, r1
 8001d32:	701a      	strb	r2, [r3, #0]
	if ( data & 1<<7 ){
 8001d34:	187b      	adds	r3, r7, r1
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b25b      	sxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	da0b      	bge.n	8001d56 <rotateLeft+0x36>
		result = (data<<1)|(1<<0);
 8001d3e:	230e      	movs	r3, #14
 8001d40:	18fb      	adds	r3, r7, r3
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	b25b      	sxtb	r3, r3
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	b25a      	sxtb	r2, r3
 8001d4e:	230f      	movs	r3, #15
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	701a      	strb	r2, [r3, #0]
 8001d54:	e006      	b.n	8001d64 <rotateLeft+0x44>
	}else{
		result = (data<<1);
 8001d56:	230f      	movs	r3, #15
 8001d58:	18fa      	adds	r2, r7, r3
 8001d5a:	230e      	movs	r3, #14
 8001d5c:	18fb      	adds	r3, r7, r3
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	18db      	adds	r3, r3, r3
 8001d62:	7013      	strb	r3, [r2, #0]
	}
	*GPIOA_ODR = (*GPIOA_ODR & 0xFFFF00FF) + ((uint16_t)result << 8);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a06      	ldr	r2, [pc, #24]	; (8001d84 <rotateLeft+0x64>)
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	220f      	movs	r2, #15
 8001d6e:	18ba      	adds	r2, r7, r2
 8001d70:	7812      	ldrb	r2, [r2, #0]
 8001d72:	0212      	lsls	r2, r2, #8
 8001d74:	189a      	adds	r2, r3, r2
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	601a      	str	r2, [r3, #0]
}
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b004      	add	sp, #16
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	ffff00ff 	.word	0xffff00ff

08001d88 <rotateRight>:

//Simulate an optical disc rotation (RIGHT)
void rotateRight (volatile uint32_t* GPIOA_ODR){
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	uint8_t result, data;
	data = (uint8_t)(*(GPIOA_ODR)>>8);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	0a1a      	lsrs	r2, r3, #8
 8001d96:	210e      	movs	r1, #14
 8001d98:	187b      	adds	r3, r7, r1
 8001d9a:	701a      	strb	r2, [r3, #0]
	if ( data & (1<<0) ){
 8001d9c:	187b      	adds	r3, r7, r1
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2201      	movs	r2, #1
 8001da2:	4013      	ands	r3, r2
 8001da4:	d00b      	beq.n	8001dbe <rotateRight+0x36>
		result = (data>>1)|(1<<7);
 8001da6:	230e      	movs	r3, #14
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	085b      	lsrs	r3, r3, #1
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	230f      	movs	r3, #15
 8001db2:	18fb      	adds	r3, r7, r3
 8001db4:	2180      	movs	r1, #128	; 0x80
 8001db6:	4249      	negs	r1, r1
 8001db8:	430a      	orrs	r2, r1
 8001dba:	701a      	strb	r2, [r3, #0]
 8001dbc:	e006      	b.n	8001dcc <rotateRight+0x44>
	}else{
		result = (data>>1);
 8001dbe:	230f      	movs	r3, #15
 8001dc0:	18fb      	adds	r3, r7, r3
 8001dc2:	220e      	movs	r2, #14
 8001dc4:	18ba      	adds	r2, r7, r2
 8001dc6:	7812      	ldrb	r2, [r2, #0]
 8001dc8:	0852      	lsrs	r2, r2, #1
 8001dca:	701a      	strb	r2, [r3, #0]
	}
	*GPIOA_ODR = (*GPIOA_ODR & 0xFFFF00FF) + ((uint16_t)result << 8);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a06      	ldr	r2, [pc, #24]	; (8001dec <rotateRight+0x64>)
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	220f      	movs	r2, #15
 8001dd6:	18ba      	adds	r2, r7, r2
 8001dd8:	7812      	ldrb	r2, [r2, #0]
 8001dda:	0212      	lsls	r2, r2, #8
 8001ddc:	189a      	adds	r2, r3, r2
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	601a      	str	r2, [r3, #0]
}
 8001de2:	46c0      	nop			; (mov r8, r8)
 8001de4:	46bd      	mov	sp, r7
 8001de6:	b004      	add	sp, #16
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	ffff00ff 	.word	0xffff00ff

08001df0 <swdioInput>:

//Configure SWDIO pin (GPIOA_PIN13) as input
void swdioInput (void){
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df6:	1d3b      	adds	r3, r7, #4
 8001df8:	0018      	movs	r0, r3
 8001dfa:	2314      	movs	r3, #20
 8001dfc:	001a      	movs	r2, r3
 8001dfe:	2100      	movs	r1, #0
 8001e00:	f002 fc52 	bl	80046a8 <memset>
  GPIO_InitStruct.Pin  = GPIO_PIN_13;
 8001e04:	1d3b      	adds	r3, r7, #4
 8001e06:	2280      	movs	r2, #128	; 0x80
 8001e08:	0192      	lsls	r2, r2, #6
 8001e0a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	2200      	movs	r2, #0
 8001e10:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e12:	1d3b      	adds	r3, r7, #4
 8001e14:	2202      	movs	r2, #2
 8001e16:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e18:	1d3a      	adds	r2, r7, #4
 8001e1a:	23a0      	movs	r3, #160	; 0xa0
 8001e1c:	05db      	lsls	r3, r3, #23
 8001e1e:	0011      	movs	r1, r2
 8001e20:	0018      	movs	r0, r3
 8001e22:	f001 fc37 	bl	8003694 <HAL_GPIO_Init>
}
 8001e26:	46c0      	nop			; (mov r8, r8)
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	b006      	add	sp, #24
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e32:	46c0      	nop			; (mov r8, r8)
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e3e:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <HAL_MspInit+0x44>)
 8001e40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e42:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <HAL_MspInit+0x44>)
 8001e44:	2101      	movs	r1, #1
 8001e46:	430a      	orrs	r2, r1
 8001e48:	641a      	str	r2, [r3, #64]	; 0x40
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	; (8001e7c <HAL_MspInit+0x44>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	2201      	movs	r2, #1
 8001e50:	4013      	ands	r3, r2
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e56:	4b09      	ldr	r3, [pc, #36]	; (8001e7c <HAL_MspInit+0x44>)
 8001e58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e5a:	4b08      	ldr	r3, [pc, #32]	; (8001e7c <HAL_MspInit+0x44>)
 8001e5c:	2180      	movs	r1, #128	; 0x80
 8001e5e:	0549      	lsls	r1, r1, #21
 8001e60:	430a      	orrs	r2, r1
 8001e62:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e64:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <HAL_MspInit+0x44>)
 8001e66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	055b      	lsls	r3, r3, #21
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	603b      	str	r3, [r7, #0]
 8001e70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b002      	add	sp, #8
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			; (mov r8, r8)
 8001e7c:	40021000 	.word	0x40021000

08001e80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	; 0x28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	2314      	movs	r3, #20
 8001e8a:	18fb      	adds	r3, r7, r3
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	2314      	movs	r3, #20
 8001e90:	001a      	movs	r2, r3
 8001e92:	2100      	movs	r1, #0
 8001e94:	f002 fc08 	bl	80046a8 <memset>
  if(hadc->Instance==ADC1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a18      	ldr	r2, [pc, #96]	; (8001f00 <HAL_ADC_MspInit+0x80>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d129      	bne.n	8001ef6 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001ea2:	4b18      	ldr	r3, [pc, #96]	; (8001f04 <HAL_ADC_MspInit+0x84>)
 8001ea4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ea6:	4b17      	ldr	r3, [pc, #92]	; (8001f04 <HAL_ADC_MspInit+0x84>)
 8001ea8:	2180      	movs	r1, #128	; 0x80
 8001eaa:	0349      	lsls	r1, r1, #13
 8001eac:	430a      	orrs	r2, r1
 8001eae:	641a      	str	r2, [r3, #64]	; 0x40
 8001eb0:	4b14      	ldr	r3, [pc, #80]	; (8001f04 <HAL_ADC_MspInit+0x84>)
 8001eb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001eb4:	2380      	movs	r3, #128	; 0x80
 8001eb6:	035b      	lsls	r3, r3, #13
 8001eb8:	4013      	ands	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ebe:	4b11      	ldr	r3, [pc, #68]	; (8001f04 <HAL_ADC_MspInit+0x84>)
 8001ec0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ec2:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <HAL_ADC_MspInit+0x84>)
 8001ec4:	2102      	movs	r1, #2
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	635a      	str	r2, [r3, #52]	; 0x34
 8001eca:	4b0e      	ldr	r3, [pc, #56]	; (8001f04 <HAL_ADC_MspInit+0x84>)
 8001ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ece:	2202      	movs	r2, #2
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB7     ------> ADC1_IN11 
    */
    GPIO_InitStruct.Pin = AXIS_IN_Pin;
 8001ed6:	2114      	movs	r1, #20
 8001ed8:	187b      	adds	r3, r7, r1
 8001eda:	2280      	movs	r2, #128	; 0x80
 8001edc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ede:	187b      	adds	r3, r7, r1
 8001ee0:	2203      	movs	r2, #3
 8001ee2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	187b      	adds	r3, r7, r1
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AXIS_IN_GPIO_Port, &GPIO_InitStruct);
 8001eea:	187b      	adds	r3, r7, r1
 8001eec:	4a06      	ldr	r2, [pc, #24]	; (8001f08 <HAL_ADC_MspInit+0x88>)
 8001eee:	0019      	movs	r1, r3
 8001ef0:	0010      	movs	r0, r2
 8001ef2:	f001 fbcf 	bl	8003694 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	b00a      	add	sp, #40	; 0x28
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	46c0      	nop			; (mov r8, r8)
 8001f00:	40012400 	.word	0x40012400
 8001f04:	40021000 	.word	0x40021000
 8001f08:	50000400 	.word	0x50000400

08001f0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f10:	46c0      	nop			; (mov r8, r8)
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f1a:	e7fe      	b.n	8001f1a <HardFault_Handler+0x4>

08001f1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001f20:	46c0      	nop			; (mov r8, r8)
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f2a:	46c0      	nop			; (mov r8, r8)
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f34:	f000 f8a4 	bl	8002080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f38:	46c0      	nop			; (mov r8, r8)
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
	...

08001f40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f44:	4b03      	ldr	r3, [pc, #12]	; (8001f54 <SystemInit+0x14>)
 8001f46:	2280      	movs	r2, #128	; 0x80
 8001f48:	0512      	lsls	r2, r2, #20
 8001f4a:	609a      	str	r2, [r3, #8]
#endif
}
 8001f4c:	46c0      	nop			; (mov r8, r8)
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f58:	480d      	ldr	r0, [pc, #52]	; (8001f90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f5a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001f5c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001f5e:	e003      	b.n	8001f68 <LoopCopyDataInit>

08001f60 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001f60:	4b0c      	ldr	r3, [pc, #48]	; (8001f94 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001f62:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001f64:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001f66:	3104      	adds	r1, #4

08001f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001f68:	480b      	ldr	r0, [pc, #44]	; (8001f98 <LoopForever+0xa>)
  ldr r3, =_edata
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <LoopForever+0xe>)
  adds r2, r0, r1
 8001f6c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001f6e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001f70:	d3f6      	bcc.n	8001f60 <CopyDataInit>
  ldr r2, =_sbss
 8001f72:	4a0b      	ldr	r2, [pc, #44]	; (8001fa0 <LoopForever+0x12>)
  b LoopFillZerobss
 8001f74:	e002      	b.n	8001f7c <LoopFillZerobss>

08001f76 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  str  r3, [r2]
 8001f78:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f7a:	3204      	adds	r2, #4

08001f7c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001f7c:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <LoopForever+0x16>)
  cmp r2, r3
 8001f7e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001f80:	d3f9      	bcc.n	8001f76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001f82:	f7ff ffdd 	bl	8001f40 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001f86:	f002 fb6b 	bl	8004660 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f8a:	f7fe ff2f 	bl	8000dec <main>

08001f8e <LoopForever>:

LoopForever:
    b LoopForever
 8001f8e:	e7fe      	b.n	8001f8e <LoopForever>
  ldr   r0, =_estack
 8001f90:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8001f94:	080047d8 	.word	0x080047d8
  ldr r0, =_sdata
 8001f98:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001f9c:	20000028 	.word	0x20000028
  ldr r2, =_sbss
 8001fa0:	20000028 	.word	0x20000028
  ldr r3, = _ebss
 8001fa4:	200000ac 	.word	0x200000ac

08001fa8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fa8:	e7fe      	b.n	8001fa8 <ADC1_IRQHandler>
	...

08001fac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fb2:	1dfb      	adds	r3, r7, #7
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	; (8001fe8 <HAL_Init+0x3c>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <HAL_Init+0x3c>)
 8001fbe:	2180      	movs	r1, #128	; 0x80
 8001fc0:	0049      	lsls	r1, r1, #1
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	f000 f810 	bl	8001fec <HAL_InitTick>
 8001fcc:	1e03      	subs	r3, r0, #0
 8001fce:	d003      	beq.n	8001fd8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001fd0:	1dfb      	adds	r3, r7, #7
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	701a      	strb	r2, [r3, #0]
 8001fd6:	e001      	b.n	8001fdc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001fd8:	f7ff ff2e 	bl	8001e38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fdc:	1dfb      	adds	r3, r7, #7
 8001fde:	781b      	ldrb	r3, [r3, #0]
}
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	b002      	add	sp, #8
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40022000 	.word	0x40022000

08001fec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fec:	b590      	push	{r4, r7, lr}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff4:	230f      	movs	r3, #15
 8001ff6:	18fb      	adds	r3, r7, r3
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8001ffc:	4b1d      	ldr	r3, [pc, #116]	; (8002074 <HAL_InitTick+0x88>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d02b      	beq.n	800205c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /uwTickFreq)) == 0U)
 8002004:	4b1c      	ldr	r3, [pc, #112]	; (8002078 <HAL_InitTick+0x8c>)
 8002006:	681c      	ldr	r4, [r3, #0]
 8002008:	4b1a      	ldr	r3, [pc, #104]	; (8002074 <HAL_InitTick+0x88>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	0019      	movs	r1, r3
 800200e:	23fa      	movs	r3, #250	; 0xfa
 8002010:	0098      	lsls	r0, r3, #2
 8002012:	f7fe f877 	bl	8000104 <__udivsi3>
 8002016:	0003      	movs	r3, r0
 8002018:	0019      	movs	r1, r3
 800201a:	0020      	movs	r0, r4
 800201c:	f7fe f872 	bl	8000104 <__udivsi3>
 8002020:	0003      	movs	r3, r0
 8002022:	0018      	movs	r0, r3
 8002024:	f001 fae9 	bl	80035fa <HAL_SYSTICK_Config>
 8002028:	1e03      	subs	r3, r0, #0
 800202a:	d112      	bne.n	8002052 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b03      	cmp	r3, #3
 8002030:	d80a      	bhi.n	8002048 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	2301      	movs	r3, #1
 8002036:	425b      	negs	r3, r3
 8002038:	2200      	movs	r2, #0
 800203a:	0018      	movs	r0, r3
 800203c:	f001 fac8 	bl	80035d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002040:	4b0e      	ldr	r3, [pc, #56]	; (800207c <HAL_InitTick+0x90>)
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	e00d      	b.n	8002064 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002048:	230f      	movs	r3, #15
 800204a:	18fb      	adds	r3, r7, r3
 800204c:	2201      	movs	r2, #1
 800204e:	701a      	strb	r2, [r3, #0]
 8002050:	e008      	b.n	8002064 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002052:	230f      	movs	r3, #15
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	2201      	movs	r2, #1
 8002058:	701a      	strb	r2, [r3, #0]
 800205a:	e003      	b.n	8002064 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800205c:	230f      	movs	r3, #15
 800205e:	18fb      	adds	r3, r7, r3
 8002060:	2201      	movs	r2, #1
 8002062:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002064:	230f      	movs	r3, #15
 8002066:	18fb      	adds	r3, r7, r3
 8002068:	781b      	ldrb	r3, [r3, #0]
}
 800206a:	0018      	movs	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	b005      	add	sp, #20
 8002070:	bd90      	pop	{r4, r7, pc}
 8002072:	46c0      	nop			; (mov r8, r8)
 8002074:	20000024 	.word	0x20000024
 8002078:	2000001c 	.word	0x2000001c
 800207c:	20000020 	.word	0x20000020

08002080 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002084:	4b04      	ldr	r3, [pc, #16]	; (8002098 <HAL_IncTick+0x18>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4b04      	ldr	r3, [pc, #16]	; (800209c <HAL_IncTick+0x1c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	18d2      	adds	r2, r2, r3
 800208e:	4b02      	ldr	r3, [pc, #8]	; (8002098 <HAL_IncTick+0x18>)
 8002090:	601a      	str	r2, [r3, #0]
}
 8002092:	46c0      	nop			; (mov r8, r8)
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	200000a8 	.word	0x200000a8
 800209c:	20000024 	.word	0x20000024

080020a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  return uwTick;
 80020a4:	4b02      	ldr	r3, [pc, #8]	; (80020b0 <HAL_GetTick+0x10>)
 80020a6:	681b      	ldr	r3, [r3, #0]
}
 80020a8:	0018      	movs	r0, r3
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	200000a8 	.word	0x200000a8

080020b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020bc:	f7ff fff0 	bl	80020a0 <HAL_GetTick>
 80020c0:	0003      	movs	r3, r0
 80020c2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	3301      	adds	r3, #1
 80020cc:	d004      	beq.n	80020d8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ce:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <HAL_Delay+0x40>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	18d3      	adds	r3, r2, r3
 80020d6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020d8:	46c0      	nop			; (mov r8, r8)
 80020da:	f7ff ffe1 	bl	80020a0 <HAL_GetTick>
 80020de:	0002      	movs	r2, r0
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	68fa      	ldr	r2, [r7, #12]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d8f7      	bhi.n	80020da <HAL_Delay+0x26>
  {
  }
}
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	46bd      	mov	sp, r7
 80020ee:	b004      	add	sp, #16
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	20000024 	.word	0x20000024

080020f8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a05      	ldr	r2, [pc, #20]	; (800211c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002108:	401a      	ands	r2, r3
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	431a      	orrs	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	601a      	str	r2, [r3, #0]
}
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	46bd      	mov	sp, r7
 8002116:	b002      	add	sp, #8
 8002118:	bd80      	pop	{r7, pc}
 800211a:	46c0      	nop			; (mov r8, r8)
 800211c:	fe3fffff 	.word	0xfe3fffff

08002120 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	23e0      	movs	r3, #224	; 0xe0
 800212e:	045b      	lsls	r3, r3, #17
 8002130:	4013      	ands	r3, r2
}
 8002132:	0018      	movs	r0, r3
 8002134:	46bd      	mov	sp, r7
 8002136:	b002      	add	sp, #8
 8002138:	bd80      	pop	{r7, pc}

0800213a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY, uint32_t SamplingTime)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b084      	sub	sp, #16
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	68ba      	ldr	r2, [r7, #8]
 800214c:	2104      	movs	r1, #4
 800214e:	400a      	ands	r2, r1
 8002150:	2107      	movs	r1, #7
 8002152:	4091      	lsls	r1, r2
 8002154:	000a      	movs	r2, r1
 8002156:	43d2      	mvns	r2, r2
 8002158:	401a      	ands	r2, r3
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	2104      	movs	r1, #4
 800215e:	400b      	ands	r3, r1
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	4099      	lsls	r1, r3
 8002164:	000b      	movs	r3, r1
 8002166:	431a      	orrs	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800216c:	46c0      	nop			; (mov r8, r8)
 800216e:	46bd      	mov	sp, r7
 8002170:	b004      	add	sp, #16
 8002172:	bd80      	pop	{r7, pc}

08002174 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002184:	68ba      	ldr	r2, [r7, #8]
 8002186:	211f      	movs	r1, #31
 8002188:	400a      	ands	r2, r1
 800218a:	210f      	movs	r1, #15
 800218c:	4091      	lsls	r1, r2
 800218e:	000a      	movs	r2, r1
 8002190:	43d2      	mvns	r2, r2
 8002192:	401a      	ands	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	0e9b      	lsrs	r3, r3, #26
 8002198:	210f      	movs	r1, #15
 800219a:	4019      	ands	r1, r3
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	201f      	movs	r0, #31
 80021a0:	4003      	ands	r3, r0
 80021a2:	4099      	lsls	r1, r3
 80021a4:	000b      	movs	r3, r1
 80021a6:	431a      	orrs	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021ac:	46c0      	nop			; (mov r8, r8)
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b004      	add	sp, #16
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	035b      	lsls	r3, r3, #13
 80021c6:	0b5b      	lsrs	r3, r3, #13
 80021c8:	431a      	orrs	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b002      	add	sp, #8
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e4:	683a      	ldr	r2, [r7, #0]
 80021e6:	0352      	lsls	r2, r2, #13
 80021e8:	0b52      	lsrs	r2, r2, #13
 80021ea:	43d2      	mvns	r2, r2
 80021ec:	401a      	ands	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80021f2:	46c0      	nop			; (mov r8, r8)
 80021f4:	46bd      	mov	sp, r7
 80021f6:	b002      	add	sp, #8
 80021f8:	bd80      	pop	{r7, pc}
	...

080021fc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	68ba      	ldr	r2, [r7, #8]
 800220e:	0212      	lsls	r2, r2, #8
 8002210:	43d2      	mvns	r2, r2
 8002212:	401a      	ands	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	021b      	lsls	r3, r3, #8
 8002218:	6879      	ldr	r1, [r7, #4]
 800221a:	400b      	ands	r3, r1
 800221c:	4904      	ldr	r1, [pc, #16]	; (8002230 <LL_ADC_SetChannelSamplingTime+0x34>)
 800221e:	400b      	ands	r3, r1
 8002220:	431a      	orrs	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	46bd      	mov	sp, r7
 800222a:	b004      	add	sp, #16
 800222c:	bd80      	pop	{r7, pc}
 800222e:	46c0      	nop			; (mov r8, r8)
 8002230:	07ffff00 	.word	0x07ffff00

08002234 <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8002234:	b590      	push	{r4, r7, lr}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  register __IO uint32_t *preg;
  
  if(AWDy == LL_ADC_AWD1)
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	4a10      	ldr	r2, [pc, #64]	; (8002284 <LL_ADC_SetAnalogWDMonitChannels+0x50>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d103      	bne.n	8002250 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	330c      	adds	r3, #12
 800224c:	001c      	movs	r4, r3
 800224e:	e009      	b.n	8002264 <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	33a0      	adds	r3, #160	; 0xa0
 8002254:	0019      	movs	r1, r3
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	0d5b      	lsrs	r3, r3, #21
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	2204      	movs	r2, #4
 800225e:	4013      	ands	r3, r2
 8002260:	18cb      	adds	r3, r1, r3
 8002262:	001c      	movs	r4, r3
  }
  
  MODIFY_REG(*preg,
 8002264:	6823      	ldr	r3, [r4, #0]
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	4907      	ldr	r1, [pc, #28]	; (8002288 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 800226a:	400a      	ands	r2, r1
 800226c:	43d2      	mvns	r2, r2
 800226e:	401a      	ands	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	68b9      	ldr	r1, [r7, #8]
 8002274:	400b      	ands	r3, r1
 8002276:	4313      	orrs	r3, r2
 8002278:	6023      	str	r3, [r4, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	46bd      	mov	sp, r7
 800227e:	b005      	add	sp, #20
 8002280:	bd90      	pop	{r4, r7, pc}
 8002282:	46c0      	nop			; (mov r8, r8)
 8002284:	7cc00000 	.word	0x7cc00000
 8002288:	7cc7ffff 	.word	0x7cc7ffff

0800228c <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)
{
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
 8002298:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS)) + ((ADC_AWD_CR3_REGOFFSET & AWDy) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL)));
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	3320      	adds	r3, #32
 800229e:	0018      	movs	r0, r3
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	0d1b      	lsrs	r3, r3, #20
 80022a4:	2203      	movs	r2, #3
 80022a6:	401a      	ands	r2, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	0d5b      	lsrs	r3, r3, #21
 80022ac:	2101      	movs	r1, #1
 80022ae:	400b      	ands	r3, r1
 80022b0:	18d3      	adds	r3, r2, r3
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	18c3      	adds	r3, r0, r3
 80022b6:	001c      	movs	r4, r3
  
  MODIFY_REG(*preg,
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	4a06      	ldr	r2, [pc, #24]	; (80022d4 <LL_ADC_ConfigAnalogWDThresholds+0x48>)
 80022bc:	401a      	ands	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	0419      	lsls	r1, r3, #16
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	430b      	orrs	r3, r1
 80022c6:	4313      	orrs	r3, r2
 80022c8:	6023      	str	r3, [r4, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 80022ca:	46c0      	nop			; (mov r8, r8)
 80022cc:	46bd      	mov	sp, r7
 80022ce:	b005      	add	sp, #20
 80022d0:	bd90      	pop	{r4, r7, pc}
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	f000f000 	.word	0xf000f000

080022d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	4a05      	ldr	r2, [pc, #20]	; (80022fc <LL_ADC_EnableInternalRegulator+0x24>)
 80022e6:	4013      	ands	r3, r2
 80022e8:	2280      	movs	r2, #128	; 0x80
 80022ea:	0552      	lsls	r2, r2, #21
 80022ec:	431a      	orrs	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	46bd      	mov	sp, r7
 80022f6:	b002      	add	sp, #8
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	46c0      	nop			; (mov r8, r8)
 80022fc:	6fffffe8 	.word	0x6fffffe8

08002300 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689a      	ldr	r2, [r3, #8]
 800230c:	2380      	movs	r3, #128	; 0x80
 800230e:	055b      	lsls	r3, r3, #21
 8002310:	401a      	ands	r2, r3
 8002312:	2380      	movs	r3, #128	; 0x80
 8002314:	055b      	lsls	r3, r3, #21
 8002316:	429a      	cmp	r2, r3
 8002318:	d101      	bne.n	800231e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800231a:	2301      	movs	r3, #1
 800231c:	e000      	b.n	8002320 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800231e:	2300      	movs	r3, #0
}
 8002320:	0018      	movs	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	b002      	add	sp, #8
 8002326:	bd80      	pop	{r7, pc}

08002328 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	4a04      	ldr	r2, [pc, #16]	; (8002348 <LL_ADC_Enable+0x20>)
 8002336:	4013      	ands	r3, r2
 8002338:	2201      	movs	r2, #1
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002340:	46c0      	nop			; (mov r8, r8)
 8002342:	46bd      	mov	sp, r7
 8002344:	b002      	add	sp, #8
 8002346:	bd80      	pop	{r7, pc}
 8002348:	7fffffe8 	.word	0x7fffffe8

0800234c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	4a04      	ldr	r2, [pc, #16]	; (800236c <LL_ADC_Disable+0x20>)
 800235a:	4013      	ands	r3, r2
 800235c:	2202      	movs	r2, #2
 800235e:	431a      	orrs	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002364:	46c0      	nop			; (mov r8, r8)
 8002366:	46bd      	mov	sp, r7
 8002368:	b002      	add	sp, #8
 800236a:	bd80      	pop	{r7, pc}
 800236c:	7fffffe8 	.word	0x7fffffe8

08002370 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2201      	movs	r2, #1
 800237e:	4013      	ands	r3, r2
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <LL_ADC_IsEnabled+0x18>
 8002384:	2301      	movs	r3, #1
 8002386:	e000      	b.n	800238a <LL_ADC_IsEnabled+0x1a>
 8002388:	2300      	movs	r3, #0
}
 800238a:	0018      	movs	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	b002      	add	sp, #8
 8002390:	bd80      	pop	{r7, pc}

08002392 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b082      	sub	sp, #8
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2202      	movs	r2, #2
 80023a0:	4013      	ands	r3, r2
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d101      	bne.n	80023aa <LL_ADC_IsDisableOngoing+0x18>
 80023a6:	2301      	movs	r3, #1
 80023a8:	e000      	b.n	80023ac <LL_ADC_IsDisableOngoing+0x1a>
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	0018      	movs	r0, r3
 80023ae:	46bd      	mov	sp, r7
 80023b0:	b002      	add	sp, #8
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	4a04      	ldr	r2, [pc, #16]	; (80023d4 <LL_ADC_REG_StartConversion+0x20>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	2204      	movs	r2, #4
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b002      	add	sp, #8
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	7fffffe8 	.word	0x7fffffe8

080023d8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	2204      	movs	r2, #4
 80023e6:	4013      	ands	r3, r2
 80023e8:	2b04      	cmp	r3, #4
 80023ea:	d101      	bne.n	80023f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80023ec:	2301      	movs	r3, #1
 80023ee:	e000      	b.n	80023f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	0018      	movs	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	b002      	add	sp, #8
 80023f8:	bd80      	pop	{r7, pc}

080023fa <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b082      	sub	sp, #8
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2280      	movs	r2, #128	; 0x80
 8002406:	601a      	str	r2, [r3, #0]
}
 8002408:	46c0      	nop			; (mov r8, r8)
 800240a:	46bd      	mov	sp, r7
 800240c:	b002      	add	sp, #8
 800240e:	bd80      	pop	{r7, pc}

08002410 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2280      	movs	r2, #128	; 0x80
 800241c:	0052      	lsls	r2, r2, #1
 800241e:	601a      	str	r2, [r3, #0]
}
 8002420:	46c0      	nop			; (mov r8, r8)
 8002422:	46bd      	mov	sp, r7
 8002424:	b002      	add	sp, #8
 8002426:	bd80      	pop	{r7, pc}

08002428 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2280      	movs	r2, #128	; 0x80
 8002434:	0092      	lsls	r2, r2, #2
 8002436:	601a      	str	r2, [r3, #0]
}
 8002438:	46c0      	nop			; (mov r8, r8)
 800243a:	46bd      	mov	sp, r7
 800243c:	b002      	add	sp, #8
 800243e:	bd80      	pop	{r7, pc}

08002440 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	2280      	movs	r2, #128	; 0x80
 800244e:	431a      	orrs	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	605a      	str	r2, [r3, #4]
}
 8002454:	46c0      	nop			; (mov r8, r8)
 8002456:	46bd      	mov	sp, r7
 8002458:	b002      	add	sp, #8
 800245a:	bd80      	pop	{r7, pc}

0800245c <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	2280      	movs	r2, #128	; 0x80
 800246a:	0052      	lsls	r2, r2, #1
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	605a      	str	r2, [r3, #4]
}
 8002472:	46c0      	nop			; (mov r8, r8)
 8002474:	46bd      	mov	sp, r7
 8002476:	b002      	add	sp, #8
 8002478:	bd80      	pop	{r7, pc}

0800247a <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b082      	sub	sp, #8
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2280      	movs	r2, #128	; 0x80
 8002488:	0092      	lsls	r2, r2, #2
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	605a      	str	r2, [r3, #4]
}
 8002490:	46c0      	nop			; (mov r8, r8)
 8002492:	46bd      	mov	sp, r7
 8002494:	b002      	add	sp, #8
 8002496:	bd80      	pop	{r7, pc}

08002498 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	2280      	movs	r2, #128	; 0x80
 80024a6:	4393      	bics	r3, r2
 80024a8:	001a      	movs	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	605a      	str	r2, [r3, #4]
}
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	46bd      	mov	sp, r7
 80024b2:	b002      	add	sp, #8
 80024b4:	bd80      	pop	{r7, pc}
	...

080024b8 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	4a03      	ldr	r2, [pc, #12]	; (80024d4 <LL_ADC_DisableIT_AWD2+0x1c>)
 80024c6:	401a      	ands	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	605a      	str	r2, [r3, #4]
}
 80024cc:	46c0      	nop			; (mov r8, r8)
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b002      	add	sp, #8
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	fffffeff 	.word	0xfffffeff

080024d8 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	4a03      	ldr	r2, [pc, #12]	; (80024f4 <LL_ADC_DisableIT_AWD3+0x1c>)
 80024e6:	401a      	ands	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	605a      	str	r2, [r3, #4]
}
 80024ec:	46c0      	nop			; (mov r8, r8)
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b002      	add	sp, #8
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	fffffdff 	.word	0xfffffdff

080024f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002500:	231f      	movs	r3, #31
 8002502:	18fb      	adds	r3, r7, r3
 8002504:	2200      	movs	r2, #0
 8002506:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002508:	2300      	movs	r3, #0
 800250a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002510:	2300      	movs	r3, #0
 8002512:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e1aa      	b.n	8002874 <HAL_ADC_Init+0x37c>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10a      	bne.n	800253c <HAL_ADC_Init+0x44>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	0018      	movs	r0, r3
 800252a:	f7ff fca9 	bl	8001e80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2254      	movs	r2, #84	; 0x54
 8002538:	2100      	movs	r1, #0
 800253a:	5499      	strb	r1, [r3, r2]
  }
  
  if(LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	0018      	movs	r0, r3
 8002542:	f7ff fedd 	bl	8002300 <LL_ADC_IsInternalRegulatorEnabled>
 8002546:	1e03      	subs	r3, r0, #0
 8002548:	d114      	bne.n	8002574 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	0018      	movs	r0, r3
 8002550:	f7ff fec2 	bl	80022d8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002554:	4bc9      	ldr	r3, [pc, #804]	; (800287c <HAL_ADC_Init+0x384>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	49c9      	ldr	r1, [pc, #804]	; (8002880 <HAL_ADC_Init+0x388>)
 800255a:	0018      	movs	r0, r3
 800255c:	f7fd fdd2 	bl	8000104 <__udivsi3>
 8002560:	0003      	movs	r3, r0
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0UL)
 8002566:	e002      	b.n	800256e <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	3b01      	subs	r3, #1
 800256c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0UL)
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1f9      	bne.n	8002568 <HAL_ADC_Init+0x70>
  }
  
  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if(LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	0018      	movs	r0, r3
 800257a:	f7ff fec1 	bl	8002300 <LL_ADC_IsInternalRegulatorEnabled>
 800257e:	1e03      	subs	r3, r0, #0
 8002580:	d10f      	bne.n	80025a2 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002586:	2210      	movs	r2, #16
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002592:	2201      	movs	r2, #1
 8002594:	431a      	orrs	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	65da      	str	r2, [r3, #92]	; 0x5c
    
    tmp_hal_status = HAL_ERROR;
 800259a:	231f      	movs	r3, #31
 800259c:	18fb      	adds	r3, r7, r3
 800259e:	2201      	movs	r2, #1
 80025a0:	701a      	strb	r2, [r3, #0]
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	0018      	movs	r0, r3
 80025a8:	f7ff ff16 	bl	80023d8 <LL_ADC_REG_IsConversionOngoing>
 80025ac:	0003      	movs	r3, r0
 80025ae:	60fb      	str	r3, [r7, #12]
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b4:	2210      	movs	r2, #16
 80025b6:	4013      	ands	r3, r2
 80025b8:	d000      	beq.n	80025bc <HAL_ADC_Init+0xc4>
 80025ba:	e14e      	b.n	800285a <HAL_ADC_Init+0x362>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d000      	beq.n	80025c4 <HAL_ADC_Init+0xcc>
 80025c2:	e14a      	b.n	800285a <HAL_ADC_Init+0x362>
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c8:	4aae      	ldr	r2, [pc, #696]	; (8002884 <HAL_ADC_Init+0x38c>)
 80025ca:	4013      	ands	r3, r2
 80025cc:	2202      	movs	r2, #2
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Clock configuration                                                 */
    /*  - ADC resolution                                                      */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	0018      	movs	r0, r3
 80025da:	f7ff fec9 	bl	8002370 <LL_ADC_IsEnabled>
 80025de:	1e03      	subs	r3, r0, #0
 80025e0:	d137      	bne.n	8002652 <HAL_ADC_Init+0x15a>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
      
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	2218      	movs	r2, #24
 80025ea:	4393      	bics	r3, r2
 80025ec:	0019      	movs	r1, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler.                                                */
      MODIFY_REG(hadc->Instance->CFGR2                       ,
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	691b      	ldr	r3, [r3, #16]
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	0899      	lsrs	r1, r3, #2
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	0f9b      	lsrs	r3, r3, #30
 800260a:	079a      	lsls	r2, r3, #30
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_CKMODE                            ,
                 hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE );
      
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	23c0      	movs	r3, #192	; 0xc0
 800261a:	061b      	lsls	r3, r3, #24
 800261c:	429a      	cmp	r2, r3
 800261e:	d018      	beq.n	8002652 <HAL_ADC_Init+0x15a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002624:	2380      	movs	r3, #128	; 0x80
 8002626:	05db      	lsls	r3, r3, #23
 8002628:	429a      	cmp	r2, r3
 800262a:	d012      	beq.n	8002652 <HAL_ADC_Init+0x15a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002630:	2380      	movs	r3, #128	; 0x80
 8002632:	061b      	lsls	r3, r3, #24
 8002634:	429a      	cmp	r2, r3
 8002636:	d00c      	beq.n	8002652 <HAL_ADC_Init+0x15a>
      {
        MODIFY_REG(ADC1_COMMON->CCR                         ,
 8002638:	4b93      	ldr	r3, [pc, #588]	; (8002888 <HAL_ADC_Init+0x390>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a93      	ldr	r2, [pc, #588]	; (800288c <HAL_ADC_Init+0x394>)
 800263e:	4013      	ands	r3, r2
 8002640:	0019      	movs	r1, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	23f0      	movs	r3, #240	; 0xf0
 8002648:	039b      	lsls	r3, r3, #14
 800264a:	401a      	ands	r2, r3
 800264c:	4b8e      	ldr	r3, [pc, #568]	; (8002888 <HAL_ADC_Init+0x390>)
 800264e:	430a      	orrs	r2, r1
 8002650:	601a      	str	r2, [r3, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	7e1b      	ldrb	r3, [r3, #24]
 8002656:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	7e5b      	ldrb	r3, [r3, #25]
 800265c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800265e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	7e9b      	ldrb	r3, [r3, #26]
 8002664:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002666:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266c:	2b00      	cmp	r3, #0
 800266e:	d002      	beq.n	8002676 <HAL_ADC_Init+0x17e>
 8002670:	2380      	movs	r3, #128	; 0x80
 8002672:	015b      	lsls	r3, r3, #5
 8002674:	e000      	b.n	8002678 <HAL_ADC_Init+0x180>
 8002676:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002678:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800267e:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                       |
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	2b00      	cmp	r3, #0
 8002686:	da04      	bge.n	8002692 <HAL_ADC_Init+0x19a>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	e001      	b.n	8002696 <HAL_ADC_Init+0x19e>
 8002692:	2380      	movs	r3, #128	; 0x80
 8002694:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                             |
 8002696:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	212c      	movs	r1, #44	; 0x2c
 800269c:	5c5b      	ldrb	r3, [r3, r1]
 800269e:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                       |
 80026a0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
    
    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2220      	movs	r2, #32
 80026ac:	5c9b      	ldrb	r3, [r3, r2]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d115      	bne.n	80026de <HAL_ADC_Init+0x1e6>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	7e9b      	ldrb	r3, [r3, #26]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d105      	bne.n	80026c6 <HAL_ADC_Init+0x1ce>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	2280      	movs	r2, #128	; 0x80
 80026be:	0252      	lsls	r2, r2, #9
 80026c0:	4313      	orrs	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
 80026c4:	e00b      	b.n	80026de <HAL_ADC_Init+0x1e6>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ca:	2220      	movs	r2, #32
 80026cc:	431a      	orrs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d6:	2201      	movs	r2, #1
 80026d8:	431a      	orrs	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00a      	beq.n	80026fc <HAL_ADC_Init+0x204>
    {
      tmpCFGR1 |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026ea:	23e0      	movs	r3, #224	; 0xe0
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge );
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80026f4:	4313      	orrs	r3, r2
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
    /*  - oversampling enable                                                 */
    /*  - oversampling ratio                                                  */
    /*  - oversampling shift                                                  */
    /*  - oversampling discontinuous mode (triggered mode)                    */
    /*  - trigger frequency mode                                              */
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                  hadc->Init.Oversampling.RightBitShift |
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 8002704:	431a      	orrs	r2, r3
                  hadc->Init.Oversampling.TriggeredMode |
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                  hadc->Init.Oversampling.RightBitShift |
 800270a:	431a      	orrs	r2, r3
                  hadc->Init.TriggerFrequencyMode
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                  hadc->Init.Oversampling.TriggeredMode |
 8002710:	4313      	orrs	r3, r2
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4313      	orrs	r3, r2
 8002716:	617b      	str	r3, [r7, #20]
                  );
    
    if (hadc->Init.OversamplingMode == ENABLE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	223c      	movs	r2, #60	; 0x3c
 800271c:	5c9b      	ldrb	r3, [r3, r2]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d103      	bne.n	800272a <HAL_ADC_Init+0x232>
    {
      SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	2201      	movs	r2, #1
 8002726:	4313      	orrs	r3, r2
 8002728:	617b      	str	r3, [r7, #20]
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	4a57      	ldr	r2, [pc, #348]	; (8002890 <HAL_ADC_Init+0x398>)
 8002732:	4013      	ands	r3, r2
 8002734:	0019      	movs	r1, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	430a      	orrs	r2, r1
 800273e:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG     ,
               tmpCFGR1              );
    
    MODIFY_REG(hadc->Instance->CFGR2,
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	4a53      	ldr	r2, [pc, #332]	; (8002894 <HAL_ADC_Init+0x39c>)
 8002748:	4013      	ands	r3, r2
 800274a:	0019      	movs	r1, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	697a      	ldr	r2, [r7, #20]
 8002752:	430a      	orrs	r2, r1
 8002754:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS       ,
               tmpCFGR2              );
    
    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6818      	ldr	r0, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800275e:	001a      	movs	r2, r3
 8002760:	2100      	movs	r1, #0
 8002762:	f7ff fcea 	bl	800213a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800276e:	494a      	ldr	r1, [pc, #296]	; (8002898 <HAL_ADC_Init+0x3a0>)
 8002770:	001a      	movs	r2, r3
 8002772:	f7ff fce2 	bl	800213a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if(hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d109      	bne.n	8002792 <HAL_ADC_Init+0x29a>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2110      	movs	r1, #16
 800278a:	4249      	negs	r1, r1
 800278c:	430a      	orrs	r2, r1
 800278e:	629a      	str	r2, [r3, #40]	; 0x28
 8002790:	e03c      	b.n	800280c <HAL_ADC_Init+0x314>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if(hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691a      	ldr	r2, [r3, #16]
 8002796:	2380      	movs	r3, #128	; 0x80
 8002798:	039b      	lsls	r3, r3, #14
 800279a:	429a      	cmp	r2, r3
 800279c:	d136      	bne.n	800280c <HAL_ADC_Init+0x314>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;
      
      /* Parse all ranks from 1 to 8 */
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	e00c      	b.n	80027be <HAL_ADC_Init+0x2c6>
      {
        /* Check each sequencer rank until value of end of sequence */
        if(((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) == ADC_CHSELR_SQ1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	40da      	lsrs	r2, r3
 80027ae:	0013      	movs	r3, r2
 80027b0:	220f      	movs	r2, #15
 80027b2:	4013      	ands	r3, r2
 80027b4:	2b0f      	cmp	r3, #15
 80027b6:	d006      	beq.n	80027c6 <HAL_ADC_Init+0x2ce>
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	3301      	adds	r3, #1
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	2b07      	cmp	r3, #7
 80027c2:	d9ef      	bls.n	80027a4 <HAL_ADC_Init+0x2ac>
 80027c4:	e000      	b.n	80027c8 <HAL_ADC_Init+0x2d0>
        {
          break;
 80027c6:	46c0      	nop			; (mov r8, r8)
        }
      }
      
      if(ADCGroupRegularSequencerRanksCount == 1UL)
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d109      	bne.n	80027e2 <HAL_ADC_Init+0x2ea>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2110      	movs	r1, #16
 80027da:	4249      	negs	r1, r1
 80027dc:	430a      	orrs	r2, r1
 80027de:	629a      	str	r2, [r3, #40]	; 0x28
 80027e0:	e014      	b.n	800280c <HAL_ADC_Init+0x314>
        /*          therefore afer the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	69db      	ldr	r3, [r3, #28]
 80027ec:	4a2b      	ldr	r2, [pc, #172]	; (800289c <HAL_ADC_Init+0x3a4>)
 80027ee:	4694      	mov	ip, r2
 80027f0:	4463      	add	r3, ip
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	221c      	movs	r2, #28
 80027f6:	4013      	ands	r3, r2
 80027f8:	2210      	movs	r2, #16
 80027fa:	4252      	negs	r2, r2
 80027fc:	409a      	lsls	r2, r3
 80027fe:	0011      	movs	r1, r2
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	4a23      	ldr	r2, [pc, #140]	; (80028a0 <HAL_ADC_Init+0x3a8>)
 8002814:	4013      	ands	r3, r2
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	429a      	cmp	r2, r3
 800281a:	d10b      	bne.n	8002834 <HAL_ADC_Init+0x33c>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002826:	2203      	movs	r2, #3
 8002828:	4393      	bics	r3, r2
 800282a:	2201      	movs	r2, #1
 800282c:	431a      	orrs	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002832:	e01c      	b.n	800286e <HAL_ADC_Init+0x376>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002838:	2212      	movs	r2, #18
 800283a:	4393      	bics	r3, r2
 800283c:	2210      	movs	r2, #16
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002848:	2201      	movs	r2, #1
 800284a:	431a      	orrs	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	65da      	str	r2, [r3, #92]	; 0x5c
      
      tmp_hal_status = HAL_ERROR;
 8002850:	231f      	movs	r3, #31
 8002852:	18fb      	adds	r3, r7, r3
 8002854:	2201      	movs	r2, #1
 8002856:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002858:	e009      	b.n	800286e <HAL_ADC_Init+0x376>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800285e:	2210      	movs	r2, #16
 8002860:	431a      	orrs	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 8002866:	231f      	movs	r3, #31
 8002868:	18fb      	adds	r3, r7, r3
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800286e:	231f      	movs	r3, #31
 8002870:	18fb      	adds	r3, r7, r3
 8002872:	781b      	ldrb	r3, [r3, #0]
}
 8002874:	0018      	movs	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	b008      	add	sp, #32
 800287a:	bd80      	pop	{r7, pc}
 800287c:	2000001c 	.word	0x2000001c
 8002880:	00030d40 	.word	0x00030d40
 8002884:	fffffefd 	.word	0xfffffefd
 8002888:	40012708 	.word	0x40012708
 800288c:	ffc3ffff 	.word	0xffc3ffff
 8002890:	fffe0219 	.word	0xfffe0219
 8002894:	dffffc02 	.word	0xdffffc02
 8002898:	07ffff04 	.word	0x07ffff04
 800289c:	3fffffff 	.word	0x3fffffff
 80028a0:	833fffe7 	.word	0x833fffe7

080028a4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80028a4:	b5b0      	push	{r4, r5, r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	0018      	movs	r0, r3
 80028b2:	f7ff fd91 	bl	80023d8 <LL_ADC_REG_IsConversionOngoing>
 80028b6:	1e03      	subs	r3, r0, #0
 80028b8:	d135      	bne.n	8002926 <HAL_ADC_Start+0x82>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2254      	movs	r2, #84	; 0x54
 80028be:	5c9b      	ldrb	r3, [r3, r2]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_ADC_Start+0x24>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e035      	b.n	8002934 <HAL_ADC_Start+0x90>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2254      	movs	r2, #84	; 0x54
 80028cc:	2101      	movs	r1, #1
 80028ce:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80028d0:	250f      	movs	r5, #15
 80028d2:	197c      	adds	r4, r7, r5
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	0018      	movs	r0, r3
 80028d8:	f000 fc8e 	bl	80031f8 <ADC_Enable>
 80028dc:	0003      	movs	r3, r0
 80028de:	7023      	strb	r3, [r4, #0]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80028e0:	197b      	adds	r3, r7, r5
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d119      	bne.n	800291c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ec:	4a13      	ldr	r2, [pc, #76]	; (800293c <HAL_ADC_Start+0x98>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	2280      	movs	r2, #128	; 0x80
 80028f2:	0052      	lsls	r2, r2, #1
 80028f4:	431a      	orrs	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	221c      	movs	r2, #28
 8002906:	601a      	str	r2, [r3, #0]
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2254      	movs	r2, #84	; 0x54
 800290c:	2100      	movs	r1, #0
 800290e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	0018      	movs	r0, r3
 8002916:	f7ff fd4d 	bl	80023b4 <LL_ADC_REG_StartConversion>
 800291a:	e008      	b.n	800292e <HAL_ADC_Start+0x8a>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2254      	movs	r2, #84	; 0x54
 8002920:	2100      	movs	r1, #0
 8002922:	5499      	strb	r1, [r3, r2]
 8002924:	e003      	b.n	800292e <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002926:	230f      	movs	r3, #15
 8002928:	18fb      	adds	r3, r7, r3
 800292a:	2202      	movs	r2, #2
 800292c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800292e:	230f      	movs	r3, #15
 8002930:	18fb      	adds	r3, r7, r3
 8002932:	781b      	ldrb	r3, [r3, #0]
}
 8002934:	0018      	movs	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	b004      	add	sp, #16
 800293a:	bdb0      	pop	{r4, r5, r7, pc}
 800293c:	fffff0fe 	.word	0xfffff0fe

08002940 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800294a:	2317      	movs	r3, #23
 800294c:	18fb      	adds	r3, r7, r3
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
    
    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2254      	movs	r2, #84	; 0x54
 800295a:	5c9b      	ldrb	r3, [r3, r2]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x24>
 8002960:	2302      	movs	r3, #2
 8002962:	e1bc      	b.n	8002cde <HAL_ADC_ConfigChannel+0x39e>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2254      	movs	r2, #84	; 0x54
 8002968:	2101      	movs	r1, #1
 800296a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	0018      	movs	r0, r3
 8002972:	f7ff fd31 	bl	80023d8 <LL_ADC_REG_IsConversionOngoing>
 8002976:	1e03      	subs	r3, r0, #0
 8002978:	d000      	beq.n	800297c <HAL_ADC_ConfigChannel+0x3c>
 800297a:	e19f      	b.n	8002cbc <HAL_ADC_ConfigChannel+0x37c>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if(sConfig->Rank != ADC_RANK_NONE)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	2b02      	cmp	r3, #2
 8002982:	d100      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x46>
 8002984:	e13e      	b.n	8002c04 <HAL_ADC_ConfigChannel+0x2c4>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	691a      	ldr	r2, [r3, #16]
 800298a:	2380      	movs	r3, #128	; 0x80
 800298c:	061b      	lsls	r3, r3, #24
 800298e:	429a      	cmp	r2, r3
 8002990:	d004      	beq.n	800299c <HAL_ADC_ConfigChannel+0x5c>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002996:	4abf      	ldr	r2, [pc, #764]	; (8002c94 <HAL_ADC_ConfigChannel+0x354>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d108      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	0019      	movs	r1, r3
 80029a6:	0010      	movs	r0, r2
 80029a8:	f7ff fc04 	bl	80021b4 <LL_ADC_REG_SetSequencerChAdd>
 80029ac:	e0c9      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */
        
        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	211f      	movs	r1, #31
 80029b8:	400b      	ands	r3, r1
 80029ba:	210f      	movs	r1, #15
 80029bc:	4099      	lsls	r1, r3
 80029be:	000b      	movs	r3, r1
 80029c0:	43db      	mvns	r3, r3
 80029c2:	4013      	ands	r3, r2
 80029c4:	0019      	movs	r1, r3
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	035b      	lsls	r3, r3, #13
 80029cc:	0b5b      	lsrs	r3, r3, #13
 80029ce:	d105      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x9c>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	0e9b      	lsrs	r3, r3, #26
 80029d6:	221f      	movs	r2, #31
 80029d8:	4013      	ands	r3, r2
 80029da:	e098      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2201      	movs	r2, #1
 80029e2:	4013      	ands	r3, r2
 80029e4:	d000      	beq.n	80029e8 <HAL_ADC_ConfigChannel+0xa8>
 80029e6:	e091      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x1cc>
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2202      	movs	r2, #2
 80029ee:	4013      	ands	r3, r2
 80029f0:	d000      	beq.n	80029f4 <HAL_ADC_ConfigChannel+0xb4>
 80029f2:	e089      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x1c8>
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2204      	movs	r2, #4
 80029fa:	4013      	ands	r3, r2
 80029fc:	d000      	beq.n	8002a00 <HAL_ADC_ConfigChannel+0xc0>
 80029fe:	e081      	b.n	8002b04 <HAL_ADC_ConfigChannel+0x1c4>
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2208      	movs	r2, #8
 8002a06:	4013      	ands	r3, r2
 8002a08:	d000      	beq.n	8002a0c <HAL_ADC_ConfigChannel+0xcc>
 8002a0a:	e079      	b.n	8002b00 <HAL_ADC_ConfigChannel+0x1c0>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2210      	movs	r2, #16
 8002a12:	4013      	ands	r3, r2
 8002a14:	d000      	beq.n	8002a18 <HAL_ADC_ConfigChannel+0xd8>
 8002a16:	e071      	b.n	8002afc <HAL_ADC_ConfigChannel+0x1bc>
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2220      	movs	r2, #32
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d000      	beq.n	8002a24 <HAL_ADC_ConfigChannel+0xe4>
 8002a22:	e069      	b.n	8002af8 <HAL_ADC_ConfigChannel+0x1b8>
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2240      	movs	r2, #64	; 0x40
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d000      	beq.n	8002a30 <HAL_ADC_ConfigChannel+0xf0>
 8002a2e:	e061      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x1b4>
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2280      	movs	r2, #128	; 0x80
 8002a36:	4013      	ands	r3, r2
 8002a38:	d000      	beq.n	8002a3c <HAL_ADC_ConfigChannel+0xfc>
 8002a3a:	e059      	b.n	8002af0 <HAL_ADC_ConfigChannel+0x1b0>
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	2380      	movs	r3, #128	; 0x80
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	4013      	ands	r3, r2
 8002a46:	d151      	bne.n	8002aec <HAL_ADC_ConfigChannel+0x1ac>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	2380      	movs	r3, #128	; 0x80
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4013      	ands	r3, r2
 8002a52:	d149      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x1a8>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	2380      	movs	r3, #128	; 0x80
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d141      	bne.n	8002ae4 <HAL_ADC_ConfigChannel+0x1a4>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	2380      	movs	r3, #128	; 0x80
 8002a66:	011b      	lsls	r3, r3, #4
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d139      	bne.n	8002ae0 <HAL_ADC_ConfigChannel+0x1a0>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	2380      	movs	r3, #128	; 0x80
 8002a72:	015b      	lsls	r3, r3, #5
 8002a74:	4013      	ands	r3, r2
 8002a76:	d131      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x19c>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	2380      	movs	r3, #128	; 0x80
 8002a7e:	019b      	lsls	r3, r3, #6
 8002a80:	4013      	ands	r3, r2
 8002a82:	d129      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x198>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	01db      	lsls	r3, r3, #7
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d121      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x194>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	2380      	movs	r3, #128	; 0x80
 8002a96:	021b      	lsls	r3, r3, #8
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d119      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x190>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	2380      	movs	r3, #128	; 0x80
 8002aa2:	025b      	lsls	r3, r3, #9
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	d111      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x18c>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	2380      	movs	r3, #128	; 0x80
 8002aae:	029b      	lsls	r3, r3, #10
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	d109      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x188>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	2380      	movs	r3, #128	; 0x80
 8002aba:	02db      	lsls	r3, r3, #11
 8002abc:	4013      	ands	r3, r2
 8002abe:	d001      	beq.n	8002ac4 <HAL_ADC_ConfigChannel+0x184>
 8002ac0:	2312      	movs	r3, #18
 8002ac2:	e024      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	e022      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002ac8:	2311      	movs	r3, #17
 8002aca:	e020      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002acc:	2310      	movs	r3, #16
 8002ace:	e01e      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002ad0:	230f      	movs	r3, #15
 8002ad2:	e01c      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002ad4:	230e      	movs	r3, #14
 8002ad6:	e01a      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002ad8:	230d      	movs	r3, #13
 8002ada:	e018      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002adc:	230c      	movs	r3, #12
 8002ade:	e016      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002ae0:	230b      	movs	r3, #11
 8002ae2:	e014      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002ae4:	230a      	movs	r3, #10
 8002ae6:	e012      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002ae8:	2309      	movs	r3, #9
 8002aea:	e010      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002aec:	2308      	movs	r3, #8
 8002aee:	e00e      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002af0:	2307      	movs	r3, #7
 8002af2:	e00c      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002af4:	2306      	movs	r3, #6
 8002af6:	e00a      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002af8:	2305      	movs	r3, #5
 8002afa:	e008      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002afc:	2304      	movs	r3, #4
 8002afe:	e006      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002b00:	2303      	movs	r3, #3
 8002b02:	e004      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002b04:	2302      	movs	r3, #2
 8002b06:	e002      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1ce>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	6852      	ldr	r2, [r2, #4]
 8002b12:	201f      	movs	r0, #31
 8002b14:	4002      	ands	r2, r0
 8002b16:	4093      	lsls	r3, r2
 8002b18:	000a      	movs	r2, r1
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	661a      	str	r2, [r3, #96]	; 0x60
        
        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */        
        if(((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	089b      	lsrs	r3, r3, #2
 8002b26:	1c5a      	adds	r2, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69db      	ldr	r3, [r3, #28]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d808      	bhi.n	8002b42 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	6859      	ldr	r1, [r3, #4]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	001a      	movs	r2, r3
 8002b3e:	f7ff fb19 	bl	8002174 <LL_ADC_REG_SetSequencerRanks>
        }
      }
      
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6818      	ldr	r0, [r3, #0]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	6819      	ldr	r1, [r3, #0]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	001a      	movs	r2, r3
 8002b50:	f7ff fb54 	bl	80021fc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	db00      	blt.n	8002b5e <HAL_ADC_ConfigChannel+0x21e>
 8002b5c:	e0b8      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b5e:	4b4e      	ldr	r3, [pc, #312]	; (8002c98 <HAL_ADC_ConfigChannel+0x358>)
 8002b60:	0018      	movs	r0, r3
 8002b62:	f7ff fadd 	bl	8002120 <LL_ADC_GetCommonPathInternalCh>
 8002b66:	0003      	movs	r3, r0
 8002b68:	613b      	str	r3, [r7, #16]
        
        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a4b      	ldr	r2, [pc, #300]	; (8002c9c <HAL_ADC_ConfigChannel+0x35c>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d11d      	bne.n	8002bb0 <HAL_ADC_ConfigChannel+0x270>
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	2380      	movs	r3, #128	; 0x80
 8002b78:	041b      	lsls	r3, r3, #16
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d118      	bne.n	8002bb0 <HAL_ADC_ConfigChannel+0x270>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	2280      	movs	r2, #128	; 0x80
 8002b82:	0412      	lsls	r2, r2, #16
 8002b84:	4313      	orrs	r3, r2
 8002b86:	4a44      	ldr	r2, [pc, #272]	; (8002c98 <HAL_ADC_ConfigChannel+0x358>)
 8002b88:	0019      	movs	r1, r3
 8002b8a:	0010      	movs	r0, r2
 8002b8c:	f7ff fab4 	bl	80020f8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002b90:	4b43      	ldr	r3, [pc, #268]	; (8002ca0 <HAL_ADC_ConfigChannel+0x360>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4943      	ldr	r1, [pc, #268]	; (8002ca4 <HAL_ADC_ConfigChannel+0x364>)
 8002b96:	0018      	movs	r0, r3
 8002b98:	f7fd fab4 	bl	8000104 <__udivsi3>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0UL)
 8002ba0:	e002      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x268>
          {
            wait_loop_index--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0UL)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f9      	bne.n	8002ba2 <HAL_ADC_ConfigChannel+0x262>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002bae:	e08f      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a3c      	ldr	r2, [pc, #240]	; (8002ca8 <HAL_ADC_ConfigChannel+0x368>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d10e      	bne.n	8002bd8 <HAL_ADC_ConfigChannel+0x298>
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	2380      	movs	r3, #128	; 0x80
 8002bbe:	045b      	lsls	r3, r3, #17
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	d109      	bne.n	8002bd8 <HAL_ADC_ConfigChannel+0x298>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	2280      	movs	r2, #128	; 0x80
 8002bc8:	0452      	lsls	r2, r2, #17
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	4a32      	ldr	r2, [pc, #200]	; (8002c98 <HAL_ADC_ConfigChannel+0x358>)
 8002bce:	0019      	movs	r1, r3
 8002bd0:	0010      	movs	r0, r2
 8002bd2:	f7ff fa91 	bl	80020f8 <LL_ADC_SetCommonPathInternalCh>
 8002bd6:	e07b      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a33      	ldr	r2, [pc, #204]	; (8002cac <HAL_ADC_ConfigChannel+0x36c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d000      	beq.n	8002be4 <HAL_ADC_ConfigChannel+0x2a4>
 8002be2:	e075      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	2380      	movs	r3, #128	; 0x80
 8002be8:	03db      	lsls	r3, r3, #15
 8002bea:	4013      	ands	r3, r2
 8002bec:	d000      	beq.n	8002bf0 <HAL_ADC_ConfigChannel+0x2b0>
 8002bee:	e06f      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	2280      	movs	r2, #128	; 0x80
 8002bf4:	03d2      	lsls	r2, r2, #15
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	4a27      	ldr	r2, [pc, #156]	; (8002c98 <HAL_ADC_ConfigChannel+0x358>)
 8002bfa:	0019      	movs	r1, r3
 8002bfc:	0010      	movs	r0, r2
 8002bfe:	f7ff fa7b 	bl	80020f8 <LL_ADC_SetCommonPathInternalCh>
 8002c02:	e065      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691a      	ldr	r2, [r3, #16]
 8002c08:	2380      	movs	r3, #128	; 0x80
 8002c0a:	061b      	lsls	r3, r3, #24
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d004      	beq.n	8002c1a <HAL_ADC_ConfigChannel+0x2da>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002c14:	4a1f      	ldr	r2, [pc, #124]	; (8002c94 <HAL_ADC_ConfigChannel+0x354>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d107      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x2ea>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	0019      	movs	r1, r3
 8002c24:	0010      	movs	r0, r2
 8002c26:	f7ff fad6 	bl	80021d6 <LL_ADC_REG_SetSequencerChRem>
      }
      
      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	da4e      	bge.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c32:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <HAL_ADC_ConfigChannel+0x358>)
 8002c34:	0018      	movs	r0, r3
 8002c36:	f7ff fa73 	bl	8002120 <LL_ADC_GetCommonPathInternalCh>
 8002c3a:	0003      	movs	r3, r0
 8002c3c:	613b      	str	r3, [r7, #16]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a16      	ldr	r2, [pc, #88]	; (8002c9c <HAL_ADC_ConfigChannel+0x35c>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d108      	bne.n	8002c5a <HAL_ADC_ConfigChannel+0x31a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	4a19      	ldr	r2, [pc, #100]	; (8002cb0 <HAL_ADC_ConfigChannel+0x370>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	4a12      	ldr	r2, [pc, #72]	; (8002c98 <HAL_ADC_ConfigChannel+0x358>)
 8002c50:	0019      	movs	r1, r3
 8002c52:	0010      	movs	r0, r2
 8002c54:	f7ff fa50 	bl	80020f8 <LL_ADC_SetCommonPathInternalCh>
 8002c58:	e03a      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <HAL_ADC_ConfigChannel+0x368>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d108      	bne.n	8002c76 <HAL_ADC_ConfigChannel+0x336>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	4a13      	ldr	r2, [pc, #76]	; (8002cb4 <HAL_ADC_ConfigChannel+0x374>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	4a0b      	ldr	r2, [pc, #44]	; (8002c98 <HAL_ADC_ConfigChannel+0x358>)
 8002c6c:	0019      	movs	r1, r3
 8002c6e:	0010      	movs	r0, r2
 8002c70:	f7ff fa42 	bl	80020f8 <LL_ADC_SetCommonPathInternalCh>
 8002c74:	e02c      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a0c      	ldr	r2, [pc, #48]	; (8002cac <HAL_ADC_ConfigChannel+0x36c>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d127      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4a0d      	ldr	r2, [pc, #52]	; (8002cb8 <HAL_ADC_ConfigChannel+0x378>)
 8002c84:	4013      	ands	r3, r2
 8002c86:	4a04      	ldr	r2, [pc, #16]	; (8002c98 <HAL_ADC_ConfigChannel+0x358>)
 8002c88:	0019      	movs	r1, r3
 8002c8a:	0010      	movs	r0, r2
 8002c8c:	f7ff fa34 	bl	80020f8 <LL_ADC_SetCommonPathInternalCh>
 8002c90:	e01e      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x390>
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	80000004 	.word	0x80000004
 8002c98:	40012708 	.word	0x40012708
 8002c9c:	b0001000 	.word	0xb0001000
 8002ca0:	2000001c 	.word	0x2000001c
 8002ca4:	00030d40 	.word	0x00030d40
 8002ca8:	b8004000 	.word	0xb8004000
 8002cac:	b4002000 	.word	0xb4002000
 8002cb0:	ff7fffff 	.word	0xff7fffff
 8002cb4:	feffffff 	.word	0xfeffffff
 8002cb8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 8002cc8:	2317      	movs	r3, #23
 8002cca:	18fb      	adds	r3, r7, r3
 8002ccc:	2201      	movs	r2, #1
 8002cce:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2254      	movs	r2, #84	; 0x54
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002cd8:	2317      	movs	r3, #23
 8002cda:	18fb      	adds	r3, r7, r3
 8002cdc:	781b      	ldrb	r3, [r3, #0]
}
 8002cde:	0018      	movs	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	b006      	add	sp, #24
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	46c0      	nop			; (mov r8, r8)

08002ce8 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cf2:	230f      	movs	r3, #15
 8002cf4:	18fb      	adds	r3, r7, r3
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	701a      	strb	r2, [r3, #0]
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2254      	movs	r2, #84	; 0x54
 8002cfe:	5c9b      	ldrb	r3, [r3, r2]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <HAL_ADC_AnalogWDGConfig+0x20>
 8002d04:	2302      	movs	r3, #2
 8002d06:	e269      	b.n	80031dc <HAL_ADC_AnalogWDGConfig+0x4f4>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2254      	movs	r2, #84	; 0x54
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	5499      	strb	r1, [r3, r2]
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	0018      	movs	r0, r3
 8002d16:	f7ff fb5f 	bl	80023d8 <LL_ADC_REG_IsConversionOngoing>
 8002d1a:	1e03      	subs	r3, r0, #0
 8002d1c:	d000      	beq.n	8002d20 <HAL_ADC_AnalogWDGConfig+0x38>
 8002d1e:	e22a      	b.n	8003176 <HAL_ADC_AnalogWDGConfig+0x48e>
  {
    /* Analog watchdog configuration */
    if(AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a93      	ldr	r2, [pc, #588]	; (8002f74 <HAL_ADC_AnalogWDGConfig+0x28c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d142      	bne.n	8002db0 <HAL_ADC_AnalogWDGConfig+0xc8>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch(AnalogWDGConfig->WatchdogMode)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2280      	movs	r2, #128	; 0x80
 8002d30:	0412      	lsls	r2, r2, #16
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d011      	beq.n	8002d5a <HAL_ADC_AnalogWDGConfig+0x72>
 8002d36:	22c0      	movs	r2, #192	; 0xc0
 8002d38:	0412      	lsls	r2, r2, #16
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d115      	bne.n	8002d6a <HAL_ADC_AnalogWDGConfig+0x82>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel, LL_ADC_GROUP_REGULAR));
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6818      	ldr	r0, [r3, #0]
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	4a8c      	ldr	r2, [pc, #560]	; (8002f78 <HAL_ADC_AnalogWDGConfig+0x290>)
 8002d48:	4013      	ands	r3, r2
 8002d4a:	22c0      	movs	r2, #192	; 0xc0
 8002d4c:	0412      	lsls	r2, r2, #16
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	4988      	ldr	r1, [pc, #544]	; (8002f74 <HAL_ADC_AnalogWDGConfig+0x28c>)
 8002d52:	001a      	movs	r2, r3
 8002d54:	f7ff fa6e 	bl	8002234 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002d58:	e00f      	b.n	8002d7a <HAL_ADC_AnalogWDGConfig+0x92>
        
        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a87      	ldr	r2, [pc, #540]	; (8002f7c <HAL_ADC_AnalogWDGConfig+0x294>)
 8002d60:	4984      	ldr	r1, [pc, #528]	; (8002f74 <HAL_ADC_AnalogWDGConfig+0x28c>)
 8002d62:	0018      	movs	r0, r3
 8002d64:	f7ff fa66 	bl	8002234 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002d68:	e007      	b.n	8002d7a <HAL_ADC_AnalogWDGConfig+0x92>
        
        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4981      	ldr	r1, [pc, #516]	; (8002f74 <HAL_ADC_AnalogWDGConfig+0x28c>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	0018      	movs	r0, r3
 8002d74:	f7ff fa5e 	bl	8002234 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002d78:	46c0      	nop			; (mov r8, r8)
      }
      
      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7e:	4a80      	ldr	r2, [pc, #512]	; (8002f80 <HAL_ADC_AnalogWDGConfig+0x298>)
 8002d80:	401a      	ands	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	0018      	movs	r0, r3
 8002d8c:	f7ff fb35 	bl	80023fa <LL_ADC_ClearFlag_AWD1>
      
      /* Configure ADC analog watchdog interrupt */
      if(AnalogWDGConfig->ITMode == ENABLE)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	7b1b      	ldrb	r3, [r3, #12]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d105      	bne.n	8002da4 <HAL_ADC_AnalogWDGConfig+0xbc>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f7ff fb4f 	bl	8002440 <LL_ADC_EnableIT_AWD1>
 8002da2:	e1e8      	b.n	8003176 <HAL_ADC_AnalogWDGConfig+0x48e>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	0018      	movs	r0, r3
 8002daa:	f7ff fb75 	bl	8002498 <LL_ADC_DisableIT_AWD1>
 8002dae:	e1e2      	b.n	8003176 <HAL_ADC_AnalogWDGConfig+0x48e>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch(AnalogWDGConfig->WatchdogMode)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	2280      	movs	r2, #128	; 0x80
 8002db6:	0412      	lsls	r2, r2, #16
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d100      	bne.n	8002dbe <HAL_ADC_AnalogWDGConfig+0xd6>
 8002dbc:	e18f      	b.n	80030de <HAL_ADC_AnalogWDGConfig+0x3f6>
 8002dbe:	22c0      	movs	r2, #192	; 0xc0
 8002dc0:	0412      	lsls	r2, r2, #16
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d000      	beq.n	8002dc8 <HAL_ADC_AnalogWDGConfig+0xe0>
 8002dc6:	e193      	b.n	80030f0 <HAL_ADC_AnalogWDGConfig+0x408>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a6d      	ldr	r2, [pc, #436]	; (8002f84 <HAL_ADC_AnalogWDGConfig+0x29c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d000      	beq.n	8002dd4 <HAL_ADC_AnalogWDGConfig+0xec>
 8002dd2:	e0bc      	b.n	8002f4e <HAL_ADC_AnalogWDGConfig+0x266>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel)));
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	22a0      	movs	r2, #160	; 0xa0
 8002dda:	5899      	ldr	r1, [r3, r2]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	035b      	lsls	r3, r3, #13
 8002de2:	0b5b      	lsrs	r3, r3, #13
 8002de4:	d108      	bne.n	8002df8 <HAL_ADC_AnalogWDGConfig+0x110>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	0e9b      	lsrs	r3, r3, #26
 8002dec:	221f      	movs	r2, #31
 8002dee:	4013      	ands	r3, r2
 8002df0:	2201      	movs	r2, #1
 8002df2:	409a      	lsls	r2, r3
 8002df4:	0013      	movs	r3, r2
 8002df6:	e0a4      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d000      	beq.n	8002e04 <HAL_ADC_AnalogWDGConfig+0x11c>
 8002e02:	e09d      	b.n	8002f40 <HAL_ADC_AnalogWDGConfig+0x258>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2202      	movs	r2, #2
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	d000      	beq.n	8002e10 <HAL_ADC_AnalogWDGConfig+0x128>
 8002e0e:	e095      	b.n	8002f3c <HAL_ADC_AnalogWDGConfig+0x254>
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	2204      	movs	r2, #4
 8002e16:	4013      	ands	r3, r2
 8002e18:	d000      	beq.n	8002e1c <HAL_ADC_AnalogWDGConfig+0x134>
 8002e1a:	e08d      	b.n	8002f38 <HAL_ADC_AnalogWDGConfig+0x250>
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	2208      	movs	r2, #8
 8002e22:	4013      	ands	r3, r2
 8002e24:	d000      	beq.n	8002e28 <HAL_ADC_AnalogWDGConfig+0x140>
 8002e26:	e085      	b.n	8002f34 <HAL_ADC_AnalogWDGConfig+0x24c>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	2210      	movs	r2, #16
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d000      	beq.n	8002e34 <HAL_ADC_AnalogWDGConfig+0x14c>
 8002e32:	e07d      	b.n	8002f30 <HAL_ADC_AnalogWDGConfig+0x248>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d000      	beq.n	8002e40 <HAL_ADC_AnalogWDGConfig+0x158>
 8002e3e:	e075      	b.n	8002f2c <HAL_ADC_AnalogWDGConfig+0x244>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2240      	movs	r2, #64	; 0x40
 8002e46:	4013      	ands	r3, r2
 8002e48:	d000      	beq.n	8002e4c <HAL_ADC_AnalogWDGConfig+0x164>
 8002e4a:	e06d      	b.n	8002f28 <HAL_ADC_AnalogWDGConfig+0x240>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	2280      	movs	r2, #128	; 0x80
 8002e52:	4013      	ands	r3, r2
 8002e54:	d000      	beq.n	8002e58 <HAL_ADC_AnalogWDGConfig+0x170>
 8002e56:	e065      	b.n	8002f24 <HAL_ADC_AnalogWDGConfig+0x23c>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	2380      	movs	r3, #128	; 0x80
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	4013      	ands	r3, r2
 8002e62:	d000      	beq.n	8002e66 <HAL_ADC_AnalogWDGConfig+0x17e>
 8002e64:	e05b      	b.n	8002f1e <HAL_ADC_AnalogWDGConfig+0x236>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	2380      	movs	r3, #128	; 0x80
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d152      	bne.n	8002f18 <HAL_ADC_AnalogWDGConfig+0x230>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	689a      	ldr	r2, [r3, #8]
 8002e76:	2380      	movs	r3, #128	; 0x80
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	d149      	bne.n	8002f12 <HAL_ADC_AnalogWDGConfig+0x22a>
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	2380      	movs	r3, #128	; 0x80
 8002e84:	011b      	lsls	r3, r3, #4
 8002e86:	4013      	ands	r3, r2
 8002e88:	d140      	bne.n	8002f0c <HAL_ADC_AnalogWDGConfig+0x224>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	689a      	ldr	r2, [r3, #8]
 8002e8e:	2380      	movs	r3, #128	; 0x80
 8002e90:	015b      	lsls	r3, r3, #5
 8002e92:	4013      	ands	r3, r2
 8002e94:	d137      	bne.n	8002f06 <HAL_ADC_AnalogWDGConfig+0x21e>
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	2380      	movs	r3, #128	; 0x80
 8002e9c:	019b      	lsls	r3, r3, #6
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	d12e      	bne.n	8002f00 <HAL_ADC_AnalogWDGConfig+0x218>
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	2380      	movs	r3, #128	; 0x80
 8002ea8:	01db      	lsls	r3, r3, #7
 8002eaa:	4013      	ands	r3, r2
 8002eac:	d125      	bne.n	8002efa <HAL_ADC_AnalogWDGConfig+0x212>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	2380      	movs	r3, #128	; 0x80
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d11c      	bne.n	8002ef4 <HAL_ADC_AnalogWDGConfig+0x20c>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	2380      	movs	r3, #128	; 0x80
 8002ec0:	025b      	lsls	r3, r3, #9
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d113      	bne.n	8002eee <HAL_ADC_AnalogWDGConfig+0x206>
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	2380      	movs	r3, #128	; 0x80
 8002ecc:	029b      	lsls	r3, r3, #10
 8002ece:	4013      	ands	r3, r2
 8002ed0:	d10a      	bne.n	8002ee8 <HAL_ADC_AnalogWDGConfig+0x200>
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	689a      	ldr	r2, [r3, #8]
 8002ed6:	2380      	movs	r3, #128	; 0x80
 8002ed8:	02db      	lsls	r3, r3, #11
 8002eda:	4013      	ands	r3, r2
 8002edc:	d002      	beq.n	8002ee4 <HAL_ADC_AnalogWDGConfig+0x1fc>
 8002ede:	2380      	movs	r3, #128	; 0x80
 8002ee0:	02db      	lsls	r3, r3, #11
 8002ee2:	e02e      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e02c      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002ee8:	2380      	movs	r3, #128	; 0x80
 8002eea:	029b      	lsls	r3, r3, #10
 8002eec:	e029      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002eee:	2380      	movs	r3, #128	; 0x80
 8002ef0:	025b      	lsls	r3, r3, #9
 8002ef2:	e026      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002ef4:	2380      	movs	r3, #128	; 0x80
 8002ef6:	021b      	lsls	r3, r3, #8
 8002ef8:	e023      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002efa:	2380      	movs	r3, #128	; 0x80
 8002efc:	01db      	lsls	r3, r3, #7
 8002efe:	e020      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f00:	2380      	movs	r3, #128	; 0x80
 8002f02:	019b      	lsls	r3, r3, #6
 8002f04:	e01d      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f06:	2380      	movs	r3, #128	; 0x80
 8002f08:	015b      	lsls	r3, r3, #5
 8002f0a:	e01a      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f0c:	2380      	movs	r3, #128	; 0x80
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	e017      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f12:	2380      	movs	r3, #128	; 0x80
 8002f14:	00db      	lsls	r3, r3, #3
 8002f16:	e014      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f18:	2380      	movs	r3, #128	; 0x80
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	e011      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f1e:	2380      	movs	r3, #128	; 0x80
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	e00e      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f24:	2380      	movs	r3, #128	; 0x80
 8002f26:	e00c      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f28:	2340      	movs	r3, #64	; 0x40
 8002f2a:	e00a      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f2c:	2320      	movs	r3, #32
 8002f2e:	e008      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f30:	2310      	movs	r3, #16
 8002f32:	e006      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f34:	2308      	movs	r3, #8
 8002f36:	e004      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f38:	2304      	movs	r3, #4
 8002f3a:	e002      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e000      	b.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x25a>
 8002f40:	2301      	movs	r3, #1
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	6812      	ldr	r2, [r2, #0]
 8002f46:	430b      	orrs	r3, r1
 8002f48:	21a0      	movs	r1, #160	; 0xa0
 8002f4a:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel)));
          }
          break;
 8002f4c:	e0d9      	b.n	8003102 <HAL_ADC_AnalogWDGConfig+0x41a>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel)));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	22a4      	movs	r2, #164	; 0xa4
 8002f54:	5899      	ldr	r1, [r3, r2]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	035b      	lsls	r3, r3, #13
 8002f5c:	0b5b      	lsrs	r3, r3, #13
 8002f5e:	d113      	bne.n	8002f88 <HAL_ADC_AnalogWDGConfig+0x2a0>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	0e9b      	lsrs	r3, r3, #26
 8002f66:	221f      	movs	r2, #31
 8002f68:	4013      	ands	r3, r2
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	409a      	lsls	r2, r3
 8002f6e:	0013      	movs	r3, r2
 8002f70:	e0af      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	7cc00000 	.word	0x7cc00000
 8002f78:	fc07ffff 	.word	0xfc07ffff
 8002f7c:	0087ffff 	.word	0x0087ffff
 8002f80:	fffeffff 	.word	0xfffeffff
 8002f84:	0017ffff 	.word	0x0017ffff
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d000      	beq.n	8002f94 <HAL_ADC_AnalogWDGConfig+0x2ac>
 8002f92:	e09d      	b.n	80030d0 <HAL_ADC_AnalogWDGConfig+0x3e8>
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	2202      	movs	r2, #2
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d000      	beq.n	8002fa0 <HAL_ADC_AnalogWDGConfig+0x2b8>
 8002f9e:	e095      	b.n	80030cc <HAL_ADC_AnalogWDGConfig+0x3e4>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2204      	movs	r2, #4
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	d000      	beq.n	8002fac <HAL_ADC_AnalogWDGConfig+0x2c4>
 8002faa:	e08d      	b.n	80030c8 <HAL_ADC_AnalogWDGConfig+0x3e0>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2208      	movs	r2, #8
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	d000      	beq.n	8002fb8 <HAL_ADC_AnalogWDGConfig+0x2d0>
 8002fb6:	e085      	b.n	80030c4 <HAL_ADC_AnalogWDGConfig+0x3dc>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2210      	movs	r2, #16
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d000      	beq.n	8002fc4 <HAL_ADC_AnalogWDGConfig+0x2dc>
 8002fc2:	e07d      	b.n	80030c0 <HAL_ADC_AnalogWDGConfig+0x3d8>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2220      	movs	r2, #32
 8002fca:	4013      	ands	r3, r2
 8002fcc:	d000      	beq.n	8002fd0 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8002fce:	e075      	b.n	80030bc <HAL_ADC_AnalogWDGConfig+0x3d4>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2240      	movs	r2, #64	; 0x40
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	d000      	beq.n	8002fdc <HAL_ADC_AnalogWDGConfig+0x2f4>
 8002fda:	e06d      	b.n	80030b8 <HAL_ADC_AnalogWDGConfig+0x3d0>
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	2280      	movs	r2, #128	; 0x80
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d000      	beq.n	8002fe8 <HAL_ADC_AnalogWDGConfig+0x300>
 8002fe6:	e065      	b.n	80030b4 <HAL_ADC_AnalogWDGConfig+0x3cc>
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	2380      	movs	r3, #128	; 0x80
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d000      	beq.n	8002ff6 <HAL_ADC_AnalogWDGConfig+0x30e>
 8002ff4:	e05b      	b.n	80030ae <HAL_ADC_AnalogWDGConfig+0x3c6>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	2380      	movs	r3, #128	; 0x80
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4013      	ands	r3, r2
 8003000:	d152      	bne.n	80030a8 <HAL_ADC_AnalogWDGConfig+0x3c0>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	2380      	movs	r3, #128	; 0x80
 8003008:	00db      	lsls	r3, r3, #3
 800300a:	4013      	ands	r3, r2
 800300c:	d149      	bne.n	80030a2 <HAL_ADC_AnalogWDGConfig+0x3ba>
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	2380      	movs	r3, #128	; 0x80
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	4013      	ands	r3, r2
 8003018:	d140      	bne.n	800309c <HAL_ADC_AnalogWDGConfig+0x3b4>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	2380      	movs	r3, #128	; 0x80
 8003020:	015b      	lsls	r3, r3, #5
 8003022:	4013      	ands	r3, r2
 8003024:	d137      	bne.n	8003096 <HAL_ADC_AnalogWDGConfig+0x3ae>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	689a      	ldr	r2, [r3, #8]
 800302a:	2380      	movs	r3, #128	; 0x80
 800302c:	019b      	lsls	r3, r3, #6
 800302e:	4013      	ands	r3, r2
 8003030:	d12e      	bne.n	8003090 <HAL_ADC_AnalogWDGConfig+0x3a8>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	2380      	movs	r3, #128	; 0x80
 8003038:	01db      	lsls	r3, r3, #7
 800303a:	4013      	ands	r3, r2
 800303c:	d125      	bne.n	800308a <HAL_ADC_AnalogWDGConfig+0x3a2>
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	021b      	lsls	r3, r3, #8
 8003046:	4013      	ands	r3, r2
 8003048:	d11c      	bne.n	8003084 <HAL_ADC_AnalogWDGConfig+0x39c>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	2380      	movs	r3, #128	; 0x80
 8003050:	025b      	lsls	r3, r3, #9
 8003052:	4013      	ands	r3, r2
 8003054:	d113      	bne.n	800307e <HAL_ADC_AnalogWDGConfig+0x396>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	2380      	movs	r3, #128	; 0x80
 800305c:	029b      	lsls	r3, r3, #10
 800305e:	4013      	ands	r3, r2
 8003060:	d10a      	bne.n	8003078 <HAL_ADC_AnalogWDGConfig+0x390>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	2380      	movs	r3, #128	; 0x80
 8003068:	02db      	lsls	r3, r3, #11
 800306a:	4013      	ands	r3, r2
 800306c:	d002      	beq.n	8003074 <HAL_ADC_AnalogWDGConfig+0x38c>
 800306e:	2380      	movs	r3, #128	; 0x80
 8003070:	02db      	lsls	r3, r3, #11
 8003072:	e02e      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8003074:	2301      	movs	r3, #1
 8003076:	e02c      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8003078:	2380      	movs	r3, #128	; 0x80
 800307a:	029b      	lsls	r3, r3, #10
 800307c:	e029      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 800307e:	2380      	movs	r3, #128	; 0x80
 8003080:	025b      	lsls	r3, r3, #9
 8003082:	e026      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8003084:	2380      	movs	r3, #128	; 0x80
 8003086:	021b      	lsls	r3, r3, #8
 8003088:	e023      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 800308a:	2380      	movs	r3, #128	; 0x80
 800308c:	01db      	lsls	r3, r3, #7
 800308e:	e020      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8003090:	2380      	movs	r3, #128	; 0x80
 8003092:	019b      	lsls	r3, r3, #6
 8003094:	e01d      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8003096:	2380      	movs	r3, #128	; 0x80
 8003098:	015b      	lsls	r3, r3, #5
 800309a:	e01a      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 800309c:	2380      	movs	r3, #128	; 0x80
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	e017      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030a2:	2380      	movs	r3, #128	; 0x80
 80030a4:	00db      	lsls	r3, r3, #3
 80030a6:	e014      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030a8:	2380      	movs	r3, #128	; 0x80
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	e011      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030ae:	2380      	movs	r3, #128	; 0x80
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	e00e      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030b4:	2380      	movs	r3, #128	; 0x80
 80030b6:	e00c      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030b8:	2340      	movs	r3, #64	; 0x40
 80030ba:	e00a      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030bc:	2320      	movs	r3, #32
 80030be:	e008      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030c0:	2310      	movs	r3, #16
 80030c2:	e006      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030c4:	2308      	movs	r3, #8
 80030c6:	e004      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030c8:	2304      	movs	r3, #4
 80030ca:	e002      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030cc:	2302      	movs	r3, #2
 80030ce:	e000      	b.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x3ea>
 80030d0:	2301      	movs	r3, #1
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6812      	ldr	r2, [r2, #0]
 80030d6:	430b      	orrs	r3, r1
 80030d8:	21a4      	movs	r1, #164	; 0xa4
 80030da:	5053      	str	r3, [r2, r1]
          break;
 80030dc:	e011      	b.n	8003102 <HAL_ADC_AnalogWDGConfig+0x41a>
          
        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6818      	ldr	r0, [r3, #0]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a3f      	ldr	r2, [pc, #252]	; (80031e4 <HAL_ADC_AnalogWDGConfig+0x4fc>)
 80030e8:	0019      	movs	r1, r3
 80030ea:	f7ff f8a3 	bl	8002234 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80030ee:	e008      	b.n	8003102 <HAL_ADC_AnalogWDGConfig+0x41a>
          
        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6818      	ldr	r0, [r3, #0]
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2200      	movs	r2, #0
 80030fa:	0019      	movs	r1, r3
 80030fc:	f7ff f89a 	bl	8002234 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8003100:	46c0      	nop			; (mov r8, r8)
      }
      
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a38      	ldr	r2, [pc, #224]	; (80031e8 <HAL_ADC_AnalogWDGConfig+0x500>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d11a      	bne.n	8003142 <HAL_ADC_AnalogWDGConfig+0x45a>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003110:	4a36      	ldr	r2, [pc, #216]	; (80031ec <HAL_ADC_AnalogWDGConfig+0x504>)
 8003112:	401a      	ands	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	0018      	movs	r0, r3
 800311e:	f7ff f977 	bl	8002410 <LL_ADC_ClearFlag_AWD2>
        
        /* Configure ADC analog watchdog interrupt */
        if(AnalogWDGConfig->ITMode == ENABLE)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	7b1b      	ldrb	r3, [r3, #12]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d105      	bne.n	8003136 <HAL_ADC_AnalogWDGConfig+0x44e>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	0018      	movs	r0, r3
 8003130:	f7ff f994 	bl	800245c <LL_ADC_EnableIT_AWD2>
 8003134:	e01f      	b.n	8003176 <HAL_ADC_AnalogWDGConfig+0x48e>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	0018      	movs	r0, r3
 800313c:	f7ff f9bc 	bl	80024b8 <LL_ADC_DisableIT_AWD2>
 8003140:	e019      	b.n	8003176 <HAL_ADC_AnalogWDGConfig+0x48e>
      }
      /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003146:	4a2a      	ldr	r2, [pc, #168]	; (80031f0 <HAL_ADC_AnalogWDGConfig+0x508>)
 8003148:	401a      	ands	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	0018      	movs	r0, r3
 8003154:	f7ff f968 	bl	8002428 <LL_ADC_ClearFlag_AWD3>
        
        /* Configure ADC analog watchdog interrupt */
        if(AnalogWDGConfig->ITMode == ENABLE)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	7b1b      	ldrb	r3, [r3, #12]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d105      	bne.n	800316c <HAL_ADC_AnalogWDGConfig+0x484>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	0018      	movs	r0, r3
 8003166:	f7ff f988 	bl	800247a <LL_ADC_EnableIT_AWD3>
 800316a:	e004      	b.n	8003176 <HAL_ADC_AnalogWDGConfig+0x48e>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	0018      	movs	r0, r3
 8003172:	f7ff f9b1 	bl	80024d8 <LL_ADC_DisableIT_AWD3>
    }
    
  }
    
  /* Analog watchdog thresholds configuration */
  if(AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a1e      	ldr	r2, [pc, #120]	; (80031f4 <HAL_ADC_AnalogWDGConfig+0x50c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d118      	bne.n	80031b2 <HAL_ADC_AnalogWDGConfig+0x4ca>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */ 
    tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	691a      	ldr	r2, [r3, #16]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	08db      	lsrs	r3, r3, #3
 800318c:	2103      	movs	r1, #3
 800318e:	400b      	ands	r3, r1
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	409a      	lsls	r2, r3
 8003194:	0013      	movs	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
    tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	695a      	ldr	r2, [r3, #20]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	08db      	lsrs	r3, r3, #3
 80031a4:	2103      	movs	r1, #3
 80031a6:	400b      	ands	r3, r1
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	409a      	lsls	r2, r3
 80031ac:	0013      	movs	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
 80031b0:	e005      	b.n	80031be <HAL_ADC_AnalogWDGConfig+0x4d6>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmpAWDHighThresholdShifted = AnalogWDGConfig->HighThreshold;
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	617b      	str	r3, [r7, #20]
    tmpAWDLowThresholdShifted  = AnalogWDGConfig->LowThreshold;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	695b      	ldr	r3, [r3, #20]
 80031bc:	613b      	str	r3, [r7, #16]
  }
  
  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted, tmpAWDLowThresholdShifted);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	6819      	ldr	r1, [r3, #0]
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	f7ff f85f 	bl	800228c <LL_ADC_ConfigAnalogWDThresholds>
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2254      	movs	r2, #84	; 0x54
 80031d2:	2100      	movs	r1, #0
 80031d4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80031d6:	230f      	movs	r3, #15
 80031d8:	18fb      	adds	r3, r7, r3
 80031da:	781b      	ldrb	r3, [r3, #0]
}
 80031dc:	0018      	movs	r0, r3
 80031de:	46bd      	mov	sp, r7
 80031e0:	b006      	add	sp, #24
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	0087ffff 	.word	0x0087ffff
 80031e8:	0017ffff 	.word	0x0017ffff
 80031ec:	fffdffff 	.word	0xfffdffff
 80031f0:	fffbffff 	.word	0xfffbffff
 80031f4:	7cc00000 	.word	0x7cc00000

080031f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	0018      	movs	r0, r3
 8003206:	f7ff f8b3 	bl	8002370 <LL_ADC_IsEnabled>
 800320a:	1e03      	subs	r3, r0, #0
 800320c:	d149      	bne.n	80032a2 <ADC_Enable+0xaa>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	4a25      	ldr	r2, [pc, #148]	; (80032ac <ADC_Enable+0xb4>)
 8003216:	4013      	ands	r3, r2
 8003218:	d00d      	beq.n	8003236 <ADC_Enable+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800321e:	2210      	movs	r2, #16
 8003220:	431a      	orrs	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800322a:	2201      	movs	r2, #1
 800322c:	431a      	orrs	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	65da      	str	r2, [r3, #92]	; 0x5c
      
      return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e036      	b.n	80032a4 <ADC_Enable+0xac>
    }
    
    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	0018      	movs	r0, r3
 800323c:	f7ff f874 	bl	8002328 <LL_ADC_Enable>
    
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	7e5b      	ldrb	r3, [r3, #25]
 8003244:	2b01      	cmp	r3, #1
 8003246:	d02c      	beq.n	80032a2 <ADC_Enable+0xaa>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003248:	f7fe ff2a 	bl	80020a0 <HAL_GetTick>
 800324c:	0003      	movs	r3, r0
 800324e:	60fb      	str	r3, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003250:	e020      	b.n	8003294 <ADC_Enable+0x9c>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	0018      	movs	r0, r3
 8003258:	f7ff f88a 	bl	8002370 <LL_ADC_IsEnabled>
 800325c:	1e03      	subs	r3, r0, #0
 800325e:	d104      	bne.n	800326a <ADC_Enable+0x72>
        {
          LL_ADC_Enable(hadc->Instance);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	0018      	movs	r0, r3
 8003266:	f7ff f85f 	bl	8002328 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800326a:	f7fe ff19 	bl	80020a0 <HAL_GetTick>
 800326e:	0002      	movs	r2, r0
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d90d      	bls.n	8003294 <ADC_Enable+0x9c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800327c:	2210      	movs	r2, #16
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	659a      	str	r2, [r3, #88]	; 0x58
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003288:	2201      	movs	r2, #1
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	65da      	str	r2, [r3, #92]	; 0x5c
          
          return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e007      	b.n	80032a4 <ADC_Enable+0xac>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2201      	movs	r2, #1
 800329c:	4013      	ands	r3, r2
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d1d7      	bne.n	8003252 <ADC_Enable+0x5a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	0018      	movs	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	b004      	add	sp, #16
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	80000017 	.word	0x80000017

080032b0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	0018      	movs	r0, r3
 80032be:	f7ff f868 	bl	8002392 <LL_ADC_IsDisableOngoing>
 80032c2:	0003      	movs	r3, r0
 80032c4:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (   (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	0018      	movs	r0, r3
 80032cc:	f7ff f850 	bl	8002370 <LL_ADC_IsEnabled>
 80032d0:	1e03      	subs	r3, r0, #0
 80032d2:	d040      	beq.n	8003356 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d13d      	bne.n	8003356 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2205      	movs	r2, #5
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d10d      	bne.n	8003304 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7ff f82d 	bl	800234c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2203      	movs	r2, #3
 80032f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
    
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032fa:	f7fe fed1 	bl	80020a0 <HAL_GetTick>
 80032fe:	0003      	movs	r3, r0
 8003300:	60bb      	str	r3, [r7, #8]
    
    while((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003302:	e022      	b.n	800334a <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003308:	2210      	movs	r2, #16
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003314:	2201      	movs	r2, #1
 8003316:	431a      	orrs	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e01b      	b.n	8003358 <ADC_Disable+0xa8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003320:	f7fe febe 	bl	80020a0 <HAL_GetTick>
 8003324:	0002      	movs	r2, r0
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d90d      	bls.n	800334a <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003332:	2210      	movs	r2, #16
 8003334:	431a      	orrs	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333e:	2201      	movs	r2, #1
 8003340:	431a      	orrs	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e006      	b.n	8003358 <ADC_Disable+0xa8>
    while((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	2201      	movs	r2, #1
 8003352:	4013      	ands	r3, r2
 8003354:	d1e4      	bne.n	8003320 <ADC_Disable+0x70>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	0018      	movs	r0, r3
 800335a:	46bd      	mov	sp, r7
 800335c:	b004      	add	sp, #16
 800335e:	bd80      	pop	{r7, pc}

08003360 <LL_ADC_IsEnabled>:
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	2201      	movs	r2, #1
 800336e:	4013      	ands	r3, r2
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <LL_ADC_IsEnabled+0x18>
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <LL_ADC_IsEnabled+0x1a>
 8003378:	2300      	movs	r3, #0
}
 800337a:	0018      	movs	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	b002      	add	sp, #8
 8003380:	bd80      	pop	{r7, pc}

08003382 <LL_ADC_IsCalibrationOnGoing>:
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	0fdb      	lsrs	r3, r3, #31
 8003390:	07da      	lsls	r2, r3, #31
 8003392:	2380      	movs	r3, #128	; 0x80
 8003394:	061b      	lsls	r3, r3, #24
 8003396:	429a      	cmp	r2, r3
 8003398:	d101      	bne.n	800339e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800339a:	2301      	movs	r3, #1
 800339c:	e000      	b.n	80033a0 <LL_ADC_IsCalibrationOnGoing+0x1e>
 800339e:	2300      	movs	r3, #0
}
 80033a0:	0018      	movs	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80033a8:	b590      	push	{r4, r7, lr}
 80033aa:	b087      	sub	sp, #28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80033b0:	2300      	movs	r3, #0
 80033b2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2254      	movs	r2, #84	; 0x54
 80033b8:	5c9b      	ldrb	r3, [r3, r2]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <HAL_ADCEx_Calibration_Start+0x1a>
 80033be:	2302      	movs	r3, #2
 80033c0:	e06c      	b.n	800349c <HAL_ADCEx_Calibration_Start+0xf4>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2254      	movs	r2, #84	; 0x54
 80033c6:	2101      	movs	r1, #1
 80033c8:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80033ca:	2317      	movs	r3, #23
 80033cc:	18fc      	adds	r4, r7, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	0018      	movs	r0, r3
 80033d2:	f7ff ff6d 	bl	80032b0 <ADC_Disable>
 80033d6:	0003      	movs	r3, r0
 80033d8:	7023      	strb	r3, [r4, #0]
  
  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	0018      	movs	r0, r3
 80033e0:	f7ff ffbe 	bl	8003360 <LL_ADC_IsEnabled>
 80033e4:	1e03      	subs	r3, r0, #0
 80033e6:	d14c      	bne.n	8003482 <HAL_ADCEx_Calibration_Start+0xda>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ec:	4a2d      	ldr	r2, [pc, #180]	; (80034a4 <HAL_ADCEx_Calibration_Start+0xfc>)
 80033ee:	4013      	ands	r3, r2
 80033f0:	2202      	movs	r2, #2
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	2203      	movs	r2, #3
 8003400:	4013      	ands	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2103      	movs	r1, #3
 8003410:	438a      	bics	r2, r1
 8003412:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2180      	movs	r1, #128	; 0x80
 8003420:	0609      	lsls	r1, r1, #24
 8003422:	430a      	orrs	r2, r1
 8003424:	609a      	str	r2, [r3, #8]
    
    /* Wait for calibration completion */
    while(LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003426:	e014      	b.n	8003452 <HAL_ADCEx_Calibration_Start+0xaa>
    {
      wait_loop_index++;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	3301      	adds	r3, #1
 800342c:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	4a1d      	ldr	r2, [pc, #116]	; (80034a8 <HAL_ADCEx_Calibration_Start+0x100>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d90d      	bls.n	8003452 <HAL_ADCEx_Calibration_Start+0xaa>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800343a:	2212      	movs	r2, #18
 800343c:	4393      	bics	r3, r2
 800343e:	2210      	movs	r2, #16
 8003440:	431a      	orrs	r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2254      	movs	r2, #84	; 0x54
 800344a:	2100      	movs	r1, #0
 800344c:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e024      	b.n	800349c <HAL_ADCEx_Calibration_Start+0xf4>
    while(LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	0018      	movs	r0, r3
 8003458:	f7ff ff93 	bl	8003382 <LL_ADC_IsCalibrationOnGoing>
 800345c:	1e03      	subs	r3, r0, #0
 800345e:	d1e3      	bne.n	8003428 <HAL_ADCEx_Calibration_Start+0x80>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68d9      	ldr	r1, [r3, #12]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	430a      	orrs	r2, r1
 800346e:	60da      	str	r2, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003474:	2203      	movs	r2, #3
 8003476:	4393      	bics	r3, r2
 8003478:	2201      	movs	r2, #1
 800347a:	431a      	orrs	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	659a      	str	r2, [r3, #88]	; 0x58
 8003480:	e005      	b.n	800348e <HAL_ADCEx_Calibration_Start+0xe6>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003486:	2210      	movs	r2, #16
 8003488:	431a      	orrs	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2254      	movs	r2, #84	; 0x54
 8003492:	2100      	movs	r1, #0
 8003494:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003496:	2317      	movs	r3, #23
 8003498:	18fb      	adds	r3, r7, r3
 800349a:	781b      	ldrb	r3, [r3, #0]
}
 800349c:	0018      	movs	r0, r3
 800349e:	46bd      	mov	sp, r7
 80034a0:	b007      	add	sp, #28
 80034a2:	bd90      	pop	{r4, r7, pc}
 80034a4:	fffffefd 	.word	0xfffffefd
 80034a8:	0002f1ff 	.word	0x0002f1ff

080034ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034ac:	b590      	push	{r4, r7, lr}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	0002      	movs	r2, r0
 80034b4:	6039      	str	r1, [r7, #0]
 80034b6:	1dfb      	adds	r3, r7, #7
 80034b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80034ba:	1dfb      	adds	r3, r7, #7
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b7f      	cmp	r3, #127	; 0x7f
 80034c0:	d828      	bhi.n	8003514 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034c2:	4a2f      	ldr	r2, [pc, #188]	; (8003580 <__NVIC_SetPriority+0xd4>)
 80034c4:	1dfb      	adds	r3, r7, #7
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	b25b      	sxtb	r3, r3
 80034ca:	089b      	lsrs	r3, r3, #2
 80034cc:	33c0      	adds	r3, #192	; 0xc0
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	589b      	ldr	r3, [r3, r2]
 80034d2:	1dfa      	adds	r2, r7, #7
 80034d4:	7812      	ldrb	r2, [r2, #0]
 80034d6:	0011      	movs	r1, r2
 80034d8:	2203      	movs	r2, #3
 80034da:	400a      	ands	r2, r1
 80034dc:	00d2      	lsls	r2, r2, #3
 80034de:	21ff      	movs	r1, #255	; 0xff
 80034e0:	4091      	lsls	r1, r2
 80034e2:	000a      	movs	r2, r1
 80034e4:	43d2      	mvns	r2, r2
 80034e6:	401a      	ands	r2, r3
 80034e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	019b      	lsls	r3, r3, #6
 80034ee:	22ff      	movs	r2, #255	; 0xff
 80034f0:	401a      	ands	r2, r3
 80034f2:	1dfb      	adds	r3, r7, #7
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	0018      	movs	r0, r3
 80034f8:	2303      	movs	r3, #3
 80034fa:	4003      	ands	r3, r0
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003500:	481f      	ldr	r0, [pc, #124]	; (8003580 <__NVIC_SetPriority+0xd4>)
 8003502:	1dfb      	adds	r3, r7, #7
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	b25b      	sxtb	r3, r3
 8003508:	089b      	lsrs	r3, r3, #2
 800350a:	430a      	orrs	r2, r1
 800350c:	33c0      	adds	r3, #192	; 0xc0
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003512:	e031      	b.n	8003578 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003514:	4a1b      	ldr	r2, [pc, #108]	; (8003584 <__NVIC_SetPriority+0xd8>)
 8003516:	1dfb      	adds	r3, r7, #7
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	0019      	movs	r1, r3
 800351c:	230f      	movs	r3, #15
 800351e:	400b      	ands	r3, r1
 8003520:	3b08      	subs	r3, #8
 8003522:	089b      	lsrs	r3, r3, #2
 8003524:	3306      	adds	r3, #6
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	18d3      	adds	r3, r2, r3
 800352a:	3304      	adds	r3, #4
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	1dfa      	adds	r2, r7, #7
 8003530:	7812      	ldrb	r2, [r2, #0]
 8003532:	0011      	movs	r1, r2
 8003534:	2203      	movs	r2, #3
 8003536:	400a      	ands	r2, r1
 8003538:	00d2      	lsls	r2, r2, #3
 800353a:	21ff      	movs	r1, #255	; 0xff
 800353c:	4091      	lsls	r1, r2
 800353e:	000a      	movs	r2, r1
 8003540:	43d2      	mvns	r2, r2
 8003542:	401a      	ands	r2, r3
 8003544:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	019b      	lsls	r3, r3, #6
 800354a:	22ff      	movs	r2, #255	; 0xff
 800354c:	401a      	ands	r2, r3
 800354e:	1dfb      	adds	r3, r7, #7
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	0018      	movs	r0, r3
 8003554:	2303      	movs	r3, #3
 8003556:	4003      	ands	r3, r0
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800355c:	4809      	ldr	r0, [pc, #36]	; (8003584 <__NVIC_SetPriority+0xd8>)
 800355e:	1dfb      	adds	r3, r7, #7
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	001c      	movs	r4, r3
 8003564:	230f      	movs	r3, #15
 8003566:	4023      	ands	r3, r4
 8003568:	3b08      	subs	r3, #8
 800356a:	089b      	lsrs	r3, r3, #2
 800356c:	430a      	orrs	r2, r1
 800356e:	3306      	adds	r3, #6
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	18c3      	adds	r3, r0, r3
 8003574:	3304      	adds	r3, #4
 8003576:	601a      	str	r2, [r3, #0]
}
 8003578:	46c0      	nop			; (mov r8, r8)
 800357a:	46bd      	mov	sp, r7
 800357c:	b003      	add	sp, #12
 800357e:	bd90      	pop	{r4, r7, pc}
 8003580:	e000e100 	.word	0xe000e100
 8003584:	e000ed00 	.word	0xe000ed00

08003588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3b01      	subs	r3, #1
 8003594:	4a0c      	ldr	r2, [pc, #48]	; (80035c8 <SysTick_Config+0x40>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d901      	bls.n	800359e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800359a:	2301      	movs	r3, #1
 800359c:	e010      	b.n	80035c0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800359e:	4b0b      	ldr	r3, [pc, #44]	; (80035cc <SysTick_Config+0x44>)
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	3a01      	subs	r2, #1
 80035a4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035a6:	2301      	movs	r3, #1
 80035a8:	425b      	negs	r3, r3
 80035aa:	2103      	movs	r1, #3
 80035ac:	0018      	movs	r0, r3
 80035ae:	f7ff ff7d 	bl	80034ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035b2:	4b06      	ldr	r3, [pc, #24]	; (80035cc <SysTick_Config+0x44>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035b8:	4b04      	ldr	r3, [pc, #16]	; (80035cc <SysTick_Config+0x44>)
 80035ba:	2207      	movs	r2, #7
 80035bc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035be:	2300      	movs	r3, #0
}
 80035c0:	0018      	movs	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	b002      	add	sp, #8
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	00ffffff 	.word	0x00ffffff
 80035cc:	e000e010 	.word	0xe000e010

080035d0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60b9      	str	r1, [r7, #8]
 80035d8:	607a      	str	r2, [r7, #4]
 80035da:	210f      	movs	r1, #15
 80035dc:	187b      	adds	r3, r7, r1
 80035de:	1c02      	adds	r2, r0, #0
 80035e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	187b      	adds	r3, r7, r1
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	b25b      	sxtb	r3, r3
 80035ea:	0011      	movs	r1, r2
 80035ec:	0018      	movs	r0, r3
 80035ee:	f7ff ff5d 	bl	80034ac <__NVIC_SetPriority>
}
 80035f2:	46c0      	nop			; (mov r8, r8)
 80035f4:	46bd      	mov	sp, r7
 80035f6:	b004      	add	sp, #16
 80035f8:	bd80      	pop	{r7, pc}

080035fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b082      	sub	sp, #8
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	0018      	movs	r0, r3
 8003606:	f7ff ffbf 	bl	8003588 <SysTick_Config>
 800360a:	0003      	movs	r3, r0
}
 800360c:	0018      	movs	r0, r3
 800360e:	46bd      	mov	sp, r7
 8003610:	b002      	add	sp, #8
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800361a:	1dfb      	adds	r3, r7, #7
 800361c:	2200      	movs	r2, #0
 800361e:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8003620:	4b0b      	ldr	r3, [pc, #44]	; (8003650 <HAL_FLASH_Unlock+0x3c>)
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	2b00      	cmp	r3, #0
 8003626:	da0c      	bge.n	8003642 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003628:	4b09      	ldr	r3, [pc, #36]	; (8003650 <HAL_FLASH_Unlock+0x3c>)
 800362a:	4a0a      	ldr	r2, [pc, #40]	; (8003654 <HAL_FLASH_Unlock+0x40>)
 800362c:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800362e:	4b08      	ldr	r3, [pc, #32]	; (8003650 <HAL_FLASH_Unlock+0x3c>)
 8003630:	4a09      	ldr	r2, [pc, #36]	; (8003658 <HAL_FLASH_Unlock+0x44>)
 8003632:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8003634:	4b06      	ldr	r3, [pc, #24]	; (8003650 <HAL_FLASH_Unlock+0x3c>)
 8003636:	695b      	ldr	r3, [r3, #20]
 8003638:	2b00      	cmp	r3, #0
 800363a:	da02      	bge.n	8003642 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 800363c:	1dfb      	adds	r3, r7, #7
 800363e:	2201      	movs	r2, #1
 8003640:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8003642:	1dfb      	adds	r3, r7, #7
 8003644:	781b      	ldrb	r3, [r3, #0]
}
 8003646:	0018      	movs	r0, r3
 8003648:	46bd      	mov	sp, r7
 800364a:	b002      	add	sp, #8
 800364c:	bd80      	pop	{r7, pc}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	40022000 	.word	0x40022000
 8003654:	45670123 	.word	0x45670123
 8003658:	cdef89ab 	.word	0xcdef89ab

0800365c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8003662:	1dfb      	adds	r3, r7, #7
 8003664:	2201      	movs	r2, #1
 8003666:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003668:	4b09      	ldr	r3, [pc, #36]	; (8003690 <HAL_FLASH_Lock+0x34>)
 800366a:	695a      	ldr	r2, [r3, #20]
 800366c:	4b08      	ldr	r3, [pc, #32]	; (8003690 <HAL_FLASH_Lock+0x34>)
 800366e:	2180      	movs	r1, #128	; 0x80
 8003670:	0609      	lsls	r1, r1, #24
 8003672:	430a      	orrs	r2, r1
 8003674:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8003676:	4b06      	ldr	r3, [pc, #24]	; (8003690 <HAL_FLASH_Lock+0x34>)
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	2b00      	cmp	r3, #0
 800367c:	da02      	bge.n	8003684 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 800367e:	1dfb      	adds	r3, r7, #7
 8003680:	2200      	movs	r2, #0
 8003682:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003684:	1dfb      	adds	r3, r7, #7
 8003686:	781b      	ldrb	r3, [r3, #0]
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b002      	add	sp, #8
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40022000 	.word	0x40022000

08003694 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800369e:	2300      	movs	r3, #0
 80036a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036a2:	e147      	b.n	8003934 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2101      	movs	r1, #1
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	4091      	lsls	r1, r2
 80036ae:	000a      	movs	r2, r1
 80036b0:	4013      	ands	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d100      	bne.n	80036bc <HAL_GPIO_Init+0x28>
 80036ba:	e138      	b.n	800392e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d003      	beq.n	80036cc <HAL_GPIO_Init+0x38>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2b12      	cmp	r3, #18
 80036ca:	d123      	bne.n	8003714 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	08da      	lsrs	r2, r3, #3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3208      	adds	r2, #8
 80036d4:	0092      	lsls	r2, r2, #2
 80036d6:	58d3      	ldr	r3, [r2, r3]
 80036d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	2207      	movs	r2, #7
 80036de:	4013      	ands	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	220f      	movs	r2, #15
 80036e4:	409a      	lsls	r2, r3
 80036e6:	0013      	movs	r3, r2
 80036e8:	43da      	mvns	r2, r3
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	4013      	ands	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	691a      	ldr	r2, [r3, #16]
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	2107      	movs	r1, #7
 80036f8:	400b      	ands	r3, r1
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	409a      	lsls	r2, r3
 80036fe:	0013      	movs	r3, r2
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	4313      	orrs	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	08da      	lsrs	r2, r3, #3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	3208      	adds	r2, #8
 800370e:	0092      	lsls	r2, r2, #2
 8003710:	6939      	ldr	r1, [r7, #16]
 8003712:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	2203      	movs	r2, #3
 8003720:	409a      	lsls	r2, r3
 8003722:	0013      	movs	r3, r2
 8003724:	43da      	mvns	r2, r3
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	4013      	ands	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2203      	movs	r2, #3
 8003732:	401a      	ands	r2, r3
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	409a      	lsls	r2, r3
 800373a:	0013      	movs	r3, r2
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	4313      	orrs	r3, r2
 8003740:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d00b      	beq.n	8003768 <HAL_GPIO_Init+0xd4>
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d007      	beq.n	8003768 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800375c:	2b11      	cmp	r3, #17
 800375e:	d003      	beq.n	8003768 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b12      	cmp	r3, #18
 8003766:	d130      	bne.n	80037ca <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	2203      	movs	r2, #3
 8003774:	409a      	lsls	r2, r3
 8003776:	0013      	movs	r3, r2
 8003778:	43da      	mvns	r2, r3
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	4013      	ands	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	409a      	lsls	r2, r3
 800378a:	0013      	movs	r3, r2
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	4313      	orrs	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800379e:	2201      	movs	r2, #1
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	409a      	lsls	r2, r3
 80037a4:	0013      	movs	r3, r2
 80037a6:	43da      	mvns	r2, r3
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	4013      	ands	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	091b      	lsrs	r3, r3, #4
 80037b4:	2201      	movs	r2, #1
 80037b6:	401a      	ands	r2, r3
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	409a      	lsls	r2, r3
 80037bc:	0013      	movs	r3, r2
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	2203      	movs	r2, #3
 80037d6:	409a      	lsls	r2, r3
 80037d8:	0013      	movs	r3, r2
 80037da:	43da      	mvns	r2, r3
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	4013      	ands	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	409a      	lsls	r2, r3
 80037ec:	0013      	movs	r3, r2
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	055b      	lsls	r3, r3, #21
 8003802:	4013      	ands	r3, r2
 8003804:	d100      	bne.n	8003808 <HAL_GPIO_Init+0x174>
 8003806:	e092      	b.n	800392e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003808:	4a50      	ldr	r2, [pc, #320]	; (800394c <HAL_GPIO_Init+0x2b8>)
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	089b      	lsrs	r3, r3, #2
 800380e:	3318      	adds	r3, #24
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	589b      	ldr	r3, [r3, r2]
 8003814:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	2203      	movs	r2, #3
 800381a:	4013      	ands	r3, r2
 800381c:	00db      	lsls	r3, r3, #3
 800381e:	220f      	movs	r2, #15
 8003820:	409a      	lsls	r2, r3
 8003822:	0013      	movs	r3, r2
 8003824:	43da      	mvns	r2, r3
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	4013      	ands	r3, r2
 800382a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	23a0      	movs	r3, #160	; 0xa0
 8003830:	05db      	lsls	r3, r3, #23
 8003832:	429a      	cmp	r2, r3
 8003834:	d013      	beq.n	800385e <HAL_GPIO_Init+0x1ca>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a45      	ldr	r2, [pc, #276]	; (8003950 <HAL_GPIO_Init+0x2bc>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d00d      	beq.n	800385a <HAL_GPIO_Init+0x1c6>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a44      	ldr	r2, [pc, #272]	; (8003954 <HAL_GPIO_Init+0x2c0>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d007      	beq.n	8003856 <HAL_GPIO_Init+0x1c2>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a43      	ldr	r2, [pc, #268]	; (8003958 <HAL_GPIO_Init+0x2c4>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d101      	bne.n	8003852 <HAL_GPIO_Init+0x1be>
 800384e:	2303      	movs	r3, #3
 8003850:	e006      	b.n	8003860 <HAL_GPIO_Init+0x1cc>
 8003852:	2305      	movs	r3, #5
 8003854:	e004      	b.n	8003860 <HAL_GPIO_Init+0x1cc>
 8003856:	2302      	movs	r3, #2
 8003858:	e002      	b.n	8003860 <HAL_GPIO_Init+0x1cc>
 800385a:	2301      	movs	r3, #1
 800385c:	e000      	b.n	8003860 <HAL_GPIO_Init+0x1cc>
 800385e:	2300      	movs	r3, #0
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	2103      	movs	r1, #3
 8003864:	400a      	ands	r2, r1
 8003866:	00d2      	lsls	r2, r2, #3
 8003868:	4093      	lsls	r3, r2
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	4313      	orrs	r3, r2
 800386e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003870:	4936      	ldr	r1, [pc, #216]	; (800394c <HAL_GPIO_Init+0x2b8>)
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	089b      	lsrs	r3, r3, #2
 8003876:	3318      	adds	r3, #24
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800387e:	4a33      	ldr	r2, [pc, #204]	; (800394c <HAL_GPIO_Init+0x2b8>)
 8003880:	2380      	movs	r3, #128	; 0x80
 8003882:	58d3      	ldr	r3, [r2, r3]
 8003884:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	43da      	mvns	r2, r3
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	4013      	ands	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685a      	ldr	r2, [r3, #4]
 8003894:	2380      	movs	r3, #128	; 0x80
 8003896:	025b      	lsls	r3, r3, #9
 8003898:	4013      	ands	r3, r2
 800389a:	d003      	beq.n	80038a4 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038a4:	4929      	ldr	r1, [pc, #164]	; (800394c <HAL_GPIO_Init+0x2b8>)
 80038a6:	2280      	movs	r2, #128	; 0x80
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80038ac:	4a27      	ldr	r2, [pc, #156]	; (800394c <HAL_GPIO_Init+0x2b8>)
 80038ae:	2384      	movs	r3, #132	; 0x84
 80038b0:	58d3      	ldr	r3, [r2, r3]
 80038b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	43da      	mvns	r2, r3
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	4013      	ands	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	2380      	movs	r3, #128	; 0x80
 80038c4:	029b      	lsls	r3, r3, #10
 80038c6:	4013      	ands	r3, r2
 80038c8:	d003      	beq.n	80038d2 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80038d2:	491e      	ldr	r1, [pc, #120]	; (800394c <HAL_GPIO_Init+0x2b8>)
 80038d4:	2284      	movs	r2, #132	; 0x84
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038da:	4b1c      	ldr	r3, [pc, #112]	; (800394c <HAL_GPIO_Init+0x2b8>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	43da      	mvns	r2, r3
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	4013      	ands	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	2380      	movs	r3, #128	; 0x80
 80038f0:	035b      	lsls	r3, r3, #13
 80038f2:	4013      	ands	r3, r2
 80038f4:	d003      	beq.n	80038fe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038fe:	4b13      	ldr	r3, [pc, #76]	; (800394c <HAL_GPIO_Init+0x2b8>)
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003904:	4b11      	ldr	r3, [pc, #68]	; (800394c <HAL_GPIO_Init+0x2b8>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	43da      	mvns	r2, r3
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4013      	ands	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	2380      	movs	r3, #128	; 0x80
 800391a:	039b      	lsls	r3, r3, #14
 800391c:	4013      	ands	r3, r2
 800391e:	d003      	beq.n	8003928 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003928:	4b08      	ldr	r3, [pc, #32]	; (800394c <HAL_GPIO_Init+0x2b8>)
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	3301      	adds	r3, #1
 8003932:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	40da      	lsrs	r2, r3
 800393c:	1e13      	subs	r3, r2, #0
 800393e:	d000      	beq.n	8003942 <HAL_GPIO_Init+0x2ae>
 8003940:	e6b0      	b.n	80036a4 <HAL_GPIO_Init+0x10>
  }
}
 8003942:	46c0      	nop			; (mov r8, r8)
 8003944:	46bd      	mov	sp, r7
 8003946:	b006      	add	sp, #24
 8003948:	bd80      	pop	{r7, pc}
 800394a:	46c0      	nop			; (mov r8, r8)
 800394c:	40021800 	.word	0x40021800
 8003950:	50000400 	.word	0x50000400
 8003954:	50000800 	.word	0x50000800
 8003958:	50000c00 	.word	0x50000c00

0800395c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	0008      	movs	r0, r1
 8003966:	0011      	movs	r1, r2
 8003968:	1cbb      	adds	r3, r7, #2
 800396a:	1c02      	adds	r2, r0, #0
 800396c:	801a      	strh	r2, [r3, #0]
 800396e:	1c7b      	adds	r3, r7, #1
 8003970:	1c0a      	adds	r2, r1, #0
 8003972:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003974:	1c7b      	adds	r3, r7, #1
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d004      	beq.n	8003986 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800397c:	1cbb      	adds	r3, r7, #2
 800397e:	881a      	ldrh	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003984:	e003      	b.n	800398e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003986:	1cbb      	adds	r3, r7, #2
 8003988:	881a      	ldrh	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	46bd      	mov	sp, r7
 8003992:	b002      	add	sp, #8
 8003994:	bd80      	pop	{r7, pc}
	...

08003998 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80039a0:	4b19      	ldr	r3, [pc, #100]	; (8003a08 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a19      	ldr	r2, [pc, #100]	; (8003a0c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80039a6:	4013      	ands	r3, r2
 80039a8:	0019      	movs	r1, r3
 80039aa:	4b17      	ldr	r3, [pc, #92]	; (8003a08 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	430a      	orrs	r2, r1
 80039b0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	2380      	movs	r3, #128	; 0x80
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d11f      	bne.n	80039fc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 80039bc:	4b14      	ldr	r3, [pc, #80]	; (8003a10 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	0013      	movs	r3, r2
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	189b      	adds	r3, r3, r2
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	4912      	ldr	r1, [pc, #72]	; (8003a14 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80039ca:	0018      	movs	r0, r3
 80039cc:	f7fc fb9a 	bl	8000104 <__udivsi3>
 80039d0:	0003      	movs	r3, r0
 80039d2:	3301      	adds	r3, #1
 80039d4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039d6:	e008      	b.n	80039ea <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	3b01      	subs	r3, #1
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	e001      	b.n	80039ea <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e009      	b.n	80039fe <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039ea:	4b07      	ldr	r3, [pc, #28]	; (8003a08 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80039ec:	695a      	ldr	r2, [r3, #20]
 80039ee:	2380      	movs	r3, #128	; 0x80
 80039f0:	00db      	lsls	r3, r3, #3
 80039f2:	401a      	ands	r2, r3
 80039f4:	2380      	movs	r3, #128	; 0x80
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d0ed      	beq.n	80039d8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	0018      	movs	r0, r3
 8003a00:	46bd      	mov	sp, r7
 8003a02:	b004      	add	sp, #16
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	40007000 	.word	0x40007000
 8003a0c:	fffff9ff 	.word	0xfffff9ff
 8003a10:	2000001c 	.word	0x2000001c
 8003a14:	000f4240 	.word	0x000f4240

08003a18 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b088      	sub	sp, #32
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e304      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	4013      	ands	r3, r2
 8003a32:	d100      	bne.n	8003a36 <HAL_RCC_OscConfig+0x1e>
 8003a34:	e07c      	b.n	8003b30 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a36:	4bc3      	ldr	r3, [pc, #780]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2238      	movs	r2, #56	; 0x38
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a40:	4bc0      	ldr	r3, [pc, #768]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	2203      	movs	r2, #3
 8003a46:	4013      	ands	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	2b10      	cmp	r3, #16
 8003a4e:	d102      	bne.n	8003a56 <HAL_RCC_OscConfig+0x3e>
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	2b03      	cmp	r3, #3
 8003a54:	d002      	beq.n	8003a5c <HAL_RCC_OscConfig+0x44>
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	2b08      	cmp	r3, #8
 8003a5a:	d10b      	bne.n	8003a74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a5c:	4bb9      	ldr	r3, [pc, #740]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	2380      	movs	r3, #128	; 0x80
 8003a62:	029b      	lsls	r3, r3, #10
 8003a64:	4013      	ands	r3, r2
 8003a66:	d062      	beq.n	8003b2e <HAL_RCC_OscConfig+0x116>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d15e      	bne.n	8003b2e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e2df      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685a      	ldr	r2, [r3, #4]
 8003a78:	2380      	movs	r3, #128	; 0x80
 8003a7a:	025b      	lsls	r3, r3, #9
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_OscConfig+0x78>
 8003a80:	4bb0      	ldr	r3, [pc, #704]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	4baf      	ldr	r3, [pc, #700]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003a86:	2180      	movs	r1, #128	; 0x80
 8003a88:	0249      	lsls	r1, r1, #9
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	e020      	b.n	8003ad2 <HAL_RCC_OscConfig+0xba>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	23a0      	movs	r3, #160	; 0xa0
 8003a96:	02db      	lsls	r3, r3, #11
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d10e      	bne.n	8003aba <HAL_RCC_OscConfig+0xa2>
 8003a9c:	4ba9      	ldr	r3, [pc, #676]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	4ba8      	ldr	r3, [pc, #672]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003aa2:	2180      	movs	r1, #128	; 0x80
 8003aa4:	02c9      	lsls	r1, r1, #11
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	4ba6      	ldr	r3, [pc, #664]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	4ba5      	ldr	r3, [pc, #660]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003ab0:	2180      	movs	r1, #128	; 0x80
 8003ab2:	0249      	lsls	r1, r1, #9
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	601a      	str	r2, [r3, #0]
 8003ab8:	e00b      	b.n	8003ad2 <HAL_RCC_OscConfig+0xba>
 8003aba:	4ba2      	ldr	r3, [pc, #648]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	4ba1      	ldr	r3, [pc, #644]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003ac0:	49a1      	ldr	r1, [pc, #644]	; (8003d48 <HAL_RCC_OscConfig+0x330>)
 8003ac2:	400a      	ands	r2, r1
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	4b9f      	ldr	r3, [pc, #636]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	4b9e      	ldr	r3, [pc, #632]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003acc:	499f      	ldr	r1, [pc, #636]	; (8003d4c <HAL_RCC_OscConfig+0x334>)
 8003ace:	400a      	ands	r2, r1
 8003ad0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d014      	beq.n	8003b04 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ada:	f7fe fae1 	bl	80020a0 <HAL_GetTick>
 8003ade:	0003      	movs	r3, r0
 8003ae0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae4:	f7fe fadc 	bl	80020a0 <HAL_GetTick>
 8003ae8:	0002      	movs	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b64      	cmp	r3, #100	; 0x64
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e29e      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003af6:	4b93      	ldr	r3, [pc, #588]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	2380      	movs	r3, #128	; 0x80
 8003afc:	029b      	lsls	r3, r3, #10
 8003afe:	4013      	ands	r3, r2
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0xcc>
 8003b02:	e015      	b.n	8003b30 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b04:	f7fe facc 	bl	80020a0 <HAL_GetTick>
 8003b08:	0003      	movs	r3, r0
 8003b0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b0c:	e008      	b.n	8003b20 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b0e:	f7fe fac7 	bl	80020a0 <HAL_GetTick>
 8003b12:	0002      	movs	r2, r0
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b64      	cmp	r3, #100	; 0x64
 8003b1a:	d901      	bls.n	8003b20 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e289      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b20:	4b88      	ldr	r3, [pc, #544]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	2380      	movs	r3, #128	; 0x80
 8003b26:	029b      	lsls	r3, r3, #10
 8003b28:	4013      	ands	r3, r2
 8003b2a:	d1f0      	bne.n	8003b0e <HAL_RCC_OscConfig+0xf6>
 8003b2c:	e000      	b.n	8003b30 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b2e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2202      	movs	r2, #2
 8003b36:	4013      	ands	r3, r2
 8003b38:	d100      	bne.n	8003b3c <HAL_RCC_OscConfig+0x124>
 8003b3a:	e099      	b.n	8003c70 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b3c:	4b81      	ldr	r3, [pc, #516]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	2238      	movs	r2, #56	; 0x38
 8003b42:	4013      	ands	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b46:	4b7f      	ldr	r3, [pc, #508]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	2203      	movs	r2, #3
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	2b10      	cmp	r3, #16
 8003b54:	d102      	bne.n	8003b5c <HAL_RCC_OscConfig+0x144>
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d002      	beq.n	8003b62 <HAL_RCC_OscConfig+0x14a>
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d135      	bne.n	8003bce <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b62:	4b78      	ldr	r3, [pc, #480]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	2380      	movs	r3, #128	; 0x80
 8003b68:	00db      	lsls	r3, r3, #3
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	d005      	beq.n	8003b7a <HAL_RCC_OscConfig+0x162>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e25c      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b7a:	4b72      	ldr	r3, [pc, #456]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	4a74      	ldr	r2, [pc, #464]	; (8003d50 <HAL_RCC_OscConfig+0x338>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	0019      	movs	r1, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	021a      	lsls	r2, r3, #8
 8003b8a:	4b6e      	ldr	r3, [pc, #440]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d112      	bne.n	8003bbc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b96:	4b6b      	ldr	r3, [pc, #428]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a6e      	ldr	r2, [pc, #440]	; (8003d54 <HAL_RCC_OscConfig+0x33c>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	0019      	movs	r1, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	691a      	ldr	r2, [r3, #16]
 8003ba4:	4b67      	ldr	r3, [pc, #412]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003baa:	4b66      	ldr	r3, [pc, #408]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	0adb      	lsrs	r3, r3, #11
 8003bb0:	2207      	movs	r2, #7
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	4a68      	ldr	r2, [pc, #416]	; (8003d58 <HAL_RCC_OscConfig+0x340>)
 8003bb6:	40da      	lsrs	r2, r3
 8003bb8:	4b68      	ldr	r3, [pc, #416]	; (8003d5c <HAL_RCC_OscConfig+0x344>)
 8003bba:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003bbc:	4b68      	ldr	r3, [pc, #416]	; (8003d60 <HAL_RCC_OscConfig+0x348>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f7fe fa13 	bl	8001fec <HAL_InitTick>
 8003bc6:	1e03      	subs	r3, r0, #0
 8003bc8:	d051      	beq.n	8003c6e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e232      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d030      	beq.n	8003c38 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003bd6:	4b5b      	ldr	r3, [pc, #364]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a5e      	ldr	r2, [pc, #376]	; (8003d54 <HAL_RCC_OscConfig+0x33c>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	0019      	movs	r1, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	691a      	ldr	r2, [r3, #16]
 8003be4:	4b57      	ldr	r3, [pc, #348]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003be6:	430a      	orrs	r2, r1
 8003be8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003bea:	4b56      	ldr	r3, [pc, #344]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	4b55      	ldr	r3, [pc, #340]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003bf0:	2180      	movs	r1, #128	; 0x80
 8003bf2:	0049      	lsls	r1, r1, #1
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf8:	f7fe fa52 	bl	80020a0 <HAL_GetTick>
 8003bfc:	0003      	movs	r3, r0
 8003bfe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c00:	e008      	b.n	8003c14 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c02:	f7fe fa4d 	bl	80020a0 <HAL_GetTick>
 8003c06:	0002      	movs	r2, r0
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e20f      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c14:	4b4b      	ldr	r3, [pc, #300]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	2380      	movs	r3, #128	; 0x80
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	d0f0      	beq.n	8003c02 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c20:	4b48      	ldr	r3, [pc, #288]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	4a4a      	ldr	r2, [pc, #296]	; (8003d50 <HAL_RCC_OscConfig+0x338>)
 8003c26:	4013      	ands	r3, r2
 8003c28:	0019      	movs	r1, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	021a      	lsls	r2, r3, #8
 8003c30:	4b44      	ldr	r3, [pc, #272]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003c32:	430a      	orrs	r2, r1
 8003c34:	605a      	str	r2, [r3, #4]
 8003c36:	e01b      	b.n	8003c70 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003c38:	4b42      	ldr	r3, [pc, #264]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b41      	ldr	r3, [pc, #260]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003c3e:	4949      	ldr	r1, [pc, #292]	; (8003d64 <HAL_RCC_OscConfig+0x34c>)
 8003c40:	400a      	ands	r2, r1
 8003c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c44:	f7fe fa2c 	bl	80020a0 <HAL_GetTick>
 8003c48:	0003      	movs	r3, r0
 8003c4a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c4e:	f7fe fa27 	bl	80020a0 <HAL_GetTick>
 8003c52:	0002      	movs	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e1e9      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c60:	4b38      	ldr	r3, [pc, #224]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	2380      	movs	r3, #128	; 0x80
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	4013      	ands	r3, r2
 8003c6a:	d1f0      	bne.n	8003c4e <HAL_RCC_OscConfig+0x236>
 8003c6c:	e000      	b.n	8003c70 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c6e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2208      	movs	r2, #8
 8003c76:	4013      	ands	r3, r2
 8003c78:	d047      	beq.n	8003d0a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003c7a:	4b32      	ldr	r3, [pc, #200]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	2238      	movs	r2, #56	; 0x38
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b18      	cmp	r3, #24
 8003c84:	d10a      	bne.n	8003c9c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003c86:	4b2f      	ldr	r3, [pc, #188]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d03c      	beq.n	8003d0a <HAL_RCC_OscConfig+0x2f2>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d138      	bne.n	8003d0a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e1cb      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d019      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003ca4:	4b27      	ldr	r3, [pc, #156]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003ca6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ca8:	4b26      	ldr	r3, [pc, #152]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003caa:	2101      	movs	r1, #1
 8003cac:	430a      	orrs	r2, r1
 8003cae:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7fe f9f6 	bl	80020a0 <HAL_GetTick>
 8003cb4:	0003      	movs	r3, r0
 8003cb6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cb8:	e008      	b.n	8003ccc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cba:	f7fe f9f1 	bl	80020a0 <HAL_GetTick>
 8003cbe:	0002      	movs	r2, r0
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e1b3      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ccc:	4b1d      	ldr	r3, [pc, #116]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003cce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d0f1      	beq.n	8003cba <HAL_RCC_OscConfig+0x2a2>
 8003cd6:	e018      	b.n	8003d0a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003cd8:	4b1a      	ldr	r3, [pc, #104]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003cda:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003cdc:	4b19      	ldr	r3, [pc, #100]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003cde:	2101      	movs	r1, #1
 8003ce0:	438a      	bics	r2, r1
 8003ce2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7fe f9dc 	bl	80020a0 <HAL_GetTick>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cee:	f7fe f9d7 	bl	80020a0 <HAL_GetTick>
 8003cf2:	0002      	movs	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e199      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d00:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003d02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d04:	2202      	movs	r2, #2
 8003d06:	4013      	ands	r3, r2
 8003d08:	d1f1      	bne.n	8003cee <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2204      	movs	r2, #4
 8003d10:	4013      	ands	r3, r2
 8003d12:	d100      	bne.n	8003d16 <HAL_RCC_OscConfig+0x2fe>
 8003d14:	e0c6      	b.n	8003ea4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d16:	231f      	movs	r3, #31
 8003d18:	18fb      	adds	r3, r7, r3
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003d1e:	4b09      	ldr	r3, [pc, #36]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	2238      	movs	r2, #56	; 0x38
 8003d24:	4013      	ands	r3, r2
 8003d26:	2b20      	cmp	r3, #32
 8003d28:	d11e      	bne.n	8003d68 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003d2a:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <HAL_RCC_OscConfig+0x32c>)
 8003d2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d2e:	2202      	movs	r2, #2
 8003d30:	4013      	ands	r3, r2
 8003d32:	d100      	bne.n	8003d36 <HAL_RCC_OscConfig+0x31e>
 8003d34:	e0b6      	b.n	8003ea4 <HAL_RCC_OscConfig+0x48c>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d000      	beq.n	8003d40 <HAL_RCC_OscConfig+0x328>
 8003d3e:	e0b1      	b.n	8003ea4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e177      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
 8003d44:	40021000 	.word	0x40021000
 8003d48:	fffeffff 	.word	0xfffeffff
 8003d4c:	fffbffff 	.word	0xfffbffff
 8003d50:	ffff80ff 	.word	0xffff80ff
 8003d54:	ffffc7ff 	.word	0xffffc7ff
 8003d58:	00f42400 	.word	0x00f42400
 8003d5c:	2000001c 	.word	0x2000001c
 8003d60:	20000020 	.word	0x20000020
 8003d64:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d68:	4bb4      	ldr	r3, [pc, #720]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003d6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d6c:	2380      	movs	r3, #128	; 0x80
 8003d6e:	055b      	lsls	r3, r3, #21
 8003d70:	4013      	ands	r3, r2
 8003d72:	d101      	bne.n	8003d78 <HAL_RCC_OscConfig+0x360>
 8003d74:	2301      	movs	r3, #1
 8003d76:	e000      	b.n	8003d7a <HAL_RCC_OscConfig+0x362>
 8003d78:	2300      	movs	r3, #0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d011      	beq.n	8003da2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003d7e:	4baf      	ldr	r3, [pc, #700]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003d80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d82:	4bae      	ldr	r3, [pc, #696]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003d84:	2180      	movs	r1, #128	; 0x80
 8003d86:	0549      	lsls	r1, r1, #21
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d8c:	4bab      	ldr	r3, [pc, #684]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003d8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d90:	2380      	movs	r3, #128	; 0x80
 8003d92:	055b      	lsls	r3, r3, #21
 8003d94:	4013      	ands	r3, r2
 8003d96:	60fb      	str	r3, [r7, #12]
 8003d98:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003d9a:	231f      	movs	r3, #31
 8003d9c:	18fb      	adds	r3, r7, r3
 8003d9e:	2201      	movs	r2, #1
 8003da0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003da2:	4ba7      	ldr	r3, [pc, #668]	; (8004040 <HAL_RCC_OscConfig+0x628>)
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	2380      	movs	r3, #128	; 0x80
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	4013      	ands	r3, r2
 8003dac:	d11a      	bne.n	8003de4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dae:	4ba4      	ldr	r3, [pc, #656]	; (8004040 <HAL_RCC_OscConfig+0x628>)
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	4ba3      	ldr	r3, [pc, #652]	; (8004040 <HAL_RCC_OscConfig+0x628>)
 8003db4:	2180      	movs	r1, #128	; 0x80
 8003db6:	0049      	lsls	r1, r1, #1
 8003db8:	430a      	orrs	r2, r1
 8003dba:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003dbc:	f7fe f970 	bl	80020a0 <HAL_GetTick>
 8003dc0:	0003      	movs	r3, r0
 8003dc2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dc6:	f7fe f96b 	bl	80020a0 <HAL_GetTick>
 8003dca:	0002      	movs	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e12d      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dd8:	4b99      	ldr	r3, [pc, #612]	; (8004040 <HAL_RCC_OscConfig+0x628>)
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	2380      	movs	r3, #128	; 0x80
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	4013      	ands	r3, r2
 8003de2:	d0f0      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d106      	bne.n	8003dfa <HAL_RCC_OscConfig+0x3e2>
 8003dec:	4b93      	ldr	r3, [pc, #588]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003dee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003df0:	4b92      	ldr	r3, [pc, #584]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003df2:	2101      	movs	r1, #1
 8003df4:	430a      	orrs	r2, r1
 8003df6:	65da      	str	r2, [r3, #92]	; 0x5c
 8003df8:	e01c      	b.n	8003e34 <HAL_RCC_OscConfig+0x41c>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b05      	cmp	r3, #5
 8003e00:	d10c      	bne.n	8003e1c <HAL_RCC_OscConfig+0x404>
 8003e02:	4b8e      	ldr	r3, [pc, #568]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e04:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003e06:	4b8d      	ldr	r3, [pc, #564]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e08:	2104      	movs	r1, #4
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	65da      	str	r2, [r3, #92]	; 0x5c
 8003e0e:	4b8b      	ldr	r3, [pc, #556]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003e12:	4b8a      	ldr	r3, [pc, #552]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e14:	2101      	movs	r1, #1
 8003e16:	430a      	orrs	r2, r1
 8003e18:	65da      	str	r2, [r3, #92]	; 0x5c
 8003e1a:	e00b      	b.n	8003e34 <HAL_RCC_OscConfig+0x41c>
 8003e1c:	4b87      	ldr	r3, [pc, #540]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e1e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003e20:	4b86      	ldr	r3, [pc, #536]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e22:	2101      	movs	r1, #1
 8003e24:	438a      	bics	r2, r1
 8003e26:	65da      	str	r2, [r3, #92]	; 0x5c
 8003e28:	4b84      	ldr	r3, [pc, #528]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e2a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003e2c:	4b83      	ldr	r3, [pc, #524]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e2e:	2104      	movs	r1, #4
 8003e30:	438a      	bics	r2, r1
 8003e32:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d014      	beq.n	8003e66 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3c:	f7fe f930 	bl	80020a0 <HAL_GetTick>
 8003e40:	0003      	movs	r3, r0
 8003e42:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e44:	e009      	b.n	8003e5a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e46:	f7fe f92b 	bl	80020a0 <HAL_GetTick>
 8003e4a:	0002      	movs	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	4a7c      	ldr	r2, [pc, #496]	; (8004044 <HAL_RCC_OscConfig+0x62c>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e0ec      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e5a:	4b78      	ldr	r3, [pc, #480]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e5e:	2202      	movs	r2, #2
 8003e60:	4013      	ands	r3, r2
 8003e62:	d0f0      	beq.n	8003e46 <HAL_RCC_OscConfig+0x42e>
 8003e64:	e013      	b.n	8003e8e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e66:	f7fe f91b 	bl	80020a0 <HAL_GetTick>
 8003e6a:	0003      	movs	r3, r0
 8003e6c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e6e:	e009      	b.n	8003e84 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e70:	f7fe f916 	bl	80020a0 <HAL_GetTick>
 8003e74:	0002      	movs	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	4a72      	ldr	r2, [pc, #456]	; (8004044 <HAL_RCC_OscConfig+0x62c>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d901      	bls.n	8003e84 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e0d7      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e84:	4b6d      	ldr	r3, [pc, #436]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e88:	2202      	movs	r2, #2
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d1f0      	bne.n	8003e70 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003e8e:	231f      	movs	r3, #31
 8003e90:	18fb      	adds	r3, r7, r3
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d105      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003e98:	4b68      	ldr	r3, [pc, #416]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e9c:	4b67      	ldr	r3, [pc, #412]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003e9e:	496a      	ldr	r1, [pc, #424]	; (8004048 <HAL_RCC_OscConfig+0x630>)
 8003ea0:	400a      	ands	r2, r1
 8003ea2:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d100      	bne.n	8003eae <HAL_RCC_OscConfig+0x496>
 8003eac:	e0c1      	b.n	8004032 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003eae:	4b63      	ldr	r3, [pc, #396]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	2238      	movs	r2, #56	; 0x38
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	2b10      	cmp	r3, #16
 8003eb8:	d100      	bne.n	8003ebc <HAL_RCC_OscConfig+0x4a4>
 8003eba:	e081      	b.n	8003fc0 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	69db      	ldr	r3, [r3, #28]
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d156      	bne.n	8003f72 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ec4:	4b5d      	ldr	r3, [pc, #372]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	4b5c      	ldr	r3, [pc, #368]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003eca:	4960      	ldr	r1, [pc, #384]	; (800404c <HAL_RCC_OscConfig+0x634>)
 8003ecc:	400a      	ands	r2, r1
 8003ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed0:	f7fe f8e6 	bl	80020a0 <HAL_GetTick>
 8003ed4:	0003      	movs	r3, r0
 8003ed6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eda:	f7fe f8e1 	bl	80020a0 <HAL_GetTick>
 8003ede:	0002      	movs	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e0a3      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eec:	4b53      	ldr	r3, [pc, #332]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	2380      	movs	r3, #128	; 0x80
 8003ef2:	049b      	lsls	r3, r3, #18
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d1f0      	bne.n	8003eda <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ef8:	4b50      	ldr	r3, [pc, #320]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	4a54      	ldr	r2, [pc, #336]	; (8004050 <HAL_RCC_OscConfig+0x638>)
 8003efe:	4013      	ands	r3, r2
 8003f00:	0019      	movs	r1, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a1a      	ldr	r2, [r3, #32]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f10:	021b      	lsls	r3, r3, #8
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f24:	431a      	orrs	r2, r3
 8003f26:	4b45      	ldr	r3, [pc, #276]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f2c:	4b43      	ldr	r3, [pc, #268]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	4b42      	ldr	r3, [pc, #264]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f32:	2180      	movs	r1, #128	; 0x80
 8003f34:	0449      	lsls	r1, r1, #17
 8003f36:	430a      	orrs	r2, r1
 8003f38:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003f3a:	4b40      	ldr	r3, [pc, #256]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f3c:	68da      	ldr	r2, [r3, #12]
 8003f3e:	4b3f      	ldr	r3, [pc, #252]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f40:	2180      	movs	r1, #128	; 0x80
 8003f42:	0549      	lsls	r1, r1, #21
 8003f44:	430a      	orrs	r2, r1
 8003f46:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f48:	f7fe f8aa 	bl	80020a0 <HAL_GetTick>
 8003f4c:	0003      	movs	r3, r0
 8003f4e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f50:	e008      	b.n	8003f64 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f52:	f7fe f8a5 	bl	80020a0 <HAL_GetTick>
 8003f56:	0002      	movs	r2, r0
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d901      	bls.n	8003f64 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e067      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f64:	4b35      	ldr	r3, [pc, #212]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	2380      	movs	r3, #128	; 0x80
 8003f6a:	049b      	lsls	r3, r3, #18
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	d0f0      	beq.n	8003f52 <HAL_RCC_OscConfig+0x53a>
 8003f70:	e05f      	b.n	8004032 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f72:	4b32      	ldr	r3, [pc, #200]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	4b31      	ldr	r3, [pc, #196]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f78:	4934      	ldr	r1, [pc, #208]	; (800404c <HAL_RCC_OscConfig+0x634>)
 8003f7a:	400a      	ands	r2, r1
 8003f7c:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8003f7e:	4b2f      	ldr	r3, [pc, #188]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f80:	68da      	ldr	r2, [r3, #12]
 8003f82:	4b2e      	ldr	r3, [pc, #184]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f84:	2103      	movs	r1, #3
 8003f86:	438a      	bics	r2, r1
 8003f88:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003f8a:	4b2c      	ldr	r3, [pc, #176]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	4b2b      	ldr	r3, [pc, #172]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003f90:	4930      	ldr	r1, [pc, #192]	; (8004054 <HAL_RCC_OscConfig+0x63c>)
 8003f92:	400a      	ands	r2, r1
 8003f94:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f96:	f7fe f883 	bl	80020a0 <HAL_GetTick>
 8003f9a:	0003      	movs	r3, r0
 8003f9c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa0:	f7fe f87e 	bl	80020a0 <HAL_GetTick>
 8003fa4:	0002      	movs	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e040      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fb2:	4b22      	ldr	r3, [pc, #136]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	2380      	movs	r3, #128	; 0x80
 8003fb8:	049b      	lsls	r3, r3, #18
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d1f0      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x588>
 8003fbe:	e038      	b.n	8004032 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d101      	bne.n	8003fcc <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e033      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {   
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003fcc:	4b1b      	ldr	r3, [pc, #108]	; (800403c <HAL_RCC_OscConfig+0x624>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	617b      	str	r3, [r7, #20]
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	2203      	movs	r2, #3
 8003fd6:	401a      	ands	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d126      	bne.n	800402e <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2270      	movs	r2, #112	; 0x70
 8003fe4:	401a      	ands	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d11f      	bne.n	800402e <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	23fe      	movs	r3, #254	; 0xfe
 8003ff2:	01db      	lsls	r3, r3, #7
 8003ff4:	401a      	ands	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ffa:	021b      	lsls	r3, r3, #8
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d116      	bne.n	800402e <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	23f8      	movs	r3, #248	; 0xf8
 8004004:	039b      	lsls	r3, r3, #14
 8004006:	401a      	ands	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800400c:	429a      	cmp	r2, r3
 800400e:	d10e      	bne.n	800402e <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	23e0      	movs	r3, #224	; 0xe0
 8004014:	051b      	lsls	r3, r3, #20
 8004016:	401a      	ands	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800401c:	429a      	cmp	r2, r3
 800401e:	d106      	bne.n	800402e <HAL_RCC_OscConfig+0x616>
#endif
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	0f5b      	lsrs	r3, r3, #29
 8004024:	075a      	lsls	r2, r3, #29
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800402a:	429a      	cmp	r2, r3
 800402c:	d001      	beq.n	8004032 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e000      	b.n	8004034 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 8004032:	2300      	movs	r3, #0
}
 8004034:	0018      	movs	r0, r3
 8004036:	46bd      	mov	sp, r7
 8004038:	b008      	add	sp, #32
 800403a:	bd80      	pop	{r7, pc}
 800403c:	40021000 	.word	0x40021000
 8004040:	40007000 	.word	0x40007000
 8004044:	00001388 	.word	0x00001388
 8004048:	efffffff 	.word	0xefffffff
 800404c:	feffffff 	.word	0xfeffffff
 8004050:	11c1808c 	.word	0x11c1808c
 8004054:	eefeffff 	.word	0xeefeffff

08004058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0e9      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800406c:	4b76      	ldr	r3, [pc, #472]	; (8004248 <HAL_RCC_ClockConfig+0x1f0>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2207      	movs	r2, #7
 8004072:	4013      	ands	r3, r2
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d91e      	bls.n	80040b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407a:	4b73      	ldr	r3, [pc, #460]	; (8004248 <HAL_RCC_ClockConfig+0x1f0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2207      	movs	r2, #7
 8004080:	4393      	bics	r3, r2
 8004082:	0019      	movs	r1, r3
 8004084:	4b70      	ldr	r3, [pc, #448]	; (8004248 <HAL_RCC_ClockConfig+0x1f0>)
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	430a      	orrs	r2, r1
 800408a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800408c:	f7fe f808 	bl	80020a0 <HAL_GetTick>
 8004090:	0003      	movs	r3, r0
 8004092:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004094:	e009      	b.n	80040aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004096:	f7fe f803 	bl	80020a0 <HAL_GetTick>
 800409a:	0002      	movs	r2, r0
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	4a6a      	ldr	r2, [pc, #424]	; (800424c <HAL_RCC_ClockConfig+0x1f4>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e0ca      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80040aa:	4b67      	ldr	r3, [pc, #412]	; (8004248 <HAL_RCC_ClockConfig+0x1f0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2207      	movs	r2, #7
 80040b0:	4013      	ands	r3, r2
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d1ee      	bne.n	8004096 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2202      	movs	r2, #2
 80040be:	4013      	ands	r3, r2
 80040c0:	d015      	beq.n	80040ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2204      	movs	r2, #4
 80040c8:	4013      	ands	r3, r2
 80040ca:	d006      	beq.n	80040da <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80040cc:	4b60      	ldr	r3, [pc, #384]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	4b5f      	ldr	r3, [pc, #380]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 80040d2:	21e0      	movs	r1, #224	; 0xe0
 80040d4:	01c9      	lsls	r1, r1, #7
 80040d6:	430a      	orrs	r2, r1
 80040d8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040da:	4b5d      	ldr	r3, [pc, #372]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	4a5d      	ldr	r2, [pc, #372]	; (8004254 <HAL_RCC_ClockConfig+0x1fc>)
 80040e0:	4013      	ands	r3, r2
 80040e2:	0019      	movs	r1, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	4b59      	ldr	r3, [pc, #356]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 80040ea:	430a      	orrs	r2, r1
 80040ec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2201      	movs	r2, #1
 80040f4:	4013      	ands	r3, r2
 80040f6:	d057      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d107      	bne.n	8004110 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004100:	4b53      	ldr	r3, [pc, #332]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	2380      	movs	r3, #128	; 0x80
 8004106:	029b      	lsls	r3, r3, #10
 8004108:	4013      	ands	r3, r2
 800410a:	d12b      	bne.n	8004164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e097      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	2b02      	cmp	r3, #2
 8004116:	d107      	bne.n	8004128 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004118:	4b4d      	ldr	r3, [pc, #308]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	2380      	movs	r3, #128	; 0x80
 800411e:	049b      	lsls	r3, r3, #18
 8004120:	4013      	ands	r3, r2
 8004122:	d11f      	bne.n	8004164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e08b      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d107      	bne.n	8004140 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004130:	4b47      	ldr	r3, [pc, #284]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	2380      	movs	r3, #128	; 0x80
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	4013      	ands	r3, r2
 800413a:	d113      	bne.n	8004164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e07f      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2b03      	cmp	r3, #3
 8004146:	d106      	bne.n	8004156 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004148:	4b41      	ldr	r3, [pc, #260]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 800414a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414c:	2202      	movs	r2, #2
 800414e:	4013      	ands	r3, r2
 8004150:	d108      	bne.n	8004164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e074      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004156:	4b3e      	ldr	r3, [pc, #248]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 8004158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800415a:	2202      	movs	r2, #2
 800415c:	4013      	ands	r3, r2
 800415e:	d101      	bne.n	8004164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e06d      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004164:	4b3a      	ldr	r3, [pc, #232]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	2207      	movs	r2, #7
 800416a:	4393      	bics	r3, r2
 800416c:	0019      	movs	r1, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685a      	ldr	r2, [r3, #4]
 8004172:	4b37      	ldr	r3, [pc, #220]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 8004174:	430a      	orrs	r2, r1
 8004176:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004178:	f7fd ff92 	bl	80020a0 <HAL_GetTick>
 800417c:	0003      	movs	r3, r0
 800417e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004180:	e009      	b.n	8004196 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004182:	f7fd ff8d 	bl	80020a0 <HAL_GetTick>
 8004186:	0002      	movs	r2, r0
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	4a2f      	ldr	r2, [pc, #188]	; (800424c <HAL_RCC_ClockConfig+0x1f4>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e054      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004196:	4b2e      	ldr	r3, [pc, #184]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	2238      	movs	r2, #56	; 0x38
 800419c:	401a      	ands	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d1ec      	bne.n	8004182 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041a8:	4b27      	ldr	r3, [pc, #156]	; (8004248 <HAL_RCC_ClockConfig+0x1f0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2207      	movs	r2, #7
 80041ae:	4013      	ands	r3, r2
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d21e      	bcs.n	80041f4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041b6:	4b24      	ldr	r3, [pc, #144]	; (8004248 <HAL_RCC_ClockConfig+0x1f0>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2207      	movs	r2, #7
 80041bc:	4393      	bics	r3, r2
 80041be:	0019      	movs	r1, r3
 80041c0:	4b21      	ldr	r3, [pc, #132]	; (8004248 <HAL_RCC_ClockConfig+0x1f0>)
 80041c2:	683a      	ldr	r2, [r7, #0]
 80041c4:	430a      	orrs	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80041c8:	f7fd ff6a 	bl	80020a0 <HAL_GetTick>
 80041cc:	0003      	movs	r3, r0
 80041ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041d0:	e009      	b.n	80041e6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041d2:	f7fd ff65 	bl	80020a0 <HAL_GetTick>
 80041d6:	0002      	movs	r2, r0
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	4a1b      	ldr	r2, [pc, #108]	; (800424c <HAL_RCC_ClockConfig+0x1f4>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e02c      	b.n	8004240 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041e6:	4b18      	ldr	r3, [pc, #96]	; (8004248 <HAL_RCC_ClockConfig+0x1f0>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2207      	movs	r2, #7
 80041ec:	4013      	ands	r3, r2
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d1ee      	bne.n	80041d2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2204      	movs	r2, #4
 80041fa:	4013      	ands	r3, r2
 80041fc:	d009      	beq.n	8004212 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80041fe:	4b14      	ldr	r3, [pc, #80]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	4a15      	ldr	r2, [pc, #84]	; (8004258 <HAL_RCC_ClockConfig+0x200>)
 8004204:	4013      	ands	r3, r2
 8004206:	0019      	movs	r1, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68da      	ldr	r2, [r3, #12]
 800420c:	4b10      	ldr	r3, [pc, #64]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 800420e:	430a      	orrs	r2, r1
 8004210:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004212:	f000 f829 	bl	8004268 <HAL_RCC_GetSysClockFreq>
 8004216:	0001      	movs	r1, r0
 8004218:	4b0d      	ldr	r3, [pc, #52]	; (8004250 <HAL_RCC_ClockConfig+0x1f8>)
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	0a1b      	lsrs	r3, r3, #8
 800421e:	220f      	movs	r2, #15
 8004220:	401a      	ands	r2, r3
 8004222:	4b0e      	ldr	r3, [pc, #56]	; (800425c <HAL_RCC_ClockConfig+0x204>)
 8004224:	0092      	lsls	r2, r2, #2
 8004226:	58d3      	ldr	r3, [r2, r3]
 8004228:	221f      	movs	r2, #31
 800422a:	4013      	ands	r3, r2
 800422c:	000a      	movs	r2, r1
 800422e:	40da      	lsrs	r2, r3
 8004230:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <HAL_RCC_ClockConfig+0x208>)
 8004232:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004234:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <HAL_RCC_ClockConfig+0x20c>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	0018      	movs	r0, r3
 800423a:	f7fd fed7 	bl	8001fec <HAL_InitTick>
 800423e:	0003      	movs	r3, r0
}
 8004240:	0018      	movs	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	b004      	add	sp, #16
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40022000 	.word	0x40022000
 800424c:	00001388 	.word	0x00001388
 8004250:	40021000 	.word	0x40021000
 8004254:	fffff0ff 	.word	0xfffff0ff
 8004258:	ffff8fff 	.word	0xffff8fff
 800425c:	08004790 	.word	0x08004790
 8004260:	2000001c 	.word	0x2000001c
 8004264:	20000020 	.word	0x20000020

08004268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800426e:	4b3c      	ldr	r3, [pc, #240]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	2238      	movs	r2, #56	; 0x38
 8004274:	4013      	ands	r3, r2
 8004276:	d10f      	bne.n	8004298 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004278:	4b39      	ldr	r3, [pc, #228]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	0adb      	lsrs	r3, r3, #11
 800427e:	2207      	movs	r2, #7
 8004280:	4013      	ands	r3, r2
 8004282:	2201      	movs	r2, #1
 8004284:	409a      	lsls	r2, r3
 8004286:	0013      	movs	r3, r2
 8004288:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800428a:	6839      	ldr	r1, [r7, #0]
 800428c:	4835      	ldr	r0, [pc, #212]	; (8004364 <HAL_RCC_GetSysClockFreq+0xfc>)
 800428e:	f7fb ff39 	bl	8000104 <__udivsi3>
 8004292:	0003      	movs	r3, r0
 8004294:	613b      	str	r3, [r7, #16]
 8004296:	e05d      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004298:	4b31      	ldr	r3, [pc, #196]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	2238      	movs	r2, #56	; 0x38
 800429e:	4013      	ands	r3, r2
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d102      	bne.n	80042aa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042a4:	4b30      	ldr	r3, [pc, #192]	; (8004368 <HAL_RCC_GetSysClockFreq+0x100>)
 80042a6:	613b      	str	r3, [r7, #16]
 80042a8:	e054      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80042aa:	4b2d      	ldr	r3, [pc, #180]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	2238      	movs	r2, #56	; 0x38
 80042b0:	4013      	ands	r3, r2
 80042b2:	2b10      	cmp	r3, #16
 80042b4:	d138      	bne.n	8004328 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80042b6:	4b2a      	ldr	r3, [pc, #168]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	2203      	movs	r2, #3
 80042bc:	4013      	ands	r3, r2
 80042be:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042c0:	4b27      	ldr	r3, [pc, #156]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	091b      	lsrs	r3, r3, #4
 80042c6:	2207      	movs	r2, #7
 80042c8:	4013      	ands	r3, r2
 80042ca:	3301      	adds	r3, #1
 80042cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2b03      	cmp	r3, #3
 80042d2:	d10d      	bne.n	80042f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco =  (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042d4:	68b9      	ldr	r1, [r7, #8]
 80042d6:	4824      	ldr	r0, [pc, #144]	; (8004368 <HAL_RCC_GetSysClockFreq+0x100>)
 80042d8:	f7fb ff14 	bl	8000104 <__udivsi3>
 80042dc:	0003      	movs	r3, r0
 80042de:	0019      	movs	r1, r3
 80042e0:	4b1f      	ldr	r3, [pc, #124]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	0a1b      	lsrs	r3, r3, #8
 80042e6:	227f      	movs	r2, #127	; 0x7f
 80042e8:	4013      	ands	r3, r2
 80042ea:	434b      	muls	r3, r1
 80042ec:	617b      	str	r3, [r7, #20]
        break;
 80042ee:	e00d      	b.n	800430c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80042f0:	68b9      	ldr	r1, [r7, #8]
 80042f2:	481c      	ldr	r0, [pc, #112]	; (8004364 <HAL_RCC_GetSysClockFreq+0xfc>)
 80042f4:	f7fb ff06 	bl	8000104 <__udivsi3>
 80042f8:	0003      	movs	r3, r0
 80042fa:	0019      	movs	r1, r3
 80042fc:	4b18      	ldr	r3, [pc, #96]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	0a1b      	lsrs	r3, r3, #8
 8004302:	227f      	movs	r2, #127	; 0x7f
 8004304:	4013      	ands	r3, r2
 8004306:	434b      	muls	r3, r1
 8004308:	617b      	str	r3, [r7, #20]
        break;
 800430a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800430c:	4b14      	ldr	r3, [pc, #80]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	0f5b      	lsrs	r3, r3, #29
 8004312:	2207      	movs	r2, #7
 8004314:	4013      	ands	r3, r2
 8004316:	3301      	adds	r3, #1
 8004318:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	6978      	ldr	r0, [r7, #20]
 800431e:	f7fb fef1 	bl	8000104 <__udivsi3>
 8004322:	0003      	movs	r3, r0
 8004324:	613b      	str	r3, [r7, #16]
 8004326:	e015      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004328:	4b0d      	ldr	r3, [pc, #52]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	2238      	movs	r2, #56	; 0x38
 800432e:	4013      	ands	r3, r2
 8004330:	2b20      	cmp	r3, #32
 8004332:	d103      	bne.n	800433c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004334:	2380      	movs	r3, #128	; 0x80
 8004336:	021b      	lsls	r3, r3, #8
 8004338:	613b      	str	r3, [r7, #16]
 800433a:	e00b      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800433c:	4b08      	ldr	r3, [pc, #32]	; (8004360 <HAL_RCC_GetSysClockFreq+0xf8>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2238      	movs	r2, #56	; 0x38
 8004342:	4013      	ands	r3, r2
 8004344:	2b18      	cmp	r3, #24
 8004346:	d103      	bne.n	8004350 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004348:	23fa      	movs	r3, #250	; 0xfa
 800434a:	01db      	lsls	r3, r3, #7
 800434c:	613b      	str	r3, [r7, #16]
 800434e:	e001      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004350:	2300      	movs	r3, #0
 8004352:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004354:	693b      	ldr	r3, [r7, #16]
}
 8004356:	0018      	movs	r0, r3
 8004358:	46bd      	mov	sp, r7
 800435a:	b006      	add	sp, #24
 800435c:	bd80      	pop	{r7, pc}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	40021000 	.word	0x40021000
 8004364:	00f42400 	.word	0x00f42400
 8004368:	007a1200 	.word	0x007a1200

0800436c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004374:	2313      	movs	r3, #19
 8004376:	18fb      	adds	r3, r7, r3
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800437c:	2312      	movs	r3, #18
 800437e:	18fb      	adds	r3, r7, r3
 8004380:	2200      	movs	r2, #0
 8004382:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	2380      	movs	r3, #128	; 0x80
 800438a:	029b      	lsls	r3, r3, #10
 800438c:	4013      	ands	r3, r2
 800438e:	d100      	bne.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004390:	e0a4      	b.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004392:	2311      	movs	r3, #17
 8004394:	18fb      	adds	r3, r7, r3
 8004396:	2200      	movs	r2, #0
 8004398:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800439a:	4ba5      	ldr	r3, [pc, #660]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800439c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800439e:	2380      	movs	r3, #128	; 0x80
 80043a0:	055b      	lsls	r3, r3, #21
 80043a2:	4013      	ands	r3, r2
 80043a4:	d111      	bne.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043a6:	4ba2      	ldr	r3, [pc, #648]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043aa:	4ba1      	ldr	r3, [pc, #644]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043ac:	2180      	movs	r1, #128	; 0x80
 80043ae:	0549      	lsls	r1, r1, #21
 80043b0:	430a      	orrs	r2, r1
 80043b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80043b4:	4b9e      	ldr	r3, [pc, #632]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043b8:	2380      	movs	r3, #128	; 0x80
 80043ba:	055b      	lsls	r3, r3, #21
 80043bc:	4013      	ands	r3, r2
 80043be:	60bb      	str	r3, [r7, #8]
 80043c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043c2:	2311      	movs	r3, #17
 80043c4:	18fb      	adds	r3, r7, r3
 80043c6:	2201      	movs	r2, #1
 80043c8:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043ca:	4b9a      	ldr	r3, [pc, #616]	; (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	4b99      	ldr	r3, [pc, #612]	; (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80043d0:	2180      	movs	r1, #128	; 0x80
 80043d2:	0049      	lsls	r1, r1, #1
 80043d4:	430a      	orrs	r2, r1
 80043d6:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043d8:	f7fd fe62 	bl	80020a0 <HAL_GetTick>
 80043dc:	0003      	movs	r3, r0
 80043de:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043e0:	e00b      	b.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043e2:	f7fd fe5d 	bl	80020a0 <HAL_GetTick>
 80043e6:	0002      	movs	r2, r0
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d904      	bls.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 80043f0:	2313      	movs	r3, #19
 80043f2:	18fb      	adds	r3, r7, r3
 80043f4:	2203      	movs	r2, #3
 80043f6:	701a      	strb	r2, [r3, #0]
        break;
 80043f8:	e005      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043fa:	4b8e      	ldr	r3, [pc, #568]	; (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	2380      	movs	r3, #128	; 0x80
 8004400:	005b      	lsls	r3, r3, #1
 8004402:	4013      	ands	r3, r2
 8004404:	d0ed      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 8004406:	2313      	movs	r3, #19
 8004408:	18fb      	adds	r3, r7, r3
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d154      	bne.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004410:	4b87      	ldr	r3, [pc, #540]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004412:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004414:	23c0      	movs	r3, #192	; 0xc0
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4013      	ands	r3, r2
 800441a:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d019      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	429a      	cmp	r2, r3
 800442a:	d014      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800442c:	4b80      	ldr	r3, [pc, #512]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800442e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004430:	4a81      	ldr	r2, [pc, #516]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004432:	4013      	ands	r3, r2
 8004434:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004436:	4b7e      	ldr	r3, [pc, #504]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004438:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800443a:	4b7d      	ldr	r3, [pc, #500]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800443c:	2180      	movs	r1, #128	; 0x80
 800443e:	0249      	lsls	r1, r1, #9
 8004440:	430a      	orrs	r2, r1
 8004442:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004444:	4b7a      	ldr	r3, [pc, #488]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004446:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004448:	4b79      	ldr	r3, [pc, #484]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800444a:	497c      	ldr	r1, [pc, #496]	; (800463c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800444c:	400a      	ands	r2, r1
 800444e:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004450:	4b77      	ldr	r3, [pc, #476]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	2201      	movs	r2, #1
 800445a:	4013      	ands	r3, r2
 800445c:	d016      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800445e:	f7fd fe1f 	bl	80020a0 <HAL_GetTick>
 8004462:	0003      	movs	r3, r0
 8004464:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004466:	e00c      	b.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004468:	f7fd fe1a 	bl	80020a0 <HAL_GetTick>
 800446c:	0002      	movs	r2, r0
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	4a73      	ldr	r2, [pc, #460]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d904      	bls.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 8004478:	2313      	movs	r3, #19
 800447a:	18fb      	adds	r3, r7, r3
 800447c:	2203      	movs	r2, #3
 800447e:	701a      	strb	r2, [r3, #0]
            break;
 8004480:	e004      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004482:	4b6b      	ldr	r3, [pc, #428]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004486:	2202      	movs	r2, #2
 8004488:	4013      	ands	r3, r2
 800448a:	d0ed      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 800448c:	2313      	movs	r3, #19
 800448e:	18fb      	adds	r3, r7, r3
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d10a      	bne.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004496:	4b66      	ldr	r3, [pc, #408]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800449a:	4a67      	ldr	r2, [pc, #412]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800449c:	4013      	ands	r3, r2
 800449e:	0019      	movs	r1, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044a4:	4b62      	ldr	r3, [pc, #392]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044a6:	430a      	orrs	r2, r1
 80044a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80044aa:	e00c      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044ac:	2312      	movs	r3, #18
 80044ae:	18fb      	adds	r3, r7, r3
 80044b0:	2213      	movs	r2, #19
 80044b2:	18ba      	adds	r2, r7, r2
 80044b4:	7812      	ldrb	r2, [r2, #0]
 80044b6:	701a      	strb	r2, [r3, #0]
 80044b8:	e005      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ba:	2312      	movs	r3, #18
 80044bc:	18fb      	adds	r3, r7, r3
 80044be:	2213      	movs	r2, #19
 80044c0:	18ba      	adds	r2, r7, r2
 80044c2:	7812      	ldrb	r2, [r2, #0]
 80044c4:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044c6:	2311      	movs	r3, #17
 80044c8:	18fb      	adds	r3, r7, r3
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d105      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044d0:	4b57      	ldr	r3, [pc, #348]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044d4:	4b56      	ldr	r3, [pc, #344]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044d6:	495b      	ldr	r1, [pc, #364]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80044d8:	400a      	ands	r2, r1
 80044da:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2201      	movs	r2, #1
 80044e2:	4013      	ands	r3, r2
 80044e4:	d009      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044e6:	4b52      	ldr	r3, [pc, #328]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ea:	2203      	movs	r2, #3
 80044ec:	4393      	bics	r3, r2
 80044ee:	0019      	movs	r1, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	4b4e      	ldr	r3, [pc, #312]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044f6:	430a      	orrs	r2, r1
 80044f8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_LPUART1SEL)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2220      	movs	r2, #32
 8004500:	4013      	ands	r3, r2
 8004502:	d009      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004504:	4b4a      	ldr	r3, [pc, #296]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004508:	4a4f      	ldr	r2, [pc, #316]	; (8004648 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800450a:	4013      	ands	r3, r2
 800450c:	0019      	movs	r1, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	689a      	ldr	r2, [r3, #8]
 8004512:	4b47      	ldr	r3, [pc, #284]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004514:	430a      	orrs	r2, r1
 8004516:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPUART1SEL */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	2380      	movs	r3, #128	; 0x80
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4013      	ands	r3, r2
 8004522:	d009      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004524:	4b42      	ldr	r3, [pc, #264]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004528:	4a48      	ldr	r2, [pc, #288]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800452a:	4013      	ands	r3, r2
 800452c:	0019      	movs	r1, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695a      	ldr	r2, [r3, #20]
 8004532:	4b3f      	ldr	r3, [pc, #252]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004534:	430a      	orrs	r2, r1
 8004536:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	2380      	movs	r3, #128	; 0x80
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	4013      	ands	r3, r2
 8004542:	d009      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004544:	4b3a      	ldr	r3, [pc, #232]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004548:	4a41      	ldr	r2, [pc, #260]	; (8004650 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800454a:	4013      	ands	r3, r2
 800454c:	0019      	movs	r1, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	699a      	ldr	r2, [r3, #24]
 8004552:	4b37      	ldr	r3, [pc, #220]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004554:	430a      	orrs	r2, r1
 8004556:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2240      	movs	r2, #64	; 0x40
 800455e:	4013      	ands	r3, r2
 8004560:	d009      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004562:	4b33      	ldr	r3, [pc, #204]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004566:	4a3b      	ldr	r2, [pc, #236]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004568:	4013      	ands	r3, r2
 800456a:	0019      	movs	r1, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	4b2f      	ldr	r3, [pc, #188]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004572:	430a      	orrs	r2, r1
 8004574:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RCC_CCIPR_RNGSEL */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	2380      	movs	r3, #128	; 0x80
 800457c:	01db      	lsls	r3, r3, #7
 800457e:	4013      	ands	r3, r2
 8004580:	d015      	beq.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004582:	4b2b      	ldr	r3, [pc, #172]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	0899      	lsrs	r1, r3, #2
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	69da      	ldr	r2, [r3, #28]
 800458e:	4b28      	ldr	r3, [pc, #160]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004590:	430a      	orrs	r2, r1
 8004592:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	69da      	ldr	r2, [r3, #28]
 8004598:	2380      	movs	r3, #128	; 0x80
 800459a:	05db      	lsls	r3, r3, #23
 800459c:	429a      	cmp	r2, r3
 800459e:	d106      	bne.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x242>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80045a0:	4b23      	ldr	r3, [pc, #140]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045a2:	68da      	ldr	r2, [r3, #12]
 80045a4:	4b22      	ldr	r3, [pc, #136]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045a6:	2180      	movs	r1, #128	; 0x80
 80045a8:	0249      	lsls	r1, r1, #9
 80045aa:	430a      	orrs	r2, r1
 80045ac:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_CECSEL */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	2380      	movs	r3, #128	; 0x80
 80045b4:	039b      	lsls	r3, r3, #14
 80045b6:	4013      	ands	r3, r2
 80045b8:	d016      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80045ba:	4b1d      	ldr	r3, [pc, #116]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045be:	4a26      	ldr	r2, [pc, #152]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80045c0:	4013      	ands	r3, r2
 80045c2:	0019      	movs	r1, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a1a      	ldr	r2, [r3, #32]
 80045c8:	4b19      	ldr	r3, [pc, #100]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045ca:	430a      	orrs	r2, r1
 80045cc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a1a      	ldr	r2, [r3, #32]
 80045d2:	2380      	movs	r3, #128	; 0x80
 80045d4:	03db      	lsls	r3, r3, #15
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d106      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80045da:	4b15      	ldr	r3, [pc, #84]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045dc:	68da      	ldr	r2, [r3, #12]
 80045de:	4b14      	ldr	r3, [pc, #80]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045e0:	2180      	movs	r1, #128	; 0x80
 80045e2:	0449      	lsls	r1, r1, #17
 80045e4:	430a      	orrs	r2, r1
 80045e6:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	2380      	movs	r3, #128	; 0x80
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	4013      	ands	r3, r2
 80045f2:	d016      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80045f4:	4b0e      	ldr	r3, [pc, #56]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f8:	4a18      	ldr	r2, [pc, #96]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045fa:	4013      	ands	r3, r2
 80045fc:	0019      	movs	r1, r3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	691a      	ldr	r2, [r3, #16]
 8004602:	4b0b      	ldr	r3, [pc, #44]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004604:	430a      	orrs	r2, r1
 8004606:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	2380      	movs	r3, #128	; 0x80
 800460e:	01db      	lsls	r3, r3, #7
 8004610:	429a      	cmp	r2, r3
 8004612:	d106      	bne.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004614:	4b06      	ldr	r3, [pc, #24]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004616:	68da      	ldr	r2, [r3, #12]
 8004618:	4b05      	ldr	r3, [pc, #20]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800461a:	2180      	movs	r1, #128	; 0x80
 800461c:	0249      	lsls	r1, r1, #9
 800461e:	430a      	orrs	r2, r1
 8004620:	60da      	str	r2, [r3, #12]
    }
  }

  return status;
 8004622:	2312      	movs	r3, #18
 8004624:	18fb      	adds	r3, r7, r3
 8004626:	781b      	ldrb	r3, [r3, #0]
}
 8004628:	0018      	movs	r0, r3
 800462a:	46bd      	mov	sp, r7
 800462c:	b006      	add	sp, #24
 800462e:	bd80      	pop	{r7, pc}
 8004630:	40021000 	.word	0x40021000
 8004634:	40007000 	.word	0x40007000
 8004638:	fffffcff 	.word	0xfffffcff
 800463c:	fffeffff 	.word	0xfffeffff
 8004640:	00001388 	.word	0x00001388
 8004644:	efffffff 	.word	0xefffffff
 8004648:	fffff3ff 	.word	0xfffff3ff
 800464c:	fff3ffff 	.word	0xfff3ffff
 8004650:	ffcfffff 	.word	0xffcfffff
 8004654:	ffffcfff 	.word	0xffffcfff
 8004658:	ffbfffff 	.word	0xffbfffff
 800465c:	ffff3fff 	.word	0xffff3fff

08004660 <__libc_init_array>:
 8004660:	b570      	push	{r4, r5, r6, lr}
 8004662:	2600      	movs	r6, #0
 8004664:	4d0c      	ldr	r5, [pc, #48]	; (8004698 <__libc_init_array+0x38>)
 8004666:	4c0d      	ldr	r4, [pc, #52]	; (800469c <__libc_init_array+0x3c>)
 8004668:	1b64      	subs	r4, r4, r5
 800466a:	10a4      	asrs	r4, r4, #2
 800466c:	42a6      	cmp	r6, r4
 800466e:	d109      	bne.n	8004684 <__libc_init_array+0x24>
 8004670:	2600      	movs	r6, #0
 8004672:	f000 f821 	bl	80046b8 <_init>
 8004676:	4d0a      	ldr	r5, [pc, #40]	; (80046a0 <__libc_init_array+0x40>)
 8004678:	4c0a      	ldr	r4, [pc, #40]	; (80046a4 <__libc_init_array+0x44>)
 800467a:	1b64      	subs	r4, r4, r5
 800467c:	10a4      	asrs	r4, r4, #2
 800467e:	42a6      	cmp	r6, r4
 8004680:	d105      	bne.n	800468e <__libc_init_array+0x2e>
 8004682:	bd70      	pop	{r4, r5, r6, pc}
 8004684:	00b3      	lsls	r3, r6, #2
 8004686:	58eb      	ldr	r3, [r5, r3]
 8004688:	4798      	blx	r3
 800468a:	3601      	adds	r6, #1
 800468c:	e7ee      	b.n	800466c <__libc_init_array+0xc>
 800468e:	00b3      	lsls	r3, r6, #2
 8004690:	58eb      	ldr	r3, [r5, r3]
 8004692:	4798      	blx	r3
 8004694:	3601      	adds	r6, #1
 8004696:	e7f2      	b.n	800467e <__libc_init_array+0x1e>
 8004698:	080047d0 	.word	0x080047d0
 800469c:	080047d0 	.word	0x080047d0
 80046a0:	080047d0 	.word	0x080047d0
 80046a4:	080047d4 	.word	0x080047d4

080046a8 <memset>:
 80046a8:	0003      	movs	r3, r0
 80046aa:	1812      	adds	r2, r2, r0
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d100      	bne.n	80046b2 <memset+0xa>
 80046b0:	4770      	bx	lr
 80046b2:	7019      	strb	r1, [r3, #0]
 80046b4:	3301      	adds	r3, #1
 80046b6:	e7f9      	b.n	80046ac <memset+0x4>

080046b8 <_init>:
 80046b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ba:	46c0      	nop			; (mov r8, r8)
 80046bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046be:	bc08      	pop	{r3}
 80046c0:	469e      	mov	lr, r3
 80046c2:	4770      	bx	lr

080046c4 <_fini>:
 80046c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046c6:	46c0      	nop			; (mov r8, r8)
 80046c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046ca:	bc08      	pop	{r3}
 80046cc:	469e      	mov	lr, r3
 80046ce:	4770      	bx	lr
