$date
	Sun Oct 24 13:38:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fun_tb $end
$var wire 1 ! e $end
$var wire 1 " d $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module a1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " d $end
$var wire 1 ! e $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
0&
0%
0$
0#
1"
0!
$end
#5
1!
1%
#10
0"
0(
0!
1&
0%
1$
#15
1"
1'
0!
1%
#20
0"
0'
0%
0$
1#
#25
1!
1%
#30
0!
0%
1$
#35
1"
1'
0!
1%
#40
