Summary
======
Overall execution cycle = 580774185
Total execution cycles per core:
- Processor 0 = 577729311
- Processor 1 = 578210473
- Processor 2 = 44824623
- Processor 3 = 580774185
======
Number of compute cycles per core:
- Processor 0 = 17729254
- Processor 1 = 17120545
- Processor 2 = 17556877
- Processor 3 = 17140113
======
Number of load/store instructions per core:
- Processor 0: Load = 2380720, Store = 889412
- Processor 1: Load = 2388005, Store = 899247
- Processor 2: Load = 74523, Store = 43175
- Processor 3: Load = 2416052, Store = 908867
======
Number of idle cycles
- Processor 0 = 560000057
- Processor 1 = 561089928
- Processor 2 = 27267746
- Processor 3 = 563634072
======
Data cache miss rate for each core
- Processor 0 = 0.5582835799900432 (1825661/3270132)
- Processor 1 = 0.5582763353706987 (1835195/3287252)
- Processor 2 = 0.6428486465360499 (75662/117698)
- Processor 3 = 0.55846142417304 (1856839/3324919)
======
Amount of Data traffic in bytes on the bus
= 246880384
======
Number of invalidations or updates on the bus
= 1004865
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 3242185, numSharedAccess = 27947
- Cache 1: numPrivateAccess = 3251438, numSharedAccess = 35814
- Cache 2: numPrivateAccess = 114161, numSharedAccess = 3537
- Cache 3: numPrivateAccess = 3288170, numSharedAccess = 36749
======
Number of times each state is entered
- Cache 0: numO = 2
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 3
