

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Sun Sep 15 03:13:54 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   3|      -|      -|    -|
|Expression       |        -|   -|      0|    111|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|      6|    -|
|Memory           |        5|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    239|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   4|    239|    185|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|   4|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_9s_16s_24_1_1_U1  |mul_9s_16s_24_1_1  |        0|   1|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   1|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_9s_16s_24ns_24_4_1_U2  |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U3  |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U4  |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +--------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                                   Module                                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_bias_U       |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W       |        1|  0|   0|    0|     8|    7|     1|           56|
    |layer1_weights_0_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    |layer1_weights_1_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    |layer1_weights_2_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    |layer1_weights_3_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    +--------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                                           |        5|  0|   0|    0|    40|   43|     5|          344|
    +--------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_210_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln58_fu_330_p2   |         +|   0|  0|  22|          15|          15|
    |sum_3_fu_324_p2      |         +|   0|  0|  23|          16|          16|
    |icmp_ln14_fu_336_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln56_fu_204_p2  |      icmp|   0|  0|  13|           4|           5|
    |layer1_output_d0     |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 111|          57|          55|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |i_fu_74                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln58_reg_483                  |  15|   0|   15|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_fu_74                           |   4|   0|    4|          0|
    |layer1_weights_0_load_reg_423     |   9|   0|    9|          0|
    |sext_ln61_1_cast_reg_391          |  24|   0|   24|          0|
    |sext_ln61_2_cast_reg_386          |  24|   0|   24|          0|
    |sext_ln61_3_cast_reg_381          |  24|   0|   24|          0|
    |sext_ln61_cast_reg_396            |  24|   0|   24|          0|
    |sum_3_reg_478                     |  16|   0|   16|          0|
    |tmp_4_reg_438                     |  16|   0|   16|          0|
    |zext_ln56_reg_405                 |   4|   0|   64|         60|
    |zext_ln56_reg_405                 |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 239|  32|  299|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|sext_ln61               |   in|   16|     ap_none|                                sext_ln61|        scalar|
|sext_ln61_1             |   in|   16|     ap_none|                              sext_ln61_1|        scalar|
|sext_ln61_2             |   in|   16|     ap_none|                              sext_ln61_2|        scalar|
|sext_ln61_3             |   in|   16|     ap_none|                              sext_ln61_3|        scalar|
|layer1_output_address0  |  out|    3|   ap_memory|                            layer1_output|         array|
|layer1_output_ce0       |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_we0       |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_d0        |  out|   15|   ap_memory|                            layer1_output|         array|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln61_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_3"   --->   Operation 12 'read' 'sext_ln61_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln61_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_2"   --->   Operation 13 'read' 'sext_ln61_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln61_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_1"   --->   Operation 14 'read' 'sext_ln61_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln61_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61"   --->   Operation 15 'read' 'sext_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln61_3_cast = sext i16 %sext_ln61_3_read"   --->   Operation 16 'sext' 'sext_ln61_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln61_2_cast = sext i16 %sext_ln61_2_read"   --->   Operation 17 'sext' 'sext_ln61_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln61_1_cast = sext i16 %sext_ln61_1_read"   --->   Operation 18 'sext' 'sext_ln61_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln61_cast = sext i16 %sext_ln61_read"   --->   Operation 19 'sext' 'sext_ln61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer1_bias, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [nn.cpp:56]   --->   Operation 27 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln56 = icmp_eq  i4 %i_2, i4 8" [nn.cpp:56]   --->   Operation 28 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%add_ln56 = add i4 %i_2, i4 1" [nn.cpp:56]   --->   Operation 29 'add' 'add_ln56' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.body.split, void %VITIS_LOOP_68_3.exitStub" [nn.cpp:56]   --->   Operation 30 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %i_2" [nn.cpp:56]   --->   Operation 31 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_weights_0_addr = getelementptr i9 %layer1_weights_0, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 32 'getelementptr' 'layer1_weights_0_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%layer1_weights_0_load = load i3 %layer1_weights_0_addr" [nn.cpp:61]   --->   Operation 33 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_weights_1_addr = getelementptr i9 %layer1_weights_1, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 34 'getelementptr' 'layer1_weights_1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%layer1_weights_1_load = load i3 %layer1_weights_1_addr" [nn.cpp:61]   --->   Operation 35 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln56 = store i4 %add_ln56, i4 %i" [nn.cpp:56]   --->   Operation 36 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.70>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%layer1_weights_0_load = load i3 %layer1_weights_0_addr" [nn.cpp:61]   --->   Operation 37 'load' 'layer1_weights_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%layer1_weights_1_load = load i3 %layer1_weights_1_addr" [nn.cpp:61]   --->   Operation 38 'load' 'layer1_weights_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i9 %layer1_weights_1_load" [nn.cpp:61]   --->   Operation 39 'sext' 'sext_ln61_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.45ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_5, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 40 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%layer1_weights_2_addr = getelementptr i9 %layer1_weights_2, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 41 'getelementptr' 'layer1_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%layer1_weights_2_load = load i3 %layer1_weights_2_addr" [nn.cpp:61]   --->   Operation 42 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i9 %layer1_weights_0_load" [nn.cpp:61]   --->   Operation 43 'sext' 'sext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (5.57ns)   --->   "%mul_ln61 = mul i24 %sext_ln61_4, i24 %sext_ln61_cast" [nn.cpp:61]   --->   Operation 44 'mul' 'mul_ln61' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/3] (1.45ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_5, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 45 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln61, i32 8, i32 23" [nn.cpp:61]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%layer1_weights_2_load = load i3 %layer1_weights_2_addr" [nn.cpp:61]   --->   Operation 47 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i9 %layer1_weights_2_load" [nn.cpp:61]   --->   Operation 48 'sext' 'sext_ln61_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_6, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 49 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%layer1_weights_3_addr = getelementptr i9 %layer1_weights_3, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 50 'getelementptr' 'layer1_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%layer1_weights_3_load = load i3 %layer1_weights_3_addr" [nn.cpp:61]   --->   Operation 51 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_5, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 52 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:61]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i24 %shl_ln, i24 %mul_ln61_1" [nn.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_6, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 55 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%layer1_weights_3_load = load i3 %layer1_weights_3_addr" [nn.cpp:61]   --->   Operation 56 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i9 %layer1_weights_3_load" [nn.cpp:61]   --->   Operation 57 'sext' 'sext_ln61_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_7, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 58 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 59 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i24 %shl_ln, i24 %mul_ln61_1" [nn.cpp:61]   --->   Operation 59 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_6, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 60 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61, i32 8, i32 23" [nn.cpp:61]   --->   Operation 61 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:61]   --->   Operation 62 'bitconcatenate' 'shl_ln61_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i24 %shl_ln61_1, i24 %mul_ln61_2" [nn.cpp:61]   --->   Operation 63 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_7, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 64 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 65 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i24 %shl_ln61_1, i24 %mul_ln61_2" [nn.cpp:61]   --->   Operation 65 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_7, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 66 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_1, i32 8, i32 23" [nn.cpp:61]   --->   Operation 67 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln61_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:61]   --->   Operation 68 'bitconcatenate' 'shl_ln61_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_2 = add i24 %shl_ln61_2, i24 %mul_ln61_3" [nn.cpp:61]   --->   Operation 69 'add' 'add_ln61_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i7 %layer1_bias, i64 0, i64 %zext_ln56" [nn.cpp:63]   --->   Operation 70 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%layer1_bias_load = load i3 %layer1_bias_addr" [nn.cpp:63]   --->   Operation 71 'load' 'layer1_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 72 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_2 = add i24 %shl_ln61_2, i24 %mul_ln61_3" [nn.cpp:61]   --->   Operation 72 'add' 'add_ln61_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_2, i32 8, i32 23" [nn.cpp:61]   --->   Operation 73 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%layer1_bias_load = load i3 %layer1_bias_addr" [nn.cpp:63]   --->   Operation 74 'load' 'layer1_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 8> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %layer1_bias_load" [nn.cpp:63]   --->   Operation 75 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln61_2, i32 8, i32 22" [nn.cpp:63]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i7 %layer1_bias_load" [nn.cpp:63]   --->   Operation 77 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (2.14ns)   --->   "%sum_3 = add i16 %zext_ln63, i16 %sum" [nn.cpp:63]   --->   Operation 78 'add' 'sum_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (2.14ns)   --->   "%add_ln58 = add i15 %zext_ln63_1, i15 %trunc_ln" [nn.cpp:58]   --->   Operation 79 'add' 'add_ln58' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.29>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [nn.cpp:57]   --->   Operation 80 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [nn.cpp:56]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [nn.cpp:56]   --->   Operation 82 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_3, i16 0" [nn.cpp:14->nn.cpp:64]   --->   Operation 83 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln58, i15 0" [nn.cpp:14->nn.cpp:64]   --->   Operation 84 'select' 'select_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln56" [nn.cpp:64]   --->   Operation 85 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.15ns)   --->   "%store_ln64 = store i15 %select_ln14, i3 %layer1_output_addr" [nn.cpp:64]   --->   Operation 86 'store' 'store_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body" [nn.cpp:56]   --->   Operation 87 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln61]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln61_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln61_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln61_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000]
sext_ln61_3_read       (read             ) [ 000000000]
sext_ln61_2_read       (read             ) [ 000000000]
sext_ln61_1_read       (read             ) [ 000000000]
sext_ln61_read         (read             ) [ 000000000]
sext_ln61_3_cast       (sext             ) [ 011111100]
sext_ln61_2_cast       (sext             ) [ 011111000]
sext_ln61_1_cast       (sext             ) [ 011110000]
sext_ln61_cast         (sext             ) [ 011100000]
specmemcore_ln0        (specmemcore      ) [ 000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000]
store_ln0              (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
i_2                    (load             ) [ 000000000]
icmp_ln56              (icmp             ) [ 011111110]
add_ln56               (add              ) [ 000000000]
br_ln56                (br               ) [ 000000000]
zext_ln56              (zext             ) [ 011111111]
layer1_weights_0_addr  (getelementptr    ) [ 011000000]
layer1_weights_1_addr  (getelementptr    ) [ 011000000]
store_ln56             (store            ) [ 000000000]
layer1_weights_0_load  (load             ) [ 010100000]
layer1_weights_1_load  (load             ) [ 000000000]
sext_ln61_5            (sext             ) [ 010110000]
layer1_weights_2_addr  (getelementptr    ) [ 010100000]
sext_ln61_4            (sext             ) [ 000000000]
mul_ln61               (mul              ) [ 000000000]
tmp_4                  (partselect       ) [ 010010000]
layer1_weights_2_load  (load             ) [ 000000000]
sext_ln61_6            (sext             ) [ 010011000]
layer1_weights_3_addr  (getelementptr    ) [ 010010000]
mul_ln61_1             (mul              ) [ 010001000]
shl_ln                 (bitconcatenate   ) [ 010001000]
layer1_weights_3_load  (load             ) [ 000000000]
sext_ln61_7            (sext             ) [ 010001100]
add_ln61               (add              ) [ 000000000]
mul_ln61_2             (mul              ) [ 010000100]
tmp_5                  (partselect       ) [ 000000000]
shl_ln61_1             (bitconcatenate   ) [ 010000100]
add_ln61_1             (add              ) [ 000000000]
mul_ln61_3             (mul              ) [ 010000010]
tmp_6                  (partselect       ) [ 000000000]
shl_ln61_2             (bitconcatenate   ) [ 010000010]
layer1_bias_addr       (getelementptr    ) [ 010000010]
add_ln61_2             (add              ) [ 000000000]
sum                    (partselect       ) [ 000000000]
layer1_bias_load       (load             ) [ 000000000]
zext_ln63              (zext             ) [ 000000000]
trunc_ln               (partselect       ) [ 000000000]
zext_ln63_1            (zext             ) [ 000000000]
sum_3                  (add              ) [ 010000001]
add_ln58               (add              ) [ 010000001]
specpipeline_ln57      (specpipeline     ) [ 000000000]
speclooptripcount_ln56 (speclooptripcount) [ 000000000]
specloopname_ln56      (specloopname     ) [ 000000000]
icmp_ln14              (icmp             ) [ 000000000]
select_ln14            (select           ) [ 000000000]
layer1_output_addr     (getelementptr    ) [ 000000000]
store_ln64             (store            ) [ 000000000]
br_ln56                (br               ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln61">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln61_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln61_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln61_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln61_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln61_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_output">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weights_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_weights_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weights_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_weights_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_bias">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln61_3_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln61_3_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln61_2_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln61_2_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln61_1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln61_1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln61_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln61_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layer1_weights_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_0_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_0_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="layer1_weights_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_1_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_1_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="layer1_weights_2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="1"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_2_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_2_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="layer1_weights_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="2"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_3_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_3_load/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="layer1_bias_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="5"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_bias_addr/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_bias_load/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="layer1_output_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="15" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="7"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln64_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="15" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln61_3_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_3_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln61_2_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_2_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln61_1_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln61_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_2_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln56_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln56_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln56_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln56_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln61_5_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_5/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln61_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="1"/>
<pin id="233" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_4/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mul_ln61_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="2"/>
<pin id="237" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="24" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln61_6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_6/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="1"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln61_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_7/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="shl_ln61_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="24" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_1/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="24" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln61_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_2/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sum_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="24" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln63_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln63_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sum_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln58_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="15" slack="0"/>
<pin id="333" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="1"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln14_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="15" slack="1"/>
<pin id="344" dir="0" index="2" bw="15" slack="0"/>
<pin id="345" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/8 "/>
</bind>
</comp>

<comp id="349" class="1007" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="1"/>
<pin id="352" dir="0" index="2" bw="24" slack="0"/>
<pin id="353" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_1/2 add_ln61/4 "/>
</bind>
</comp>

<comp id="357" class="1007" name="grp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="2"/>
<pin id="360" dir="0" index="2" bw="24" slack="0"/>
<pin id="361" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_2/3 add_ln61_1/5 "/>
</bind>
</comp>

<comp id="365" class="1007" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="3"/>
<pin id="368" dir="0" index="2" bw="24" slack="0"/>
<pin id="369" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_3/4 add_ln61_2/6 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="381" class="1005" name="sext_ln61_3_cast_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="24" slack="3"/>
<pin id="383" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln61_3_cast "/>
</bind>
</comp>

<comp id="386" class="1005" name="sext_ln61_2_cast_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="24" slack="2"/>
<pin id="388" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln61_2_cast "/>
</bind>
</comp>

<comp id="391" class="1005" name="sext_ln61_1_cast_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="1"/>
<pin id="393" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_1_cast "/>
</bind>
</comp>

<comp id="396" class="1005" name="sext_ln61_cast_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="2"/>
<pin id="398" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln61_cast "/>
</bind>
</comp>

<comp id="401" class="1005" name="icmp_ln56_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="6"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="405" class="1005" name="zext_ln56_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="413" class="1005" name="layer1_weights_0_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="1"/>
<pin id="415" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_0_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="layer1_weights_1_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="1"/>
<pin id="420" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_1_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="layer1_weights_0_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_0_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="sext_ln61_5_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="1"/>
<pin id="430" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_5 "/>
</bind>
</comp>

<comp id="433" class="1005" name="layer1_weights_2_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="1"/>
<pin id="435" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_2_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_4_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="443" class="1005" name="sext_ln61_6_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="24" slack="1"/>
<pin id="445" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_6 "/>
</bind>
</comp>

<comp id="448" class="1005" name="layer1_weights_3_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="1"/>
<pin id="450" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_3_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="shl_ln_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="24" slack="1"/>
<pin id="455" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="458" class="1005" name="sext_ln61_7_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="24" slack="1"/>
<pin id="460" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_7 "/>
</bind>
</comp>

<comp id="463" class="1005" name="shl_ln61_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="1"/>
<pin id="465" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln61_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="shl_ln61_2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="24" slack="1"/>
<pin id="470" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln61_2 "/>
</bind>
</comp>

<comp id="473" class="1005" name="layer1_bias_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="1"/>
<pin id="475" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_bias_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="sum_3_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln58_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="1"/>
<pin id="485" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="78" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="84" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="90" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="96" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="201" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="226"><net_src comp="210" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="122" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="135" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="148" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="264" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="281" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="310"><net_src comp="161" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="323"><net_src comp="161" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="307" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="298" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="320" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="311" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="72" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="354"><net_src comp="227" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="253" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="356"><net_src comp="349" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="362"><net_src comp="249" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="273" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="370"><net_src comp="260" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="290" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="373"><net_src comp="365" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="377"><net_src comp="74" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="384"><net_src comp="180" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="389"><net_src comp="184" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="394"><net_src comp="188" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="399"><net_src comp="192" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="404"><net_src comp="204" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="216" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="416"><net_src comp="102" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="421"><net_src comp="115" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="426"><net_src comp="109" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="431"><net_src comp="227" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="436"><net_src comp="128" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="441"><net_src comp="239" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="446"><net_src comp="249" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="451"><net_src comp="141" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="456"><net_src comp="253" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="461"><net_src comp="260" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="466"><net_src comp="273" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="471"><net_src comp="290" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="476"><net_src comp="154" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="481"><net_src comp="324" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="486"><net_src comp="330" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="341" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_output | {8 }
	Port: layer1_weights_0 | {}
	Port: layer1_weights_1 | {}
	Port: layer1_weights_2 | {}
	Port: layer1_weights_3 | {}
	Port: layer1_bias | {}
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : sext_ln61 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : sext_ln61_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : sext_ln61_2 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : sext_ln61_3 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : layer1_weights_0 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : layer1_weights_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : layer1_weights_2 | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : layer1_weights_3 | {3 4 }
	Port: neural_network_Pipeline_VITIS_LOOP_56_1 : layer1_bias | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		zext_ln56 : 2
		layer1_weights_0_addr : 3
		layer1_weights_0_load : 4
		layer1_weights_1_addr : 3
		layer1_weights_1_load : 4
		store_ln56 : 3
	State 2
		sext_ln61_5 : 1
		mul_ln61_1 : 2
		layer1_weights_2_load : 1
	State 3
		mul_ln61 : 1
		tmp_4 : 2
		sext_ln61_6 : 1
		mul_ln61_2 : 2
		layer1_weights_3_load : 1
	State 4
		add_ln61 : 1
		sext_ln61_7 : 1
		mul_ln61_3 : 2
	State 5
		tmp_5 : 1
		shl_ln61_1 : 2
		add_ln61_1 : 3
	State 6
		tmp_6 : 1
		shl_ln61_2 : 2
		add_ln61_2 : 3
		layer1_bias_load : 1
	State 7
		sum : 1
		zext_ln63 : 1
		trunc_ln : 1
		zext_ln63_1 : 1
		sum_3 : 2
		add_ln58 : 2
	State 8
		select_ln14 : 1
		store_ln64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln56_fu_210       |    0    |    0    |    13   |
|    add   |         sum_3_fu_324        |    0    |    0    |    23   |
|          |       add_ln58_fu_330       |    0    |    0    |    22   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln56_fu_204      |    0    |    0    |    13   |
|          |       icmp_ln14_fu_336      |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln14_fu_341     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln61_fu_234       |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_349         |    1    |    0    |    0    |
|  muladd  |          grp_fu_357         |    1    |    0    |    0    |
|          |          grp_fu_365         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln61_3_read_read_fu_78 |    0    |    0    |    0    |
|   read   | sext_ln61_2_read_read_fu_84 |    0    |    0    |    0    |
|          | sext_ln61_1_read_read_fu_90 |    0    |    0    |    0    |
|          |  sext_ln61_read_read_fu_96  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   sext_ln61_3_cast_fu_180   |    0    |    0    |    0    |
|          |   sext_ln61_2_cast_fu_184   |    0    |    0    |    0    |
|          |   sext_ln61_1_cast_fu_188   |    0    |    0    |    0    |
|   sext   |    sext_ln61_cast_fu_192    |    0    |    0    |    0    |
|          |      sext_ln61_5_fu_227     |    0    |    0    |    0    |
|          |      sext_ln61_4_fu_231     |    0    |    0    |    0    |
|          |      sext_ln61_6_fu_249     |    0    |    0    |    0    |
|          |      sext_ln61_7_fu_260     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln56_fu_216      |    0    |    0    |    0    |
|   zext   |       zext_ln63_fu_307      |    0    |    0    |    0    |
|          |      zext_ln63_1_fu_320     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_239        |    0    |    0    |    0    |
|          |         tmp_5_fu_264        |    0    |    0    |    0    |
|partselect|         tmp_6_fu_281        |    0    |    0    |    0    |
|          |          sum_fu_298         |    0    |    0    |    0    |
|          |       trunc_ln_fu_311       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_253        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln61_1_fu_273      |    0    |    0    |    0    |
|          |      shl_ln61_2_fu_290      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |   115   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln58_reg_483      |   15   |
|          i_reg_374          |    4   |
|      icmp_ln56_reg_401      |    1   |
|   layer1_bias_addr_reg_473  |    3   |
|layer1_weights_0_addr_reg_413|    3   |
|layer1_weights_0_load_reg_423|    9   |
|layer1_weights_1_addr_reg_418|    3   |
|layer1_weights_2_addr_reg_433|    3   |
|layer1_weights_3_addr_reg_448|    3   |
|   sext_ln61_1_cast_reg_391  |   24   |
|   sext_ln61_2_cast_reg_386  |   24   |
|   sext_ln61_3_cast_reg_381  |   24   |
|     sext_ln61_5_reg_428     |   24   |
|     sext_ln61_6_reg_443     |   24   |
|     sext_ln61_7_reg_458     |   24   |
|    sext_ln61_cast_reg_396   |   24   |
|      shl_ln61_1_reg_463     |   24   |
|      shl_ln61_2_reg_468     |   24   |
|        shl_ln_reg_453       |   24   |
|        sum_3_reg_478        |   16   |
|        tmp_4_reg_438        |   16   |
|      zext_ln56_reg_405      |   64   |
+-----------------------------+--------+
|            Total            |   380  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_148 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_349    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_357    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_365    |  p0  |   3  |   9  |   27   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   111  || 12.9773 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   115  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   84   |
|  Register |    -   |    -   |   380  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   380  |   199  |
+-----------+--------+--------+--------+--------+
