design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/alu,alu,RUN_2025.04.27_14.15.03,flow completed,0h0m44s0ms,0h0m31s0ms,31555.555555555555,0.01,14200.0,-1,17.9497,511.36,114,0,0,0,0,0,0,0,0,0,0,0,12441,1314,0.0,-1,0.0,0.0,-0.77,0.0,-1,0.0,0.0,-1.8,-1,0.0,42.25,39.26,8.55,7.53,0.0,214,237,4,27,0,0,0,218,8,0,13,16,36,25,7,7,19,8,9,487,90,3,131,142,853,6761.484800000001,2.55e-05,6.41e-05,7.06e-07,3.15e-05,8.13e-05,1.26e-09,3.45e-05,9.57e-05,1.88e-09,2.17,10.77,92.85051067780873,10,1,45,25,25,0.3,1,10,0.65,0,sky130_fd_sc_hd,AREA 0
