#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 23 22:28:40 2024
# Process ID: 168010
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 2883.830 MHz, CPU Physical cores: 4, Host memory: 16483 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 168078
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2082.398 ; gain = 403.715 ; free physical = 1295 ; free virtual = 7028
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_264_2' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_264_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_8s_64_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_8s_64_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_8s_64_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_8s_64_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_18s_64_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_18s_64_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_18s_64_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_18s_64_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_64ns_18s_18_68_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_64ns_18s_18_68_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_64ns_18s_18_68_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_64ns_18s_18_68_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_8s_16ns_16_2_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_8s_16ns_16_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_8s_16ns_16_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_8s_16ns_16_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_33s_34ns_34_37_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_33s_34ns_34_37_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_33s_34ns_34_37_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_33s_34ns_34_37_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_5ns_64ns_17_9_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_5ns_64ns_17_9_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_5ns_64ns_17_9_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_5ns_64ns_17_9_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_16ns_17ns_17_20_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_17ns_17_20_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_16ns_17ns_17_20_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_17ns_17_20_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_16ns_17ns_17_20_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_17ns_17_20_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_16ns_17ns_17_20_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_17ns_17_20_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_64ns_64s_8_68_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_64s_8_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_64ns_64s_8_68_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_64s_8_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_64ns_64s_8_68_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_64s_8_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_64ns_64s_8_68_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_64s_8_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_flow_control_loop_pipe_sequential_init' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fn1_flow_control_loop_pipe_sequential_init' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_264_2' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_264_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_287_3' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_287_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_64ns_18ns_56_68_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_18ns_56_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_64ns_18ns_56_68_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_18ns_56_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_64ns_18ns_56_68_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_18ns_56_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_64ns_18ns_56_68_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_18ns_56_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_1ns_58ns_1_5_seq_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_1ns_58ns_1_5_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_1ns_58ns_1_5_seq_1_divseq' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_1ns_58ns_1_5_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_1ns_58ns_1_5_seq_1_divseq' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_1ns_58ns_1_5_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_1ns_58ns_1_5_seq_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_1ns_58ns_1_5_seq_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_287_3' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_287_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_302_4' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_302_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitodp_32ns_64_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sitodp_32ns_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitodp_32ns_64_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_sitodp_32ns_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitodp_32ns_64_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_sitodp_32ns_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitodp_32ns_64_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sitodp_32ns_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32s_9s_32_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32s_9s_32_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32s_9s_32_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32s_9s_32_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64s_64ns_64_68_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64s_64ns_64_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64s_64ns_64_68_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64s_64ns_64_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64s_64ns_64_68_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64s_64ns_64_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64s_64ns_64_68_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64s_64ns_64_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_16ns_10ns_16_20_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_10ns_16_20_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_16ns_10ns_16_20_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_10ns_16_20_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_16ns_10ns_16_20_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_10ns_16_20_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_16ns_10ns_16_20_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_10ns_16_20_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_17ns_64ns_64_21_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_17ns_64ns_64_21_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_17ns_64ns_64_21_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_17ns_64ns_64_21_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_17ns_64ns_64_21_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_17ns_64ns_64_21_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_17ns_64ns_64_21_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_17ns_64ns_64_21_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_33ns_64ns_64_37_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33ns_64ns_64_37_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_33ns_64ns_64_37_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33ns_64ns_64_37_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_33ns_64ns_64_37_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33ns_64ns_64_37_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_33ns_64ns_64_37_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33ns_64ns_64_37_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_lshr_121ns_32ns_121_7_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_lshr_121ns_32ns_121_7_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fn1_lshr_121ns_32ns_121_7_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_lshr_121ns_32ns_121_7_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'fn1_shl_121ns_32ns_121_7_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_shl_121ns_32ns_121_7_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fn1_shl_121ns_32ns_121_7_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_shl_121ns_32ns_121_7_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_16ns_16ns_32_2_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_16ns_16ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_16ns_16ns_32_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_16ns_16ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_302_4' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_302_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_334_5' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_334_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_64ns_64_7_no_dsp_1_x' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitodp_64ns_64_7_no_dsp_1_x.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_64ns_64_7_no_dsp_1_x_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitodp_64ns_64_7_no_dsp_1_x_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_64ns_64_7_no_dsp_1_x_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitodp_64ns_64_7_no_dsp_1_x_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_64ns_64_7_no_dsp_1_x' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitodp_64ns_64_7_no_dsp_1_x.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_lshr_169ns_32ns_169_7_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_lshr_169ns_32ns_169_7_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fn1_lshr_169ns_32ns_169_7_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_lshr_169ns_32ns_169_7_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'fn1_shl_169ns_32ns_169_7_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_shl_169ns_32ns_169_7_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fn1_shl_169ns_32ns_169_7_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_shl_169ns_32ns_169_7_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64ns_33ns_33_68_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64ns_33ns_33_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64ns_33ns_33_68_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64ns_33ns_33_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64ns_33ns_33_68_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64ns_33ns_33_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64ns_33ns_33_68_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64ns_33ns_33_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_64s_9ns_62_68_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64s_9ns_62_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_64s_9ns_62_68_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64s_9ns_62_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_64s_9ns_62_68_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64s_9ns_62_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_64s_9ns_62_68_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64s_9ns_62_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_16ns_64ns_17_20_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_16ns_64ns_17_20_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_16ns_64ns_17_20_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_16ns_64ns_17_20_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_16ns_64ns_17_20_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_16ns_64ns_17_20_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_16ns_64ns_17_20_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_16ns_64ns_17_20_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_13ns_17ns_13_17_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_13ns_17ns_13_17_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_13ns_17ns_13_17_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_13ns_17ns_13_17_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_13ns_17ns_13_17_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_13ns_17ns_13_17_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_13ns_17ns_13_17_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_13ns_17ns_13_17_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_62ns_33ns_33_66_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_62ns_33ns_33_66_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_62ns_33ns_33_66_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_62ns_33ns_33_66_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_62ns_33ns_33_66_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_62ns_33ns_33_66_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_62ns_33ns_33_66_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_62ns_33ns_33_66_1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_334_5' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_334_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_387_7' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_387_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitofp_32s_32_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sitofp_32s_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitofp_32s_32_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_sitofp_32s_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitofp_32s_32_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_sitofp_32s_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitofp_32s_32_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sitofp_32s_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitodp_64ns_64_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sitodp_64ns_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitodp_64ns_64_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_sitodp_64ns_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitodp_64ns_64_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_sitodp_64ns_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitodp_64ns_64_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sitodp_64ns_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_32ns_64_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_32ns_64_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_32ns_64_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_32ns_64_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_64ns_64ns_64_68_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_64ns_64ns_64_68_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_64ns_64ns_64_68_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_64ns_64ns_64_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_64ns_64ns_64_68_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_64ns_64ns_64_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_64ns_64ns_64_68_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_64ns_64ns_64_68_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_17s_17ns_17_21_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_17s_17ns_17_21_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_17s_17ns_17_21_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_17s_17ns_17_21_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_17s_17ns_17_21_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_17s_17ns_17_21_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_17s_17ns_17_21_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_17s_17ns_17_21_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_32ns_17ns_32_36_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_32ns_17ns_32_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_32ns_17ns_32_36_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_32ns_17ns_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_32ns_17ns_32_36_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_32ns_17ns_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_32ns_17ns_32_36_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_32ns_17ns_32_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'fn1_lshr_111ns_32ns_111_2_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_lshr_111ns_32ns_111_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fn1_lshr_111ns_32ns_111_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_lshr_111ns_32ns_111_2_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'fn1_shl_111ns_32ns_111_2_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_shl_111ns_32ns_111_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fn1_shl_111ns_32ns_111_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_shl_111ns_32ns_111_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_387_7' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_387_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_445_8' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_445_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fcmp_32ns_32ns_1_4_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fcmp_32ns_32ns_1_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fcmp_32ns_32ns_1_4_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fcmp_32ns_32ns_1_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_64ns_18ns_18_68_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18ns_18_68_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_64ns_18ns_18_68_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18ns_18_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_64ns_18ns_18_68_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18ns_18_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_64ns_18ns_18_68_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18ns_18_68_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fn1_Pipeline_VITIS_LOOP_445_8' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_445_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_faddfsub_32ns_32ns_32_10_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_faddfsub_32ns_32ns_32_10_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fdiv_32ns_32ns_32_30_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fdiv_32ns_32ns_32_30_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fdiv_32ns_32ns_32_30_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fdiv_32ns_32ns_32_30_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitofp_64s_32_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitofp_64s_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitofp_64s_32_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitofp_64s_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitofp_64s_32_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitofp_64s_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitofp_64s_32_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitofp_64s_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitofp_64ns_32_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitofp_64ns_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitofp_64ns_32_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitofp_64ns_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitofp_64ns_32_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitofp_64ns_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitofp_64ns_32_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitofp_64ns_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitofp_64ns_32_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sitofp_64ns_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitofp_64ns_32_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_sitofp_64ns_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitofp_64ns_32_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_sitofp_64ns_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitofp_64ns_32_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sitofp_64ns_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fpext_32ns_64_4_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fpext_32ns_64_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_fpext_32ns_64_4_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_fpext_32ns_64_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fpext_32ns_64_4_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_fpext_32ns_64_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fpext_32ns_64_4_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fpext_32ns_64_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_dadddsub_64ns_64ns_64_16_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_dadddsub_64ns_64ns_64_16_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dadddsub_64ns_64ns_64_16_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_dadddsub_64ns_64ns_64_16_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_dmul_64ns_64ns_64_14_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_dmul_64ns_64ns_64_14_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dmul_64ns_64ns_64_14_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_dmul_64ns_64ns_64_14_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_ddiv_64ns_64ns_64_59_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_ddiv_64ns_64ns_64_59_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ddiv_64ns_64ns_64_59_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_ddiv_64ns_64ns_64_59_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_64ns_64_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitodp_64ns_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_64ns_64_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitodp_64ns_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_64ns_64_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitodp_64ns_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_64ns_64_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitodp_64ns_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_32ns_64_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitodp_32ns_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_32ns_64_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitodp_32ns_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_32ns_64_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/ip/fn1_uitodp_32ns_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_32ns_64_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_uitodp_32ns_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_8s_29ns_32_4_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_8s_29ns_32_4_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_8s_29ns_32_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_8s_29ns_32_4_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_8s_31s_39_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_8s_31s_39_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_8s_31s_39_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_8s_31s_39_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32ns_17ns_48_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_17ns_48_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32ns_17ns_48_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_17ns_48_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32ns_34ns_56_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_34ns_56_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32ns_34ns_56_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_34ns_56_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32ns_34ns_65_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_34ns_65_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32ns_34ns_65_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_34ns_65_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32s_16ns_32_5_1' [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32s_16ns_32_5_1.v:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32s_16ns_32_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32s_16ns_32_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32s_14ns_32_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32s_14ns_32_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_39s_31s_39_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_39s_31s_39_5_1.v:5]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_shl_17ns_1ns_17_2_1.v:82]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:136]
WARNING: [Synth 8-6014] Unused sequential element loop[32].divisor_tmp_reg[33] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element loop[4].divisor_tmp_reg[5] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[15].divisor_tmp_reg[16] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_17ns_17_20_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_17ns_17_20_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_64s_8_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_64s_8_68_1.v:123]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_18ns_56_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_18ns_56_68_1.v:123]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_1ns_58ns_1_5_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64s_64ns_64_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64s_64ns_64_68_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[15].divisor_tmp_reg[16] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_10ns_16_20_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_16ns_10ns_16_20_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[16].divisor_tmp_reg[17] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_17ns_64ns_64_21_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_17ns_64ns_64_21_1.v:123]
WARNING: [Synth 8-6014] Unused sequential element loop[32].divisor_tmp_reg[33] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33ns_64ns_64_37_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33ns_64ns_64_37_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64ns_33ns_33_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64ns_33ns_33_68_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64s_9ns_62_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64s_9ns_62_68_1.v:123]
WARNING: [Synth 8-6014] Unused sequential element loop[15].divisor_tmp_reg[16] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_16ns_64ns_17_20_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_16ns_64ns_17_20_1.v:123]
WARNING: [Synth 8-6014] Unused sequential element loop[12].divisor_tmp_reg[13] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_13ns_17ns_13_17_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_13ns_17ns_13_17_1.v:123]
WARNING: [Synth 8-6014] Unused sequential element loop[61].divisor_tmp_reg[62] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_62ns_33ns_33_66_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_62ns_33ns_33_66_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln334_reg_537_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_fn1_Pipeline_VITIS_LOOP_334_5.v:778]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_64ns_64ns_64_68_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_64ns_64ns_64_68_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element loop[16].divisor_tmp_reg[17] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_17s_17ns_17_21_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_17s_17ns_17_21_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_32ns_17ns_32_36_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_32ns_17ns_32_36_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18ns_18_68_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18ns_18_68_1.v:136]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_16s_16ns_16_20_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_64ns_64_68_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_64ns_64_68_1.v:136]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64ns_27ns_8_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_64ns_27ns_8_68_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_32s_11ns_24_36_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_32s_11ns_24_36_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_9s_64ns_39_13_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_9s_64ns_39_13_1.v:136]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_64ns_64_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_64ns_64_68_1.v:123]
WARNING: [Synth 8-6014] Unused sequential element loop[47].divisor_tmp_reg[48] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_48ns_49s_48_52_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_48ns_49s_48_52_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_32s_32ns_8_36_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_32s_32ns_8_36_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_8ns_7ns_7_12_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element loop[15].divisor_tmp_reg[16] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_16ns_17s_17_20_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_16ns_17s_17_20_1.v:123]
WARNING: [Synth 8-6014] Unused sequential element loop[17].divisor_tmp_reg[18] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_18s_33ns_33_22_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_18s_33ns_33_22_1.v:136]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_1ns_16ns_7_5_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_7ns_32_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_udiv_64ns_7ns_32_68_1.v:123]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized276 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized276 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized276 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized169 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized169 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized169 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized169 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized169 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized167 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized167 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized167 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized167 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized167 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized138 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized138 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized138 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized146 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized146 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized146 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized146 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized146 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized274 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized274 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized274 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized272 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized272 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized272 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized270 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized270 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized270 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized268 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized268 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized268 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized266 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized266 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized266 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2635.570 ; gain = 956.887 ; free physical = 738 ; free virtual = 6473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2635.570 ; gain = 956.887 ; free physical = 737 ; free virtual = 6472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2635.570 ; gain = 956.887 ; free physical = 737 ; free virtual = 6472
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.516 ; gain = 0.000 ; free physical = 647 ; free virtual = 6382
INFO: [Netlist 29-17] Analyzing 10091 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3527.062 ; gain = 0.000 ; free physical = 205 ; free virtual = 5727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  FDE => FDRE: 184 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3615.062 ; gain = 87.965 ; free physical = 182 ; free virtual = 5629
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 3615.062 ; gain = 1936.379 ; free physical = 274 ; free virtual = 5623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 3615.062 ; gain = 1936.379 ; free physical = 274 ; free virtual = 5623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 3615.062 ; gain = 1936.379 ; free physical = 273 ; free virtual = 5622
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[63].remd_tmp_reg[64]' and it is trimmed from '64' to '18' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[63].dividend_tmp_reg[64]' and it is trimmed from '64' to '18' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[62].remd_tmp_reg[63]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[61].remd_tmp_reg[62]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[60].remd_tmp_reg[61]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[59].remd_tmp_reg[60]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[58].remd_tmp_reg[59]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[57].remd_tmp_reg[58]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[56].remd_tmp_reg[57]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[55].remd_tmp_reg[56]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[54].remd_tmp_reg[55]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[53].remd_tmp_reg[54]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[52].remd_tmp_reg[53]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[51].remd_tmp_reg[52]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[50].remd_tmp_reg[51]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[49].remd_tmp_reg[50]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[48].remd_tmp_reg[49]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[47].remd_tmp_reg[48]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[46].remd_tmp_reg[47]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[45].remd_tmp_reg[46]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[44].remd_tmp_reg[45]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[43].remd_tmp_reg[44]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[42].remd_tmp_reg[43]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_srem_64ns_18s_18_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_sdiv_33s_34ns_34_37_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '5' to '4' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '5' to '4' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '5' to '4' bits. [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_urem_5ns_64ns_17_9_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:32 . Memory (MB): peak = 3615.062 ; gain = 1936.379 ; free physical = 163 ; free virtual = 1131
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'renorm_and_round_logic:/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'renorm_and_round_logic:/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'renorm_and_round_logic:/EXP_INC_DELAY' (delay__parameterized4) to 'renorm_and_round_logic:/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46/fn1_sitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized0:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'renorm_and_round_logic__parameterized0:/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'renorm_and_round_logic__parameterized0:/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'renorm_and_round_logic__parameterized0:/EXP_INC_DELAY' (delay__parameterized4) to 'renorm_and_round_logic__parameterized0:/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitofp_32s_32_7_no_dsp_1:/fn1_sitofp_32s_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'fn1_sitodp_64ns_64_7_no_dsp_1:/fn1_sitodp_64ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_faddfsub_32ns_32ns_32_10_full_dsp_1:/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'fn1_faddfsub_32ns_32ns_32_10_full_dsp_1:/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fn1_faddfsub_32ns_32ns_32_10_full_dsp_1:/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'fn1_faddfsub_32ns_32ns_32_10_full_dsp_1:/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_30_no_dsp_1_U171/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/fdiv_32ns_32ns_32_30_no_dsp_1_U171/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_30_no_dsp_1_U171/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/fdiv_32ns_32ns_32_30_no_dsp_1_U171/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_30_no_dsp_1_U171/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized4) to 'inst/fdiv_32ns_32ns_32_30_no_dsp_1_U171/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'floating_point_v7_1_16__parameterized6:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized38) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized38) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_64ns_32_7_no_dsp_1_U174/fn1_sitofp_64ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_4_no_dsp_1_U175/fn1_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/fpext_32ns_64_4_no_dsp_1_U175/fn1_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_4_no_dsp_1_U175/fn1_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/fpext_32ns_64_4_no_dsp_1_U175/fn1_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_4_no_dsp_1_U175/fn1_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/fpext_32ns_64_4_no_dsp_1_U175/fn1_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'inst/dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U178/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U178/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U178/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U178/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U178/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized4) to 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U178/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_32ns_64_7_no_dsp_1_U180/fn1_uitodp_32ns_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_8_max_dsp_1_U246/fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/fmul_32ns_32ns_32_8_max_dsp_1_U246/fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_8_max_dsp_1_U246/fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/fmul_32ns_32ns_32_8_max_dsp_1_U246/fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (buff2_reg[47]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[46]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[45]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[44]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[43]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[42]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[41]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[40]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[39]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[38]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[37]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[36]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[35]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[34]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[33]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[32]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[31]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[30]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[29]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[28]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[27]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[26]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[25]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[24]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[23]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[22]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[21]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[20]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[19]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[18]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[17]) is unused and will be removed from module fn1_mul_32s_9s_32_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[47]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[46]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[45]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[44]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[43]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[42]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[41]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[40]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[39]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[38]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[37]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[36]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[35]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[34]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[33]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[32]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[31]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[30]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[29]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[28]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[27]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[26]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[25]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[24]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[23]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[22]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[21]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[20]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[19]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[18]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[17]) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[47]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[46]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[45]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[44]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[43]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[42]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[41]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[40]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[39]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[38]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[37]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[36]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[35]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[34]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[33]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[32]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[31]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[30]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[29]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[28]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[27]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[26]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[25]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[24]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[23]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[22]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[21]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[20]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[19]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[18]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[17]__0) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[47]__1) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[46]__1) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[45]__1) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[44]__1) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[43]__1) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[42]__1) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
WARNING: [Synth 8-3332] Sequential element (buff1_reg[41]__1) is unused and will be removed from module fn1_mul_64s_66ns_129_5_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_8s_64_5_1.v:45]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_8s_64_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_18s_64_5_1.v:45]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_18s_64_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP mul_ln270_reg_598_reg, operation Mode is: ((A:0x6533)*B)'.
DSP Report: register mul_ln270_reg_598_reg is absorbed into DSP mul_ln270_reg_598_reg.
DSP Report: register mul_8s_16ns_16_2_1_U4/buff0_reg is absorbed into DSP mul_ln270_reg_598_reg.
DSP Report: operator mul_8s_16ns_16_2_1_U4/tmp_product is absorbed into DSP mul_ln270_reg_598_reg.
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][62] )
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_32ns_64_5_1.v:44]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_17s_17ns_17_21_1_U122/\fn1_sdiv_17s_17ns_17_21_1_divider_u/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln15_reg_722_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln15_reg_722_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lshr_111ns_32ns_111_2_1_U124/\dout_array_reg[0][86] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xor_ln390_reg_652_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitodp_64ns_64_7_no_dsp_1_U116/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitofp_32s_32_7_no_dsp_1_U115/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln387_reg_623_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sub_ln387_reg_623_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[0].remd_tmp_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shl_111ns_32ns_111_2_1_U125/\dout_array_reg[0][86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_s_reg_734_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitofp_32s_32_7_no_dsp_1_U115/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[1].remd_tmp_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[2].remd_tmp_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[3].remd_tmp_reg[4][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[4].remd_tmp_reg[5][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[5].remd_tmp_reg[6][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[6].remd_tmp_reg[7][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[7].remd_tmp_reg[8][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[8].remd_tmp_reg[9][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[9].remd_tmp_reg[10][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\loop[10].remd_tmp_reg[11][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\urem_32ns_17ns_32_36_1_U123/fn1_urem_32ns_17ns_32_36_1_divider_u /\divisor_tmp_reg[0][15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design flt_div_mant__parameterized0 has port Q_MANT[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_34ns_65_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_34ns_65_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_18s_64_5_1.v:45]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_18s_64_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_16ns_64_5_1_x.v:44]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_16ns_64_5_1_x.v:53]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_16ns_64_5_1_x.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[1]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[3]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[4]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[6]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[7]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[8]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[9]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[10]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[15]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[16]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[17]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[18]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[0]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[2]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[5]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[11]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[12]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[13]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[14]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[19]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[20]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[21]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[22]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[23]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[24]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[25]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[26]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[27]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_8s_31s_39_5_1_U183/din1_reg_reg[28]' (FDE) to 'mul_8s_31s_39_5_1_U183/din1_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]' (FDE) to 'dmul_64ns_64ns_64_14_full_dsp_1_U177/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64ns_8ns_71_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64ns_8ns_71_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64ns_8ns_71_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_39s_31s_39_5_1.v:45]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_39s_31s_39_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_16ns_64_5_1.v:45]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_64s_16ns_64_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_34ns_56_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_34ns_56_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul_ln263_reg_3988_reg, operation Mode is: ((A:0xfc51)*B2)'.
DSP Report: register sext_ln263_reg_3667_reg is absorbed into DSP mul_ln263_reg_3988_reg.
DSP Report: register mul_ln263_reg_3988_reg is absorbed into DSP mul_ln263_reg_3988_reg.
DSP Report: register mul_16s_17ns_32_2_1_U202/buff0_reg is absorbed into DSP mul_ln263_reg_3988_reg.
DSP Report: operator mul_16s_17ns_32_2_1_U202/tmp_product is absorbed into DSP mul_ln263_reg_3988_reg.
DSP Report: Generating DSP mul_ln426_reg_5010_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln426_reg_5010_reg is absorbed into DSP mul_ln426_reg_5010_reg.
DSP Report: register mul_ln426_reg_5010_reg is absorbed into DSP mul_ln426_reg_5010_reg.
DSP Report: register mul_ln426_reg_5010_reg is absorbed into DSP mul_ln426_reg_5010_reg.
DSP Report: register mul_ln426_reg_5010_reg is absorbed into DSP mul_ln426_reg_5010_reg.
DSP Report: register mul_16ns_16ns_32_2_1_U234/buff0_reg is absorbed into DSP mul_ln426_reg_5010_reg.
DSP Report: operator mul_16ns_16ns_32_2_1_U234/tmp_product is absorbed into DSP mul_ln426_reg_5010_reg.
WARNING: [Synth 8-3917] design fn1__GCB5 has port O237[6] driven by constant 0
WARNING: [Synth 8-3917] design fn1__GCB5 has port O237[5] driven by constant 0
WARNING: [Synth 8-3917] design fn1__GCB5 has port O237[4] driven by constant 0
WARNING: [Synth 8-3917] design fn1__GCB5 has port O237[3] driven by constant 0
WARNING: [Synth 8-3917] design fn1__GCB5 has port O237[2] driven by constant 0
WARNING: [Synth 8-3917] design fn1__GCB5 has port O237[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32s_14ns_32_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP mul_16ns_18ns_33_2_1_U212/buff0_reg, operation Mode is: ((A:0x10102)*B)'.
DSP Report: register mul_16ns_18ns_33_2_1_U212/buff0_reg is absorbed into DSP mul_16ns_18ns_33_2_1_U212/buff0_reg.
DSP Report: operator mul_16ns_18ns_33_2_1_U212/tmp_product is absorbed into DSP mul_16ns_18ns_33_2_1_U212/buff0_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eb60/hdl/verilog/fn1_mul_32ns_17ns_48_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 3615.062 ; gain = 1936.379 ; free physical = 195 ; free virtual = 1100
---------------------------------------------------------------------------------
 Sort Area is fn1__GCB5 buff0_reg_0 : 0 0 : 3185 12186 : Used 1 time 100
 Sort Area is fn1__GCB5 buff0_reg_0 : 0 1 : 3234 12186 : Used 1 time 100
 Sort Area is fn1__GCB5 buff0_reg_0 : 0 2 : 2859 12186 : Used 1 time 100
 Sort Area is fn1__GCB5 buff0_reg_0 : 0 3 : 2908 12186 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_3 : 0 0 : 3185 12186 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_3 : 0 1 : 3234 12186 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_3 : 0 2 : 2859 12186 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_3 : 0 3 : 2908 12186 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 buff0_reg_5 : 0 0 : 3185 12137 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 buff0_reg_5 : 0 1 : 3252 12137 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 buff0_reg_5 : 0 2 : 3240 12137 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 buff0_reg_5 : 0 3 : 2460 12137 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_8 : 0 0 : 3185 12137 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_8 : 0 1 : 3252 12137 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_8 : 0 2 : 3240 12137 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_8 : 0 3 : 2460 12137 : Used 1 time 100
 Sort Area is fn1__GCB3 buff0_reg_5 : 0 0 : 3185 12063 : Used 1 time 100
 Sort Area is fn1__GCB3 buff0_reg_5 : 0 1 : 2593 12063 : Used 1 time 100
 Sort Area is fn1__GCB3 buff0_reg_5 : 0 2 : 3474 12063 : Used 1 time 100
 Sort Area is fn1__GCB3 buff0_reg_5 : 0 3 : 2811 12063 : Used 1 time 100
 Sort Area is fn1__GCB4 buff0_reg_0 : 0 0 : 3100 11833 : Used 1 time 100
 Sort Area is fn1__GCB4 buff0_reg_0 : 0 1 : 3167 11833 : Used 1 time 100
 Sort Area is fn1__GCB4 buff0_reg_0 : 0 2 : 3154 11833 : Used 1 time 100
 Sort Area is fn1__GCB4 buff0_reg_0 : 0 3 : 2412 11833 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_c : 0 0 : 3100 11833 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_c : 0 1 : 3167 11833 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_c : 0 2 : 3154 11833 : Used 1 time 100
 Sort Area is fn1__GCB0 buff0_reg_c : 0 3 : 2412 11833 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_5 : 0 0 : 3185 9622 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_5 : 0 1 : 3204 9622 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_5 : 0 2 : 3233 9622 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_9 : 0 0 : 3185 9603 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_9 : 0 1 : 3185 9603 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_9 : 0 2 : 3233 9603 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_387_7__GC0 buff0_reg_0 : 0 0 : 3185 9262 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_387_7__GC0 buff0_reg_0 : 0 1 : 2844 9262 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_387_7__GC0 buff0_reg_0 : 0 2 : 3233 9262 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_b : 0 0 : 2841 9259 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_b : 0 1 : 3185 9259 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_b : 0 2 : 3233 9259 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_387_7__GC0 buff0_reg_4 : 0 0 : 2825 8902 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_387_7__GC0 buff0_reg_4 : 0 1 : 3185 8902 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_387_7__GC0 buff0_reg_4 : 0 2 : 2892 8902 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_d : 0 0 : 2362 8455 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_d : 0 1 : 2860 8455 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_d : 0 2 : 3233 8455 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_10 : 0 0 : 2362 7632 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_10 : 0 1 : 2860 7632 : Used 1 time 100
 Sort Area is fn1__GCB1 buff0_reg_10 : 0 2 : 2410 7632 : Used 1 time 100
 Sort Area is fn1__GCB3 buff0_reg_0 : 0 0 : 1698 6859 : Used 1 time 100
 Sort Area is fn1__GCB3 buff0_reg_0 : 0 1 : 1765 6859 : Used 1 time 100
 Sort Area is fn1__GCB3 buff0_reg_0 : 0 2 : 1744 6859 : Used 1 time 100
 Sort Area is fn1__GCB3 buff0_reg_0 : 0 3 : 1652 6859 : Used 1 time 100
 Sort Area is fn1__GCB7 buff1_reg_0 : 0 0 : 3233 6159 : Used 1 time 100
 Sort Area is fn1__GCB7 buff1_reg_0 : 0 1 : 2926 6159 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 buff0_reg_0 : 0 0 : 1498 6047 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 buff0_reg_0 : 0 1 : 1565 6047 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 buff0_reg_0 : 0 2 : 1543 6047 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 buff0_reg_0 : 0 3 : 1441 6047 : Used 1 time 100
 Sort Area is fn1__GCB4 buff1_reg_5 : 0 0 : 3148 5891 : Used 1 time 100
 Sort Area is fn1__GCB4 buff1_reg_5 : 0 1 : 2743 5891 : Used 1 time 100
 Sort Area is fn1__GCB6 buff1_reg_0 : 0 0 : 2763 5389 : Used 1 time 100
 Sort Area is fn1__GCB6 buff1_reg_0 : 0 1 : 2626 5389 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_387_7__GC0 buff0_reg_8 : 0 0 : 2362 4681 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_387_7__GC0 buff0_reg_8 : 0 1 : 2319 4681 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_302_4__GCB2 buff1_reg_0 : 0 0 : 1746 3418 : Used 1 time 100
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_302_4__GCB2 buff1_reg_0 : 0 1 : 1672 3418 : Used 1 time 100
 Sort Area is fn1__GCB0 buff1_reg_0 : 0 0 : 1546 3003 : Used 1 time 100
 Sort Area is fn1__GCB0 buff1_reg_0 : 0 1 : 1457 3003 : Used 1 time 100
 Sort Area is fn1__GCB6 buff0_reg_3 : 0 0 : 1498 2905 : Used 1 time 100
 Sort Area is fn1__GCB6 buff0_reg_3 : 0 1 : 1407 2905 : Used 1 time 100
 Sort Area is fn1__GCB1 buff1_reg_12 : 0 0 : 2316 2316 : Used 1 time 100
 Sort Area is fn1__GCB5 mul_ln426_reg_5010_reg_7 : 0 0 : 2379 2379 : Used 1 time 0
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_302_4__GCB2 mul_ln318_reg_764_reg_3 : 0 0 : 2362 2362 : Used 1 time 0
 Sort Area is fn1__GCB5 mul_ln263_reg_3988_reg_5 : 0 0 : 1362 1362 : Used 1 time 0
 Sort Area is fn1__GCB6 mul_16ns_18ns_33_2_1_U212/buff0_reg_6 : 0 0 : 830 830 : Used 1 time 0
 Sort Area is fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 mul_ln270_reg_598_reg_a : 0 0 : 645 645 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:02:51 . Memory (MB): peak = 3615.062 ; gain = 1936.379 ; free physical = 171 ; free virtual = 1133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:27 ; elapsed = 00:03:32 . Memory (MB): peak = 3615.062 ; gain = 1936.379 ; free physical = 195 ; free virtual = 1144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:52 ; elapsed = 00:09:53 . Memory (MB): peak = 3615.062 ; gain = 1936.379 ; free physical = 198 ; free virtual = 1411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:24 ; elapsed = 00:10:26 . Memory (MB): peak = 3666.379 ; gain = 1987.695 ; free physical = 681 ; free virtual = 1900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:25 ; elapsed = 00:10:27 . Memory (MB): peak = 3666.379 ; gain = 1987.695 ; free physical = 662 ; free virtual = 1892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:39 ; elapsed = 00:10:41 . Memory (MB): peak = 3666.379 ; gain = 1987.695 ; free physical = 638 ; free virtual = 1882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:39 ; elapsed = 00:10:41 . Memory (MB): peak = 3666.379 ; gain = 1987.695 ; free physical = 638 ; free virtual = 1882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:42 ; elapsed = 00:10:45 . Memory (MB): peak = 3666.379 ; gain = 1987.695 ; free physical = 633 ; free virtual = 1881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:43 ; elapsed = 00:10:45 . Memory (MB): peak = 3666.379 ; gain = 1987.695 ; free physical = 633 ; free virtual = 1881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                            | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fn1__GCB5                              | ((A'*B)')'             | 30     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fn1__GCB5                              | ((A''*B'')')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized2        | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1        | (A'':B'')'             | 29     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3        | (C+A:B)'               | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4        | (A'*B')'               | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5        | (PCIN>>17+(A'*B)')'    | 17     | 0      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized6        | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized7        | (PCIN>>17+(A''*B')')'  | 17     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized8        | (PCIN+(A''*B'')')'     | 19     | 17     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized9        | (PCIN+(A''*B'')')'     | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized10       | (PCIN>>17+(A'*B'')')'  | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized11       | (PCIN+(A''*B'')')'     | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized12       | PCIN>>17+(A'*B'')'     | 0      | 17     | -      | -      | 38     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized13       | (PCIN>>17+A'*B'')'     | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_856                    | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_792    | (C+A'*B')'             | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                        | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0        | (C+A'*B')'             | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized14       | ((A'*B')')'            | 24     | 17     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized15       | (PCIN>>17+(A'*B'')')'  | 0      | 7      | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized16       | (PCIN+A:B+C')'         | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fn1_fn1_Pipeline_VITIS_LOOP_264_2__GC0 | ((A''*B)')'            | 30     | 15     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_18s_64_5_1                 | (A''*B'')'             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_18s_64_5_1                 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_18s_64_5_1                 | PCIN>>17+(A''*B'')'    | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_18s_64_5_1                 | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_8s_64_5_1                  | (A''*B')'              | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_8s_64_5_1                  | (PCIN>>17+(A''*B')')'  | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_8s_64_5_1                  | PCIN>>17+(A''*B'')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_8s_64_5_1                  | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fn1                                    | ((A'*B')')'            | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32s_9s_32_5_1                  | ((A'*B)')'             | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32s_9s_32_5_1                  | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_32ns_64_5_1                | ((A''*B')')'           | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_32ns_64_5_1                | (A'*B'')'              | 17     | 15     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_32ns_64_5_1                | PCIN+(A'*B'')'         | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_32ns_64_5_1                | (PCIN>>17+(A*B'')')'   | 0      | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_32ns_64_5_1                | (A'*B'')'              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_32ns_64_5_1                | PCIN>>17+(A*B'')'      | 0      | 15     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_32ns_64_5_1                | (PCIN+(A'*B'')')'      | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_16ns_18ns_33_2_1               | ((A*B)')'              | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32ns_17ns_48_5_1               | ((A''*B)')'            | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32ns_17ns_48_5_1               | (PCIN>>17+(A*B'')')'   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32ns_34ns_56_5_1               | (A'*B)'                | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fn1_mul_32ns_34ns_56_5_1               | (PCIN>>17+(A*B)')'     | 0      | 16     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32ns_34ns_56_5_1               | PCIN+(A*B'')'          | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_32ns_34ns_56_5_1               | (PCIN>>17+(A*B'')')'   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32ns_34ns_65_5_1               | (A'*B)'                | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fn1_mul_32ns_34ns_65_5_1               | (PCIN>>17+(A'*B)')'    | 17     | 16     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32ns_34ns_65_5_1               | PCIN+(A*B'')'          | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_32ns_34ns_65_5_1               | (PCIN>>17+(A*B'')')'   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32s_14ns_32_5_1                | ((A'*B')')'            | 17     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32s_14ns_32_5_1                | (PCIN>>17+(A''*B'')')' | 30     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32s_16ns_32_5_1                | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_32s_16ns_32_5_1                | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_39s_31s_39_5_1                 | (A''*B)'               | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fn1_mul_39s_31s_39_5_1                 | (PCIN>>17+(A''*B)')'   | 17     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_39s_31s_39_5_1                 | PCIN+(A''*B)'          | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fn1_mul_39s_31s_39_5_1                 | (PCIN>>17+(A''*B)')'   | 30     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64ns_8ns_71_5_1                | (A''*B)'               | 17     | 7      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64ns_8ns_71_5_1                | (PCIN>>17+(A''*B)')'   | 17     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64ns_8ns_71_5_1                | PCIN>>17+(A''*B)'      | 0      | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64ns_8ns_71_5_1                | (PCIN>>17+(A''*B)')'   | 13     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_16ns_64_5_1                | (A'*B')'               | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_16ns_64_5_1                | (PCIN>>17+(A'*B')')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_16ns_64_5_1                | PCIN>>17+(A''*B'')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_16ns_64_5_1                | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_16ns_64_5_1_x              | (A'*B')'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_16ns_64_5_1_x              | (PCIN>>17+(A'*B')')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_16ns_64_5_1_x              | PCIN>>17+(A''*B'')'    | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_16ns_64_5_1_x              | (PCIN>>17+(A''*B'')')' | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_18s_64_5_1                 | (A'*B')'               | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_18s_64_5_1                 | (PCIN>>17+(A'*B')')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_18s_64_5_1                 | PCIN>>17+(A''*B'')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_18s_64_5_1                 | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | ((A*B'')')'            | 14     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | (A*B'')'               | 15     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | PCIN>>17+(A''*B)'      | 17     | 14     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_66ns_129_5_1               | (PCIN+(A*B'')')'       | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | (A*B'')'               | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | PCIN>>17+(A''*B)'      | 17     | 14     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_66ns_129_5_1               | (PCIN+(A''*B)')'       | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | (A''*B)'               | 17     | 14     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | PCIN+(A''*B)'          | 17     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_66ns_129_5_1               | (PCIN+(A''*B)')'       | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | (A''*B)'               | 17     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | PCIN+(A''*B)'          | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_66ns_129_5_1               | (PCIN+(A''*B)')'       | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | (A''*B)'               | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fn1_mul_64s_66ns_129_5_1               | PCIN>>17+(A''*B)'      | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fn1_mul_64s_66ns_129_5_1               | (PCIN+(A''*B)')'       | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fn1_mul_8s_29ns_32_4_1                 | (A*B')'                | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fn1_mul_8s_29ns_32_4_1                 | (PCIN>>17+(A*B')')'    | 11     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|fn1_mul_8s_31s_39_5_1                  | ((A*B'')')'            | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|fn1_mul_8s_31s_39_5_1                  | (PCIN>>17+(A*B'')')'   | 30     | 0      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
+---------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |CARRY4  |  18414|
|2     |DSP48E1 |     96|
|49    |LUT1    |  25817|
|50    |LUT2    |  43746|
|51    |LUT3    |  64506|
|52    |LUT4    |   1749|
|53    |LUT5    |   1369|
|54    |LUT6    |   4729|
|55    |MUXCY   |   5224|
|56    |MUXF7   |    112|
|57    |MUXF8   |     49|
|58    |SRL16E  |   1313|
|59    |SRLC32E |   1454|
|60    |XORCY   |   4608|
|61    |FDE     |    184|
|62    |FDRE    | 131107|
|63    |FDSE    |    350|
+------+--------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:43 ; elapsed = 00:10:45 . Memory (MB): peak = 3666.379 ; gain = 1987.695 ; free physical = 632 ; free virtual = 1880
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2241 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:15 ; elapsed = 00:10:29 . Memory (MB): peak = 3670.289 ; gain = 1012.113 ; free physical = 6812 ; free virtual = 8245
Synthesis Optimization Complete : Time (s): cpu = 00:05:46 ; elapsed = 00:10:49 . Memory (MB): peak = 3670.289 ; gain = 1991.605 ; free physical = 6812 ; free virtual = 8246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3670.289 ; gain = 0.000 ; free physical = 6791 ; free virtual = 8238
INFO: [Netlist 29-17] Analyzing 28687 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3714.402 ; gain = 0.000 ; free physical = 6743 ; free virtual = 8235
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1579 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1395 instances
  FDE => FDRE: 184 instances

Synth Design complete | Checksum: e2676493
INFO: [Common 17-83] Releasing license: Synthesis
639 Infos, 383 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:12 ; elapsed = 00:11:15 . Memory (MB): peak = 3714.438 ; gain = 2386.285 ; free physical = 6742 ; free virtual = 8236
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9044.478; main = 2787.199; forked = 6344.777
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 14418.277; main = 3714.406; forked = 10751.895
Write ShapeDB Complete: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3738.414 ; gain = 0.000 ; free physical = 6716 ; free virtual = 8235
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3738.414 ; gain = 23.977 ; free physical = 6686 ; free virtual = 8232
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3738.414 ; gain = 0.000 ; free physical = 6492 ; free virtual = 8231
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = d2a274887fa7a6fe
INFO: [Coretcl 2-1174] Renamed 2002 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3738.414 ; gain = 0.000 ; free physical = 6430 ; free virtual = 8230
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/ldrgen/rand1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3738.414 ; gain = 0.000 ; free physical = 6440 ; free virtual = 8223
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3738.414 ; gain = 0.000 ; free physical = 6318 ; free virtual = 8218
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3738.414 ; gain = 0.000 ; free physical = 6180 ; free virtual = 8214
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 22:40:48 2024...
