<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <title>Rapido'22</title>
    <link rel="stylesheet" href="css/main.css" type="text/css" />
  </head>
  <body>
    <header id="banner" class="body">
    <figure>
    <a href="https://rapidoworkshop.github.io/"><img src="images/rapido_trans.png" alt="RAPIDO'22" /></a>
    <a href="http://www.hipeac.net/conference"><img src="images/HiPEAC-transparent-smaller.png" alt="HiPEAC" /></a>
    </figure>
    <h1>
      <a href="index.html">RAPIDO'22<br />
        <strong>14th Workshop on<br />
          Rapid Simulation and Performance Evaluation:<br />
          Methods and Tools<br />
          June 20-22, 2022, Budapest, Hungary</strong></a>
    </h1>
    <nav>
    <ul>
      <li><a href="index.html">Home</a></li>
      <!--<li class="active"><a href="#">Home</a></li>-->
      <li><a href="cfp.html">Call for papers</a></li>
      <!--li><a href="keynote.html">Invited speakers</a></li-->
      <li><a href="tpc.html">Committees</a></li>
      <!--li><a href="program.html">Program</a></li--> TO BE ADDED ONCE FIXED
      <li><a href="previous.html">Previous editions</a></li>
      <li><a href="reg.html">Registration & Venue</a></li>
    </ul>
    </nav>
    </header>

    
    <section class="body">
    <figure class="right">
    <img class="right" src="images/budapest1.jpg" alt="A view of Budapest" width="450" />
    </figure>

  
<p> The focus of the RAPIDO workshop is on methods and tools for rapid simulation and performance evaluation in embedded and high performance system design. Considering continuous advances in chip design technology, it is expected that future-generation systems on chip will integrate numerous units on a single die, including multiple (heterogeneous) processor cores, multiple levels of (shared/private) caches or memories, and dedicated accelerators (in particular for AI), which will be glued together through a network on-chip (NoC). The design space is huge though and several design metrics should be considered as well for selecting the optimal system configuration. Despite several years of research, the early stage of design phase still requires to be supported by innovative design methodologies and tools for simulation, exploration and performance evaluation. RAPIDO seeks for original research papers that face this challenge for high performance embedded computing systems, in particular for system supporting Artificial Intelligence or using Articial Intelligence based techniques for desing space explorations and to satisfy design constraints (performance, power, security, etc).

   </section>


    <footer id="contentinfo" class="body">
    <a href="https://rapidoworkshop.github.io"><img src="images/rapido_trans.png" alt="RAPIDO'22" width=120px /></a>
    <a href="http://www.hipeac.net/conference"><img src="images/HiPEAC-transparent-smaller.png" alt="HiPEAC" width=120px /></a>
    </footer>

  </body>
</html>
