/*
* Copyright (C) 2017-2020 Alibaba Group Holding Limited
*
* SPDX-License-Identifier: GPL-2.0+
*/

#include <linux/types.h>
#include <common.h>
#include <console.h>
#include <asm/csr.h>
#include <asm/io.h>
#include <spl.h>
#include <asm/spl.h>
#include "../../common/uart.h"
#include "../../common/spiflash/spiflash.h"
#include "../../common/mmc/emmc.h"
#include "../../common/mini_printf.h"
#include "../hardware.h"
#include "../gpio/gpio.h"
#include "../om/om.h"
#include "ddr.h"


// #define DEBUG_RAM_IMAGE


extern int vm_init(void);
extern int ddr_init(void);
extern int io_init(void);
extern int spl_enable_cache(void);

ulong get_tbclk (void)
{
    return CPU_DEFAULT_FREQ;
}

void board_init_f(ulong dummy)
{
    uart_open(CONSOLE_UART_BASE);
    init_ddr();
    io_init();
    mini_printf("Welcome to SPL!\n");
    mini_printf("Compile Time: %s\n", COMPILE_TIME);
    mini_printf("Git Revision: %s\n", GIT_REVISION);
    mini_printf("Git Branch: %s\n", GIT_BRANCH);
    vm_init();
}

ulong spl_relocate_stack_gd(void)
{
    return 0;
}

int dm_scan_fdt_dev(struct udevice *dev)
{
    return -1;
}

#ifdef DEBUG_RAM_IMAGE
static void ram_load_image(u32 offset, u32 size, phys_addr_t baseaddr)
{
    // please use gdb load image to ram
}
#endif

static void spiflash_load_image(u32 offset, u32 size, phys_addr_t baseaddr)
{
    int i, retlen;

    for (i = 0; i < (size + 255) / 256; i++)
        spiflash_read(0, offset + (i * 256), (u8 *)(baseaddr + (i * 256)), 256, (u32 *)&retlen);
}

static void emmc_load_image(u32 offset, u32 size, phys_addr_t baseaddr)
{
    int i;

    for (i = 0; i < (size + 511) / 512; i++)
        emmc_emmc_read(0, (offset + (i * 512)) / 0x200, 512, (u8 *)(baseaddr + (i * 512)));
}

void board_init_r(gd_t *gd, ulong dummy)
{
    u32 ret;
    s8 om_judge;
    void (*load_image)(u32 offset, u32 size, phys_addr_t baseaddr);
    void (*image_entry)(u32, phys_addr_t);
    /* Because of the relocation of uboot, the address of uboot in DDR will change.
    So we prepare the uboot at the address which is calculated by uboot itself.
    Different DDR address and size will create different uboot address. */
    phys_addr_t opensbi_baseaddr = CONFIG_SPL_OPENSBI_LOAD_ADDR;
    phys_addr_t uboot_baseaddr = CONFIG_SYS_TEXT_BASE;
	/* Let's follow gdbinit here */
    phys_addr_t fdt_baseaddr = opensbi_baseaddr + 0x0200000 - 0x00100000;

    load_image = NULL;
    om_judge = get_boot_select();
    switch (om_judge) {
#ifdef DEBUG_RAM_IMAGE
    case 0x0:
        mini_printf("This is ram mode.\n");
        load_image = ram_load_image;
        break;
#endif
    case 0x1:
        /* The mode of spi flash */
        mini_printf("This is spiflash mode.\n");
        load_image = spiflash_load_image;
        break;
    case 0x2:
        /* The mode of emmc */
        mini_printf("This is eMMC mode.\n");
        ret = emmc_host_init(NULL);
        if (ret != 0) {
            mini_printf("The eMMC is not exist.\n");
            break;
        }
        mini_printf("eMMC init ready.\n");
        load_image = emmc_load_image;
        break;
    default:
        mini_printf("OM mode is %x, please check the OM.\n", om_judge);
        break;
    }

    if (load_image) {
        load_image(FLASH_OPENSBI_READ_ADDR, FLASH_OPENSBI_SIZE, opensbi_baseaddr);
        load_image(FLASH_UBOOT_READ_ADDR, FLASH_UBOOT_SIZE, uboot_baseaddr);
        load_image(FLASH_FDT_READ_ADDR, FLASH_FDT_SIZE, fdt_baseaddr);

        image_entry = (void (*)(u32, phys_addr_t))(opensbi_baseaddr);
        spl_enable_cache();
        image_entry(CSR_MHARTID, fdt_baseaddr);
    }

	asm volatile ("ebreak\n");
    while (1);
}

