Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 12 02:11:07 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_rgb_led_controller_control_sets_placed.rpt
| Design       : test_rgb_led_controller
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+-------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------+-------------------+------------------+----------------+
|  CLK_IBUF_BUFG | U_DEBOUNCER/clear      |                   |                1 |              1 |
|  CLK_IBUF_BUFG | U_DEBOUNCER/stble0_out |                   |                1 |              1 |
|  CLK_IBUF_BUFG | U_DEBOUNCER/E[0]       | RST_IBUF          |                1 |              3 |
|  CLK_IBUF_BUFG |                        |                   |                3 |              9 |
|  CLK_IBUF_BUFG | U_DEBOUNCER/cnt        | U_DEBOUNCER/clear |                3 |             12 |
+----------------+------------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 9      |                     1 |
| 12     |                     1 |
+--------+-----------------------+


