Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 12:42:25 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[3]
  Delay (ns):                  0.683                                                                           
  Slack (ns):                  0.067                                                                           
  Arrival (ns):                5.087                                                                           
  Required (ns):               5.020                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[4]
  Delay (ns):                  0.805                                                                           
  Slack (ns):                  0.069                                                                           
  Arrival (ns):                5.204                                                                           
  Required (ns):               5.135                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[5]
  Delay (ns):                  0.817                                                                           
  Slack (ns):                  0.078                                                                           
  Arrival (ns):                5.216                                                                           
  Required (ns):               5.138                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[10]
  Delay (ns):                  0.794                                                                           
  Slack (ns):                  0.116                                                                           
  Arrival (ns):                5.200                                                                           
  Required (ns):               5.084                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[5]
  Delay (ns):                  0.673                                                                           
  Slack (ns):                  0.116                                                                           
  Arrival (ns):                5.080                                                                           
  Required (ns):               4.964                                                                           

Path 6
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[8]
  Delay (ns):                  0.690                                                                           
  Slack (ns):                  0.128                                                                           
  Arrival (ns):                5.089                                                                           
  Required (ns):               4.961                                                                           

Path 7
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[3]
  Delay (ns):                  0.719                                                                           
  Slack (ns):                  0.147                                                                           
  Arrival (ns):                5.131                                                                           
  Required (ns):               4.984                                                                           

Path 8
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[6]
  Delay (ns):                  0.883                                                                           
  Slack (ns):                  0.170                                                                           
  Arrival (ns):                5.272                                                                           
  Required (ns):               5.102                                                                           

Path 9
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[7]
  Delay (ns):                  0.802                                                                           
  Slack (ns):                  0.191                                                                           
  Arrival (ns):                5.207                                                                           
  Required (ns):               5.016                                                                           

Path 10
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[14]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[14]
  Delay (ns):                  0.677                                                                           
  Slack (ns):                  0.202                                                                           
  Arrival (ns):                5.081                                                                           
  Required (ns):               4.879                                                                           

Path 11
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWRITE
  Delay (ns):                  0.846                                                                           
  Slack (ns):                  0.212                                                                           
  Arrival (ns):                5.245                                                                           
  Required (ns):               5.033                                                                           

Path 12
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[9]
  Delay (ns):                  0.822                                                                           
  Slack (ns):                  0.224                                                                           
  Arrival (ns):                5.227                                                                           
  Required (ns):               5.003                                                                           

Path 13
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[1]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[1]
  Delay (ns):                  0.788                                                                           
  Slack (ns):                  0.241                                                                           
  Arrival (ns):                5.192                                                                           
  Required (ns):               4.951                                                                           

Path 14
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[8]
  Delay (ns):                  0.827                                                                           
  Slack (ns):                  0.244                                                                           
  Arrival (ns):                5.226                                                                           
  Required (ns):               4.982                                                                           

Path 15
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[12]
  Delay (ns):                  0.804                                                                           
  Slack (ns):                  0.271                                                                           
  Arrival (ns):                5.201                                                                           
  Required (ns):               4.930                                                                           

Path 16
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.277                                                                           
  Arrival (ns):                6.552                                                                           
  Required (ns):               6.275                                                                           

Path 17
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.283                                                                           
  Arrival (ns):                6.550                                                                           
  Required (ns):               6.267                                                                           

Path 18
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.303                                                                           
  Slack (ns):                  0.286                                                                           
  Arrival (ns):                6.330                                                                           
  Required (ns):               6.044                                                                           

Path 19
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.288                                                                           
  Arrival (ns):                6.340                                                                           
  Required (ns):               6.052                                                                           

Path 20
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                3.855                                                                           
  Required (ns):               3.560                                                                           

Path 21
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.582                                                                           

Path 22
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core_clk_base:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                3.863                                                                           
  Required (ns):               3.568                                                                           

Path 23
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[11]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[18]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.296                                                                           
  Arrival (ns):                3.852                                                                           
  Required (ns):               3.556                                                                           

Path 24
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[11]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[11]:D
  Delay (ns):                  0.305                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.851                                                                           
  Required (ns):               3.552                                                                           

Path 25
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[7]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[1]:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.570                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[4]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.863                                                                           
  Required (ns):               3.563                                                                           

Path 27
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[2]
  Delay (ns):                  0.862                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                5.266                                                                           
  Required (ns):               4.966                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[6]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[13]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.569                                                                           

Path 29
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[13]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.865                                                                           
  Required (ns):               3.564                                                                           

Path 30
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.568                                                                           

Path 31
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[18]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[25]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.566                                                                           

Path 32
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[3]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.856                                                                           
  Required (ns):               3.554                                                                           

Path 33
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[6]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[0]:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.562                                                                           

Path 34
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[11]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[5]:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.562                                                                           

Path 35
  From:                        COREAXITOAHBL_1/U_AXIOutReg/BID[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_14_1/ram_id_0_[1]:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.564                                                                           

Path 36
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[25]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_14:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.569                                                                           

Path 37
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[6]
  Delay (ns):                  0.833                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                5.245                                                                           
  Required (ns):               4.941                                                                           

Path 38
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[5]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[5]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.875                                                                           
  Required (ns):               3.571                                                                           

Path 39
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[3]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.563                                                                           

Path 40
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[12]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[12]:D
  Delay (ns):                  0.308                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.571                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_13:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.567                                                                           

Path 42
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.887                                                                           
  Required (ns):               3.581                                                                           

Path 43
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[17]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_17:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.570                                                                           

Path 44
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_pc[21]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[21]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.572                                                                           

Path 45
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core_clk_base:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.568                                                                           

Path 46
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_rcosc:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                5.571                                                                           
  Required (ns):               5.265                                                                           

Path 47
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.551                                                                           

Path 48
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[10]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[17]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.560                                                                           

Path 49
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[8]:D
  Delay (ns):                  0.327                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.569                                                                           

Path 50
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[2]
  Delay (ns):                  0.754                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                5.167                                                                           
  Required (ns):               4.860                                                                           

Path 51
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[20]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.865                                                                           
  Required (ns):               3.558                                                                           

Path 52
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[12]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_12:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.567                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_typ[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_typ[2]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.566                                                                           

Path 54
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[5]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[12]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.569                                                                           

Path 55
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[27]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[27]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.571                                                                           

Path 56
  From:                        CORESPI_0/USPI/UCC/data_rx_q1:CLK
  To:                          CORESPI_0/USPI/UCC/data_rx_q2:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.570                                                                           

Path 57
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[2]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.564                                                                           

Path 58
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                5.567                                                                           
  Required (ns):               5.259                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.848                                                                           
  Required (ns):               3.539                                                                           

Path 60
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[24]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[24]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.571                                                                           

Path 61
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif1_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif1_core_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.559                                                                           

Path 62
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[1]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.562                                                                           

Path 63
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[2]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.562                                                                           

Path 64
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin1:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin2:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.569                                                                           

Path 65
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_ctrl_wxd:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_ctrl_wxd:D
  Delay (ns):                  0.330                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.572                                                                           

Path 66
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[26]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_11:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.560                                                                           

Path 67
  From:                        CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.568                                                                           

Path 68
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin3:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.892                                                                           
  Required (ns):               3.582                                                                           

Path 69
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[19]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[19]:D
  Delay (ns):                  0.329                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.559                                                                           

Path 70
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.559                                                                           

Path 71
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.884                                                                           
  Required (ns):               3.573                                                                           

Path 72
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[12]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[12]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.546                                                                           

Path 73
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[10]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[10]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.881                                                                           
  Required (ns):               3.570                                                                           

Path 74
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[16]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[16]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.558                                                                           

Path 75
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[3]:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.561                                                                           

Path 76
  From:                        CORESPI_0/USPI/UCC/stxs_strobetx:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.562                                                                           

Path 77
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.865                                                                           
  Required (ns):               3.553                                                                           

Path 78
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s2_pc[22]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_pc[22]:D
  Delay (ns):                  0.330                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.562                                                                           

Path 79
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_pc[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[2]:D
  Delay (ns):                  0.332                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.884                                                                           
  Required (ns):               3.572                                                                           

Path 80
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[23]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[23]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.883                                                                           
  Required (ns):               3.571                                                                           

Path 81
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core_clk_base:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.568                                                                           

Path 82
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/rdFIFOWrAddr[3]:CLK
  To:                          COREAXITOAHBL_1/U_rdFIFORAM/wrAddrReg[3]:D
  Delay (ns):                  0.331                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.559                                                                           

Path 83
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.893                                                                           
  Required (ns):               3.581                                                                           

Path 84
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_inst[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_inst[13]:D
  Delay (ns):                  0.330                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.565                                                                           

Path 85
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif3_spll_lock_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif3_spll_lock_q2:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.568                                                                           

Path 86
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[24]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_17:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.560                                                                           

Path 87
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[16]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.313                                                                           
  Arrival (ns):                3.861                                                                           
  Required (ns):               3.548                                                                           

Path 88
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.313                                                                           
  Arrival (ns):                3.850                                                                           
  Required (ns):               3.537                                                                           

Path 89
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s2_pc[31]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_pc[31]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.314                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.565                                                                           

Path 90
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_8_1/ram_union_0_[5]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/sbAcqReg_union[5]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.315                                                                           
  Arrival (ns):                3.851                                                                           
  Required (ns):               3.536                                                                           

Path 91
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/dbRespReg_data[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.fifoMem[1][20]:D
  Delay (ns):                  0.327                                                                           
  Slack (ns):                  0.315                                                                           
  Arrival (ns):                3.860                                                                           
  Required (ns):               3.545                                                                           

Path 92
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.316                                                                           
  Arrival (ns):                3.889                                                                           
  Required (ns):               3.573                                                                           

Path 93
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[0]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[0]
  Delay (ns):                  0.786                                                                           
  Slack (ns):                  0.316                                                                           
  Arrival (ns):                5.191                                                                           
  Required (ns):               4.875                                                                           

Path 94
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[1]:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.316                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.566                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[8]:D
  Delay (ns):                  0.328                                                                           
  Slack (ns):                  0.316                                                                           
  Arrival (ns):                3.881                                                                           
  Required (ns):               3.565                                                                           

Path 96
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.316                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.551                                                                           

Path 97
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[9]:D
  Delay (ns):                  0.329                                                                           
  Slack (ns):                  0.317                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.561                                                                           

Path 98
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[29]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[29]:D
  Delay (ns):                  0.329                                                                           
  Slack (ns):                  0.317                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.561                                                                           

Path 99
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s2_pc[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_pc[4]:D
  Delay (ns):                  0.329                                                                           
  Slack (ns):                  0.317                                                                           
  Arrival (ns):                3.891                                                                           
  Required (ns):               3.574                                                                           

Path 100
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[2]:D
  Delay (ns):                  0.329                                                                           
  Slack (ns):                  0.317                                                                           
  Arrival (ns):                3.887                                                                           
  Required (ns):               3.570                                                                           

