0.6
2018.2
Jun 14 2018
20:41:02
D:/Projects/FPGA/Full_adder_DDU/Full_adder_DDU.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Projects/FPGA/Full_adder_DDU/Full_adder_DDU.srcs/sources_1/new/full_adder.v,1571817377,verilog,,,,full_adder,,,,,,,,
