
stm32f103_fw_module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e24  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08003f30  08003f30  00013f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004040  08004040  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08004040  08004040  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004040  08004040  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004040  08004040  00014040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004044  08004044  00014044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08004048  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  20000084  080040cc  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  080040cc  00020488  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dfe5  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000292d  00000000  00000000  0002e092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000960  00000000  00000000  000309c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000858  00000000  00000000  00031320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192ef  00000000  00000000  00031b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e9fb  00000000  00000000  0004ae67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083790  00000000  00000000  00059862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dcff2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002660  00000000  00000000  000dd048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	08003f18 	.word	0x08003f18

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	08003f18 	.word	0x08003f18

0800014c <apInit>:




void apInit(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
   uartOpen(_DEF_UART1, 9600); /* DFplayer와 통신하기 위한 UART 설정, Default : 9600/8/n/1/n */
 8000150:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8000154:	2000      	movs	r0, #0
 8000156:	f000 fd27 	bl	8000ba8 <uartOpen>
   uartOpen(_DEF_UART2, 115200);
 800015a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800015e:	2001      	movs	r0, #1
 8000160:	f000 fd22 	bl	8000ba8 <uartOpen>
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}

08000168 <apDFPlayerTest>:
}


/* DFplayer 모듈  테스트 */
void apDFPlayerTest(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b082      	sub	sp, #8
 800016c:	af00      	add	r7, sp, #0

	char rx_data;

	dfplayer_SetSource(PLAYBACK_SOURCE_TF);
 800016e:	2001      	movs	r0, #1
 8000170:	f000 fb76 	bl	8000860 <dfplayer_SetSource>
	dfplayer_SetVolume(10);
 8000174:	200a      	movs	r0, #10
 8000176:	f000 fb3b 	bl	80007f0 <dfplayer_SetVolume>
	dfplayer_SetEQ(EQ_CLASSIC);
 800017a:	2004      	movs	r0, #4
 800017c:	f000 fb4c 	bl	8000818 <dfplayer_SetEQ>
	dfplayer_RepeatTrack(1);
 8000180:	2001      	movs	r0, #1
 8000182:	f000 fb5e 	bl	8000842 <dfplayer_RepeatTrack>

	while(1)
	{
		if (uartAvailable(_DEF_UART2) > 0)
 8000186:	2001      	movs	r0, #1
 8000188:	f000 fe22 	bl	8000dd0 <uartAvailable>
 800018c:	4603      	mov	r3, r0
 800018e:	2b00      	cmp	r3, #0
 8000190:	f000 8082 	beq.w	8000298 <apDFPlayerTest+0x130>
		{
			rx_data = uartRead(_DEF_UART2);
 8000194:	2001      	movs	r0, #1
 8000196:	f000 fe63 	bl	8000e60 <uartRead>
 800019a:	4603      	mov	r3, r0
 800019c:	71fb      	strb	r3, [r7, #7]
			uartPrintf(_DEF_UART2, "%c\n", rx_data);
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	461a      	mov	r2, r3
 80001a2:	493f      	ldr	r1, [pc, #252]	; (80002a0 <apDFPlayerTest+0x138>)
 80001a4:	2001      	movs	r0, #1
 80001a6:	f000 ff01 	bl	8000fac <uartPrintf>

			switch (rx_data)
 80001aa:	79fb      	ldrb	r3, [r7, #7]
 80001ac:	3b41      	subs	r3, #65	; 0x41
 80001ae:	2b17      	cmp	r3, #23
 80001b0:	d874      	bhi.n	800029c <apDFPlayerTest+0x134>
 80001b2:	a201      	add	r2, pc, #4	; (adr r2, 80001b8 <apDFPlayerTest+0x50>)
 80001b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b8:	08000235 	.word	0x08000235
 80001bc:	0800029d 	.word	0x0800029d
 80001c0:	0800029d 	.word	0x0800029d
 80001c4:	08000227 	.word	0x08000227
 80001c8:	0800027b 	.word	0x0800027b
 80001cc:	0800029d 	.word	0x0800029d
 80001d0:	0800029d 	.word	0x0800029d
 80001d4:	0800029d 	.word	0x0800029d
 80001d8:	0800029d 	.word	0x0800029d
 80001dc:	0800029d 	.word	0x0800029d
 80001e0:	0800029d 	.word	0x0800029d
 80001e4:	0800029d 	.word	0x0800029d
 80001e8:	0800029d 	.word	0x0800029d
 80001ec:	0800029d 	.word	0x0800029d
 80001f0:	0800029d 	.word	0x0800029d
 80001f4:	0800029d 	.word	0x0800029d
 80001f8:	08000243 	.word	0x08000243
 80001fc:	0800029d 	.word	0x0800029d
 8000200:	08000219 	.word	0x08000219
 8000204:	0800028b 	.word	0x0800028b
 8000208:	0800029d 	.word	0x0800029d
 800020c:	0800026d 	.word	0x0800026d
 8000210:	08000251 	.word	0x08000251
 8000214:	0800025f 	.word	0x0800025f
			{
				case 'S':
					dfplayer_Play();
 8000218:	f000 fb35 	bl	8000886 <dfplayer_Play>
					uartPrintf(_DEF_UART2, "Playing...\r\n");
 800021c:	4921      	ldr	r1, [pc, #132]	; (80002a4 <apDFPlayerTest+0x13c>)
 800021e:	2001      	movs	r0, #1
 8000220:	f000 fec4 	bl	8000fac <uartPrintf>
					break;
 8000224:	e03b      	b.n	800029e <apDFPlayerTest+0x136>

				case 'D':
					dfplayer_Next();
 8000226:	f000 fabf 	bl	80007a8 <dfplayer_Next>
					uartPrintf(_DEF_UART2, "Playing Next Song...\r\n");
 800022a:	491f      	ldr	r1, [pc, #124]	; (80002a8 <apDFPlayerTest+0x140>)
 800022c:	2001      	movs	r0, #1
 800022e:	f000 febd 	bl	8000fac <uartPrintf>
					break;
 8000232:	e034      	b.n	800029e <apDFPlayerTest+0x136>

				case 'A':
					dfplayer_Previous();
 8000234:	f000 fac1 	bl	80007ba <dfplayer_Previous>
					uartPrintf(_DEF_UART2, "Playing Previous Song...\r\n");
 8000238:	491c      	ldr	r1, [pc, #112]	; (80002ac <apDFPlayerTest+0x144>)
 800023a:	2001      	movs	r0, #1
 800023c:	f000 feb6 	bl	8000fac <uartPrintf>
					break;
 8000240:	e02d      	b.n	800029e <apDFPlayerTest+0x136>

				case 'Q':
					dfplayer_Pause();
 8000242:	f000 fb29 	bl	8000898 <dfplayer_Pause>
					uartPrintf(_DEF_UART2, "Pause\r\n");
 8000246:	491a      	ldr	r1, [pc, #104]	; (80002b0 <apDFPlayerTest+0x148>)
 8000248:	2001      	movs	r0, #1
 800024a:	f000 feaf 	bl	8000fac <uartPrintf>
					break;
 800024e:	e026      	b.n	800029e <apDFPlayerTest+0x136>

				case 'W':
					dfplayer_IncreaseVolume();
 8000250:	f000 fabc 	bl	80007cc <dfplayer_IncreaseVolume>
					uartPrintf(_DEF_UART2, "Volume Up\r\n");
 8000254:	4917      	ldr	r1, [pc, #92]	; (80002b4 <apDFPlayerTest+0x14c>)
 8000256:	2001      	movs	r0, #1
 8000258:	f000 fea8 	bl	8000fac <uartPrintf>
					break;
 800025c:	e01f      	b.n	800029e <apDFPlayerTest+0x136>

				case 'X':
					dfplayer_DecreaseVolume();
 800025e:	f000 fabe 	bl	80007de <dfplayer_DecreaseVolume>
					uartPrintf(_DEF_UART2, "Volume Down\n");
 8000262:	4915      	ldr	r1, [pc, #84]	; (80002b8 <apDFPlayerTest+0x150>)
 8000264:	2001      	movs	r0, #1
 8000266:	f000 fea1 	bl	8000fac <uartPrintf>
					break;
 800026a:	e018      	b.n	800029e <apDFPlayerTest+0x136>

				case 'V':
					dfplayer_Stop();
 800026c:	f000 fb39 	bl	80008e2 <dfplayer_Stop>
					uartPrintf(_DEF_UART2, "Stop\n");
 8000270:	4912      	ldr	r1, [pc, #72]	; (80002bc <apDFPlayerTest+0x154>)
 8000272:	2001      	movs	r0, #1
 8000274:	f000 fe9a 	bl	8000fac <uartPrintf>
					break;
 8000278:	e011      	b.n	800029e <apDFPlayerTest+0x136>

				case 'E':
					dfplayer_InsertAdvertisement(1);
 800027a:	2001      	movs	r0, #1
 800027c:	f000 fb15 	bl	80008aa <dfplayer_InsertAdvertisement>
					uartPrintf(_DEF_UART2, "AD...\n");
 8000280:	490f      	ldr	r1, [pc, #60]	; (80002c0 <apDFPlayerTest+0x158>)
 8000282:	2001      	movs	r0, #1
 8000284:	f000 fe92 	bl	8000fac <uartPrintf>
					break;
 8000288:	e009      	b.n	800029e <apDFPlayerTest+0x136>

				case 'T':
					dfplayer_StopAdvertisement();
 800028a:	f000 fb21 	bl	80008d0 <dfplayer_StopAdvertisement>
					uartPrintf(_DEF_UART2, "AD STOP..\n");
 800028e:	490d      	ldr	r1, [pc, #52]	; (80002c4 <apDFPlayerTest+0x15c>)
 8000290:	2001      	movs	r0, #1
 8000292:	f000 fe8b 	bl	8000fac <uartPrintf>
					break;
 8000296:	e002      	b.n	800029e <apDFPlayerTest+0x136>

				default:
					break;
			}
		}
 8000298:	bf00      	nop
 800029a:	e774      	b.n	8000186 <apDFPlayerTest+0x1e>
					break;
 800029c:	bf00      	nop
		if (uartAvailable(_DEF_UART2) > 0)
 800029e:	e772      	b.n	8000186 <apDFPlayerTest+0x1e>
 80002a0:	08003f5c 	.word	0x08003f5c
 80002a4:	08003f60 	.word	0x08003f60
 80002a8:	08003f70 	.word	0x08003f70
 80002ac:	08003f88 	.word	0x08003f88
 80002b0:	08003fa4 	.word	0x08003fa4
 80002b4:	08003fac 	.word	0x08003fac
 80002b8:	08003fb8 	.word	0x08003fb8
 80002bc:	08003fc8 	.word	0x08003fc8
 80002c0:	08003fd0 	.word	0x08003fd0
 80002c4:	08003fd8 	.word	0x08003fd8

080002c8 <bspInit>:

void SystemClock_Config(void);


void bspInit(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b084      	sub	sp, #16
 80002cc:	af00      	add	r7, sp, #0
	  HAL_Init();
 80002ce:	f001 f841 	bl	8001354 <HAL_Init>
	  SystemClock_Config();
 80002d2:	f000 f849 	bl	8000368 <SystemClock_Config>

	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002d6:	4b1a      	ldr	r3, [pc, #104]	; (8000340 <bspInit+0x78>)
 80002d8:	699b      	ldr	r3, [r3, #24]
 80002da:	4a19      	ldr	r2, [pc, #100]	; (8000340 <bspInit+0x78>)
 80002dc:	f043 0310 	orr.w	r3, r3, #16
 80002e0:	6193      	str	r3, [r2, #24]
 80002e2:	4b17      	ldr	r3, [pc, #92]	; (8000340 <bspInit+0x78>)
 80002e4:	699b      	ldr	r3, [r3, #24]
 80002e6:	f003 0310 	and.w	r3, r3, #16
 80002ea:	60fb      	str	r3, [r7, #12]
 80002ec:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002ee:	4b14      	ldr	r3, [pc, #80]	; (8000340 <bspInit+0x78>)
 80002f0:	699b      	ldr	r3, [r3, #24]
 80002f2:	4a13      	ldr	r2, [pc, #76]	; (8000340 <bspInit+0x78>)
 80002f4:	f043 0320 	orr.w	r3, r3, #32
 80002f8:	6193      	str	r3, [r2, #24]
 80002fa:	4b11      	ldr	r3, [pc, #68]	; (8000340 <bspInit+0x78>)
 80002fc:	699b      	ldr	r3, [r3, #24]
 80002fe:	f003 0320 	and.w	r3, r3, #32
 8000302:	60bb      	str	r3, [r7, #8]
 8000304:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000306:	4b0e      	ldr	r3, [pc, #56]	; (8000340 <bspInit+0x78>)
 8000308:	699b      	ldr	r3, [r3, #24]
 800030a:	4a0d      	ldr	r2, [pc, #52]	; (8000340 <bspInit+0x78>)
 800030c:	f043 0308 	orr.w	r3, r3, #8
 8000310:	6193      	str	r3, [r2, #24]
 8000312:	4b0b      	ldr	r3, [pc, #44]	; (8000340 <bspInit+0x78>)
 8000314:	699b      	ldr	r3, [r3, #24]
 8000316:	f003 0308 	and.w	r3, r3, #8
 800031a:	607b      	str	r3, [r7, #4]
 800031c:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800031e:	4b08      	ldr	r3, [pc, #32]	; (8000340 <bspInit+0x78>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	4a07      	ldr	r2, [pc, #28]	; (8000340 <bspInit+0x78>)
 8000324:	f043 0304 	orr.w	r3, r3, #4
 8000328:	6193      	str	r3, [r2, #24]
 800032a:	4b05      	ldr	r3, [pc, #20]	; (8000340 <bspInit+0x78>)
 800032c:	699b      	ldr	r3, [r3, #24]
 800032e:	f003 0304 	and.w	r3, r3, #4
 8000332:	603b      	str	r3, [r7, #0]
 8000334:	683b      	ldr	r3, [r7, #0]

}
 8000336:	bf00      	nop
 8000338:	3710      	adds	r7, #16
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	40021000 	.word	0x40021000

08000344 <delay_ms>:


void delay_ms(uint32_t ms)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 800034c:	6878      	ldr	r0, [r7, #4]
 800034e:	f001 f863 	bl	8001418 <HAL_Delay>
}
 8000352:	bf00      	nop
 8000354:	3708      	adds	r7, #8
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}

0800035a <millis>:
      while(count--);
     }
}

uint32_t millis(void)
{
 800035a:	b580      	push	{r7, lr}
 800035c:	af00      	add	r7, sp, #0

	return HAL_GetTick();
 800035e:	f001 f851 	bl	8001404 <HAL_GetTick>
 8000362:	4603      	mov	r3, r0
}
 8000364:	4618      	mov	r0, r3
 8000366:	bd80      	pop	{r7, pc}

08000368 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b090      	sub	sp, #64	; 0x40
 800036c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800036e:	f107 0318 	add.w	r3, r7, #24
 8000372:	2228      	movs	r2, #40	; 0x28
 8000374:	2100      	movs	r1, #0
 8000376:	4618      	mov	r0, r3
 8000378:	f003 f972 	bl	8003660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]
 8000388:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800038a:	2301      	movs	r3, #1
 800038c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800038e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000392:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000394:	2300      	movs	r3, #0
 8000396:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000398:	2301      	movs	r3, #1
 800039a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800039c:	2302      	movs	r3, #2
 800039e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003a6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ac:	f107 0318 	add.w	r3, r7, #24
 80003b0:	4618      	mov	r0, r3
 80003b2:	f001 fee7 	bl	8002184 <HAL_RCC_OscConfig>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003bc:	f000 f819 	bl	80003f2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c0:	230f      	movs	r3, #15
 80003c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003c4:	2302      	movs	r3, #2
 80003c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c8:	2300      	movs	r3, #0
 80003ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003d2:	2300      	movs	r3, #0
 80003d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003d6:	1d3b      	adds	r3, r7, #4
 80003d8:	2102      	movs	r1, #2
 80003da:	4618      	mov	r0, r3
 80003dc:	f002 f952 	bl	8002684 <HAL_RCC_ClockConfig>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003e6:	f000 f804 	bl	80003f2 <Error_Handler>
  }
}
 80003ea:	bf00      	nop
 80003ec:	3740      	adds	r7, #64	; 0x40
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}

080003f2 <Error_Handler>:




void Error_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f6:	b672      	cpsid	i
}
 80003f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003fa:	e7fe      	b.n	80003fa <Error_Handler+0x8>

080003fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b085      	sub	sp, #20
 8000400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000402:	4b15      	ldr	r3, [pc, #84]	; (8000458 <HAL_MspInit+0x5c>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	4a14      	ldr	r2, [pc, #80]	; (8000458 <HAL_MspInit+0x5c>)
 8000408:	f043 0301 	orr.w	r3, r3, #1
 800040c:	6193      	str	r3, [r2, #24]
 800040e:	4b12      	ldr	r3, [pc, #72]	; (8000458 <HAL_MspInit+0x5c>)
 8000410:	699b      	ldr	r3, [r3, #24]
 8000412:	f003 0301 	and.w	r3, r3, #1
 8000416:	60bb      	str	r3, [r7, #8]
 8000418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800041a:	4b0f      	ldr	r3, [pc, #60]	; (8000458 <HAL_MspInit+0x5c>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	4a0e      	ldr	r2, [pc, #56]	; (8000458 <HAL_MspInit+0x5c>)
 8000420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000424:	61d3      	str	r3, [r2, #28]
 8000426:	4b0c      	ldr	r3, [pc, #48]	; (8000458 <HAL_MspInit+0x5c>)
 8000428:	69db      	ldr	r3, [r3, #28]
 800042a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800042e:	607b      	str	r3, [r7, #4]
 8000430:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000432:	4b0a      	ldr	r3, [pc, #40]	; (800045c <HAL_MspInit+0x60>)
 8000434:	685b      	ldr	r3, [r3, #4]
 8000436:	60fb      	str	r3, [r7, #12]
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800043e:	60fb      	str	r3, [r7, #12]
 8000440:	68fb      	ldr	r3, [r7, #12]
 8000442:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000446:	60fb      	str	r3, [r7, #12]
 8000448:	4a04      	ldr	r2, [pc, #16]	; (800045c <HAL_MspInit+0x60>)
 800044a:	68fb      	ldr	r3, [r7, #12]
 800044c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800044e:	bf00      	nop
 8000450:	3714      	adds	r7, #20
 8000452:	46bd      	mov	sp, r7
 8000454:	bc80      	pop	{r7}
 8000456:	4770      	bx	lr
 8000458:	40021000 	.word	0x40021000
 800045c:	40010000 	.word	0x40010000

08000460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000464:	e7fe      	b.n	8000464 <NMI_Handler+0x4>

08000466 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000466:	b480      	push	{r7}
 8000468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800046a:	e7fe      	b.n	800046a <HardFault_Handler+0x4>

0800046c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000470:	e7fe      	b.n	8000470 <MemManage_Handler+0x4>

08000472 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000472:	b480      	push	{r7}
 8000474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000476:	e7fe      	b.n	8000476 <BusFault_Handler+0x4>

08000478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800047c:	e7fe      	b.n	800047c <UsageFault_Handler+0x4>

0800047e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr

0800048a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr

08000496 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000496:	b480      	push	{r7}
 8000498:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800049a:	bf00      	nop
 800049c:	46bd      	mov	sp, r7
 800049e:	bc80      	pop	{r7}
 80004a0:	4770      	bx	lr

080004a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004a2:	b580      	push	{r7, lr}
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004a6:	f000 ff9b 	bl	80013e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004aa:	bf00      	nop
 80004ac:	bd80      	pop	{r7, pc}
	...

080004b0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80004b4:	4802      	ldr	r0, [pc, #8]	; (80004c0 <DMA1_Channel4_IRQHandler+0x10>)
 80004b6:	f001 fad9 	bl	8001a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80004ba:	bf00      	nop
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	20000320 	.word	0x20000320

080004c4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80004c8:	4802      	ldr	r0, [pc, #8]	; (80004d4 <DMA1_Channel5_IRQHandler+0x10>)
 80004ca:	f001 facf 	bl	8001a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80004ce:	bf00      	nop
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	20000364 	.word	0x20000364

080004d8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80004dc:	4802      	ldr	r0, [pc, #8]	; (80004e8 <DMA1_Channel6_IRQHandler+0x10>)
 80004de:	f001 fac5 	bl	8001a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80004e2:	bf00      	nop
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	200002dc 	.word	0x200002dc

080004ec <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80004f0:	4802      	ldr	r0, [pc, #8]	; (80004fc <DMA1_Channel7_IRQHandler+0x10>)
 80004f2:	f001 fabb 	bl	8001a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	200003a8 	.word	0x200003a8

08000500 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000504:	4802      	ldr	r0, [pc, #8]	; (8000510 <USART1_IRQHandler+0x10>)
 8000506:	f002 fb6f 	bl	8002be8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	200003ec 	.word	0x200003ec

08000514 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000518:	4802      	ldr	r0, [pc, #8]	; (8000524 <USART2_IRQHandler+0x10>)
 800051a:	f002 fb65 	bl	8002be8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800051e:	bf00      	nop
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	20000430 	.word	0x20000430

08000528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b086      	sub	sp, #24
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000530:	4a14      	ldr	r2, [pc, #80]	; (8000584 <_sbrk+0x5c>)
 8000532:	4b15      	ldr	r3, [pc, #84]	; (8000588 <_sbrk+0x60>)
 8000534:	1ad3      	subs	r3, r2, r3
 8000536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000538:	697b      	ldr	r3, [r7, #20]
 800053a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800053c:	4b13      	ldr	r3, [pc, #76]	; (800058c <_sbrk+0x64>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d102      	bne.n	800054a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000544:	4b11      	ldr	r3, [pc, #68]	; (800058c <_sbrk+0x64>)
 8000546:	4a12      	ldr	r2, [pc, #72]	; (8000590 <_sbrk+0x68>)
 8000548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800054a:	4b10      	ldr	r3, [pc, #64]	; (800058c <_sbrk+0x64>)
 800054c:	681a      	ldr	r2, [r3, #0]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4413      	add	r3, r2
 8000552:	693a      	ldr	r2, [r7, #16]
 8000554:	429a      	cmp	r2, r3
 8000556:	d207      	bcs.n	8000568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000558:	f003 f858 	bl	800360c <__errno>
 800055c:	4603      	mov	r3, r0
 800055e:	220c      	movs	r2, #12
 8000560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000562:	f04f 33ff 	mov.w	r3, #4294967295
 8000566:	e009      	b.n	800057c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000568:	4b08      	ldr	r3, [pc, #32]	; (800058c <_sbrk+0x64>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800056e:	4b07      	ldr	r3, [pc, #28]	; (800058c <_sbrk+0x64>)
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4413      	add	r3, r2
 8000576:	4a05      	ldr	r2, [pc, #20]	; (800058c <_sbrk+0x64>)
 8000578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800057a:	68fb      	ldr	r3, [r7, #12]
}
 800057c:	4618      	mov	r0, r3
 800057e:	3718      	adds	r7, #24
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	20005000 	.word	0x20005000
 8000588:	00000400 	.word	0x00000400
 800058c:	200000a0 	.word	0x200000a0
 8000590:	20000488 	.word	0x20000488

08000594 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	bc80      	pop	{r7}
 800059e:	4770      	bx	lr

080005a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005a0:	480c      	ldr	r0, [pc, #48]	; (80005d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005a2:	490d      	ldr	r1, [pc, #52]	; (80005d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005a4:	4a0d      	ldr	r2, [pc, #52]	; (80005dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005a8:	e002      	b.n	80005b0 <LoopCopyDataInit>

080005aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ae:	3304      	adds	r3, #4

080005b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005b4:	d3f9      	bcc.n	80005aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005b6:	4a0a      	ldr	r2, [pc, #40]	; (80005e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80005b8:	4c0a      	ldr	r4, [pc, #40]	; (80005e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80005ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005bc:	e001      	b.n	80005c2 <LoopFillZerobss>

080005be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005c0:	3204      	adds	r2, #4

080005c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005c4:	d3fb      	bcc.n	80005be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005c6:	f7ff ffe5 	bl	8000594 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005ca:	f003 f825 	bl	8003618 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005ce:	f003 f811 	bl	80035f4 <main>
  bx lr
 80005d2:	4770      	bx	lr
  ldr r0, =_sdata
 80005d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005d8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80005dc:	08004048 	.word	0x08004048
  ldr r2, =_sbss
 80005e0:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80005e4:	20000488 	.word	0x20000488

080005e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005e8:	e7fe      	b.n	80005e8 <ADC1_2_IRQHandler>

080005ea <qbufferCreate>:

}


bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80005ea:	b480      	push	{r7}
 80005ec:	b087      	sub	sp, #28
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	60f8      	str	r0, [r7, #12]
 80005f2:	60b9      	str	r1, [r7, #8]
 80005f4:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80005f6:	2301      	movs	r3, #1
 80005f8:	75fb      	strb	r3, [r7, #23]

  p_node->in  = 0;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
  p_node->out = 0;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	2200      	movs	r2, #0
 8000604:	605a      	str	r2, [r3, #4]
  p_node->len = length;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	68ba      	ldr	r2, [r7, #8]
 8000610:	60da      	str	r2, [r3, #12]

  return ret;
 8000612:	7dfb      	ldrb	r3, [r7, #23]
}
 8000614:	4618      	mov	r0, r3
 8000616:	371c      	adds	r7, #28
 8000618:	46bd      	mov	sp, r7
 800061a:	bc80      	pop	{r7}
 800061c:	4770      	bx	lr

0800061e <qbufferRead>:

}


bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 800061e:	b480      	push	{r7}
 8000620:	b087      	sub	sp, #28
 8000622:	af00      	add	r7, sp, #0
 8000624:	60f8      	str	r0, [r7, #12]
 8000626:	60b9      	str	r1, [r7, #8]
 8000628:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800062a:	2301      	movs	r3, #1
 800062c:	75fb      	strb	r3, [r7, #23]

  for (int i=0; i<length; i++)
 800062e:	2300      	movs	r3, #0
 8000630:	613b      	str	r3, [r7, #16]
 8000632:	e026      	b.n	8000682 <qbufferRead+0x64>
  {

    if (p_node-> p_buf != NULL)
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	68db      	ldr	r3, [r3, #12]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d009      	beq.n	8000650 <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	68da      	ldr	r2, [r3, #12]
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	441a      	add	r2, r3
 8000646:	693b      	ldr	r3, [r7, #16]
 8000648:	68b9      	ldr	r1, [r7, #8]
 800064a:	440b      	add	r3, r1
 800064c:	7812      	ldrb	r2, [r2, #0]
 800064e:	701a      	strb	r2, [r3, #0]

    }

    if (p_node->out != p_node->in)
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	685a      	ldr	r2, [r3, #4]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	429a      	cmp	r2, r3
 800065a:	d00c      	beq.n	8000676 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	3301      	adds	r3, #1
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	6892      	ldr	r2, [r2, #8]
 8000666:	fbb3 f1f2 	udiv	r1, r3, r2
 800066a:	fb02 f201 	mul.w	r2, r2, r1
 800066e:	1a9a      	subs	r2, r3, r2
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	e002      	b.n	800067c <qbufferRead+0x5e>

    }

    else
    {
      ret =false;
 8000676:	2300      	movs	r3, #0
 8000678:	75fb      	strb	r3, [r7, #23]
      break;
 800067a:	e006      	b.n	800068a <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 800067c:	693b      	ldr	r3, [r7, #16]
 800067e:	3301      	adds	r3, #1
 8000680:	613b      	str	r3, [r7, #16]
 8000682:	693b      	ldr	r3, [r7, #16]
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	429a      	cmp	r2, r3
 8000688:	d8d4      	bhi.n	8000634 <qbufferRead+0x16>
    }
  }

  return ret;
 800068a:	7dfb      	ldrb	r3, [r7, #23]

}
 800068c:	4618      	mov	r0, r3
 800068e:	371c      	adds	r7, #28
 8000690:	46bd      	mov	sp, r7
 8000692:	bc80      	pop	{r7}
 8000694:	4770      	bx	lr

08000696 <qbufferAvailable>:


uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8000696:	b480      	push	{r7}
 8000698:	b085      	sub	sp, #20
 800069a:	af00      	add	r7, sp, #0
 800069c:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node-> len;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	1ad3      	subs	r3, r2, r3
 80006a8:	687a      	ldr	r2, [r7, #4]
 80006aa:	6892      	ldr	r2, [r2, #8]
 80006ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80006b0:	fb02 f201 	mul.w	r2, r2, r1
 80006b4:	1a9b      	subs	r3, r3, r2
 80006b6:	60fb      	str	r3, [r7, #12]


  return ret;
 80006b8:	68fb      	ldr	r3, [r7, #12]
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3714      	adds	r7, #20
 80006be:	46bd      	mov	sp, r7
 80006c0:	bc80      	pop	{r7}
 80006c2:	4770      	bx	lr

080006c4 <dfplayer_SendControlMessage>:
 * @param  	para_msb  			Commands Parameters define set, dfplayer.h 참고, 필요없을 경우  0
 * @param  	para_lsb  			Commands Parameters define set, dfplayer.h 참고 , 필요없을 경우 0
 * @warning UART1이 아닌 다른 UART를 사용하는 경우  _DEF_UARTx 또는 huartx 변경
 */
void dfplayer_SendControlMessage( uint8_t cmd, uint8_t para_msb, uint8_t para_lsb)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	71fb      	strb	r3, [r7, #7]
 80006ce:	460b      	mov	r3, r1
 80006d0:	71bb      	strb	r3, [r7, #6]
 80006d2:	4613      	mov	r3, r2
 80006d4:	717b      	strb	r3, [r7, #5]
	tx_buf[START_INDEX] 		= START;
 80006d6:	4b1e      	ldr	r3, [pc, #120]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 80006d8:	227e      	movs	r2, #126	; 0x7e
 80006da:	701a      	strb	r2, [r3, #0]
	tx_buf[VERSION_INDEX]	 	= VERSION;
 80006dc:	4b1c      	ldr	r3, [pc, #112]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 80006de:	22ff      	movs	r2, #255	; 0xff
 80006e0:	705a      	strb	r2, [r3, #1]
	tx_buf[DATA_LENGTH_INDEX] 	= DATA_LENGTH;
 80006e2:	4b1b      	ldr	r3, [pc, #108]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 80006e4:	2206      	movs	r2, #6
 80006e6:	709a      	strb	r2, [r3, #2]
	tx_buf[CMD_INDEX] 			= cmd;
 80006e8:	4a19      	ldr	r2, [pc, #100]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	70d3      	strb	r3, [r2, #3]
	tx_buf[FEEDBACK_INDEX] 		= NO_FEED_BACK;
 80006ee:	4b18      	ldr	r3, [pc, #96]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	711a      	strb	r2, [r3, #4]
	tx_buf[PARAMETER_MSB_INDEX] = para_msb;
 80006f4:	4a16      	ldr	r2, [pc, #88]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 80006f6:	79bb      	ldrb	r3, [r7, #6]
 80006f8:	7153      	strb	r3, [r2, #5]
	tx_buf[PARAMETER_LSB_INDEX] = para_lsb;
 80006fa:	4a15      	ldr	r2, [pc, #84]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 80006fc:	797b      	ldrb	r3, [r7, #5]
 80006fe:	7193      	strb	r3, [r2, #6]

	uint16_t checksum = dfplayer_Checksum();
 8000700:	f000 f828 	bl	8000754 <dfplayer_Checksum>
 8000704:	4603      	mov	r3, r0
 8000706:	817b      	strh	r3, [r7, #10]

	tx_buf[CHECKSUM_MSB_INDEX]  = (uint8_t)(checksum >> 8);
 8000708:	897b      	ldrh	r3, [r7, #10]
 800070a:	0a1b      	lsrs	r3, r3, #8
 800070c:	b29b      	uxth	r3, r3
 800070e:	b2da      	uxtb	r2, r3
 8000710:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 8000712:	71da      	strb	r2, [r3, #7]
	tx_buf[CHECKSUM_LSB_INDEX]  = (uint8_t)(checksum & 0xFF);
 8000714:	897b      	ldrh	r3, [r7, #10]
 8000716:	b2da      	uxtb	r2, r3
 8000718:	4b0d      	ldr	r3, [pc, #52]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 800071a:	721a      	strb	r2, [r3, #8]
	tx_buf[END_INDEX] 			= END;
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 800071e:	22ef      	movs	r2, #239	; 0xef
 8000720:	725a      	strb	r2, [r3, #9]

	for (int i = 0; i < 10; i++)
 8000722:	2300      	movs	r3, #0
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	e00a      	b.n	800073e <dfplayer_SendControlMessage+0x7a>
	{

		uartWrite(_DEF_UART1, (uint8_t *)&tx_buf[i], DFPLAYER_COMMUNICATION_SIZE);
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	4a09      	ldr	r2, [pc, #36]	; (8000750 <dfplayer_SendControlMessage+0x8c>)
 800072c:	4413      	add	r3, r2
 800072e:	220a      	movs	r2, #10
 8000730:	4619      	mov	r1, r3
 8000732:	2000      	movs	r0, #0
 8000734:	f000 fbb8 	bl	8000ea8 <uartWrite>
	for (int i = 0; i < 10; i++)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	3301      	adds	r3, #1
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	2b09      	cmp	r3, #9
 8000742:	ddf1      	ble.n	8000728 <dfplayer_SendControlMessage+0x64>
#ifndef _USE_HW_UART
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)&tx_buf[i], DFPLAYER_COMMUNICATION_SIZE);	/* HAL Lib의  UART를 사용하는 경우 */
#endif /* _USE_HW_UART */
	}

}
 8000744:	bf00      	nop
 8000746:	bf00      	nop
 8000748:	3710      	adds	r7, #16
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	200000a4 	.word	0x200000a4

08000754 <dfplayer_Checksum>:
 * @brief	DFplayer 직렬 포멧에  필요한 체크썹 바이트를 구하기 위한 계산 수행
 * @note	내부에서만  사용하는  함수
 *
 */
uint16_t dfplayer_Checksum(void)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
	uint16_t checksum = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	80fb      	strh	r3, [r7, #6]

	for (int i = VERSION_INDEX; i <= PARAMETER_LSB_INDEX; i ++)
 800075e:	2301      	movs	r3, #1
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	e00a      	b.n	800077a <dfplayer_Checksum+0x26>
	{
		checksum += tx_buf[i];
 8000764:	4a0b      	ldr	r2, [pc, #44]	; (8000794 <dfplayer_Checksum+0x40>)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	4413      	add	r3, r2
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	b29a      	uxth	r2, r3
 800076e:	88fb      	ldrh	r3, [r7, #6]
 8000770:	4413      	add	r3, r2
 8000772:	80fb      	strh	r3, [r7, #6]
	for (int i = VERSION_INDEX; i <= PARAMETER_LSB_INDEX; i ++)
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	3301      	adds	r3, #1
 8000778:	603b      	str	r3, [r7, #0]
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	2b06      	cmp	r3, #6
 800077e:	ddf1      	ble.n	8000764 <dfplayer_Checksum+0x10>
	}

	checksum = 0xFFFF - checksum + 1; // 2의 보수를 취함, checksum 공식
 8000780:	88fb      	ldrh	r3, [r7, #6]
 8000782:	425b      	negs	r3, r3
 8000784:	80fb      	strh	r3, [r7, #6]

	return checksum;
 8000786:	88fb      	ldrh	r3, [r7, #6]
}
 8000788:	4618      	mov	r0, r3
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	200000a4 	.word	0x200000a4

08000798 <dfplayer_Init>:
 * @brief	DFplayer 초기화 함수
 * @note 	DFplayer 모듈이  전원이 켜진 후 초기화되기까지 1.5~ 3sec 정도 필요
 *
 */
void dfplayer_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	delay_ms(1500);
 800079c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80007a0:	f7ff fdd0 	bl	8000344 <delay_ms>
}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <dfplayer_Next>:
/**
 * @brief   다음 mp3 파일 재생
 *
 */
void dfplayer_Next(void)// Test complete
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	dfplayer_SendControlMessage(CMD_NEXT, 0, 0);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2100      	movs	r1, #0
 80007b0:	2001      	movs	r0, #1
 80007b2:	f7ff ff87 	bl	80006c4 <dfplayer_SendControlMessage>
}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}

080007ba <dfplayer_Previous>:
/**
 * @brief 	이전 mp3 파일 재생
 *
 */
void dfplayer_Previous(void)// Test complete
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
	dfplayer_SendControlMessage(CMD_PREVIOUS, 0, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2100      	movs	r1, #0
 80007c2:	2002      	movs	r0, #2
 80007c4:	f7ff ff7e 	bl	80006c4 <dfplayer_SendControlMessage>
}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}

080007cc <dfplayer_IncreaseVolume>:
/**
 * @brief 	볼륨 증가
 *
 */
void dfplayer_IncreaseVolume(void)// Test complete
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
	dfplayer_SendControlMessage(CMD_INC_VOLUME, 0, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2100      	movs	r1, #0
 80007d4:	2004      	movs	r0, #4
 80007d6:	f7ff ff75 	bl	80006c4 <dfplayer_SendControlMessage>
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}

080007de <dfplayer_DecreaseVolume>:
/**
 * @brief 	볼륨 감소
 *
 */
void dfplayer_DecreaseVolume(void)// Test complete
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	af00      	add	r7, sp, #0
	dfplayer_SendControlMessage(CMD_DEC_VOLUME, 0, 0);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2100      	movs	r1, #0
 80007e6:	2005      	movs	r0, #5
 80007e8:	f7ff ff6c 	bl	80006c4 <dfplayer_SendControlMessage>
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <dfplayer_SetVolume>:
 * @brief  	초기 볼륨값 설정
 * @param  	volume  		1 ~ 30까지 선택
 *
 */
void dfplayer_SetVolume(uint8_t volume)// Test complete
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]
	if (volume > 30)
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2b1e      	cmp	r3, #30
 80007fe:	d901      	bls.n	8000804 <dfplayer_SetVolume+0x14>
	{
		volume = 30;
 8000800:	231e      	movs	r3, #30
 8000802:	71fb      	strb	r3, [r7, #7]
	}

	dfplayer_SendControlMessage(CMD_SET_VOLUME, 0, volume);
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	461a      	mov	r2, r3
 8000808:	2100      	movs	r1, #0
 800080a:	2006      	movs	r0, #6
 800080c:	f7ff ff5a 	bl	80006c4 <dfplayer_SendControlMessage>

}
 8000810:	bf00      	nop
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}

08000818 <dfplayer_SetEQ>:
 *			  			    EQ_JAZZ 	: 재즈
 *			  			    EQ_CLASSIC	: 클래식
 *			  			    EQ_BASE   	: 베이스
 */
void dfplayer_SetEQ(int8_t eq)// Test complete
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	71fb      	strb	r3, [r7, #7]
	if (eq > EQ_BASE)
 8000822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000826:	2b05      	cmp	r3, #5
 8000828:	dd01      	ble.n	800082e <dfplayer_SetEQ+0x16>
	{
		eq = EQ_NORMAL ;
 800082a:	2300      	movs	r3, #0
 800082c:	71fb      	strb	r3, [r7, #7]
	}

	dfplayer_SendControlMessage(CMD_SET_EQ, 0, eq);
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	461a      	mov	r2, r3
 8000832:	2100      	movs	r1, #0
 8000834:	2007      	movs	r0, #7
 8000836:	f7ff ff45 	bl	80006c4 <dfplayer_SendControlMessage>
}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <dfplayer_RepeatTrack>:
/*
 * @brief  	재생 모드 설정
 * @param  	track  			1 ~ 30000 (or 0 ~ 2999) 파일명 넘버링에 따라 둘 중 하나의 범위를 가짐
 */
void dfplayer_RepeatTrack(uint8_t track)// Test complete
{
 8000842:	b580      	push	{r7, lr}
 8000844:	b082      	sub	sp, #8
 8000846:	af00      	add	r7, sp, #0
 8000848:	4603      	mov	r3, r0
 800084a:	71fb      	strb	r3, [r7, #7]

	dfplayer_SendControlMessage(CMD_REPEAT_TRACK, (uint8_t)(track & 0xFF00) >> 8, (uint8_t)track & 0xFF);
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	461a      	mov	r2, r3
 8000850:	2100      	movs	r1, #0
 8000852:	2008      	movs	r0, #8
 8000854:	f7ff ff36 	bl	80006c4 <dfplayer_SendControlMessage>
}
 8000858:	bf00      	nop
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <dfplayer_SetSource>:
 *			  			    PLAYBACK_SOURCE_AUX 	: AUX 케이블
 *			  			    PLAYBACK_SOURCE_SLEEP
 *			  			    PLAYBACK_SOURCE_FLASH	: Flash
 */
void dfplayer_SetSource(uint8_t source)// Test complete
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	71fb      	strb	r3, [r7, #7]

	if (source > PLAYBACK_SOURCE_FLASH)
 800086a:	79fb      	ldrb	r3, [r7, #7]
 800086c:	2b04      	cmp	r3, #4
 800086e:	d806      	bhi.n	800087e <dfplayer_SetSource+0x1e>
	{
		return ;
	}

	dfplayer_SendControlMessage(CMD_SET_PLAYBACK_SOURCE, 0, source);
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	461a      	mov	r2, r3
 8000874:	2100      	movs	r1, #0
 8000876:	2009      	movs	r0, #9
 8000878:	f7ff ff24 	bl	80006c4 <dfplayer_SendControlMessage>
 800087c:	e000      	b.n	8000880 <dfplayer_SetSource+0x20>
		return ;
 800087e:	bf00      	nop

}
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <dfplayer_Play>:
/**
 * @brief 	mp3 파일 재생
 *
 */
void dfplayer_Play(void)// Test complete
{
 8000886:	b580      	push	{r7, lr}
 8000888:	af00      	add	r7, sp, #0
	dfplayer_SendControlMessage(CMD_PLAYBACK, 0, 0);
 800088a:	2200      	movs	r2, #0
 800088c:	2100      	movs	r1, #0
 800088e:	200d      	movs	r0, #13
 8000890:	f7ff ff18 	bl	80006c4 <dfplayer_SendControlMessage>
}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}

08000898 <dfplayer_Pause>:
/**
 * @brief 	mp3 파일 일시정지
 *
 */
void dfplayer_Pause(void)// Test complete
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
	dfplayer_SendControlMessage(CMD_PAUSE, 0, 0);
 800089c:	2200      	movs	r2, #0
 800089e:	2100      	movs	r1, #0
 80008a0:	200e      	movs	r0, #14
 80008a2:	f7ff ff0f 	bl	80006c4 <dfplayer_SendControlMessage>
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}

080008aa <dfplayer_InsertAdvertisement>:
 * @brief   음악파일 재생중에 ADVERT폴더 안에 저장된 파일로 끼어들기(인터럽트), 마치 TV프로그램 광고처럼 (인터럽트)
 * @note    ADVERT 폴더는 3000개 트랙 지원
 * @param  	track  			1 ~ 30000 (or 0 ~ 2999) 파일명 넘버링에 따라 둘 중 하나의 범위를 가짐
 */
void dfplayer_InsertAdvertisement(uint16_t track)// Test complete
{
 80008aa:	b580      	push	{r7, lr}
 80008ac:	b082      	sub	sp, #8
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	4603      	mov	r3, r0
 80008b2:	80fb      	strh	r3, [r7, #6]
	dfplayer_SendControlMessage(CMD_INSERT_ADVERT,(uint8_t)(track >> 8), (uint8_t)(track & 0xFF));
 80008b4:	88fb      	ldrh	r3, [r7, #6]
 80008b6:	0a1b      	lsrs	r3, r3, #8
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	88fa      	ldrh	r2, [r7, #6]
 80008be:	b2d2      	uxtb	r2, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	2013      	movs	r0, #19
 80008c4:	f7ff fefe 	bl	80006c4 <dfplayer_SendControlMessage>
}
 80008c8:	bf00      	nop
 80008ca:	3708      	adds	r7, #8
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <dfplayer_StopAdvertisement>:
/**
 * @brief   ADVERT폴더 안에 인터럽트된 재생 파일을 정지 시키고 원래 재생파일로 복귀
 *
 */
void dfplayer_StopAdvertisement(void)// Test complete
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0

	dfplayer_SendControlMessage(CMD_STOP_ADVERT_GOBACK, 0, 0);
 80008d4:	2200      	movs	r2, #0
 80008d6:	2100      	movs	r1, #0
 80008d8:	2015      	movs	r0, #21
 80008da:	f7ff fef3 	bl	80006c4 <dfplayer_SendControlMessage>
}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <dfplayer_Stop>:
/**
 * @brief   정지
 * @note    다시 재생시키면 처음 부터 시작함
 */
void dfplayer_Stop(void)// Test complete
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	af00      	add	r7, sp, #0

	dfplayer_SendControlMessage(CMD_STOP, 0, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2100      	movs	r1, #0
 80008ea:	2016      	movs	r0, #22
 80008ec:	f7ff feea 	bl	80006c4 <dfplayer_SendControlMessage>
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <gpioInit>:




bool gpioInit(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
  bool ret = true;
 80008fa:	2301      	movs	r3, #1
 80008fc:	70fb      	strb	r3, [r7, #3]

 // __HAL_RCC_GPIOB_CLK_ENABLE();

  for (int i = 0; i < GPIO_MAX_CH; i++)
 80008fe:	2300      	movs	r3, #0
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	e01e      	b.n	8000942 <gpioInit+0x4e>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	b2d8      	uxtb	r0, r3
 8000908:	4912      	ldr	r1, [pc, #72]	; (8000954 <gpioInit+0x60>)
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	4613      	mov	r3, r2
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	4413      	add	r3, r2
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	440b      	add	r3, r1
 8000916:	3306      	adds	r3, #6
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	4619      	mov	r1, r3
 800091c:	f000 f81c 	bl	8000958 <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_vlaue);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	b2d8      	uxtb	r0, r3
 8000924:	490b      	ldr	r1, [pc, #44]	; (8000954 <gpioInit+0x60>)
 8000926:	687a      	ldr	r2, [r7, #4]
 8000928:	4613      	mov	r3, r2
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	4413      	add	r3, r2
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	440b      	add	r3, r1
 8000932:	3309      	adds	r3, #9
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	4619      	mov	r1, r3
 8000938:	f000 f876 	bl	8000a28 <gpioPinWrite>
  for (int i = 0; i < GPIO_MAX_CH; i++)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	3301      	adds	r3, #1
 8000940:	607b      	str	r3, [r7, #4]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2b00      	cmp	r3, #0
 8000946:	dddd      	ble.n	8000904 <gpioInit+0x10>
  }

  return ret;
 8000948:	78fb      	ldrb	r3, [r7, #3]

}
 800094a:	4618      	mov	r0, r3
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	20000004 	.word	0x20000004

08000958 <gpioPinMode>:


bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b088      	sub	sp, #32
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	460a      	mov	r2, r1
 8000962:	71fb      	strb	r3, [r7, #7]
 8000964:	4613      	mov	r3, r2
 8000966:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 8000968:	2301      	movs	r3, #1
 800096a:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 030c 	add.w	r3, r7, #12
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]

  switch(mode)
 800097a:	79bb      	ldrb	r3, [r7, #6]
 800097c:	2b05      	cmp	r3, #5
 800097e:	d833      	bhi.n	80009e8 <gpioPinMode+0x90>
 8000980:	a201      	add	r2, pc, #4	; (adr r2, 8000988 <gpioPinMode+0x30>)
 8000982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000986:	bf00      	nop
 8000988:	080009a1 	.word	0x080009a1
 800098c:	080009ab 	.word	0x080009ab
 8000990:	080009b5 	.word	0x080009b5
 8000994:	080009bf 	.word	0x080009bf
 8000998:	080009cd 	.word	0x080009cd
 800099c:	080009db 	.word	0x080009db
  {
      case _DEF_INPUT:
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a0:	2300      	movs	r3, #0
 80009a2:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]
        break;
 80009a8:	e01e      	b.n	80009e8 <gpioPinMode+0x90>

      case _DEF_INPUT_PULLUP:
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009aa:	2300      	movs	r3, #0
 80009ac:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009ae:	2301      	movs	r3, #1
 80009b0:	617b      	str	r3, [r7, #20]
        break;
 80009b2:	e019      	b.n	80009e8 <gpioPinMode+0x90>

      case _DEF_INPUT_PULLDOWN:
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b4:	2300      	movs	r3, #0
 80009b6:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009b8:	2302      	movs	r3, #2
 80009ba:	617b      	str	r3, [r7, #20]
        break;
 80009bc:	e014      	b.n	80009e8 <gpioPinMode+0x90>

      case _DEF_OUTPUT:
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // Push-Pull, Open Drain 필요 시 OD로 변경
 80009be:	2301      	movs	r3, #1
 80009c0:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; // 필요 시  Medium, High로 변경
 80009c6:	2302      	movs	r3, #2
 80009c8:	61bb      	str	r3, [r7, #24]
        break;
 80009ca:	e00d      	b.n	80009e8 <gpioPinMode+0x90>

      case _DEF_OUTPUT_PULLUP:
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009cc:	2301      	movs	r3, #1
 80009ce:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009d0:	2301      	movs	r3, #1
 80009d2:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2302      	movs	r3, #2
 80009d6:	61bb      	str	r3, [r7, #24]
        break;
 80009d8:	e006      	b.n	80009e8 <gpioPinMode+0x90>

      case _DEF_OUTPUT_PULLDOWN:
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009da:	2301      	movs	r3, #1
 80009dc:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009de:	2302      	movs	r3, #2
 80009e0:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	2302      	movs	r3, #2
 80009e4:	61bb      	str	r3, [r7, #24]
        break;
 80009e6:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 80009e8:	79fa      	ldrb	r2, [r7, #7]
 80009ea:	490e      	ldr	r1, [pc, #56]	; (8000a24 <gpioPinMode+0xcc>)
 80009ec:	4613      	mov	r3, r2
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	4413      	add	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	440b      	add	r3, r1
 80009f6:	3304      	adds	r3, #4
 80009f8:	881b      	ldrh	r3, [r3, #0]
 80009fa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 80009fc:	79fa      	ldrb	r2, [r7, #7]
 80009fe:	4909      	ldr	r1, [pc, #36]	; (8000a24 <gpioPinMode+0xcc>)
 8000a00:	4613      	mov	r3, r2
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	4413      	add	r3, r2
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	440b      	add	r3, r1
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f107 020c 	add.w	r2, r7, #12
 8000a10:	4611      	mov	r1, r2
 8000a12:	4618      	mov	r0, r3
 8000a14:	f001 f95e 	bl	8001cd4 <HAL_GPIO_Init>

  return ret;
 8000a18:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3720      	adds	r7, #32
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000004 	.word	0x20000004

08000a28 <gpioPinWrite>:


void gpioPinWrite(uint8_t ch, bool value)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	4603      	mov	r3, r0
 8000a30:	460a      	mov	r2, r1
 8000a32:	71fb      	strb	r3, [r7, #7]
 8000a34:	4613      	mov	r3, r2
 8000a36:	71bb      	strb	r3, [r7, #6]
  if (ch > GPIO_MAX_CH)
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d83e      	bhi.n	8000abc <gpioPinWrite+0x94>
  {
    return ;
  }

  if (value == true)
 8000a3e:	79bb      	ldrb	r3, [r7, #6]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d01d      	beq.n	8000a80 <gpioPinWrite+0x58>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 8000a44:	79fa      	ldrb	r2, [r7, #7]
 8000a46:	491f      	ldr	r1, [pc, #124]	; (8000ac4 <gpioPinWrite+0x9c>)
 8000a48:	4613      	mov	r3, r2
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	4413      	add	r3, r2
 8000a4e:	009b      	lsls	r3, r3, #2
 8000a50:	440b      	add	r3, r1
 8000a52:	6818      	ldr	r0, [r3, #0]
 8000a54:	79fa      	ldrb	r2, [r7, #7]
 8000a56:	491b      	ldr	r1, [pc, #108]	; (8000ac4 <gpioPinWrite+0x9c>)
 8000a58:	4613      	mov	r3, r2
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	4413      	add	r3, r2
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	440b      	add	r3, r1
 8000a62:	3304      	adds	r3, #4
 8000a64:	8819      	ldrh	r1, [r3, #0]
 8000a66:	79fa      	ldrb	r2, [r7, #7]
 8000a68:	4c16      	ldr	r4, [pc, #88]	; (8000ac4 <gpioPinWrite+0x9c>)
 8000a6a:	4613      	mov	r3, r2
 8000a6c:	005b      	lsls	r3, r3, #1
 8000a6e:	4413      	add	r3, r2
 8000a70:	009b      	lsls	r3, r3, #2
 8000a72:	4423      	add	r3, r4
 8000a74:	3307      	adds	r3, #7
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	f001 fb6b 	bl	8002154 <HAL_GPIO_WritePin>
 8000a7e:	e01e      	b.n	8000abe <gpioPinWrite+0x96>
  }

  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 8000a80:	79fa      	ldrb	r2, [r7, #7]
 8000a82:	4910      	ldr	r1, [pc, #64]	; (8000ac4 <gpioPinWrite+0x9c>)
 8000a84:	4613      	mov	r3, r2
 8000a86:	005b      	lsls	r3, r3, #1
 8000a88:	4413      	add	r3, r2
 8000a8a:	009b      	lsls	r3, r3, #2
 8000a8c:	440b      	add	r3, r1
 8000a8e:	6818      	ldr	r0, [r3, #0]
 8000a90:	79fa      	ldrb	r2, [r7, #7]
 8000a92:	490c      	ldr	r1, [pc, #48]	; (8000ac4 <gpioPinWrite+0x9c>)
 8000a94:	4613      	mov	r3, r2
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	4413      	add	r3, r2
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	440b      	add	r3, r1
 8000a9e:	3304      	adds	r3, #4
 8000aa0:	8819      	ldrh	r1, [r3, #0]
 8000aa2:	79fa      	ldrb	r2, [r7, #7]
 8000aa4:	4c07      	ldr	r4, [pc, #28]	; (8000ac4 <gpioPinWrite+0x9c>)
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	4413      	add	r3, r2
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	4423      	add	r3, r4
 8000ab0:	3308      	adds	r3, #8
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	f001 fb4d 	bl	8002154 <HAL_GPIO_WritePin>
 8000aba:	e000      	b.n	8000abe <gpioPinWrite+0x96>
    return ;
 8000abc:	bf00      	nop
  }

}
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd90      	pop	{r4, r7, pc}
 8000ac4:	20000004 	.word	0x20000004

08000ac8 <ledInit>:




bool ledInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b086      	sub	sp, #24
 8000acc:	af00      	add	r7, sp, #0
	bool ret = true;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	74fb      	strb	r3, [r7, #19]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad2:	463b      	mov	r3, r7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]

	  /*Configure GPIO pin : PtPin */
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	60fb      	str	r3, [r7, #12]


	  for (int i =0; i<LED_MAX_CH; i++)
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
 8000aee:	e016      	b.n	8000b1e <ledInit+0x56>
	  {

		  GPIO_InitStruct.Pin = led_tbl[i].pin;
 8000af0:	4a0f      	ldr	r2, [pc, #60]	; (8000b30 <ledInit+0x68>)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	00db      	lsls	r3, r3, #3
 8000af6:	4413      	add	r3, r2
 8000af8:	889b      	ldrh	r3, [r3, #4]
 8000afa:	603b      	str	r3, [r7, #0]
		  HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8000afc:	4a0c      	ldr	r2, [pc, #48]	; (8000b30 <ledInit+0x68>)
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b04:	463a      	mov	r2, r7
 8000b06:	4611      	mov	r1, r2
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f001 f8e3 	bl	8001cd4 <HAL_GPIO_Init>

		  ledOff(i);
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 f80e 	bl	8000b34 <ledOff>
	  for (int i =0; i<LED_MAX_CH; i++)
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	dde5      	ble.n	8000af0 <ledInit+0x28>

	  }
	return ret;
 8000b24:	7cfb      	ldrb	r3, [r7, #19]
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3718      	adds	r7, #24
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000010 	.word	0x20000010

08000b34 <ledOff>:
}



void ledOff(uint8_t ch)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	71fb      	strb	r3, [r7, #7]
	if (ch >= LED_MAX_CH) return;
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d111      	bne.n	8000b68 <ledOff+0x34>
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	4a0a      	ldr	r2, [pc, #40]	; (8000b70 <ledOff+0x3c>)
 8000b48:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	4a08      	ldr	r2, [pc, #32]	; (8000b70 <ledOff+0x3c>)
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	4413      	add	r3, r2
 8000b54:	8899      	ldrh	r1, [r3, #4]
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	4a05      	ldr	r2, [pc, #20]	; (8000b70 <ledOff+0x3c>)
 8000b5a:	00db      	lsls	r3, r3, #3
 8000b5c:	4413      	add	r3, r2
 8000b5e:	79db      	ldrb	r3, [r3, #7]
 8000b60:	461a      	mov	r2, r3
 8000b62:	f001 faf7 	bl	8002154 <HAL_GPIO_WritePin>
 8000b66:	e000      	b.n	8000b6a <ledOff+0x36>
	if (ch >= LED_MAX_CH) return;
 8000b68:	bf00      	nop

}
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	20000010 	.word	0x20000010

08000b74 <uartInit>:




bool uartInit(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
  for (int i = 0; i < UART_MAX_CH; i++)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	607b      	str	r3, [r7, #4]
 8000b7e:	e007      	b.n	8000b90 <uartInit+0x1c>
  {
    is_open[i] = false;
 8000b80:	4a08      	ldr	r2, [pc, #32]	; (8000ba4 <uartInit+0x30>)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4413      	add	r3, r2
 8000b86:	2200      	movs	r2, #0
 8000b88:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < UART_MAX_CH; i++)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	ddf4      	ble.n	8000b80 <uartInit+0xc>
  }

  return true;
 8000b96:	2301      	movs	r3, #1
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	200000b0 	.word	0x200000b0

08000ba8 <uartOpen>:


bool uartOpen(uint8_t ch, uint32_t baud)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d002      	beq.n	8000bc4 <uartOpen+0x1c>
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d076      	beq.n	8000cb0 <uartOpen+0x108>
 8000bc2:	e0eb      	b.n	8000d9c <uartOpen+0x1f4>
  {
    /* UART1 */
    case _DEF_UART1:
      huart1.Instance             = USART1;
 8000bc4:	4b78      	ldr	r3, [pc, #480]	; (8000da8 <uartOpen+0x200>)
 8000bc6:	4a79      	ldr	r2, [pc, #484]	; (8000dac <uartOpen+0x204>)
 8000bc8:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate        = baud;
 8000bca:	4a77      	ldr	r2, [pc, #476]	; (8000da8 <uartOpen+0x200>)
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength      = UART_WORDLENGTH_8B;
 8000bd0:	4b75      	ldr	r3, [pc, #468]	; (8000da8 <uartOpen+0x200>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits        = UART_STOPBITS_1;
 8000bd6:	4b74      	ldr	r3, [pc, #464]	; (8000da8 <uartOpen+0x200>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity          = UART_PARITY_NONE;
 8000bdc:	4b72      	ldr	r3, [pc, #456]	; (8000da8 <uartOpen+0x200>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode            = UART_MODE_TX_RX;
 8000be2:	4b71      	ldr	r3, [pc, #452]	; (8000da8 <uartOpen+0x200>)
 8000be4:	220c      	movs	r2, #12
 8000be6:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl       = UART_HWCONTROL_NONE;
 8000be8:	4b6f      	ldr	r3, [pc, #444]	; (8000da8 <uartOpen+0x200>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling    = UART_OVERSAMPLING_16;
 8000bee:	4b6e      	ldr	r3, [pc, #440]	; (8000da8 <uartOpen+0x200>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8000bf4:	486c      	ldr	r0, [pc, #432]	; (8000da8 <uartOpen+0x200>)
 8000bf6:	f001 ff2c 	bl	8002a52 <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	011b      	lsls	r3, r3, #4
 8000bfe:	4a6c      	ldr	r2, [pc, #432]	; (8000db0 <uartOpen+0x208>)
 8000c00:	4413      	add	r3, r2
 8000c02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c06:	496b      	ldr	r1, [pc, #428]	; (8000db4 <uartOpen+0x20c>)
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fcee 	bl	80005ea <qbufferCreate>

      __HAL_RCC_DMA1_CLK_ENABLE();
 8000c0e:	4b6a      	ldr	r3, [pc, #424]	; (8000db8 <uartOpen+0x210>)
 8000c10:	695b      	ldr	r3, [r3, #20]
 8000c12:	4a69      	ldr	r2, [pc, #420]	; (8000db8 <uartOpen+0x210>)
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	6153      	str	r3, [r2, #20]
 8000c1a:	4b67      	ldr	r3, [pc, #412]	; (8000db8 <uartOpen+0x210>)
 8000c1c:	695b      	ldr	r3, [r3, #20]
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]

      HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0); // RX DMA
 8000c26:	2200      	movs	r2, #0
 8000c28:	2100      	movs	r1, #0
 8000c2a:	200f      	movs	r0, #15
 8000c2c:	f000 fd13 	bl	8001656 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000c30:	200f      	movs	r0, #15
 8000c32:	f000 fd2c 	bl	800168e <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c36:	485c      	ldr	r0, [pc, #368]	; (8000da8 <uartOpen+0x200>)
 8000c38:	f001 febe 	bl	80029b8 <HAL_UART_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d002      	beq.n	8000c48 <uartOpen+0xa0>
      {
        ret = false;
 8000c42:	2300      	movs	r3, #0
 8000c44:	75fb      	strb	r3, [r7, #23]

        HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0); // TX DMA
        HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
      }

      break;
 8000c46:	e0a9      	b.n	8000d9c <uartOpen+0x1f4>
        ret = true;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	4a5b      	ldr	r2, [pc, #364]	; (8000dbc <uartOpen+0x214>)
 8000c50:	2101      	movs	r1, #1
 8000c52:	54d1      	strb	r1, [r2, r3]
        if (HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8000c54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c58:	4956      	ldr	r1, [pc, #344]	; (8000db4 <uartOpen+0x20c>)
 8000c5a:	4853      	ldr	r0, [pc, #332]	; (8000da8 <uartOpen+0x200>)
 8000c5c:	f001 ff94 	bl	8002b88 <HAL_UART_Receive_DMA>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <uartOpen+0xc2>
          ret = false;
 8000c66:	2300      	movs	r3, #0
 8000c68:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	4a50      	ldr	r2, [pc, #320]	; (8000db0 <uartOpen+0x208>)
 8000c6e:	011b      	lsls	r3, r3, #4
 8000c70:	4413      	add	r3, r2
 8000c72:	3308      	adds	r3, #8
 8000c74:	6819      	ldr	r1, [r3, #0]
 8000c76:	4b52      	ldr	r3, [pc, #328]	; (8000dc0 <uartOpen+0x218>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	1a8a      	subs	r2, r1, r2
 8000c80:	494b      	ldr	r1, [pc, #300]	; (8000db0 <uartOpen+0x208>)
 8000c82:	011b      	lsls	r3, r3, #4
 8000c84:	440b      	add	r3, r1
 8000c86:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 8000c88:	79fa      	ldrb	r2, [r7, #7]
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	4948      	ldr	r1, [pc, #288]	; (8000db0 <uartOpen+0x208>)
 8000c8e:	0112      	lsls	r2, r2, #4
 8000c90:	440a      	add	r2, r1
 8000c92:	6812      	ldr	r2, [r2, #0]
 8000c94:	4946      	ldr	r1, [pc, #280]	; (8000db0 <uartOpen+0x208>)
 8000c96:	011b      	lsls	r3, r3, #4
 8000c98:	440b      	add	r3, r1
 8000c9a:	3304      	adds	r3, #4
 8000c9c:	601a      	str	r2, [r3, #0]
        HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0); // TX DMA
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	200e      	movs	r0, #14
 8000ca4:	f000 fcd7 	bl	8001656 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000ca8:	200e      	movs	r0, #14
 8000caa:	f000 fcf0 	bl	800168e <HAL_NVIC_EnableIRQ>
      break;
 8000cae:	e075      	b.n	8000d9c <uartOpen+0x1f4>


    /* UART2 */
    case _DEF_UART2:
    	  huart2.Instance = USART2;
 8000cb0:	4b44      	ldr	r3, [pc, #272]	; (8000dc4 <uartOpen+0x21c>)
 8000cb2:	4a45      	ldr	r2, [pc, #276]	; (8000dc8 <uartOpen+0x220>)
 8000cb4:	601a      	str	r2, [r3, #0]
    	  huart2.Init.BaudRate = baud;
 8000cb6:	4a43      	ldr	r2, [pc, #268]	; (8000dc4 <uartOpen+0x21c>)
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	6053      	str	r3, [r2, #4]
    	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cbc:	4b41      	ldr	r3, [pc, #260]	; (8000dc4 <uartOpen+0x21c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
    	  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cc2:	4b40      	ldr	r3, [pc, #256]	; (8000dc4 <uartOpen+0x21c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	60da      	str	r2, [r3, #12]
    	  huart2.Init.Parity = UART_PARITY_NONE;
 8000cc8:	4b3e      	ldr	r3, [pc, #248]	; (8000dc4 <uartOpen+0x21c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	611a      	str	r2, [r3, #16]
    	  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cce:	4b3d      	ldr	r3, [pc, #244]	; (8000dc4 <uartOpen+0x21c>)
 8000cd0:	220c      	movs	r2, #12
 8000cd2:	615a      	str	r2, [r3, #20]
    	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cd4:	4b3b      	ldr	r3, [pc, #236]	; (8000dc4 <uartOpen+0x21c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	619a      	str	r2, [r3, #24]
    	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cda:	4b3a      	ldr	r3, [pc, #232]	; (8000dc4 <uartOpen+0x21c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	61da      	str	r2, [r3, #28]

          HAL_UART_DeInit(&huart2);
 8000ce0:	4838      	ldr	r0, [pc, #224]	; (8000dc4 <uartOpen+0x21c>)
 8000ce2:	f001 feb6 	bl	8002a52 <HAL_UART_DeInit>

          qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	011b      	lsls	r3, r3, #4
 8000cea:	4a31      	ldr	r2, [pc, #196]	; (8000db0 <uartOpen+0x208>)
 8000cec:	4413      	add	r3, r2
 8000cee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cf2:	4930      	ldr	r1, [pc, #192]	; (8000db4 <uartOpen+0x20c>)
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff fc78 	bl	80005ea <qbufferCreate>

          __HAL_RCC_DMA1_CLK_ENABLE();
 8000cfa:	4b2f      	ldr	r3, [pc, #188]	; (8000db8 <uartOpen+0x210>)
 8000cfc:	695b      	ldr	r3, [r3, #20]
 8000cfe:	4a2e      	ldr	r2, [pc, #184]	; (8000db8 <uartOpen+0x210>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	6153      	str	r3, [r2, #20]
 8000d06:	4b2c      	ldr	r3, [pc, #176]	; (8000db8 <uartOpen+0x210>)
 8000d08:	695b      	ldr	r3, [r3, #20]
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]

          HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);  // RX DMA
 8000d12:	2200      	movs	r2, #0
 8000d14:	2100      	movs	r1, #0
 8000d16:	2010      	movs	r0, #16
 8000d18:	f000 fc9d 	bl	8001656 <HAL_NVIC_SetPriority>
          HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000d1c:	2010      	movs	r0, #16
 8000d1e:	f000 fcb6 	bl	800168e <HAL_NVIC_EnableIRQ>


          if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d22:	4828      	ldr	r0, [pc, #160]	; (8000dc4 <uartOpen+0x21c>)
 8000d24:	f001 fe48 	bl	80029b8 <HAL_UART_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d002      	beq.n	8000d34 <uartOpen+0x18c>
          {
            ret = false;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	75fb      	strb	r3, [r7, #23]

            HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);  // TX DMA
            HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
          }

          break;
 8000d32:	e032      	b.n	8000d9a <uartOpen+0x1f2>
            ret = true;
 8000d34:	2301      	movs	r3, #1
 8000d36:	75fb      	strb	r3, [r7, #23]
            is_open[ch] = true;
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	4a20      	ldr	r2, [pc, #128]	; (8000dbc <uartOpen+0x214>)
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	54d1      	strb	r1, [r2, r3]
            if (HAL_UART_Receive_DMA(&huart2, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8000d40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d44:	491b      	ldr	r1, [pc, #108]	; (8000db4 <uartOpen+0x20c>)
 8000d46:	481f      	ldr	r0, [pc, #124]	; (8000dc4 <uartOpen+0x21c>)
 8000d48:	f001 ff1e 	bl	8002b88 <HAL_UART_Receive_DMA>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <uartOpen+0x1ae>
              ret = false;
 8000d52:	2300      	movs	r3, #0
 8000d54:	75fb      	strb	r3, [r7, #23]
            qbuffer[ch].in  = qbuffer[ch].len - hdma_usart2_rx.Instance->CNDTR;
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	4a15      	ldr	r2, [pc, #84]	; (8000db0 <uartOpen+0x208>)
 8000d5a:	011b      	lsls	r3, r3, #4
 8000d5c:	4413      	add	r3, r2
 8000d5e:	3308      	adds	r3, #8
 8000d60:	6819      	ldr	r1, [r3, #0]
 8000d62:	4b1a      	ldr	r3, [pc, #104]	; (8000dcc <uartOpen+0x224>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	685a      	ldr	r2, [r3, #4]
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	1a8a      	subs	r2, r1, r2
 8000d6c:	4910      	ldr	r1, [pc, #64]	; (8000db0 <uartOpen+0x208>)
 8000d6e:	011b      	lsls	r3, r3, #4
 8000d70:	440b      	add	r3, r1
 8000d72:	601a      	str	r2, [r3, #0]
            qbuffer[ch].out = qbuffer[ch].in;
 8000d74:	79fa      	ldrb	r2, [r7, #7]
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	490d      	ldr	r1, [pc, #52]	; (8000db0 <uartOpen+0x208>)
 8000d7a:	0112      	lsls	r2, r2, #4
 8000d7c:	440a      	add	r2, r1
 8000d7e:	6812      	ldr	r2, [r2, #0]
 8000d80:	490b      	ldr	r1, [pc, #44]	; (8000db0 <uartOpen+0x208>)
 8000d82:	011b      	lsls	r3, r3, #4
 8000d84:	440b      	add	r3, r1
 8000d86:	3304      	adds	r3, #4
 8000d88:	601a      	str	r2, [r3, #0]
            HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);  // TX DMA
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2011      	movs	r0, #17
 8000d90:	f000 fc61 	bl	8001656 <HAL_NVIC_SetPriority>
            HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000d94:	2011      	movs	r0, #17
 8000d96:	f000 fc7a 	bl	800168e <HAL_NVIC_EnableIRQ>
          break;
 8000d9a:	bf00      	nop
  }

  return ret;
 8000d9c:	7dfb      	ldrb	r3, [r7, #23]

}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	200003ec 	.word	0x200003ec
 8000dac:	40013800 	.word	0x40013800
 8000db0:	200000b4 	.word	0x200000b4
 8000db4:	200000d4 	.word	0x200000d4
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	200000b0 	.word	0x200000b0
 8000dc0:	20000364 	.word	0x20000364
 8000dc4:	20000430 	.word	0x20000430
 8000dc8:	40004400 	.word	0x40004400
 8000dcc:	200002dc 	.word	0x200002dc

08000dd0 <uartAvailable>:



uint32_t uartAvailable(uint8_t ch)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d002      	beq.n	8000dea <uartAvailable+0x1a>
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d018      	beq.n	8000e1a <uartAvailable+0x4a>
 8000de8:	e02f      	b.n	8000e4a <uartAvailable+0x7a>
  {
    /* UART1 */
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	4a19      	ldr	r2, [pc, #100]	; (8000e54 <uartAvailable+0x84>)
 8000dee:	011b      	lsls	r3, r3, #4
 8000df0:	4413      	add	r3, r2
 8000df2:	3308      	adds	r3, #8
 8000df4:	6819      	ldr	r1, [r3, #0]
 8000df6:	4b18      	ldr	r3, [pc, #96]	; (8000e58 <uartAvailable+0x88>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	1a8a      	subs	r2, r1, r2
 8000e00:	4914      	ldr	r1, [pc, #80]	; (8000e54 <uartAvailable+0x84>)
 8000e02:	011b      	lsls	r3, r3, #4
 8000e04:	440b      	add	r3, r1
 8000e06:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	011b      	lsls	r3, r3, #4
 8000e0c:	4a11      	ldr	r2, [pc, #68]	; (8000e54 <uartAvailable+0x84>)
 8000e0e:	4413      	add	r3, r2
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fc40 	bl	8000696 <qbufferAvailable>
 8000e16:	60f8      	str	r0, [r7, #12]
      break;
 8000e18:	e017      	b.n	8000e4a <uartAvailable+0x7a>


    /* UART2 */
    case _DEF_UART2:
        qbuffer[ch].in = (qbuffer[ch].len - hdma_usart2_rx.Instance->CNDTR);
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	4a0d      	ldr	r2, [pc, #52]	; (8000e54 <uartAvailable+0x84>)
 8000e1e:	011b      	lsls	r3, r3, #4
 8000e20:	4413      	add	r3, r2
 8000e22:	3308      	adds	r3, #8
 8000e24:	6819      	ldr	r1, [r3, #0]
 8000e26:	4b0d      	ldr	r3, [pc, #52]	; (8000e5c <uartAvailable+0x8c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	685a      	ldr	r2, [r3, #4]
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	1a8a      	subs	r2, r1, r2
 8000e30:	4908      	ldr	r1, [pc, #32]	; (8000e54 <uartAvailable+0x84>)
 8000e32:	011b      	lsls	r3, r3, #4
 8000e34:	440b      	add	r3, r1
 8000e36:	601a      	str	r2, [r3, #0]
        ret = qbufferAvailable(&qbuffer[ch]);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	011b      	lsls	r3, r3, #4
 8000e3c:	4a05      	ldr	r2, [pc, #20]	; (8000e54 <uartAvailable+0x84>)
 8000e3e:	4413      	add	r3, r2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fc28 	bl	8000696 <qbufferAvailable>
 8000e46:	60f8      	str	r0, [r7, #12]
        break;
 8000e48:	bf00      	nop

  }

  return ret;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3710      	adds	r7, #16
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	200000b4 	.word	0x200000b4
 8000e58:	20000364 	.word	0x20000364
 8000e5c:	200002dc 	.word	0x200002dc

08000e60 <uartRead>:



uint8_t uartRead(uint8_t ch)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
  uint8_t ret;

  switch(ch)
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d002      	beq.n	8000e76 <uartRead+0x16>
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d008      	beq.n	8000e86 <uartRead+0x26>
 8000e74:	e00f      	b.n	8000e96 <uartRead+0x36>
  {
    /* UART1 */
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 8000e76:	f107 030f 	add.w	r3, r7, #15
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4808      	ldr	r0, [pc, #32]	; (8000ea0 <uartRead+0x40>)
 8000e80:	f7ff fbcd 	bl	800061e <qbufferRead>
      break;
 8000e84:	e007      	b.n	8000e96 <uartRead+0x36>


    /* UART2 */
    case _DEF_UART2:
        qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 8000e86:	f107 030f 	add.w	r3, r7, #15
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <uartRead+0x44>)
 8000e90:	f7ff fbc5 	bl	800061e <qbufferRead>
        break;
 8000e94:	bf00      	nop

  }

  return ret;
 8000e96:	7bfb      	ldrb	r3, [r7, #15]

}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	200000b4 	.word	0x200000b4
 8000ea4:	200000c4 	.word	0x200000c4

08000ea8 <uartWrite>:



uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b088      	sub	sp, #32
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
 8000eb4:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]
  uint32_t pre_time;

  switch(ch)
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d002      	beq.n	8000ec6 <uartWrite+0x1e>
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d034      	beq.n	8000f2e <uartWrite+0x86>
 8000ec4:	e067      	b.n	8000f96 <uartWrite+0xee>
  {
  	/* UART1 */
    case _DEF_UART1:
        pre_time = millis();
 8000ec6:	f7ff fa48 	bl	800035a <millis>
 8000eca:	6138      	str	r0, [r7, #16]
        while(millis() - pre_time < 100)
 8000ecc:	e025      	b.n	8000f1a <uartWrite+0x72>
        {
          if (huart1.gState == HAL_UART_STATE_READY)
 8000ece:	4b34      	ldr	r3, [pc, #208]	; (8000fa0 <uartWrite+0xf8>)
 8000ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b20      	cmp	r3, #32
 8000ed8:	d11f      	bne.n	8000f1a <uartWrite+0x72>
          {

            for (int i = 0; i < length; i++)
 8000eda:	2300      	movs	r3, #0
 8000edc:	61bb      	str	r3, [r7, #24]
 8000ede:	e00b      	b.n	8000ef8 <uartWrite+0x50>
            {
              tx_buf[i] = p_data[i];
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	7819      	ldrb	r1, [r3, #0]
 8000ee8:	4a2e      	ldr	r2, [pc, #184]	; (8000fa4 <uartWrite+0xfc>)
 8000eea:	69bb      	ldr	r3, [r7, #24]
 8000eec:	4413      	add	r3, r2
 8000eee:	460a      	mov	r2, r1
 8000ef0:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < length; i++)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	61bb      	str	r3, [r7, #24]
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d8ef      	bhi.n	8000ee0 <uartWrite+0x38>
            }

            if(HAL_UART_Transmit_DMA(&huart1, &tx_buf[0], length) == HAL_OK)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	461a      	mov	r2, r3
 8000f06:	4927      	ldr	r1, [pc, #156]	; (8000fa4 <uartWrite+0xfc>)
 8000f08:	4825      	ldr	r0, [pc, #148]	; (8000fa0 <uartWrite+0xf8>)
 8000f0a:	f001 fdd1 	bl	8002ab0 <HAL_UART_Transmit_DMA>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d10a      	bne.n	8000f2a <uartWrite+0x82>
            {
              ret = length;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	61fb      	str	r3, [r7, #28]
            }

            break;
 8000f18:	e007      	b.n	8000f2a <uartWrite+0x82>
        while(millis() - pre_time < 100)
 8000f1a:	f7ff fa1e 	bl	800035a <millis>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b63      	cmp	r3, #99	; 0x63
 8000f26:	d9d2      	bls.n	8000ece <uartWrite+0x26>
          }
        }
      break;
 8000f28:	e035      	b.n	8000f96 <uartWrite+0xee>
            break;
 8000f2a:	bf00      	nop
      break;
 8000f2c:	e033      	b.n	8000f96 <uartWrite+0xee>


    /* UART2 */
    case _DEF_UART2:
        pre_time = millis();
 8000f2e:	f7ff fa14 	bl	800035a <millis>
 8000f32:	6138      	str	r0, [r7, #16]
        while(millis() - pre_time < 100)
 8000f34:	e025      	b.n	8000f82 <uartWrite+0xda>
        {
          if (huart2.gState == HAL_UART_STATE_READY)
 8000f36:	4b1c      	ldr	r3, [pc, #112]	; (8000fa8 <uartWrite+0x100>)
 8000f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b20      	cmp	r3, #32
 8000f40:	d11f      	bne.n	8000f82 <uartWrite+0xda>
          {

            for (int i = 0; i < length; i++)
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
 8000f46:	e00b      	b.n	8000f60 <uartWrite+0xb8>
            {
              tx_buf[i] = p_data[i];
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	7819      	ldrb	r1, [r3, #0]
 8000f50:	4a14      	ldr	r2, [pc, #80]	; (8000fa4 <uartWrite+0xfc>)
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	4413      	add	r3, r2
 8000f56:	460a      	mov	r2, r1
 8000f58:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < length; i++)
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	617b      	str	r3, [r7, #20]
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d8ef      	bhi.n	8000f48 <uartWrite+0xa0>
            }

            if(HAL_UART_Transmit_DMA(&huart2, &tx_buf[0], length) == HAL_OK)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	490d      	ldr	r1, [pc, #52]	; (8000fa4 <uartWrite+0xfc>)
 8000f70:	480d      	ldr	r0, [pc, #52]	; (8000fa8 <uartWrite+0x100>)
 8000f72:	f001 fd9d 	bl	8002ab0 <HAL_UART_Transmit_DMA>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d10a      	bne.n	8000f92 <uartWrite+0xea>
            {
              ret = length;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	61fb      	str	r3, [r7, #28]
            }

            break;
 8000f80:	e007      	b.n	8000f92 <uartWrite+0xea>
        while(millis() - pre_time < 100)
 8000f82:	f7ff f9ea 	bl	800035a <millis>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	2b63      	cmp	r3, #99	; 0x63
 8000f8e:	d9d2      	bls.n	8000f36 <uartWrite+0x8e>
          }
        }
      break;
 8000f90:	e000      	b.n	8000f94 <uartWrite+0xec>
            break;
 8000f92:	bf00      	nop
      break;
 8000f94:	bf00      	nop

  }
  return ret;
 8000f96:	69fb      	ldr	r3, [r7, #28]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3720      	adds	r7, #32
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	200003ec 	.word	0x200003ec
 8000fa4:	200001d4 	.word	0x200001d4
 8000fa8:	20000430 	.word	0x20000430

08000fac <uartPrintf>:



uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8000fac:	b40e      	push	{r1, r2, r3}
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b0c7      	sub	sp, #284	; 0x11c
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	1dfb      	adds	r3, r7, #7
 8000fb8:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8000fba:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	f107 0010 	add.w	r0, r7, #16
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000fd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fd6:	f002 fb77 	bl	80036c8 <vsniprintf>
 8000fda:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8000fde:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000fe2:	f107 0110 	add.w	r1, r7, #16
 8000fe6:	1dfb      	adds	r3, r7, #7
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff ff5c 	bl	8000ea8 <uartWrite>
 8000ff0:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);

  return ret;
 8000ff4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8000ffe:	46bd      	mov	sp, r7
 8001000:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001004:	b003      	add	sp, #12
 8001006:	4770      	bx	lr

08001008 <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr

0800101a <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]

}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr

0800102c <HAL_UART_TxCpltCallback>:



void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  return;
 8001034:	bf00      	nop
}
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr
	...

08001040 <HAL_UART_MspInit>:



void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0318 	add.w	r3, r7, #24
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a86      	ldr	r2, [pc, #536]	; (8001274 <HAL_UART_MspInit+0x234>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d17a      	bne.n	8001156 <HAL_UART_MspInit+0x116>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001060:	4b85      	ldr	r3, [pc, #532]	; (8001278 <HAL_UART_MspInit+0x238>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	4a84      	ldr	r2, [pc, #528]	; (8001278 <HAL_UART_MspInit+0x238>)
 8001066:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800106a:	6193      	str	r3, [r2, #24]
 800106c:	4b82      	ldr	r3, [pc, #520]	; (8001278 <HAL_UART_MspInit+0x238>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	697b      	ldr	r3, [r7, #20]
 //   __HAL_RCC_GPIOA_CLK_ENABLE();				/* bsp.c에서 초기화 시킴 */
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001078:	f44f 7300 	mov.w	r3, #512	; 0x200
 800107c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107e:	2302      	movs	r3, #2
 8001080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001082:	2303      	movs	r3, #3
 8001084:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	4619      	mov	r1, r3
 800108c:	487b      	ldr	r0, [pc, #492]	; (800127c <HAL_UART_MspInit+0x23c>)
 800108e:	f000 fe21 	bl	8001cd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001092:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	4619      	mov	r1, r3
 80010a6:	4875      	ldr	r0, [pc, #468]	; (800127c <HAL_UART_MspInit+0x23c>)
 80010a8:	f000 fe14 	bl	8001cd4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80010ac:	4b74      	ldr	r3, [pc, #464]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010ae:	4a75      	ldr	r2, [pc, #468]	; (8001284 <HAL_UART_MspInit+0x244>)
 80010b0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010b2:	4b73      	ldr	r3, [pc, #460]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010b8:	4b71      	ldr	r3, [pc, #452]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010be:	4b70      	ldr	r3, [pc, #448]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010c0:	2280      	movs	r2, #128	; 0x80
 80010c2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010c4:	4b6e      	ldr	r3, [pc, #440]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010ca:	4b6d      	ldr	r3, [pc, #436]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80010d0:	4b6b      	ldr	r3, [pc, #428]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010d2:	2220      	movs	r2, #32
 80010d4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010d6:	4b6a      	ldr	r3, [pc, #424]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010d8:	2200      	movs	r2, #0
 80010da:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80010dc:	4868      	ldr	r0, [pc, #416]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010de:	f000 faff 	bl	80016e0 <HAL_DMA_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <HAL_UART_MspInit+0xac>
    {
      Error_Handler();
 80010e8:	f7ff f983 	bl	80003f2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a64      	ldr	r2, [pc, #400]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010f0:	639a      	str	r2, [r3, #56]	; 0x38
 80010f2:	4a63      	ldr	r2, [pc, #396]	; (8001280 <HAL_UART_MspInit+0x240>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80010f8:	4b63      	ldr	r3, [pc, #396]	; (8001288 <HAL_UART_MspInit+0x248>)
 80010fa:	4a64      	ldr	r2, [pc, #400]	; (800128c <HAL_UART_MspInit+0x24c>)
 80010fc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010fe:	4b62      	ldr	r3, [pc, #392]	; (8001288 <HAL_UART_MspInit+0x248>)
 8001100:	2210      	movs	r2, #16
 8001102:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001104:	4b60      	ldr	r3, [pc, #384]	; (8001288 <HAL_UART_MspInit+0x248>)
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800110a:	4b5f      	ldr	r3, [pc, #380]	; (8001288 <HAL_UART_MspInit+0x248>)
 800110c:	2280      	movs	r2, #128	; 0x80
 800110e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001110:	4b5d      	ldr	r3, [pc, #372]	; (8001288 <HAL_UART_MspInit+0x248>)
 8001112:	2200      	movs	r2, #0
 8001114:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001116:	4b5c      	ldr	r3, [pc, #368]	; (8001288 <HAL_UART_MspInit+0x248>)
 8001118:	2200      	movs	r2, #0
 800111a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800111c:	4b5a      	ldr	r3, [pc, #360]	; (8001288 <HAL_UART_MspInit+0x248>)
 800111e:	2200      	movs	r2, #0
 8001120:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001122:	4b59      	ldr	r3, [pc, #356]	; (8001288 <HAL_UART_MspInit+0x248>)
 8001124:	2200      	movs	r2, #0
 8001126:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001128:	4857      	ldr	r0, [pc, #348]	; (8001288 <HAL_UART_MspInit+0x248>)
 800112a:	f000 fad9 	bl	80016e0 <HAL_DMA_Init>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 8001134:	f7ff f95d 	bl	80003f2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a53      	ldr	r2, [pc, #332]	; (8001288 <HAL_UART_MspInit+0x248>)
 800113c:	635a      	str	r2, [r3, #52]	; 0x34
 800113e:	4a52      	ldr	r2, [pc, #328]	; (8001288 <HAL_UART_MspInit+0x248>)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001144:	2200      	movs	r2, #0
 8001146:	2100      	movs	r1, #0
 8001148:	2025      	movs	r0, #37	; 0x25
 800114a:	f000 fa84 	bl	8001656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800114e:	2025      	movs	r0, #37	; 0x25
 8001150:	f000 fa9d 	bl	800168e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001154:	e089      	b.n	800126a <HAL_UART_MspInit+0x22a>
  else if(uartHandle->Instance==USART2)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a4d      	ldr	r2, [pc, #308]	; (8001290 <HAL_UART_MspInit+0x250>)
 800115c:	4293      	cmp	r3, r2
 800115e:	f040 8084 	bne.w	800126a <HAL_UART_MspInit+0x22a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001162:	4b45      	ldr	r3, [pc, #276]	; (8001278 <HAL_UART_MspInit+0x238>)
 8001164:	69db      	ldr	r3, [r3, #28]
 8001166:	4a44      	ldr	r2, [pc, #272]	; (8001278 <HAL_UART_MspInit+0x238>)
 8001168:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800116c:	61d3      	str	r3, [r2, #28]
 800116e:	4b42      	ldr	r3, [pc, #264]	; (8001278 <HAL_UART_MspInit+0x238>)
 8001170:	69db      	ldr	r3, [r3, #28]
 8001172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001176:	613b      	str	r3, [r7, #16]
 8001178:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	4b3f      	ldr	r3, [pc, #252]	; (8001278 <HAL_UART_MspInit+0x238>)
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	4a3e      	ldr	r2, [pc, #248]	; (8001278 <HAL_UART_MspInit+0x238>)
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	6193      	str	r3, [r2, #24]
 8001186:	4b3c      	ldr	r3, [pc, #240]	; (8001278 <HAL_UART_MspInit+0x238>)
 8001188:	699b      	ldr	r3, [r3, #24]
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001192:	2304      	movs	r3, #4
 8001194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2302      	movs	r3, #2
 8001198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119a:	2303      	movs	r3, #3
 800119c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119e:	f107 0318 	add.w	r3, r7, #24
 80011a2:	4619      	mov	r1, r3
 80011a4:	4835      	ldr	r0, [pc, #212]	; (800127c <HAL_UART_MspInit+0x23c>)
 80011a6:	f000 fd95 	bl	8001cd4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011aa:	2308      	movs	r3, #8
 80011ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b6:	f107 0318 	add.w	r3, r7, #24
 80011ba:	4619      	mov	r1, r3
 80011bc:	482f      	ldr	r0, [pc, #188]	; (800127c <HAL_UART_MspInit+0x23c>)
 80011be:	f000 fd89 	bl	8001cd4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80011c2:	4b34      	ldr	r3, [pc, #208]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011c4:	4a34      	ldr	r2, [pc, #208]	; (8001298 <HAL_UART_MspInit+0x258>)
 80011c6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011c8:	4b32      	ldr	r3, [pc, #200]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ce:	4b31      	ldr	r3, [pc, #196]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011d4:	4b2f      	ldr	r3, [pc, #188]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011d6:	2280      	movs	r2, #128	; 0x80
 80011d8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011da:	4b2e      	ldr	r3, [pc, #184]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011e0:	4b2c      	ldr	r3, [pc, #176]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80011e6:	4b2b      	ldr	r3, [pc, #172]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011e8:	2220      	movs	r2, #32
 80011ea:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011ec:	4b29      	ldr	r3, [pc, #164]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80011f2:	4828      	ldr	r0, [pc, #160]	; (8001294 <HAL_UART_MspInit+0x254>)
 80011f4:	f000 fa74 	bl	80016e0 <HAL_DMA_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <HAL_UART_MspInit+0x1c2>
      Error_Handler();
 80011fe:	f7ff f8f8 	bl	80003f2 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a23      	ldr	r2, [pc, #140]	; (8001294 <HAL_UART_MspInit+0x254>)
 8001206:	639a      	str	r2, [r3, #56]	; 0x38
 8001208:	4a22      	ldr	r2, [pc, #136]	; (8001294 <HAL_UART_MspInit+0x254>)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800120e:	4b23      	ldr	r3, [pc, #140]	; (800129c <HAL_UART_MspInit+0x25c>)
 8001210:	4a23      	ldr	r2, [pc, #140]	; (80012a0 <HAL_UART_MspInit+0x260>)
 8001212:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001214:	4b21      	ldr	r3, [pc, #132]	; (800129c <HAL_UART_MspInit+0x25c>)
 8001216:	2210      	movs	r2, #16
 8001218:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800121a:	4b20      	ldr	r3, [pc, #128]	; (800129c <HAL_UART_MspInit+0x25c>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001220:	4b1e      	ldr	r3, [pc, #120]	; (800129c <HAL_UART_MspInit+0x25c>)
 8001222:	2280      	movs	r2, #128	; 0x80
 8001224:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001226:	4b1d      	ldr	r3, [pc, #116]	; (800129c <HAL_UART_MspInit+0x25c>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800122c:	4b1b      	ldr	r3, [pc, #108]	; (800129c <HAL_UART_MspInit+0x25c>)
 800122e:	2200      	movs	r2, #0
 8001230:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001232:	4b1a      	ldr	r3, [pc, #104]	; (800129c <HAL_UART_MspInit+0x25c>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001238:	4b18      	ldr	r3, [pc, #96]	; (800129c <HAL_UART_MspInit+0x25c>)
 800123a:	2200      	movs	r2, #0
 800123c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800123e:	4817      	ldr	r0, [pc, #92]	; (800129c <HAL_UART_MspInit+0x25c>)
 8001240:	f000 fa4e 	bl	80016e0 <HAL_DMA_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_UART_MspInit+0x20e>
      Error_Handler();
 800124a:	f7ff f8d2 	bl	80003f2 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a12      	ldr	r2, [pc, #72]	; (800129c <HAL_UART_MspInit+0x25c>)
 8001252:	635a      	str	r2, [r3, #52]	; 0x34
 8001254:	4a11      	ldr	r2, [pc, #68]	; (800129c <HAL_UART_MspInit+0x25c>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2100      	movs	r1, #0
 800125e:	2026      	movs	r0, #38	; 0x26
 8001260:	f000 f9f9 	bl	8001656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001264:	2026      	movs	r0, #38	; 0x26
 8001266:	f000 fa12 	bl	800168e <HAL_NVIC_EnableIRQ>
}
 800126a:	bf00      	nop
 800126c:	3728      	adds	r7, #40	; 0x28
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40013800 	.word	0x40013800
 8001278:	40021000 	.word	0x40021000
 800127c:	40010800 	.word	0x40010800
 8001280:	20000364 	.word	0x20000364
 8001284:	40020058 	.word	0x40020058
 8001288:	20000320 	.word	0x20000320
 800128c:	40020044 	.word	0x40020044
 8001290:	40004400 	.word	0x40004400
 8001294:	200002dc 	.word	0x200002dc
 8001298:	4002006c 	.word	0x4002006c
 800129c:	200003a8 	.word	0x200003a8
 80012a0:	40020080 	.word	0x40020080

080012a4 <HAL_UART_MspDeInit>:


void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a1d      	ldr	r2, [pc, #116]	; (8001328 <HAL_UART_MspDeInit+0x84>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d118      	bne.n	80012e8 <HAL_UART_MspDeInit+0x44>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80012b6:	4b1d      	ldr	r3, [pc, #116]	; (800132c <HAL_UART_MspDeInit+0x88>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	4a1c      	ldr	r2, [pc, #112]	; (800132c <HAL_UART_MspDeInit+0x88>)
 80012bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80012c0:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 80012c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80012c6:	481a      	ldr	r0, [pc, #104]	; (8001330 <HAL_UART_MspDeInit+0x8c>)
 80012c8:	f000 fe88 	bl	8001fdc <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 fa5f 	bl	8001794 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 fa5a 	bl	8001794 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80012e0:	2025      	movs	r0, #37	; 0x25
 80012e2:	f000 f9e2 	bl	80016aa <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80012e6:	e01b      	b.n	8001320 <HAL_UART_MspDeInit+0x7c>
  else if(uartHandle->Instance==USART2)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a11      	ldr	r2, [pc, #68]	; (8001334 <HAL_UART_MspDeInit+0x90>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d116      	bne.n	8001320 <HAL_UART_MspDeInit+0x7c>
    __HAL_RCC_USART2_CLK_DISABLE();
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <HAL_UART_MspDeInit+0x88>)
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	4a0d      	ldr	r2, [pc, #52]	; (800132c <HAL_UART_MspDeInit+0x88>)
 80012f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80012fc:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80012fe:	210c      	movs	r1, #12
 8001300:	480b      	ldr	r0, [pc, #44]	; (8001330 <HAL_UART_MspDeInit+0x8c>)
 8001302:	f000 fe6b 	bl	8001fdc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800130a:	4618      	mov	r0, r3
 800130c:	f000 fa42 	bl	8001794 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fa3d 	bl	8001794 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800131a:	2026      	movs	r0, #38	; 0x26
 800131c:	f000 f9c5 	bl	80016aa <HAL_NVIC_DisableIRQ>
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40013800 	.word	0x40013800
 800132c:	40021000 	.word	0x40021000
 8001330:	40010800 	.word	0x40010800
 8001334:	40004400 	.word	0x40004400

08001338 <hwInit>:

#include "hw.h"


void hwInit(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
	bspInit();
 800133c:	f7fe ffc4 	bl	80002c8 <bspInit>

/*  TODO: HW 설정 - "하드웨어 초기화" (3) */

	uartInit();
 8001340:	f7ff fc18 	bl	8000b74 <uartInit>
	gpioInit();
 8001344:	f7ff fad6 	bl	80008f4 <gpioInit>
	dfplayer_Init();
 8001348:	f7ff fa26 	bl	8000798 <dfplayer_Init>
	ledInit();
 800134c:	f7ff fbbc 	bl	8000ac8 <ledInit>

}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}

08001354 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001358:	4b08      	ldr	r3, [pc, #32]	; (800137c <HAL_Init+0x28>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a07      	ldr	r2, [pc, #28]	; (800137c <HAL_Init+0x28>)
 800135e:	f043 0310 	orr.w	r3, r3, #16
 8001362:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001364:	2003      	movs	r0, #3
 8001366:	f000 f96b 	bl	8001640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800136a:	2000      	movs	r0, #0
 800136c:	f000 f808 	bl	8001380 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001370:	f7ff f844 	bl	80003fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40022000 	.word	0x40022000

08001380 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001388:	4b12      	ldr	r3, [pc, #72]	; (80013d4 <HAL_InitTick+0x54>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <HAL_InitTick+0x58>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	4619      	mov	r1, r3
 8001392:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001396:	fbb3 f3f1 	udiv	r3, r3, r1
 800139a:	fbb2 f3f3 	udiv	r3, r2, r3
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 f991 	bl	80016c6 <HAL_SYSTICK_Config>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e00e      	b.n	80013cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b0f      	cmp	r3, #15
 80013b2:	d80a      	bhi.n	80013ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013b4:	2200      	movs	r2, #0
 80013b6:	6879      	ldr	r1, [r7, #4]
 80013b8:	f04f 30ff 	mov.w	r0, #4294967295
 80013bc:	f000 f94b 	bl	8001656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013c0:	4a06      	ldr	r2, [pc, #24]	; (80013dc <HAL_InitTick+0x5c>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e000      	b.n	80013cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000000 	.word	0x20000000
 80013d8:	2000001c 	.word	0x2000001c
 80013dc:	20000018 	.word	0x20000018

080013e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <HAL_IncTick+0x1c>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b05      	ldr	r3, [pc, #20]	; (8001400 <HAL_IncTick+0x20>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4413      	add	r3, r2
 80013f0:	4a03      	ldr	r2, [pc, #12]	; (8001400 <HAL_IncTick+0x20>)
 80013f2:	6013      	str	r3, [r2, #0]
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	2000001c 	.word	0x2000001c
 8001400:	20000474 	.word	0x20000474

08001404 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  return uwTick;
 8001408:	4b02      	ldr	r3, [pc, #8]	; (8001414 <HAL_GetTick+0x10>)
 800140a:	681b      	ldr	r3, [r3, #0]
}
 800140c:	4618      	mov	r0, r3
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	20000474 	.word	0x20000474

08001418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001420:	f7ff fff0 	bl	8001404 <HAL_GetTick>
 8001424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001430:	d005      	beq.n	800143e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001432:	4b0a      	ldr	r3, [pc, #40]	; (800145c <HAL_Delay+0x44>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800143e:	bf00      	nop
 8001440:	f7ff ffe0 	bl	8001404 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	429a      	cmp	r2, r3
 800144e:	d8f7      	bhi.n	8001440 <HAL_Delay+0x28>
  {
  }
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000001c 	.word	0x2000001c

08001460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001470:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800147c:	4013      	ands	r3, r2
 800147e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800148c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001492:	4a04      	ldr	r2, [pc, #16]	; (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	60d3      	str	r3, [r2, #12]
}
 8001498:	bf00      	nop
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ac:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <__NVIC_GetPriorityGrouping+0x18>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	0a1b      	lsrs	r3, r3, #8
 80014b2:	f003 0307 	and.w	r3, r3, #7
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	db0b      	blt.n	80014ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	f003 021f 	and.w	r2, r3, #31
 80014dc:	4906      	ldr	r1, [pc, #24]	; (80014f8 <__NVIC_EnableIRQ+0x34>)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	095b      	lsrs	r3, r3, #5
 80014e4:	2001      	movs	r0, #1
 80014e6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	e000e100 	.word	0xe000e100

080014fc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150a:	2b00      	cmp	r3, #0
 800150c:	db12      	blt.n	8001534 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	f003 021f 	and.w	r2, r3, #31
 8001514:	490a      	ldr	r1, [pc, #40]	; (8001540 <__NVIC_DisableIRQ+0x44>)
 8001516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151a:	095b      	lsrs	r3, r3, #5
 800151c:	2001      	movs	r0, #1
 800151e:	fa00 f202 	lsl.w	r2, r0, r2
 8001522:	3320      	adds	r3, #32
 8001524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001528:	f3bf 8f4f 	dsb	sy
}
 800152c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800152e:	f3bf 8f6f 	isb	sy
}
 8001532:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000e100 	.word	0xe000e100

08001544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	6039      	str	r1, [r7, #0]
 800154e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001554:	2b00      	cmp	r3, #0
 8001556:	db0a      	blt.n	800156e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	b2da      	uxtb	r2, r3
 800155c:	490c      	ldr	r1, [pc, #48]	; (8001590 <__NVIC_SetPriority+0x4c>)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	0112      	lsls	r2, r2, #4
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	440b      	add	r3, r1
 8001568:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800156c:	e00a      	b.n	8001584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	b2da      	uxtb	r2, r3
 8001572:	4908      	ldr	r1, [pc, #32]	; (8001594 <__NVIC_SetPriority+0x50>)
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	3b04      	subs	r3, #4
 800157c:	0112      	lsls	r2, r2, #4
 800157e:	b2d2      	uxtb	r2, r2
 8001580:	440b      	add	r3, r1
 8001582:	761a      	strb	r2, [r3, #24]
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	e000e100 	.word	0xe000e100
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001598:	b480      	push	{r7}
 800159a:	b089      	sub	sp, #36	; 0x24
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f1c3 0307 	rsb	r3, r3, #7
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	bf28      	it	cs
 80015b6:	2304      	movcs	r3, #4
 80015b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	3304      	adds	r3, #4
 80015be:	2b06      	cmp	r3, #6
 80015c0:	d902      	bls.n	80015c8 <NVIC_EncodePriority+0x30>
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3b03      	subs	r3, #3
 80015c6:	e000      	b.n	80015ca <NVIC_EncodePriority+0x32>
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015cc:	f04f 32ff 	mov.w	r2, #4294967295
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	43da      	mvns	r2, r3
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	401a      	ands	r2, r3
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e0:	f04f 31ff 	mov.w	r1, #4294967295
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ea:	43d9      	mvns	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f0:	4313      	orrs	r3, r2
         );
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3724      	adds	r7, #36	; 0x24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3b01      	subs	r3, #1
 8001608:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800160c:	d301      	bcc.n	8001612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800160e:	2301      	movs	r3, #1
 8001610:	e00f      	b.n	8001632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001612:	4a0a      	ldr	r2, [pc, #40]	; (800163c <SysTick_Config+0x40>)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3b01      	subs	r3, #1
 8001618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800161a:	210f      	movs	r1, #15
 800161c:	f04f 30ff 	mov.w	r0, #4294967295
 8001620:	f7ff ff90 	bl	8001544 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001624:	4b05      	ldr	r3, [pc, #20]	; (800163c <SysTick_Config+0x40>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800162a:	4b04      	ldr	r3, [pc, #16]	; (800163c <SysTick_Config+0x40>)
 800162c:	2207      	movs	r2, #7
 800162e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	e000e010 	.word	0xe000e010

08001640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff ff09 	bl	8001460 <__NVIC_SetPriorityGrouping>
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001656:	b580      	push	{r7, lr}
 8001658:	b086      	sub	sp, #24
 800165a:	af00      	add	r7, sp, #0
 800165c:	4603      	mov	r3, r0
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001668:	f7ff ff1e 	bl	80014a8 <__NVIC_GetPriorityGrouping>
 800166c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	68b9      	ldr	r1, [r7, #8]
 8001672:	6978      	ldr	r0, [r7, #20]
 8001674:	f7ff ff90 	bl	8001598 <NVIC_EncodePriority>
 8001678:	4602      	mov	r2, r0
 800167a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167e:	4611      	mov	r1, r2
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff ff5f 	bl	8001544 <__NVIC_SetPriority>
}
 8001686:	bf00      	nop
 8001688:	3718      	adds	r7, #24
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	4603      	mov	r3, r0
 8001696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff ff11 	bl	80014c4 <__NVIC_EnableIRQ>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	4603      	mov	r3, r0
 80016b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80016b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff ff1f 	bl	80014fc <__NVIC_DisableIRQ>
}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7ff ff94 	bl	80015fc <SysTick_Config>
 80016d4:	4603      	mov	r3, r0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e043      	b.n	800177e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b22      	ldr	r3, [pc, #136]	; (8001788 <HAL_DMA_Init+0xa8>)
 80016fe:	4413      	add	r3, r2
 8001700:	4a22      	ldr	r2, [pc, #136]	; (800178c <HAL_DMA_Init+0xac>)
 8001702:	fba2 2303 	umull	r2, r3, r2, r3
 8001706:	091b      	lsrs	r3, r3, #4
 8001708:	009a      	lsls	r2, r3, #2
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a1f      	ldr	r2, [pc, #124]	; (8001790 <HAL_DMA_Init+0xb0>)
 8001712:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2202      	movs	r2, #2
 8001718:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800172a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800172e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001738:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001744:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001750:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	4313      	orrs	r3, r2
 800175c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2201      	movs	r2, #1
 8001770:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2200      	movs	r2, #0
 8001778:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr
 8001788:	bffdfff8 	.word	0xbffdfff8
 800178c:	cccccccd 	.word	0xcccccccd
 8001790:	40020000 	.word	0x40020000

08001794 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d101      	bne.n	80017a6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e046      	b.n	8001834 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f022 0201 	bic.w	r2, r2, #1
 80017b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2200      	movs	r2, #0
 80017c4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2200      	movs	r2, #0
 80017d4:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	461a      	mov	r2, r3
 80017dc:	4b18      	ldr	r3, [pc, #96]	; (8001840 <HAL_DMA_DeInit+0xac>)
 80017de:	4413      	add	r3, r2
 80017e0:	4a18      	ldr	r2, [pc, #96]	; (8001844 <HAL_DMA_DeInit+0xb0>)
 80017e2:	fba2 2303 	umull	r2, r3, r2, r3
 80017e6:	091b      	lsrs	r3, r3, #4
 80017e8:	009a      	lsls	r2, r3, #2
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a15      	ldr	r2, [pc, #84]	; (8001848 <HAL_DMA_DeInit+0xb4>)
 80017f2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017fc:	2101      	movs	r1, #1
 80017fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001802:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	bc80      	pop	{r7}
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	bffdfff8 	.word	0xbffdfff8
 8001844:	cccccccd 	.word	0xcccccccd
 8001848:	40020000 	.word	0x40020000

0800184c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
 8001858:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d101      	bne.n	800186c <HAL_DMA_Start_IT+0x20>
 8001868:	2302      	movs	r3, #2
 800186a:	e04a      	b.n	8001902 <HAL_DMA_Start_IT+0xb6>
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800187a:	2b01      	cmp	r3, #1
 800187c:	d13a      	bne.n	80018f4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2202      	movs	r2, #2
 8001882:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2200      	movs	r2, #0
 800188a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 0201 	bic.w	r2, r2, #1
 800189a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	68b9      	ldr	r1, [r7, #8]
 80018a2:	68f8      	ldr	r0, [r7, #12]
 80018a4:	f000 f9e8 	bl	8001c78 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d008      	beq.n	80018c2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f042 020e 	orr.w	r2, r2, #14
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	e00f      	b.n	80018e2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 0204 	bic.w	r2, r2, #4
 80018d0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f042 020a 	orr.w	r2, r2, #10
 80018e0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f042 0201 	orr.w	r2, r2, #1
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	e005      	b.n	8001900 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	2200      	movs	r2, #0
 80018f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80018fc:	2302      	movs	r3, #2
 80018fe:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001900:	7dfb      	ldrb	r3, [r7, #23]
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800190a:	b480      	push	{r7}
 800190c:	b085      	sub	sp, #20
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001912:	2300      	movs	r3, #0
 8001914:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800191c:	2b02      	cmp	r3, #2
 800191e:	d008      	beq.n	8001932 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2204      	movs	r2, #4
 8001924:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e020      	b.n	8001974 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f022 020e 	bic.w	r2, r2, #14
 8001940:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f022 0201 	bic.w	r2, r2, #1
 8001950:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800195a:	2101      	movs	r1, #1
 800195c:	fa01 f202 	lsl.w	r2, r1, r2
 8001960:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2201      	movs	r2, #1
 8001966:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001972:	7bfb      	ldrb	r3, [r7, #15]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3714      	adds	r7, #20
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
	...

08001980 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001988:	2300      	movs	r3, #0
 800198a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001992:	2b02      	cmp	r3, #2
 8001994:	d005      	beq.n	80019a2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2204      	movs	r2, #4
 800199a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	73fb      	strb	r3, [r7, #15]
 80019a0:	e051      	b.n	8001a46 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f022 020e 	bic.w	r2, r2, #14
 80019b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 0201 	bic.w	r2, r2, #1
 80019c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a22      	ldr	r2, [pc, #136]	; (8001a50 <HAL_DMA_Abort_IT+0xd0>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d029      	beq.n	8001a20 <HAL_DMA_Abort_IT+0xa0>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a20      	ldr	r2, [pc, #128]	; (8001a54 <HAL_DMA_Abort_IT+0xd4>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d022      	beq.n	8001a1c <HAL_DMA_Abort_IT+0x9c>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a1f      	ldr	r2, [pc, #124]	; (8001a58 <HAL_DMA_Abort_IT+0xd8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d01a      	beq.n	8001a16 <HAL_DMA_Abort_IT+0x96>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a1d      	ldr	r2, [pc, #116]	; (8001a5c <HAL_DMA_Abort_IT+0xdc>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d012      	beq.n	8001a10 <HAL_DMA_Abort_IT+0x90>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a1c      	ldr	r2, [pc, #112]	; (8001a60 <HAL_DMA_Abort_IT+0xe0>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d00a      	beq.n	8001a0a <HAL_DMA_Abort_IT+0x8a>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a1a      	ldr	r2, [pc, #104]	; (8001a64 <HAL_DMA_Abort_IT+0xe4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d102      	bne.n	8001a04 <HAL_DMA_Abort_IT+0x84>
 80019fe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001a02:	e00e      	b.n	8001a22 <HAL_DMA_Abort_IT+0xa2>
 8001a04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a08:	e00b      	b.n	8001a22 <HAL_DMA_Abort_IT+0xa2>
 8001a0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a0e:	e008      	b.n	8001a22 <HAL_DMA_Abort_IT+0xa2>
 8001a10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a14:	e005      	b.n	8001a22 <HAL_DMA_Abort_IT+0xa2>
 8001a16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a1a:	e002      	b.n	8001a22 <HAL_DMA_Abort_IT+0xa2>
 8001a1c:	2310      	movs	r3, #16
 8001a1e:	e000      	b.n	8001a22 <HAL_DMA_Abort_IT+0xa2>
 8001a20:	2301      	movs	r3, #1
 8001a22:	4a11      	ldr	r2, [pc, #68]	; (8001a68 <HAL_DMA_Abort_IT+0xe8>)
 8001a24:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d003      	beq.n	8001a46 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	4798      	blx	r3
    } 
  }
  return status;
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40020008 	.word	0x40020008
 8001a54:	4002001c 	.word	0x4002001c
 8001a58:	40020030 	.word	0x40020030
 8001a5c:	40020044 	.word	0x40020044
 8001a60:	40020058 	.word	0x40020058
 8001a64:	4002006c 	.word	0x4002006c
 8001a68:	40020000 	.word	0x40020000

08001a6c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a88:	2204      	movs	r2, #4
 8001a8a:	409a      	lsls	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d04f      	beq.n	8001b34 <HAL_DMA_IRQHandler+0xc8>
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	f003 0304 	and.w	r3, r3, #4
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d04a      	beq.n	8001b34 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0320 	and.w	r3, r3, #32
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d107      	bne.n	8001abc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f022 0204 	bic.w	r2, r2, #4
 8001aba:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a66      	ldr	r2, [pc, #408]	; (8001c5c <HAL_DMA_IRQHandler+0x1f0>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d029      	beq.n	8001b1a <HAL_DMA_IRQHandler+0xae>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a65      	ldr	r2, [pc, #404]	; (8001c60 <HAL_DMA_IRQHandler+0x1f4>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d022      	beq.n	8001b16 <HAL_DMA_IRQHandler+0xaa>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a63      	ldr	r2, [pc, #396]	; (8001c64 <HAL_DMA_IRQHandler+0x1f8>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d01a      	beq.n	8001b10 <HAL_DMA_IRQHandler+0xa4>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a62      	ldr	r2, [pc, #392]	; (8001c68 <HAL_DMA_IRQHandler+0x1fc>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d012      	beq.n	8001b0a <HAL_DMA_IRQHandler+0x9e>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a60      	ldr	r2, [pc, #384]	; (8001c6c <HAL_DMA_IRQHandler+0x200>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d00a      	beq.n	8001b04 <HAL_DMA_IRQHandler+0x98>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a5f      	ldr	r2, [pc, #380]	; (8001c70 <HAL_DMA_IRQHandler+0x204>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d102      	bne.n	8001afe <HAL_DMA_IRQHandler+0x92>
 8001af8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001afc:	e00e      	b.n	8001b1c <HAL_DMA_IRQHandler+0xb0>
 8001afe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001b02:	e00b      	b.n	8001b1c <HAL_DMA_IRQHandler+0xb0>
 8001b04:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b08:	e008      	b.n	8001b1c <HAL_DMA_IRQHandler+0xb0>
 8001b0a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b0e:	e005      	b.n	8001b1c <HAL_DMA_IRQHandler+0xb0>
 8001b10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b14:	e002      	b.n	8001b1c <HAL_DMA_IRQHandler+0xb0>
 8001b16:	2340      	movs	r3, #64	; 0x40
 8001b18:	e000      	b.n	8001b1c <HAL_DMA_IRQHandler+0xb0>
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	4a55      	ldr	r2, [pc, #340]	; (8001c74 <HAL_DMA_IRQHandler+0x208>)
 8001b1e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	f000 8094 	beq.w	8001c52 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001b32:	e08e      	b.n	8001c52 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b38:	2202      	movs	r2, #2
 8001b3a:	409a      	lsls	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d056      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0x186>
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d051      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0320 	and.w	r3, r3, #32
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10b      	bne.n	8001b74 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 020a 	bic.w	r2, r2, #10
 8001b6a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a38      	ldr	r2, [pc, #224]	; (8001c5c <HAL_DMA_IRQHandler+0x1f0>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d029      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0x166>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a37      	ldr	r2, [pc, #220]	; (8001c60 <HAL_DMA_IRQHandler+0x1f4>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d022      	beq.n	8001bce <HAL_DMA_IRQHandler+0x162>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a35      	ldr	r2, [pc, #212]	; (8001c64 <HAL_DMA_IRQHandler+0x1f8>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d01a      	beq.n	8001bc8 <HAL_DMA_IRQHandler+0x15c>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a34      	ldr	r2, [pc, #208]	; (8001c68 <HAL_DMA_IRQHandler+0x1fc>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d012      	beq.n	8001bc2 <HAL_DMA_IRQHandler+0x156>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a32      	ldr	r2, [pc, #200]	; (8001c6c <HAL_DMA_IRQHandler+0x200>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d00a      	beq.n	8001bbc <HAL_DMA_IRQHandler+0x150>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a31      	ldr	r2, [pc, #196]	; (8001c70 <HAL_DMA_IRQHandler+0x204>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d102      	bne.n	8001bb6 <HAL_DMA_IRQHandler+0x14a>
 8001bb0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001bb4:	e00e      	b.n	8001bd4 <HAL_DMA_IRQHandler+0x168>
 8001bb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bba:	e00b      	b.n	8001bd4 <HAL_DMA_IRQHandler+0x168>
 8001bbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bc0:	e008      	b.n	8001bd4 <HAL_DMA_IRQHandler+0x168>
 8001bc2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bc6:	e005      	b.n	8001bd4 <HAL_DMA_IRQHandler+0x168>
 8001bc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bcc:	e002      	b.n	8001bd4 <HAL_DMA_IRQHandler+0x168>
 8001bce:	2320      	movs	r3, #32
 8001bd0:	e000      	b.n	8001bd4 <HAL_DMA_IRQHandler+0x168>
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	4a27      	ldr	r2, [pc, #156]	; (8001c74 <HAL_DMA_IRQHandler+0x208>)
 8001bd6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d034      	beq.n	8001c52 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001bf0:	e02f      	b.n	8001c52 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	2208      	movs	r2, #8
 8001bf8:	409a      	lsls	r2, r3
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d028      	beq.n	8001c54 <HAL_DMA_IRQHandler+0x1e8>
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	f003 0308 	and.w	r3, r3, #8
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d023      	beq.n	8001c54 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f022 020e 	bic.w	r2, r2, #14
 8001c1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c24:	2101      	movs	r1, #1
 8001c26:	fa01 f202 	lsl.w	r2, r1, r2
 8001c2a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d004      	beq.n	8001c54 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	4798      	blx	r3
    }
  }
  return;
 8001c52:	bf00      	nop
 8001c54:	bf00      	nop
}
 8001c56:	3710      	adds	r7, #16
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40020008 	.word	0x40020008
 8001c60:	4002001c 	.word	0x4002001c
 8001c64:	40020030 	.word	0x40020030
 8001c68:	40020044 	.word	0x40020044
 8001c6c:	40020058 	.word	0x40020058
 8001c70:	4002006c 	.word	0x4002006c
 8001c74:	40020000 	.word	0x40020000

08001c78 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c8e:	2101      	movs	r1, #1
 8001c90:	fa01 f202 	lsl.w	r2, r1, r2
 8001c94:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	683a      	ldr	r2, [r7, #0]
 8001c9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	2b10      	cmp	r3, #16
 8001ca4:	d108      	bne.n	8001cb8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001cb6:	e007      	b.n	8001cc8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68ba      	ldr	r2, [r7, #8]
 8001cbe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	60da      	str	r2, [r3, #12]
}
 8001cc8:	bf00      	nop
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr
	...

08001cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b08b      	sub	sp, #44	; 0x2c
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce6:	e169      	b.n	8001fbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ce8:	2201      	movs	r2, #1
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	69fa      	ldr	r2, [r7, #28]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	f040 8158 	bne.w	8001fb6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4a9a      	ldr	r2, [pc, #616]	; (8001f74 <HAL_GPIO_Init+0x2a0>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d05e      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d10:	4a98      	ldr	r2, [pc, #608]	; (8001f74 <HAL_GPIO_Init+0x2a0>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d875      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d16:	4a98      	ldr	r2, [pc, #608]	; (8001f78 <HAL_GPIO_Init+0x2a4>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d058      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d1c:	4a96      	ldr	r2, [pc, #600]	; (8001f78 <HAL_GPIO_Init+0x2a4>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d86f      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d22:	4a96      	ldr	r2, [pc, #600]	; (8001f7c <HAL_GPIO_Init+0x2a8>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d052      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d28:	4a94      	ldr	r2, [pc, #592]	; (8001f7c <HAL_GPIO_Init+0x2a8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d869      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d2e:	4a94      	ldr	r2, [pc, #592]	; (8001f80 <HAL_GPIO_Init+0x2ac>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d04c      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d34:	4a92      	ldr	r2, [pc, #584]	; (8001f80 <HAL_GPIO_Init+0x2ac>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d863      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d3a:	4a92      	ldr	r2, [pc, #584]	; (8001f84 <HAL_GPIO_Init+0x2b0>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d046      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d40:	4a90      	ldr	r2, [pc, #576]	; (8001f84 <HAL_GPIO_Init+0x2b0>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d85d      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d46:	2b12      	cmp	r3, #18
 8001d48:	d82a      	bhi.n	8001da0 <HAL_GPIO_Init+0xcc>
 8001d4a:	2b12      	cmp	r3, #18
 8001d4c:	d859      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d4e:	a201      	add	r2, pc, #4	; (adr r2, 8001d54 <HAL_GPIO_Init+0x80>)
 8001d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d54:	08001dcf 	.word	0x08001dcf
 8001d58:	08001da9 	.word	0x08001da9
 8001d5c:	08001dbb 	.word	0x08001dbb
 8001d60:	08001dfd 	.word	0x08001dfd
 8001d64:	08001e03 	.word	0x08001e03
 8001d68:	08001e03 	.word	0x08001e03
 8001d6c:	08001e03 	.word	0x08001e03
 8001d70:	08001e03 	.word	0x08001e03
 8001d74:	08001e03 	.word	0x08001e03
 8001d78:	08001e03 	.word	0x08001e03
 8001d7c:	08001e03 	.word	0x08001e03
 8001d80:	08001e03 	.word	0x08001e03
 8001d84:	08001e03 	.word	0x08001e03
 8001d88:	08001e03 	.word	0x08001e03
 8001d8c:	08001e03 	.word	0x08001e03
 8001d90:	08001e03 	.word	0x08001e03
 8001d94:	08001e03 	.word	0x08001e03
 8001d98:	08001db1 	.word	0x08001db1
 8001d9c:	08001dc5 	.word	0x08001dc5
 8001da0:	4a79      	ldr	r2, [pc, #484]	; (8001f88 <HAL_GPIO_Init+0x2b4>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d013      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001da6:	e02c      	b.n	8001e02 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	623b      	str	r3, [r7, #32]
          break;
 8001dae:	e029      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	3304      	adds	r3, #4
 8001db6:	623b      	str	r3, [r7, #32]
          break;
 8001db8:	e024      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	3308      	adds	r3, #8
 8001dc0:	623b      	str	r3, [r7, #32]
          break;
 8001dc2:	e01f      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	330c      	adds	r3, #12
 8001dca:	623b      	str	r3, [r7, #32]
          break;
 8001dcc:	e01a      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d102      	bne.n	8001ddc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dd6:	2304      	movs	r3, #4
 8001dd8:	623b      	str	r3, [r7, #32]
          break;
 8001dda:	e013      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d105      	bne.n	8001df0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001de4:	2308      	movs	r3, #8
 8001de6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	69fa      	ldr	r2, [r7, #28]
 8001dec:	611a      	str	r2, [r3, #16]
          break;
 8001dee:	e009      	b.n	8001e04 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001df0:	2308      	movs	r3, #8
 8001df2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69fa      	ldr	r2, [r7, #28]
 8001df8:	615a      	str	r2, [r3, #20]
          break;
 8001dfa:	e003      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	623b      	str	r3, [r7, #32]
          break;
 8001e00:	e000      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          break;
 8001e02:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	2bff      	cmp	r3, #255	; 0xff
 8001e08:	d801      	bhi.n	8001e0e <HAL_GPIO_Init+0x13a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	e001      	b.n	8001e12 <HAL_GPIO_Init+0x13e>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3304      	adds	r3, #4
 8001e12:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	2bff      	cmp	r3, #255	; 0xff
 8001e18:	d802      	bhi.n	8001e20 <HAL_GPIO_Init+0x14c>
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	e002      	b.n	8001e26 <HAL_GPIO_Init+0x152>
 8001e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e22:	3b08      	subs	r3, #8
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	210f      	movs	r1, #15
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	fa01 f303 	lsl.w	r3, r1, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	401a      	ands	r2, r3
 8001e38:	6a39      	ldr	r1, [r7, #32]
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e40:	431a      	orrs	r2, r3
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f000 80b1 	beq.w	8001fb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e54:	4b4d      	ldr	r3, [pc, #308]	; (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a4c      	ldr	r2, [pc, #304]	; (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b4a      	ldr	r3, [pc, #296]	; (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e6c:	4a48      	ldr	r2, [pc, #288]	; (8001f90 <HAL_GPIO_Init+0x2bc>)
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	3302      	adds	r3, #2
 8001e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e78:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	220f      	movs	r2, #15
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a40      	ldr	r2, [pc, #256]	; (8001f94 <HAL_GPIO_Init+0x2c0>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d013      	beq.n	8001ec0 <HAL_GPIO_Init+0x1ec>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a3f      	ldr	r2, [pc, #252]	; (8001f98 <HAL_GPIO_Init+0x2c4>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d00d      	beq.n	8001ebc <HAL_GPIO_Init+0x1e8>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a3e      	ldr	r2, [pc, #248]	; (8001f9c <HAL_GPIO_Init+0x2c8>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d007      	beq.n	8001eb8 <HAL_GPIO_Init+0x1e4>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a3d      	ldr	r2, [pc, #244]	; (8001fa0 <HAL_GPIO_Init+0x2cc>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d101      	bne.n	8001eb4 <HAL_GPIO_Init+0x1e0>
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e006      	b.n	8001ec2 <HAL_GPIO_Init+0x1ee>
 8001eb4:	2304      	movs	r3, #4
 8001eb6:	e004      	b.n	8001ec2 <HAL_GPIO_Init+0x1ee>
 8001eb8:	2302      	movs	r3, #2
 8001eba:	e002      	b.n	8001ec2 <HAL_GPIO_Init+0x1ee>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e000      	b.n	8001ec2 <HAL_GPIO_Init+0x1ee>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ec4:	f002 0203 	and.w	r2, r2, #3
 8001ec8:	0092      	lsls	r2, r2, #2
 8001eca:	4093      	lsls	r3, r2
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ed2:	492f      	ldr	r1, [pc, #188]	; (8001f90 <HAL_GPIO_Init+0x2bc>)
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed6:	089b      	lsrs	r3, r3, #2
 8001ed8:	3302      	adds	r3, #2
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d006      	beq.n	8001efa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001eec:	4b2d      	ldr	r3, [pc, #180]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	492c      	ldr	r1, [pc, #176]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	600b      	str	r3, [r1, #0]
 8001ef8:	e006      	b.n	8001f08 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001efa:	4b2a      	ldr	r3, [pc, #168]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	4928      	ldr	r1, [pc, #160]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f04:	4013      	ands	r3, r2
 8001f06:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d006      	beq.n	8001f22 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f14:	4b23      	ldr	r3, [pc, #140]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	4922      	ldr	r1, [pc, #136]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	604b      	str	r3, [r1, #4]
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f22:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	491e      	ldr	r1, [pc, #120]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d006      	beq.n	8001f4a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f3c:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	4918      	ldr	r1, [pc, #96]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	608b      	str	r3, [r1, #8]
 8001f48:	e006      	b.n	8001f58 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f4a:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f4c:	689a      	ldr	r2, [r3, #8]
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	43db      	mvns	r3, r3
 8001f52:	4914      	ldr	r1, [pc, #80]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f54:	4013      	ands	r3, r2
 8001f56:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d021      	beq.n	8001fa8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f64:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	490e      	ldr	r1, [pc, #56]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	60cb      	str	r3, [r1, #12]
 8001f70:	e021      	b.n	8001fb6 <HAL_GPIO_Init+0x2e2>
 8001f72:	bf00      	nop
 8001f74:	10320000 	.word	0x10320000
 8001f78:	10310000 	.word	0x10310000
 8001f7c:	10220000 	.word	0x10220000
 8001f80:	10210000 	.word	0x10210000
 8001f84:	10120000 	.word	0x10120000
 8001f88:	10110000 	.word	0x10110000
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40010000 	.word	0x40010000
 8001f94:	40010800 	.word	0x40010800
 8001f98:	40010c00 	.word	0x40010c00
 8001f9c:	40011000 	.word	0x40011000
 8001fa0:	40011400 	.word	0x40011400
 8001fa4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	; (8001fd8 <HAL_GPIO_Init+0x304>)
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	4909      	ldr	r1, [pc, #36]	; (8001fd8 <HAL_GPIO_Init+0x304>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb8:	3301      	adds	r3, #1
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f47f ae8e 	bne.w	8001ce8 <HAL_GPIO_Init+0x14>
  }
}
 8001fcc:	bf00      	nop
 8001fce:	bf00      	nop
 8001fd0:	372c      	adds	r7, #44	; 0x2c
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr
 8001fd8:	40010400 	.word	0x40010400

08001fdc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b089      	sub	sp, #36	; 0x24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8001fea:	e09a      	b.n	8002122 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001fec:	2201      	movs	r2, #1
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 808d 	beq.w	800211c <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002002:	4a4e      	ldr	r2, [pc, #312]	; (800213c <HAL_GPIO_DeInit+0x160>)
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	4013      	ands	r3, r2
 8002022:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a46      	ldr	r2, [pc, #280]	; (8002140 <HAL_GPIO_DeInit+0x164>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d013      	beq.n	8002054 <HAL_GPIO_DeInit+0x78>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a45      	ldr	r2, [pc, #276]	; (8002144 <HAL_GPIO_DeInit+0x168>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d00d      	beq.n	8002050 <HAL_GPIO_DeInit+0x74>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a44      	ldr	r2, [pc, #272]	; (8002148 <HAL_GPIO_DeInit+0x16c>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d007      	beq.n	800204c <HAL_GPIO_DeInit+0x70>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a43      	ldr	r2, [pc, #268]	; (800214c <HAL_GPIO_DeInit+0x170>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d101      	bne.n	8002048 <HAL_GPIO_DeInit+0x6c>
 8002044:	2303      	movs	r3, #3
 8002046:	e006      	b.n	8002056 <HAL_GPIO_DeInit+0x7a>
 8002048:	2304      	movs	r3, #4
 800204a:	e004      	b.n	8002056 <HAL_GPIO_DeInit+0x7a>
 800204c:	2302      	movs	r3, #2
 800204e:	e002      	b.n	8002056 <HAL_GPIO_DeInit+0x7a>
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <HAL_GPIO_DeInit+0x7a>
 8002054:	2300      	movs	r3, #0
 8002056:	69fa      	ldr	r2, [r7, #28]
 8002058:	f002 0203 	and.w	r2, r2, #3
 800205c:	0092      	lsls	r2, r2, #2
 800205e:	4093      	lsls	r3, r2
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	429a      	cmp	r2, r3
 8002064:	d132      	bne.n	80020cc <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	f003 0303 	and.w	r3, r3, #3
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	220f      	movs	r2, #15
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8002076:	4a31      	ldr	r2, [pc, #196]	; (800213c <HAL_GPIO_DeInit+0x160>)
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	089b      	lsrs	r3, r3, #2
 800207c:	3302      	adds	r3, #2
 800207e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	43da      	mvns	r2, r3
 8002086:	482d      	ldr	r0, [pc, #180]	; (800213c <HAL_GPIO_DeInit+0x160>)
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	089b      	lsrs	r3, r3, #2
 800208c:	400a      	ands	r2, r1
 800208e:	3302      	adds	r3, #2
 8002090:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002094:	4b2e      	ldr	r3, [pc, #184]	; (8002150 <HAL_GPIO_DeInit+0x174>)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	43db      	mvns	r3, r3
 800209c:	492c      	ldr	r1, [pc, #176]	; (8002150 <HAL_GPIO_DeInit+0x174>)
 800209e:	4013      	ands	r3, r2
 80020a0:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80020a2:	4b2b      	ldr	r3, [pc, #172]	; (8002150 <HAL_GPIO_DeInit+0x174>)
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	43db      	mvns	r3, r3
 80020aa:	4929      	ldr	r1, [pc, #164]	; (8002150 <HAL_GPIO_DeInit+0x174>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80020b0:	4b27      	ldr	r3, [pc, #156]	; (8002150 <HAL_GPIO_DeInit+0x174>)
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	43db      	mvns	r3, r3
 80020b8:	4925      	ldr	r1, [pc, #148]	; (8002150 <HAL_GPIO_DeInit+0x174>)
 80020ba:	4013      	ands	r3, r2
 80020bc:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80020be:	4b24      	ldr	r3, [pc, #144]	; (8002150 <HAL_GPIO_DeInit+0x174>)
 80020c0:	68da      	ldr	r2, [r3, #12]
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	4922      	ldr	r1, [pc, #136]	; (8002150 <HAL_GPIO_DeInit+0x174>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	2bff      	cmp	r3, #255	; 0xff
 80020d0:	d801      	bhi.n	80020d6 <HAL_GPIO_DeInit+0xfa>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	e001      	b.n	80020da <HAL_GPIO_DeInit+0xfe>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	3304      	adds	r3, #4
 80020da:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	2bff      	cmp	r3, #255	; 0xff
 80020e0:	d802      	bhi.n	80020e8 <HAL_GPIO_DeInit+0x10c>
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	e002      	b.n	80020ee <HAL_GPIO_DeInit+0x112>
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	3b08      	subs	r3, #8
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	210f      	movs	r1, #15
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	fa01 f303 	lsl.w	r3, r1, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	401a      	ands	r2, r3
 8002100:	2104      	movs	r1, #4
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	fa01 f303 	lsl.w	r3, r1, r3
 8002108:	431a      	orrs	r2, r3
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68da      	ldr	r2, [r3, #12]
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	43db      	mvns	r3, r3
 8002116:	401a      	ands	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	60da      	str	r2, [r3, #12]
    }

    position++;
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	3301      	adds	r3, #1
 8002120:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	fa22 f303 	lsr.w	r3, r2, r3
 800212a:	2b00      	cmp	r3, #0
 800212c:	f47f af5e 	bne.w	8001fec <HAL_GPIO_DeInit+0x10>
  }
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3724      	adds	r7, #36	; 0x24
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr
 800213c:	40010000 	.word	0x40010000
 8002140:	40010800 	.word	0x40010800
 8002144:	40010c00 	.word	0x40010c00
 8002148:	40011000 	.word	0x40011000
 800214c:	40011400 	.word	0x40011400
 8002150:	40010400 	.word	0x40010400

08002154 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	460b      	mov	r3, r1
 800215e:	807b      	strh	r3, [r7, #2]
 8002160:	4613      	mov	r3, r2
 8002162:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002164:	787b      	ldrb	r3, [r7, #1]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800216a:	887a      	ldrh	r2, [r7, #2]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002170:	e003      	b.n	800217a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002172:	887b      	ldrh	r3, [r7, #2]
 8002174:	041a      	lsls	r2, r3, #16
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	611a      	str	r2, [r3, #16]
}
 800217a:	bf00      	nop
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e26c      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 8087 	beq.w	80022b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021a4:	4b92      	ldr	r3, [pc, #584]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 030c 	and.w	r3, r3, #12
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d00c      	beq.n	80021ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021b0:	4b8f      	ldr	r3, [pc, #572]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 030c 	and.w	r3, r3, #12
 80021b8:	2b08      	cmp	r3, #8
 80021ba:	d112      	bne.n	80021e2 <HAL_RCC_OscConfig+0x5e>
 80021bc:	4b8c      	ldr	r3, [pc, #560]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c8:	d10b      	bne.n	80021e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ca:	4b89      	ldr	r3, [pc, #548]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d06c      	beq.n	80022b0 <HAL_RCC_OscConfig+0x12c>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d168      	bne.n	80022b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e246      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ea:	d106      	bne.n	80021fa <HAL_RCC_OscConfig+0x76>
 80021ec:	4b80      	ldr	r3, [pc, #512]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a7f      	ldr	r2, [pc, #508]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	e02e      	b.n	8002258 <HAL_RCC_OscConfig+0xd4>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d10c      	bne.n	800221c <HAL_RCC_OscConfig+0x98>
 8002202:	4b7b      	ldr	r3, [pc, #492]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a7a      	ldr	r2, [pc, #488]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002208:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	4b78      	ldr	r3, [pc, #480]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a77      	ldr	r2, [pc, #476]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002214:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002218:	6013      	str	r3, [r2, #0]
 800221a:	e01d      	b.n	8002258 <HAL_RCC_OscConfig+0xd4>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002224:	d10c      	bne.n	8002240 <HAL_RCC_OscConfig+0xbc>
 8002226:	4b72      	ldr	r3, [pc, #456]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a71      	ldr	r2, [pc, #452]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800222c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002230:	6013      	str	r3, [r2, #0]
 8002232:	4b6f      	ldr	r3, [pc, #444]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a6e      	ldr	r2, [pc, #440]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	e00b      	b.n	8002258 <HAL_RCC_OscConfig+0xd4>
 8002240:	4b6b      	ldr	r3, [pc, #428]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a6a      	ldr	r2, [pc, #424]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002246:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800224a:	6013      	str	r3, [r2, #0]
 800224c:	4b68      	ldr	r3, [pc, #416]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a67      	ldr	r2, [pc, #412]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002252:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002256:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d013      	beq.n	8002288 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002260:	f7ff f8d0 	bl	8001404 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002268:	f7ff f8cc 	bl	8001404 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	; 0x64
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e1fa      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227a:	4b5d      	ldr	r3, [pc, #372]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d0f0      	beq.n	8002268 <HAL_RCC_OscConfig+0xe4>
 8002286:	e014      	b.n	80022b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002288:	f7ff f8bc 	bl	8001404 <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002290:	f7ff f8b8 	bl	8001404 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b64      	cmp	r3, #100	; 0x64
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e1e6      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a2:	4b53      	ldr	r3, [pc, #332]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1f0      	bne.n	8002290 <HAL_RCC_OscConfig+0x10c>
 80022ae:	e000      	b.n	80022b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d063      	beq.n	8002386 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022be:	4b4c      	ldr	r3, [pc, #304]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f003 030c 	and.w	r3, r3, #12
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00b      	beq.n	80022e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022ca:	4b49      	ldr	r3, [pc, #292]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f003 030c 	and.w	r3, r3, #12
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d11c      	bne.n	8002310 <HAL_RCC_OscConfig+0x18c>
 80022d6:	4b46      	ldr	r3, [pc, #280]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d116      	bne.n	8002310 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e2:	4b43      	ldr	r3, [pc, #268]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d005      	beq.n	80022fa <HAL_RCC_OscConfig+0x176>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d001      	beq.n	80022fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e1ba      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022fa:	4b3d      	ldr	r3, [pc, #244]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	4939      	ldr	r1, [pc, #228]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800230a:	4313      	orrs	r3, r2
 800230c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800230e:	e03a      	b.n	8002386 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d020      	beq.n	800235a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002318:	4b36      	ldr	r3, [pc, #216]	; (80023f4 <HAL_RCC_OscConfig+0x270>)
 800231a:	2201      	movs	r2, #1
 800231c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231e:	f7ff f871 	bl	8001404 <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002324:	e008      	b.n	8002338 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002326:	f7ff f86d 	bl	8001404 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e19b      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002338:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0f0      	beq.n	8002326 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002344:	4b2a      	ldr	r3, [pc, #168]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	695b      	ldr	r3, [r3, #20]
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	4927      	ldr	r1, [pc, #156]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002354:	4313      	orrs	r3, r2
 8002356:	600b      	str	r3, [r1, #0]
 8002358:	e015      	b.n	8002386 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800235a:	4b26      	ldr	r3, [pc, #152]	; (80023f4 <HAL_RCC_OscConfig+0x270>)
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002360:	f7ff f850 	bl	8001404 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002368:	f7ff f84c 	bl	8001404 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e17a      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800237a:	4b1d      	ldr	r3, [pc, #116]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1f0      	bne.n	8002368 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b00      	cmp	r3, #0
 8002390:	d03a      	beq.n	8002408 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d019      	beq.n	80023ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800239a:	4b17      	ldr	r3, [pc, #92]	; (80023f8 <HAL_RCC_OscConfig+0x274>)
 800239c:	2201      	movs	r2, #1
 800239e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a0:	f7ff f830 	bl	8001404 <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023a8:	f7ff f82c 	bl	8001404 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e15a      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ba:	4b0d      	ldr	r3, [pc, #52]	; (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f0      	beq.n	80023a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023c6:	2001      	movs	r0, #1
 80023c8:	f000 fad8 	bl	800297c <RCC_Delay>
 80023cc:	e01c      	b.n	8002408 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ce:	4b0a      	ldr	r3, [pc, #40]	; (80023f8 <HAL_RCC_OscConfig+0x274>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023d4:	f7ff f816 	bl	8001404 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023da:	e00f      	b.n	80023fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023dc:	f7ff f812 	bl	8001404 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d908      	bls.n	80023fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e140      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
 80023ee:	bf00      	nop
 80023f0:	40021000 	.word	0x40021000
 80023f4:	42420000 	.word	0x42420000
 80023f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023fc:	4b9e      	ldr	r3, [pc, #632]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80023fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1e9      	bne.n	80023dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	f000 80a6 	beq.w	8002562 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002416:	2300      	movs	r3, #0
 8002418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800241a:	4b97      	ldr	r3, [pc, #604]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d10d      	bne.n	8002442 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002426:	4b94      	ldr	r3, [pc, #592]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	4a93      	ldr	r2, [pc, #588]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 800242c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002430:	61d3      	str	r3, [r2, #28]
 8002432:	4b91      	ldr	r3, [pc, #580]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243a:	60bb      	str	r3, [r7, #8]
 800243c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800243e:	2301      	movs	r3, #1
 8002440:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002442:	4b8e      	ldr	r3, [pc, #568]	; (800267c <HAL_RCC_OscConfig+0x4f8>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244a:	2b00      	cmp	r3, #0
 800244c:	d118      	bne.n	8002480 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800244e:	4b8b      	ldr	r3, [pc, #556]	; (800267c <HAL_RCC_OscConfig+0x4f8>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a8a      	ldr	r2, [pc, #552]	; (800267c <HAL_RCC_OscConfig+0x4f8>)
 8002454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002458:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800245a:	f7fe ffd3 	bl	8001404 <HAL_GetTick>
 800245e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002462:	f7fe ffcf 	bl	8001404 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b64      	cmp	r3, #100	; 0x64
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e0fd      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002474:	4b81      	ldr	r3, [pc, #516]	; (800267c <HAL_RCC_OscConfig+0x4f8>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247c:	2b00      	cmp	r3, #0
 800247e:	d0f0      	beq.n	8002462 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d106      	bne.n	8002496 <HAL_RCC_OscConfig+0x312>
 8002488:	4b7b      	ldr	r3, [pc, #492]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	4a7a      	ldr	r2, [pc, #488]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	6213      	str	r3, [r2, #32]
 8002494:	e02d      	b.n	80024f2 <HAL_RCC_OscConfig+0x36e>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10c      	bne.n	80024b8 <HAL_RCC_OscConfig+0x334>
 800249e:	4b76      	ldr	r3, [pc, #472]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	4a75      	ldr	r2, [pc, #468]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024a4:	f023 0301 	bic.w	r3, r3, #1
 80024a8:	6213      	str	r3, [r2, #32]
 80024aa:	4b73      	ldr	r3, [pc, #460]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	4a72      	ldr	r2, [pc, #456]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	f023 0304 	bic.w	r3, r3, #4
 80024b4:	6213      	str	r3, [r2, #32]
 80024b6:	e01c      	b.n	80024f2 <HAL_RCC_OscConfig+0x36e>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	2b05      	cmp	r3, #5
 80024be:	d10c      	bne.n	80024da <HAL_RCC_OscConfig+0x356>
 80024c0:	4b6d      	ldr	r3, [pc, #436]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4a6c      	ldr	r2, [pc, #432]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024c6:	f043 0304 	orr.w	r3, r3, #4
 80024ca:	6213      	str	r3, [r2, #32]
 80024cc:	4b6a      	ldr	r3, [pc, #424]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	4a69      	ldr	r2, [pc, #420]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	6213      	str	r3, [r2, #32]
 80024d8:	e00b      	b.n	80024f2 <HAL_RCC_OscConfig+0x36e>
 80024da:	4b67      	ldr	r3, [pc, #412]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	4a66      	ldr	r2, [pc, #408]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	6213      	str	r3, [r2, #32]
 80024e6:	4b64      	ldr	r3, [pc, #400]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	4a63      	ldr	r2, [pc, #396]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80024ec:	f023 0304 	bic.w	r3, r3, #4
 80024f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d015      	beq.n	8002526 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024fa:	f7fe ff83 	bl	8001404 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002500:	e00a      	b.n	8002518 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002502:	f7fe ff7f 	bl	8001404 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e0ab      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002518:	4b57      	ldr	r3, [pc, #348]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0ee      	beq.n	8002502 <HAL_RCC_OscConfig+0x37e>
 8002524:	e014      	b.n	8002550 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002526:	f7fe ff6d 	bl	8001404 <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800252c:	e00a      	b.n	8002544 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252e:	f7fe ff69 	bl	8001404 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	f241 3288 	movw	r2, #5000	; 0x1388
 800253c:	4293      	cmp	r3, r2
 800253e:	d901      	bls.n	8002544 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e095      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002544:	4b4c      	ldr	r3, [pc, #304]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d1ee      	bne.n	800252e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002550:	7dfb      	ldrb	r3, [r7, #23]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d105      	bne.n	8002562 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002556:	4b48      	ldr	r3, [pc, #288]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	4a47      	ldr	r2, [pc, #284]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 800255c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002560:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 8081 	beq.w	800266e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800256c:	4b42      	ldr	r3, [pc, #264]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 030c 	and.w	r3, r3, #12
 8002574:	2b08      	cmp	r3, #8
 8002576:	d061      	beq.n	800263c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d146      	bne.n	800260e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002580:	4b3f      	ldr	r3, [pc, #252]	; (8002680 <HAL_RCC_OscConfig+0x4fc>)
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002586:	f7fe ff3d 	bl	8001404 <HAL_GetTick>
 800258a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800258e:	f7fe ff39 	bl	8001404 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e067      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a0:	4b35      	ldr	r3, [pc, #212]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1f0      	bne.n	800258e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025b4:	d108      	bne.n	80025c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025b6:	4b30      	ldr	r3, [pc, #192]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	492d      	ldr	r1, [pc, #180]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025c8:	4b2b      	ldr	r3, [pc, #172]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a19      	ldr	r1, [r3, #32]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d8:	430b      	orrs	r3, r1
 80025da:	4927      	ldr	r1, [pc, #156]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025e0:	4b27      	ldr	r3, [pc, #156]	; (8002680 <HAL_RCC_OscConfig+0x4fc>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e6:	f7fe ff0d 	bl	8001404 <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025ec:	e008      	b.n	8002600 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ee:	f7fe ff09 	bl	8001404 <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d901      	bls.n	8002600 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e037      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002600:	4b1d      	ldr	r3, [pc, #116]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d0f0      	beq.n	80025ee <HAL_RCC_OscConfig+0x46a>
 800260c:	e02f      	b.n	800266e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260e:	4b1c      	ldr	r3, [pc, #112]	; (8002680 <HAL_RCC_OscConfig+0x4fc>)
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7fe fef6 	bl	8001404 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261c:	f7fe fef2 	bl	8001404 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e020      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262e:	4b12      	ldr	r3, [pc, #72]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x498>
 800263a:	e018      	b.n	800266e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d101      	bne.n	8002648 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e013      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_RCC_OscConfig+0x4f4>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	429a      	cmp	r2, r3
 800265a:	d106      	bne.n	800266a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002666:	429a      	cmp	r2, r3
 8002668:	d001      	beq.n	800266e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e000      	b.n	8002670 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40021000 	.word	0x40021000
 800267c:	40007000 	.word	0x40007000
 8002680:	42420060 	.word	0x42420060

08002684 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e0d0      	b.n	800283a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002698:	4b6a      	ldr	r3, [pc, #424]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d910      	bls.n	80026c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a6:	4b67      	ldr	r3, [pc, #412]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f023 0207 	bic.w	r2, r3, #7
 80026ae:	4965      	ldr	r1, [pc, #404]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b6:	4b63      	ldr	r3, [pc, #396]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d001      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e0b8      	b.n	800283a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d020      	beq.n	8002716 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026e0:	4b59      	ldr	r3, [pc, #356]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	4a58      	ldr	r2, [pc, #352]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0308 	and.w	r3, r3, #8
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d005      	beq.n	8002704 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026f8:	4b53      	ldr	r3, [pc, #332]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	4a52      	ldr	r2, [pc, #328]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 80026fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002702:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002704:	4b50      	ldr	r3, [pc, #320]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	494d      	ldr	r1, [pc, #308]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002712:	4313      	orrs	r3, r2
 8002714:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b00      	cmp	r3, #0
 8002720:	d040      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d107      	bne.n	800273a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800272a:	4b47      	ldr	r3, [pc, #284]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d115      	bne.n	8002762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e07f      	b.n	800283a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b02      	cmp	r3, #2
 8002740:	d107      	bne.n	8002752 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002742:	4b41      	ldr	r3, [pc, #260]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d109      	bne.n	8002762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e073      	b.n	800283a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002752:	4b3d      	ldr	r3, [pc, #244]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e06b      	b.n	800283a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002762:	4b39      	ldr	r3, [pc, #228]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f023 0203 	bic.w	r2, r3, #3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	4936      	ldr	r1, [pc, #216]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002770:	4313      	orrs	r3, r2
 8002772:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002774:	f7fe fe46 	bl	8001404 <HAL_GetTick>
 8002778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277a:	e00a      	b.n	8002792 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800277c:	f7fe fe42 	bl	8001404 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	f241 3288 	movw	r2, #5000	; 0x1388
 800278a:	4293      	cmp	r3, r2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e053      	b.n	800283a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002792:	4b2d      	ldr	r3, [pc, #180]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f003 020c 	and.w	r2, r3, #12
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d1eb      	bne.n	800277c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027a4:	4b27      	ldr	r3, [pc, #156]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d210      	bcs.n	80027d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b2:	4b24      	ldr	r3, [pc, #144]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 0207 	bic.w	r2, r3, #7
 80027ba:	4922      	ldr	r1, [pc, #136]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	4313      	orrs	r3, r2
 80027c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c2:	4b20      	ldr	r3, [pc, #128]	; (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d001      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e032      	b.n	800283a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0304 	and.w	r3, r3, #4
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d008      	beq.n	80027f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027e0:	4b19      	ldr	r3, [pc, #100]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	4916      	ldr	r1, [pc, #88]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d009      	beq.n	8002812 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027fe:	4b12      	ldr	r3, [pc, #72]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	00db      	lsls	r3, r3, #3
 800280c:	490e      	ldr	r1, [pc, #56]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 800280e:	4313      	orrs	r3, r2
 8002810:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002812:	f000 f821 	bl	8002858 <HAL_RCC_GetSysClockFreq>
 8002816:	4602      	mov	r2, r0
 8002818:	4b0b      	ldr	r3, [pc, #44]	; (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	091b      	lsrs	r3, r3, #4
 800281e:	f003 030f 	and.w	r3, r3, #15
 8002822:	490a      	ldr	r1, [pc, #40]	; (800284c <HAL_RCC_ClockConfig+0x1c8>)
 8002824:	5ccb      	ldrb	r3, [r1, r3]
 8002826:	fa22 f303 	lsr.w	r3, r2, r3
 800282a:	4a09      	ldr	r2, [pc, #36]	; (8002850 <HAL_RCC_ClockConfig+0x1cc>)
 800282c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800282e:	4b09      	ldr	r3, [pc, #36]	; (8002854 <HAL_RCC_ClockConfig+0x1d0>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4618      	mov	r0, r3
 8002834:	f7fe fda4 	bl	8001380 <HAL_InitTick>

  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40022000 	.word	0x40022000
 8002848:	40021000 	.word	0x40021000
 800284c:	08003ff4 	.word	0x08003ff4
 8002850:	20000000 	.word	0x20000000
 8002854:	20000018 	.word	0x20000018

08002858 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002858:	b490      	push	{r4, r7}
 800285a:	b08a      	sub	sp, #40	; 0x28
 800285c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800285e:	4b2a      	ldr	r3, [pc, #168]	; (8002908 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002860:	1d3c      	adds	r4, r7, #4
 8002862:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002864:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002868:	f240 2301 	movw	r3, #513	; 0x201
 800286c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800286e:	2300      	movs	r3, #0
 8002870:	61fb      	str	r3, [r7, #28]
 8002872:	2300      	movs	r3, #0
 8002874:	61bb      	str	r3, [r7, #24]
 8002876:	2300      	movs	r3, #0
 8002878:	627b      	str	r3, [r7, #36]	; 0x24
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800287e:	2300      	movs	r3, #0
 8002880:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002882:	4b22      	ldr	r3, [pc, #136]	; (800290c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	f003 030c 	and.w	r3, r3, #12
 800288e:	2b04      	cmp	r3, #4
 8002890:	d002      	beq.n	8002898 <HAL_RCC_GetSysClockFreq+0x40>
 8002892:	2b08      	cmp	r3, #8
 8002894:	d003      	beq.n	800289e <HAL_RCC_GetSysClockFreq+0x46>
 8002896:	e02d      	b.n	80028f4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002898:	4b1d      	ldr	r3, [pc, #116]	; (8002910 <HAL_RCC_GetSysClockFreq+0xb8>)
 800289a:	623b      	str	r3, [r7, #32]
      break;
 800289c:	e02d      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	0c9b      	lsrs	r3, r3, #18
 80028a2:	f003 030f 	and.w	r3, r3, #15
 80028a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028aa:	4413      	add	r3, r2
 80028ac:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80028b0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d013      	beq.n	80028e4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028bc:	4b13      	ldr	r3, [pc, #76]	; (800290c <HAL_RCC_GetSysClockFreq+0xb4>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	0c5b      	lsrs	r3, r3, #17
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028ca:	4413      	add	r3, r2
 80028cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80028d0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	4a0e      	ldr	r2, [pc, #56]	; (8002910 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028d6:	fb02 f203 	mul.w	r2, r2, r3
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e0:	627b      	str	r3, [r7, #36]	; 0x24
 80028e2:	e004      	b.n	80028ee <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	4a0b      	ldr	r2, [pc, #44]	; (8002914 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028e8:	fb02 f303 	mul.w	r3, r2, r3
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	623b      	str	r3, [r7, #32]
      break;
 80028f2:	e002      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028f4:	4b06      	ldr	r3, [pc, #24]	; (8002910 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028f6:	623b      	str	r3, [r7, #32]
      break;
 80028f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028fa:	6a3b      	ldr	r3, [r7, #32]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3728      	adds	r7, #40	; 0x28
 8002900:	46bd      	mov	sp, r7
 8002902:	bc90      	pop	{r4, r7}
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	08003fe4 	.word	0x08003fe4
 800290c:	40021000 	.word	0x40021000
 8002910:	007a1200 	.word	0x007a1200
 8002914:	003d0900 	.word	0x003d0900

08002918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800291c:	4b02      	ldr	r3, [pc, #8]	; (8002928 <HAL_RCC_GetHCLKFreq+0x10>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	4618      	mov	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr
 8002928:	20000000 	.word	0x20000000

0800292c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002930:	f7ff fff2 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 8002934:	4602      	mov	r2, r0
 8002936:	4b05      	ldr	r3, [pc, #20]	; (800294c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	0a1b      	lsrs	r3, r3, #8
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	4903      	ldr	r1, [pc, #12]	; (8002950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002942:	5ccb      	ldrb	r3, [r1, r3]
 8002944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002948:	4618      	mov	r0, r3
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	08004004 	.word	0x08004004

08002954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002958:	f7ff ffde 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 800295c:	4602      	mov	r2, r0
 800295e:	4b05      	ldr	r3, [pc, #20]	; (8002974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	0adb      	lsrs	r3, r3, #11
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	4903      	ldr	r1, [pc, #12]	; (8002978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800296a:	5ccb      	ldrb	r3, [r1, r3]
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002970:	4618      	mov	r0, r3
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40021000 	.word	0x40021000
 8002978:	08004004 	.word	0x08004004

0800297c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002984:	4b0a      	ldr	r3, [pc, #40]	; (80029b0 <RCC_Delay+0x34>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0a      	ldr	r2, [pc, #40]	; (80029b4 <RCC_Delay+0x38>)
 800298a:	fba2 2303 	umull	r2, r3, r2, r3
 800298e:	0a5b      	lsrs	r3, r3, #9
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	fb02 f303 	mul.w	r3, r2, r3
 8002996:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002998:	bf00      	nop
  }
  while (Delay --);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	1e5a      	subs	r2, r3, #1
 800299e:	60fa      	str	r2, [r7, #12]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1f9      	bne.n	8002998 <RCC_Delay+0x1c>
}
 80029a4:	bf00      	nop
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr
 80029b0:	20000000 	.word	0x20000000
 80029b4:	10624dd3 	.word	0x10624dd3

080029b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e03f      	b.n	8002a4a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d106      	bne.n	80029e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7fe fb2e 	bl	8001040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2224      	movs	r2, #36	; 0x24
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68da      	ldr	r2, [r3, #12]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 fd6b 	bl	80034d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	691a      	ldr	r2, [r3, #16]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695a      	ldr	r2, [r3, #20]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68da      	ldr	r2, [r3, #12]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2220      	movs	r2, #32
 8002a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d101      	bne.n	8002a64 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e021      	b.n	8002aa8 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2224      	movs	r2, #36	; 0x24
 8002a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68da      	ldr	r2, [r3, #12]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a7a:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7fe fc11 	bl	80012a4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	4613      	mov	r3, r2
 8002abc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b20      	cmp	r3, #32
 8002ac8:	d153      	bne.n	8002b72 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d002      	beq.n	8002ad6 <HAL_UART_Transmit_DMA+0x26>
 8002ad0:	88fb      	ldrh	r3, [r7, #6]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e04c      	b.n	8002b74 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <HAL_UART_Transmit_DMA+0x38>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e045      	b.n	8002b74 <HAL_UART_Transmit_DMA+0xc4>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	88fa      	ldrh	r2, [r7, #6]
 8002afa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	88fa      	ldrh	r2, [r7, #6]
 8002b00:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2221      	movs	r2, #33	; 0x21
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b14:	4a19      	ldr	r2, [pc, #100]	; (8002b7c <HAL_UART_Transmit_DMA+0xcc>)
 8002b16:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b1c:	4a18      	ldr	r2, [pc, #96]	; (8002b80 <HAL_UART_Transmit_DMA+0xd0>)
 8002b1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b24:	4a17      	ldr	r2, [pc, #92]	; (8002b84 <HAL_UART_Transmit_DMA+0xd4>)
 8002b26:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8002b30:	f107 0308 	add.w	r3, r7, #8
 8002b34:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	6819      	ldr	r1, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	3304      	adds	r3, #4
 8002b44:	461a      	mov	r2, r3
 8002b46:	88fb      	ldrh	r3, [r7, #6]
 8002b48:	f7fe fe80 	bl	800184c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b54:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	695a      	ldr	r2, [r3, #20]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b6c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	e000      	b.n	8002b74 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8002b72:	2302      	movs	r3, #2
  }
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3718      	adds	r7, #24
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	08002f77 	.word	0x08002f77
 8002b80:	08002fc9 	.word	0x08002fc9
 8002b84:	080030b1 	.word	0x080030b1

08002b88 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	4613      	mov	r3, r2
 8002b94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b20      	cmp	r3, #32
 8002ba0:	d11d      	bne.n	8002bde <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d002      	beq.n	8002bae <HAL_UART_Receive_DMA+0x26>
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e016      	b.n	8002be0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d101      	bne.n	8002bc0 <HAL_UART_Receive_DMA+0x38>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	e00f      	b.n	8002be0 <HAL_UART_Receive_DMA+0x58>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8002bce:	88fb      	ldrh	r3, [r7, #6]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	68b9      	ldr	r1, [r7, #8]
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f000 fab5 	bl	8003144 <UART_Start_Receive_DMA>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	e000      	b.n	8002be0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002bde:	2302      	movs	r3, #2
  }
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b08a      	sub	sp, #40	; 0x28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10d      	bne.n	8002c3a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c20:	f003 0320 	and.w	r3, r3, #32
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d008      	beq.n	8002c3a <HAL_UART_IRQHandler+0x52>
 8002c28:	6a3b      	ldr	r3, [r7, #32]
 8002c2a:	f003 0320 	and.w	r3, r3, #32
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f000 fba6 	bl	8003384 <UART_Receive_IT>
      return;
 8002c38:	e17b      	b.n	8002f32 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 80b1 	beq.w	8002da4 <HAL_UART_IRQHandler+0x1bc>
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d105      	bne.n	8002c58 <HAL_UART_IRQHandler+0x70>
 8002c4c:	6a3b      	ldr	r3, [r7, #32]
 8002c4e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	f000 80a6 	beq.w	8002da4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00a      	beq.n	8002c78 <HAL_UART_IRQHandler+0x90>
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d005      	beq.n	8002c78 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	f043 0201 	orr.w	r2, r3, #1
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00a      	beq.n	8002c98 <HAL_UART_IRQHandler+0xb0>
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	f043 0202 	orr.w	r2, r3, #2
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00a      	beq.n	8002cb8 <HAL_UART_IRQHandler+0xd0>
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d005      	beq.n	8002cb8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb0:	f043 0204 	orr.w	r2, r3, #4
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00f      	beq.n	8002ce2 <HAL_UART_IRQHandler+0xfa>
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	f003 0320 	and.w	r3, r3, #32
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d104      	bne.n	8002cd6 <HAL_UART_IRQHandler+0xee>
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	f043 0208 	orr.w	r2, r3, #8
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 811e 	beq.w	8002f28 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d007      	beq.n	8002d06 <HAL_UART_IRQHandler+0x11e>
 8002cf6:	6a3b      	ldr	r3, [r7, #32]
 8002cf8:	f003 0320 	and.w	r3, r3, #32
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d002      	beq.n	8002d06 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f000 fb3f 	bl	8003384 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	bf14      	ite	ne
 8002d14:	2301      	movne	r3, #1
 8002d16:	2300      	moveq	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	f003 0308 	and.w	r3, r3, #8
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d102      	bne.n	8002d2e <HAL_UART_IRQHandler+0x146>
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d031      	beq.n	8002d92 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fa81 	bl	8003236 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	695b      	ldr	r3, [r3, #20]
 8002d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d023      	beq.n	8002d8a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	695a      	ldr	r2, [r3, #20]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d50:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d013      	beq.n	8002d82 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	4a76      	ldr	r2, [pc, #472]	; (8002f38 <HAL_UART_IRQHandler+0x350>)
 8002d60:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7fe fe0a 	bl	8001980 <HAL_DMA_Abort_IT>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d016      	beq.n	8002da0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d7c:	4610      	mov	r0, r2
 8002d7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d80:	e00e      	b.n	8002da0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7fe f940 	bl	8001008 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d88:	e00a      	b.n	8002da0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7fe f93c 	bl	8001008 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d90:	e006      	b.n	8002da0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fe f938 	bl	8001008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002d9e:	e0c3      	b.n	8002f28 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da0:	bf00      	nop
    return;
 8002da2:	e0c1      	b.n	8002f28 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	f040 80a1 	bne.w	8002ef0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db0:	f003 0310 	and.w	r3, r3, #16
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f000 809b 	beq.w	8002ef0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	f003 0310 	and.w	r3, r3, #16
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 8095 	beq.w	8002ef0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d04e      	beq.n	8002e88 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002df4:	8a3b      	ldrh	r3, [r7, #16]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 8098 	beq.w	8002f2c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002e00:	8a3a      	ldrh	r2, [r7, #16]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	f080 8092 	bcs.w	8002f2c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	8a3a      	ldrh	r2, [r7, #16]
 8002e0c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	2b20      	cmp	r3, #32
 8002e16:	d02b      	beq.n	8002e70 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68da      	ldr	r2, [r3, #12]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e26:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695a      	ldr	r2, [r3, #20]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f022 0201 	bic.w	r2, r2, #1
 8002e36:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	695a      	ldr	r2, [r3, #20]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e46:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68da      	ldr	r2, [r3, #12]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 0210 	bic.w	r2, r2, #16
 8002e64:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7fe fd4d 	bl	800190a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	4619      	mov	r1, r3
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 f86d 	bl	8002f60 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002e86:	e051      	b.n	8002f2c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d047      	beq.n	8002f30 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002ea0:	8a7b      	ldrh	r3, [r7, #18]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d044      	beq.n	8002f30 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68da      	ldr	r2, [r3, #12]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002eb4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695a      	ldr	r2, [r3, #20]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0201 	bic.w	r2, r2, #1
 8002ec4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0210 	bic.w	r2, r2, #16
 8002ee2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ee4:	8a7b      	ldrh	r3, [r7, #18]
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 f839 	bl	8002f60 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002eee:	e01f      	b.n	8002f30 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d008      	beq.n	8002f0c <HAL_UART_IRQHandler+0x324>
 8002efa:	6a3b      	ldr	r3, [r7, #32]
 8002efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f9d6 	bl	80032b6 <UART_Transmit_IT>
    return;
 8002f0a:	e012      	b.n	8002f32 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00d      	beq.n	8002f32 <HAL_UART_IRQHandler+0x34a>
 8002f16:	6a3b      	ldr	r3, [r7, #32]
 8002f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d008      	beq.n	8002f32 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 fa17 	bl	8003354 <UART_EndTransmit_IT>
    return;
 8002f26:	e004      	b.n	8002f32 <HAL_UART_IRQHandler+0x34a>
    return;
 8002f28:	bf00      	nop
 8002f2a:	e002      	b.n	8002f32 <HAL_UART_IRQHandler+0x34a>
      return;
 8002f2c:	bf00      	nop
 8002f2e:	e000      	b.n	8002f32 <HAL_UART_IRQHandler+0x34a>
      return;
 8002f30:	bf00      	nop
  }
}
 8002f32:	3728      	adds	r7, #40	; 0x28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	0800328f 	.word	0x0800328f

08002f3c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bc80      	pop	{r7}
 8002f4c:	4770      	bx	lr

08002f4e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b083      	sub	sp, #12
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bc80      	pop	{r7}
 8002f5e:	4770      	bx	lr

08002f60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bc80      	pop	{r7}
 8002f74:	4770      	bx	lr

08002f76 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b084      	sub	sp, #16
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f82:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0320 	and.w	r3, r3, #32
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d113      	bne.n	8002fba <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	695a      	ldr	r2, [r3, #20]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fa6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fb6:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002fb8:	e002      	b.n	8002fc0 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f7fe f836 	bl	800102c <HAL_UART_TxCpltCallback>
}
 8002fc0:	bf00      	nop
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f7ff ffb0 	bl	8002f3c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fdc:	bf00      	nop
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0320 	and.w	r3, r3, #32
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d12a      	bne.n	8003056 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2200      	movs	r2, #0
 8003004:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68da      	ldr	r2, [r3, #12]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003014:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	695a      	ldr	r2, [r3, #20]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0201 	bic.w	r2, r2, #1
 8003024:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	695a      	ldr	r2, [r3, #20]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003034:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2220      	movs	r2, #32
 800303a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	2b01      	cmp	r3, #1
 8003044:	d107      	bne.n	8003056 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f022 0210 	bic.w	r2, r2, #16
 8003054:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305a:	2b01      	cmp	r3, #1
 800305c:	d106      	bne.n	800306c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003062:	4619      	mov	r1, r3
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f7ff ff7b 	bl	8002f60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800306a:	e002      	b.n	8003072 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f7fd ffd4 	bl	800101a <HAL_UART_RxCpltCallback>
}
 8003072:	bf00      	nop
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b084      	sub	sp, #16
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003086:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308c:	2b01      	cmp	r3, #1
 800308e:	d108      	bne.n	80030a2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003094:	085b      	lsrs	r3, r3, #1
 8003096:	b29b      	uxth	r3, r3
 8003098:	4619      	mov	r1, r3
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f7ff ff60 	bl	8002f60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80030a0:	e002      	b.n	80030a8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f7ff ff53 	bl	8002f4e <HAL_UART_RxHalfCpltCallback>
}
 80030a8:	bf00      	nop
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	695b      	ldr	r3, [r3, #20]
 80030c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	bf14      	ite	ne
 80030d0:	2301      	movne	r3, #1
 80030d2:	2300      	moveq	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b21      	cmp	r3, #33	; 0x21
 80030e2:	d108      	bne.n	80030f6 <UART_DMAError+0x46>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d005      	beq.n	80030f6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	2200      	movs	r2, #0
 80030ee:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80030f0:	68b8      	ldr	r0, [r7, #8]
 80030f2:	f000 f88b 	bl	800320c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003100:	2b00      	cmp	r3, #0
 8003102:	bf14      	ite	ne
 8003104:	2301      	movne	r3, #1
 8003106:	2300      	moveq	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b22      	cmp	r3, #34	; 0x22
 8003116:	d108      	bne.n	800312a <UART_DMAError+0x7a>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d005      	beq.n	800312a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	2200      	movs	r2, #0
 8003122:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003124:	68b8      	ldr	r0, [r7, #8]
 8003126:	f000 f886 	bl	8003236 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	f043 0210 	orr.w	r2, r3, #16
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003136:	68b8      	ldr	r0, [r7, #8]
 8003138:	f7fd ff66 	bl	8001008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	4613      	mov	r3, r2
 8003150:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	88fa      	ldrh	r2, [r7, #6]
 800315c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2222      	movs	r2, #34	; 0x22
 8003168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003170:	4a23      	ldr	r2, [pc, #140]	; (8003200 <UART_Start_Receive_DMA+0xbc>)
 8003172:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003178:	4a22      	ldr	r2, [pc, #136]	; (8003204 <UART_Start_Receive_DMA+0xc0>)
 800317a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003180:	4a21      	ldr	r2, [pc, #132]	; (8003208 <UART_Start_Receive_DMA+0xc4>)
 8003182:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003188:	2200      	movs	r2, #0
 800318a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800318c:	f107 0308 	add.w	r3, r7, #8
 8003190:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	3304      	adds	r3, #4
 800319c:	4619      	mov	r1, r3
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	f7fe fb52 	bl	800184c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80031a8:	2300      	movs	r3, #0
 80031aa:	613b      	str	r3, [r7, #16]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	613b      	str	r3, [r7, #16]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	613b      	str	r3, [r7, #16]
 80031bc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68da      	ldr	r2, [r3, #12]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031d4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695a      	ldr	r2, [r3, #20]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f042 0201 	orr.w	r2, r2, #1
 80031e4:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	695a      	ldr	r2, [r3, #20]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031f4:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	08002fe5 	.word	0x08002fe5
 8003204:	0800307b 	.word	0x0800307b
 8003208:	080030b1 	.word	0x080030b1

0800320c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68da      	ldr	r2, [r3, #12]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003222:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr

08003236 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68da      	ldr	r2, [r3, #12]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800324c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	695a      	ldr	r2, [r3, #20]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0201 	bic.w	r2, r2, #1
 800325c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	2b01      	cmp	r3, #1
 8003264:	d107      	bne.n	8003276 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68da      	ldr	r2, [r3, #12]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 0210 	bic.w	r2, r2, #16
 8003274:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2220      	movs	r2, #32
 800327a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr

0800328e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b084      	sub	sp, #16
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f7fd fead 	bl	8001008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032ae:	bf00      	nop
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b085      	sub	sp, #20
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b21      	cmp	r3, #33	; 0x21
 80032c8:	d13e      	bne.n	8003348 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032d2:	d114      	bne.n	80032fe <UART_Transmit_IT+0x48>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d110      	bne.n	80032fe <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	881b      	ldrh	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	1c9a      	adds	r2, r3, #2
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	621a      	str	r2, [r3, #32]
 80032fc:	e008      	b.n	8003310 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	1c59      	adds	r1, r3, #1
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6211      	str	r1, [r2, #32]
 8003308:	781a      	ldrb	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003314:	b29b      	uxth	r3, r3
 8003316:	3b01      	subs	r3, #1
 8003318:	b29b      	uxth	r3, r3
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	4619      	mov	r1, r3
 800331e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003320:	2b00      	cmp	r3, #0
 8003322:	d10f      	bne.n	8003344 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68da      	ldr	r2, [r3, #12]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003332:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68da      	ldr	r2, [r3, #12]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003342:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	e000      	b.n	800334a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003348:	2302      	movs	r3, #2
  }
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr

08003354 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68da      	ldr	r2, [r3, #12]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800336a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2220      	movs	r2, #32
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f7fd fe59 	bl	800102c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b22      	cmp	r3, #34	; 0x22
 8003396:	f040 8099 	bne.w	80034cc <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033a2:	d117      	bne.n	80033d4 <UART_Receive_IT+0x50>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d113      	bne.n	80033d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	b29b      	uxth	r3, r3
 80033be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033cc:	1c9a      	adds	r2, r3, #2
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	629a      	str	r2, [r3, #40]	; 0x28
 80033d2:	e026      	b.n	8003422 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d8:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033e6:	d007      	beq.n	80033f8 <UART_Receive_IT+0x74>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d10a      	bne.n	8003406 <UART_Receive_IT+0x82>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d106      	bne.n	8003406 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	b2da      	uxtb	r2, r3
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	701a      	strb	r2, [r3, #0]
 8003404:	e008      	b.n	8003418 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	b2db      	uxtb	r3, r3
 800340e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003412:	b2da      	uxtb	r2, r3
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003426:	b29b      	uxth	r3, r3
 8003428:	3b01      	subs	r3, #1
 800342a:	b29b      	uxth	r3, r3
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	4619      	mov	r1, r3
 8003430:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003432:	2b00      	cmp	r3, #0
 8003434:	d148      	bne.n	80034c8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68da      	ldr	r2, [r3, #12]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 0220 	bic.w	r2, r2, #32
 8003444:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68da      	ldr	r2, [r3, #12]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003454:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695a      	ldr	r2, [r3, #20]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 0201 	bic.w	r2, r2, #1
 8003464:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2220      	movs	r2, #32
 800346a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003472:	2b01      	cmp	r3, #1
 8003474:	d123      	bne.n	80034be <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68da      	ldr	r2, [r3, #12]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0210 	bic.w	r2, r2, #16
 800348a:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b10      	cmp	r3, #16
 8003498:	d10a      	bne.n	80034b0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800349a:	2300      	movs	r3, #0
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80034b4:	4619      	mov	r1, r3
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7ff fd52 	bl	8002f60 <HAL_UARTEx_RxEventCallback>
 80034bc:	e002      	b.n	80034c4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7fd fdab 	bl	800101a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80034c4:	2300      	movs	r3, #0
 80034c6:	e002      	b.n	80034ce <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80034c8:	2300      	movs	r3, #0
 80034ca:	e000      	b.n	80034ce <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80034cc:	2302      	movs	r3, #2
  }
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
	...

080034d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	431a      	orrs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	695b      	ldr	r3, [r3, #20]
 8003504:	4313      	orrs	r3, r2
 8003506:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003512:	f023 030c 	bic.w	r3, r3, #12
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6812      	ldr	r2, [r2, #0]
 800351a:	68b9      	ldr	r1, [r7, #8]
 800351c:	430b      	orrs	r3, r1
 800351e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	699a      	ldr	r2, [r3, #24]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a2c      	ldr	r2, [pc, #176]	; (80035ec <UART_SetConfig+0x114>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d103      	bne.n	8003548 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003540:	f7ff fa08 	bl	8002954 <HAL_RCC_GetPCLK2Freq>
 8003544:	60f8      	str	r0, [r7, #12]
 8003546:	e002      	b.n	800354e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003548:	f7ff f9f0 	bl	800292c <HAL_RCC_GetPCLK1Freq>
 800354c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4613      	mov	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	009a      	lsls	r2, r3, #2
 8003558:	441a      	add	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	fbb2 f3f3 	udiv	r3, r2, r3
 8003564:	4a22      	ldr	r2, [pc, #136]	; (80035f0 <UART_SetConfig+0x118>)
 8003566:	fba2 2303 	umull	r2, r3, r2, r3
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	0119      	lsls	r1, r3, #4
 800356e:	68fa      	ldr	r2, [r7, #12]
 8003570:	4613      	mov	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4413      	add	r3, r2
 8003576:	009a      	lsls	r2, r3, #2
 8003578:	441a      	add	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	fbb2 f2f3 	udiv	r2, r2, r3
 8003584:	4b1a      	ldr	r3, [pc, #104]	; (80035f0 <UART_SetConfig+0x118>)
 8003586:	fba3 0302 	umull	r0, r3, r3, r2
 800358a:	095b      	lsrs	r3, r3, #5
 800358c:	2064      	movs	r0, #100	; 0x64
 800358e:	fb00 f303 	mul.w	r3, r0, r3
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	011b      	lsls	r3, r3, #4
 8003596:	3332      	adds	r3, #50	; 0x32
 8003598:	4a15      	ldr	r2, [pc, #84]	; (80035f0 <UART_SetConfig+0x118>)
 800359a:	fba2 2303 	umull	r2, r3, r2, r3
 800359e:	095b      	lsrs	r3, r3, #5
 80035a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035a4:	4419      	add	r1, r3
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4613      	mov	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	4413      	add	r3, r2
 80035ae:	009a      	lsls	r2, r3, #2
 80035b0:	441a      	add	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80035bc:	4b0c      	ldr	r3, [pc, #48]	; (80035f0 <UART_SetConfig+0x118>)
 80035be:	fba3 0302 	umull	r0, r3, r3, r2
 80035c2:	095b      	lsrs	r3, r3, #5
 80035c4:	2064      	movs	r0, #100	; 0x64
 80035c6:	fb00 f303 	mul.w	r3, r0, r3
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	3332      	adds	r3, #50	; 0x32
 80035d0:	4a07      	ldr	r2, [pc, #28]	; (80035f0 <UART_SetConfig+0x118>)
 80035d2:	fba2 2303 	umull	r2, r3, r2, r3
 80035d6:	095b      	lsrs	r3, r3, #5
 80035d8:	f003 020f 	and.w	r2, r3, #15
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	440a      	add	r2, r1
 80035e2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80035e4:	bf00      	nop
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	40013800 	.word	0x40013800
 80035f0:	51eb851f 	.word	0x51eb851f

080035f4 <main>:
#include "main.h"



int main(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
	hwInit();
 80035f8:	f7fd fe9e 	bl	8001338 <hwInit>
	apInit();
 80035fc:	f7fc fda6 	bl	800014c <apInit>
/* TODO: 테스트 선택 */

//	apBoardTest();
//	apUartTest();
//	apGpioTest();
    apDFPlayerTest();
 8003600:	f7fc fdb2 	bl	8000168 <apDFPlayerTest>

    return 0;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <__errno>:
 800360c:	4b01      	ldr	r3, [pc, #4]	; (8003614 <__errno+0x8>)
 800360e:	6818      	ldr	r0, [r3, #0]
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	20000020 	.word	0x20000020

08003618 <__libc_init_array>:
 8003618:	b570      	push	{r4, r5, r6, lr}
 800361a:	2600      	movs	r6, #0
 800361c:	4d0c      	ldr	r5, [pc, #48]	; (8003650 <__libc_init_array+0x38>)
 800361e:	4c0d      	ldr	r4, [pc, #52]	; (8003654 <__libc_init_array+0x3c>)
 8003620:	1b64      	subs	r4, r4, r5
 8003622:	10a4      	asrs	r4, r4, #2
 8003624:	42a6      	cmp	r6, r4
 8003626:	d109      	bne.n	800363c <__libc_init_array+0x24>
 8003628:	f000 fc76 	bl	8003f18 <_init>
 800362c:	2600      	movs	r6, #0
 800362e:	4d0a      	ldr	r5, [pc, #40]	; (8003658 <__libc_init_array+0x40>)
 8003630:	4c0a      	ldr	r4, [pc, #40]	; (800365c <__libc_init_array+0x44>)
 8003632:	1b64      	subs	r4, r4, r5
 8003634:	10a4      	asrs	r4, r4, #2
 8003636:	42a6      	cmp	r6, r4
 8003638:	d105      	bne.n	8003646 <__libc_init_array+0x2e>
 800363a:	bd70      	pop	{r4, r5, r6, pc}
 800363c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003640:	4798      	blx	r3
 8003642:	3601      	adds	r6, #1
 8003644:	e7ee      	b.n	8003624 <__libc_init_array+0xc>
 8003646:	f855 3b04 	ldr.w	r3, [r5], #4
 800364a:	4798      	blx	r3
 800364c:	3601      	adds	r6, #1
 800364e:	e7f2      	b.n	8003636 <__libc_init_array+0x1e>
 8003650:	08004040 	.word	0x08004040
 8003654:	08004040 	.word	0x08004040
 8003658:	08004040 	.word	0x08004040
 800365c:	08004044 	.word	0x08004044

08003660 <memset>:
 8003660:	4603      	mov	r3, r0
 8003662:	4402      	add	r2, r0
 8003664:	4293      	cmp	r3, r2
 8003666:	d100      	bne.n	800366a <memset+0xa>
 8003668:	4770      	bx	lr
 800366a:	f803 1b01 	strb.w	r1, [r3], #1
 800366e:	e7f9      	b.n	8003664 <memset+0x4>

08003670 <_vsniprintf_r>:
 8003670:	b530      	push	{r4, r5, lr}
 8003672:	1e14      	subs	r4, r2, #0
 8003674:	4605      	mov	r5, r0
 8003676:	b09b      	sub	sp, #108	; 0x6c
 8003678:	4618      	mov	r0, r3
 800367a:	da05      	bge.n	8003688 <_vsniprintf_r+0x18>
 800367c:	238b      	movs	r3, #139	; 0x8b
 800367e:	f04f 30ff 	mov.w	r0, #4294967295
 8003682:	602b      	str	r3, [r5, #0]
 8003684:	b01b      	add	sp, #108	; 0x6c
 8003686:	bd30      	pop	{r4, r5, pc}
 8003688:	f44f 7302 	mov.w	r3, #520	; 0x208
 800368c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003690:	bf0c      	ite	eq
 8003692:	4623      	moveq	r3, r4
 8003694:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003698:	9302      	str	r3, [sp, #8]
 800369a:	9305      	str	r3, [sp, #20]
 800369c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036a0:	4602      	mov	r2, r0
 80036a2:	9100      	str	r1, [sp, #0]
 80036a4:	9104      	str	r1, [sp, #16]
 80036a6:	f8ad 300e 	strh.w	r3, [sp, #14]
 80036aa:	4669      	mov	r1, sp
 80036ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80036ae:	4628      	mov	r0, r5
 80036b0:	f000 f874 	bl	800379c <_svfiprintf_r>
 80036b4:	1c43      	adds	r3, r0, #1
 80036b6:	bfbc      	itt	lt
 80036b8:	238b      	movlt	r3, #139	; 0x8b
 80036ba:	602b      	strlt	r3, [r5, #0]
 80036bc:	2c00      	cmp	r4, #0
 80036be:	d0e1      	beq.n	8003684 <_vsniprintf_r+0x14>
 80036c0:	2200      	movs	r2, #0
 80036c2:	9b00      	ldr	r3, [sp, #0]
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	e7dd      	b.n	8003684 <_vsniprintf_r+0x14>

080036c8 <vsniprintf>:
 80036c8:	b507      	push	{r0, r1, r2, lr}
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	4613      	mov	r3, r2
 80036ce:	460a      	mov	r2, r1
 80036d0:	4601      	mov	r1, r0
 80036d2:	4803      	ldr	r0, [pc, #12]	; (80036e0 <vsniprintf+0x18>)
 80036d4:	6800      	ldr	r0, [r0, #0]
 80036d6:	f7ff ffcb 	bl	8003670 <_vsniprintf_r>
 80036da:	b003      	add	sp, #12
 80036dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80036e0:	20000020 	.word	0x20000020

080036e4 <__ssputs_r>:
 80036e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036e8:	688e      	ldr	r6, [r1, #8]
 80036ea:	4682      	mov	sl, r0
 80036ec:	429e      	cmp	r6, r3
 80036ee:	460c      	mov	r4, r1
 80036f0:	4690      	mov	r8, r2
 80036f2:	461f      	mov	r7, r3
 80036f4:	d838      	bhi.n	8003768 <__ssputs_r+0x84>
 80036f6:	898a      	ldrh	r2, [r1, #12]
 80036f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80036fc:	d032      	beq.n	8003764 <__ssputs_r+0x80>
 80036fe:	6825      	ldr	r5, [r4, #0]
 8003700:	6909      	ldr	r1, [r1, #16]
 8003702:	3301      	adds	r3, #1
 8003704:	eba5 0901 	sub.w	r9, r5, r1
 8003708:	6965      	ldr	r5, [r4, #20]
 800370a:	444b      	add	r3, r9
 800370c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003710:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003714:	106d      	asrs	r5, r5, #1
 8003716:	429d      	cmp	r5, r3
 8003718:	bf38      	it	cc
 800371a:	461d      	movcc	r5, r3
 800371c:	0553      	lsls	r3, r2, #21
 800371e:	d531      	bpl.n	8003784 <__ssputs_r+0xa0>
 8003720:	4629      	mov	r1, r5
 8003722:	f000 fb53 	bl	8003dcc <_malloc_r>
 8003726:	4606      	mov	r6, r0
 8003728:	b950      	cbnz	r0, 8003740 <__ssputs_r+0x5c>
 800372a:	230c      	movs	r3, #12
 800372c:	f04f 30ff 	mov.w	r0, #4294967295
 8003730:	f8ca 3000 	str.w	r3, [sl]
 8003734:	89a3      	ldrh	r3, [r4, #12]
 8003736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800373a:	81a3      	strh	r3, [r4, #12]
 800373c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003740:	464a      	mov	r2, r9
 8003742:	6921      	ldr	r1, [r4, #16]
 8003744:	f000 face 	bl	8003ce4 <memcpy>
 8003748:	89a3      	ldrh	r3, [r4, #12]
 800374a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800374e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003752:	81a3      	strh	r3, [r4, #12]
 8003754:	6126      	str	r6, [r4, #16]
 8003756:	444e      	add	r6, r9
 8003758:	6026      	str	r6, [r4, #0]
 800375a:	463e      	mov	r6, r7
 800375c:	6165      	str	r5, [r4, #20]
 800375e:	eba5 0509 	sub.w	r5, r5, r9
 8003762:	60a5      	str	r5, [r4, #8]
 8003764:	42be      	cmp	r6, r7
 8003766:	d900      	bls.n	800376a <__ssputs_r+0x86>
 8003768:	463e      	mov	r6, r7
 800376a:	4632      	mov	r2, r6
 800376c:	4641      	mov	r1, r8
 800376e:	6820      	ldr	r0, [r4, #0]
 8003770:	f000 fac6 	bl	8003d00 <memmove>
 8003774:	68a3      	ldr	r3, [r4, #8]
 8003776:	6822      	ldr	r2, [r4, #0]
 8003778:	1b9b      	subs	r3, r3, r6
 800377a:	4432      	add	r2, r6
 800377c:	2000      	movs	r0, #0
 800377e:	60a3      	str	r3, [r4, #8]
 8003780:	6022      	str	r2, [r4, #0]
 8003782:	e7db      	b.n	800373c <__ssputs_r+0x58>
 8003784:	462a      	mov	r2, r5
 8003786:	f000 fb7b 	bl	8003e80 <_realloc_r>
 800378a:	4606      	mov	r6, r0
 800378c:	2800      	cmp	r0, #0
 800378e:	d1e1      	bne.n	8003754 <__ssputs_r+0x70>
 8003790:	4650      	mov	r0, sl
 8003792:	6921      	ldr	r1, [r4, #16]
 8003794:	f000 face 	bl	8003d34 <_free_r>
 8003798:	e7c7      	b.n	800372a <__ssputs_r+0x46>
	...

0800379c <_svfiprintf_r>:
 800379c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037a0:	4698      	mov	r8, r3
 80037a2:	898b      	ldrh	r3, [r1, #12]
 80037a4:	4607      	mov	r7, r0
 80037a6:	061b      	lsls	r3, r3, #24
 80037a8:	460d      	mov	r5, r1
 80037aa:	4614      	mov	r4, r2
 80037ac:	b09d      	sub	sp, #116	; 0x74
 80037ae:	d50e      	bpl.n	80037ce <_svfiprintf_r+0x32>
 80037b0:	690b      	ldr	r3, [r1, #16]
 80037b2:	b963      	cbnz	r3, 80037ce <_svfiprintf_r+0x32>
 80037b4:	2140      	movs	r1, #64	; 0x40
 80037b6:	f000 fb09 	bl	8003dcc <_malloc_r>
 80037ba:	6028      	str	r0, [r5, #0]
 80037bc:	6128      	str	r0, [r5, #16]
 80037be:	b920      	cbnz	r0, 80037ca <_svfiprintf_r+0x2e>
 80037c0:	230c      	movs	r3, #12
 80037c2:	603b      	str	r3, [r7, #0]
 80037c4:	f04f 30ff 	mov.w	r0, #4294967295
 80037c8:	e0d1      	b.n	800396e <_svfiprintf_r+0x1d2>
 80037ca:	2340      	movs	r3, #64	; 0x40
 80037cc:	616b      	str	r3, [r5, #20]
 80037ce:	2300      	movs	r3, #0
 80037d0:	9309      	str	r3, [sp, #36]	; 0x24
 80037d2:	2320      	movs	r3, #32
 80037d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80037d8:	2330      	movs	r3, #48	; 0x30
 80037da:	f04f 0901 	mov.w	r9, #1
 80037de:	f8cd 800c 	str.w	r8, [sp, #12]
 80037e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003988 <_svfiprintf_r+0x1ec>
 80037e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80037ea:	4623      	mov	r3, r4
 80037ec:	469a      	mov	sl, r3
 80037ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037f2:	b10a      	cbz	r2, 80037f8 <_svfiprintf_r+0x5c>
 80037f4:	2a25      	cmp	r2, #37	; 0x25
 80037f6:	d1f9      	bne.n	80037ec <_svfiprintf_r+0x50>
 80037f8:	ebba 0b04 	subs.w	fp, sl, r4
 80037fc:	d00b      	beq.n	8003816 <_svfiprintf_r+0x7a>
 80037fe:	465b      	mov	r3, fp
 8003800:	4622      	mov	r2, r4
 8003802:	4629      	mov	r1, r5
 8003804:	4638      	mov	r0, r7
 8003806:	f7ff ff6d 	bl	80036e4 <__ssputs_r>
 800380a:	3001      	adds	r0, #1
 800380c:	f000 80aa 	beq.w	8003964 <_svfiprintf_r+0x1c8>
 8003810:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003812:	445a      	add	r2, fp
 8003814:	9209      	str	r2, [sp, #36]	; 0x24
 8003816:	f89a 3000 	ldrb.w	r3, [sl]
 800381a:	2b00      	cmp	r3, #0
 800381c:	f000 80a2 	beq.w	8003964 <_svfiprintf_r+0x1c8>
 8003820:	2300      	movs	r3, #0
 8003822:	f04f 32ff 	mov.w	r2, #4294967295
 8003826:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800382a:	f10a 0a01 	add.w	sl, sl, #1
 800382e:	9304      	str	r3, [sp, #16]
 8003830:	9307      	str	r3, [sp, #28]
 8003832:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003836:	931a      	str	r3, [sp, #104]	; 0x68
 8003838:	4654      	mov	r4, sl
 800383a:	2205      	movs	r2, #5
 800383c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003840:	4851      	ldr	r0, [pc, #324]	; (8003988 <_svfiprintf_r+0x1ec>)
 8003842:	f000 fa41 	bl	8003cc8 <memchr>
 8003846:	9a04      	ldr	r2, [sp, #16]
 8003848:	b9d8      	cbnz	r0, 8003882 <_svfiprintf_r+0xe6>
 800384a:	06d0      	lsls	r0, r2, #27
 800384c:	bf44      	itt	mi
 800384e:	2320      	movmi	r3, #32
 8003850:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003854:	0711      	lsls	r1, r2, #28
 8003856:	bf44      	itt	mi
 8003858:	232b      	movmi	r3, #43	; 0x2b
 800385a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800385e:	f89a 3000 	ldrb.w	r3, [sl]
 8003862:	2b2a      	cmp	r3, #42	; 0x2a
 8003864:	d015      	beq.n	8003892 <_svfiprintf_r+0xf6>
 8003866:	4654      	mov	r4, sl
 8003868:	2000      	movs	r0, #0
 800386a:	f04f 0c0a 	mov.w	ip, #10
 800386e:	9a07      	ldr	r2, [sp, #28]
 8003870:	4621      	mov	r1, r4
 8003872:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003876:	3b30      	subs	r3, #48	; 0x30
 8003878:	2b09      	cmp	r3, #9
 800387a:	d94e      	bls.n	800391a <_svfiprintf_r+0x17e>
 800387c:	b1b0      	cbz	r0, 80038ac <_svfiprintf_r+0x110>
 800387e:	9207      	str	r2, [sp, #28]
 8003880:	e014      	b.n	80038ac <_svfiprintf_r+0x110>
 8003882:	eba0 0308 	sub.w	r3, r0, r8
 8003886:	fa09 f303 	lsl.w	r3, r9, r3
 800388a:	4313      	orrs	r3, r2
 800388c:	46a2      	mov	sl, r4
 800388e:	9304      	str	r3, [sp, #16]
 8003890:	e7d2      	b.n	8003838 <_svfiprintf_r+0x9c>
 8003892:	9b03      	ldr	r3, [sp, #12]
 8003894:	1d19      	adds	r1, r3, #4
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	9103      	str	r1, [sp, #12]
 800389a:	2b00      	cmp	r3, #0
 800389c:	bfbb      	ittet	lt
 800389e:	425b      	neglt	r3, r3
 80038a0:	f042 0202 	orrlt.w	r2, r2, #2
 80038a4:	9307      	strge	r3, [sp, #28]
 80038a6:	9307      	strlt	r3, [sp, #28]
 80038a8:	bfb8      	it	lt
 80038aa:	9204      	strlt	r2, [sp, #16]
 80038ac:	7823      	ldrb	r3, [r4, #0]
 80038ae:	2b2e      	cmp	r3, #46	; 0x2e
 80038b0:	d10c      	bne.n	80038cc <_svfiprintf_r+0x130>
 80038b2:	7863      	ldrb	r3, [r4, #1]
 80038b4:	2b2a      	cmp	r3, #42	; 0x2a
 80038b6:	d135      	bne.n	8003924 <_svfiprintf_r+0x188>
 80038b8:	9b03      	ldr	r3, [sp, #12]
 80038ba:	3402      	adds	r4, #2
 80038bc:	1d1a      	adds	r2, r3, #4
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	9203      	str	r2, [sp, #12]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	bfb8      	it	lt
 80038c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80038ca:	9305      	str	r3, [sp, #20]
 80038cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003998 <_svfiprintf_r+0x1fc>
 80038d0:	2203      	movs	r2, #3
 80038d2:	4650      	mov	r0, sl
 80038d4:	7821      	ldrb	r1, [r4, #0]
 80038d6:	f000 f9f7 	bl	8003cc8 <memchr>
 80038da:	b140      	cbz	r0, 80038ee <_svfiprintf_r+0x152>
 80038dc:	2340      	movs	r3, #64	; 0x40
 80038de:	eba0 000a 	sub.w	r0, r0, sl
 80038e2:	fa03 f000 	lsl.w	r0, r3, r0
 80038e6:	9b04      	ldr	r3, [sp, #16]
 80038e8:	3401      	adds	r4, #1
 80038ea:	4303      	orrs	r3, r0
 80038ec:	9304      	str	r3, [sp, #16]
 80038ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038f2:	2206      	movs	r2, #6
 80038f4:	4825      	ldr	r0, [pc, #148]	; (800398c <_svfiprintf_r+0x1f0>)
 80038f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80038fa:	f000 f9e5 	bl	8003cc8 <memchr>
 80038fe:	2800      	cmp	r0, #0
 8003900:	d038      	beq.n	8003974 <_svfiprintf_r+0x1d8>
 8003902:	4b23      	ldr	r3, [pc, #140]	; (8003990 <_svfiprintf_r+0x1f4>)
 8003904:	bb1b      	cbnz	r3, 800394e <_svfiprintf_r+0x1b2>
 8003906:	9b03      	ldr	r3, [sp, #12]
 8003908:	3307      	adds	r3, #7
 800390a:	f023 0307 	bic.w	r3, r3, #7
 800390e:	3308      	adds	r3, #8
 8003910:	9303      	str	r3, [sp, #12]
 8003912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003914:	4433      	add	r3, r6
 8003916:	9309      	str	r3, [sp, #36]	; 0x24
 8003918:	e767      	b.n	80037ea <_svfiprintf_r+0x4e>
 800391a:	460c      	mov	r4, r1
 800391c:	2001      	movs	r0, #1
 800391e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003922:	e7a5      	b.n	8003870 <_svfiprintf_r+0xd4>
 8003924:	2300      	movs	r3, #0
 8003926:	f04f 0c0a 	mov.w	ip, #10
 800392a:	4619      	mov	r1, r3
 800392c:	3401      	adds	r4, #1
 800392e:	9305      	str	r3, [sp, #20]
 8003930:	4620      	mov	r0, r4
 8003932:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003936:	3a30      	subs	r2, #48	; 0x30
 8003938:	2a09      	cmp	r2, #9
 800393a:	d903      	bls.n	8003944 <_svfiprintf_r+0x1a8>
 800393c:	2b00      	cmp	r3, #0
 800393e:	d0c5      	beq.n	80038cc <_svfiprintf_r+0x130>
 8003940:	9105      	str	r1, [sp, #20]
 8003942:	e7c3      	b.n	80038cc <_svfiprintf_r+0x130>
 8003944:	4604      	mov	r4, r0
 8003946:	2301      	movs	r3, #1
 8003948:	fb0c 2101 	mla	r1, ip, r1, r2
 800394c:	e7f0      	b.n	8003930 <_svfiprintf_r+0x194>
 800394e:	ab03      	add	r3, sp, #12
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	462a      	mov	r2, r5
 8003954:	4638      	mov	r0, r7
 8003956:	4b0f      	ldr	r3, [pc, #60]	; (8003994 <_svfiprintf_r+0x1f8>)
 8003958:	a904      	add	r1, sp, #16
 800395a:	f3af 8000 	nop.w
 800395e:	1c42      	adds	r2, r0, #1
 8003960:	4606      	mov	r6, r0
 8003962:	d1d6      	bne.n	8003912 <_svfiprintf_r+0x176>
 8003964:	89ab      	ldrh	r3, [r5, #12]
 8003966:	065b      	lsls	r3, r3, #25
 8003968:	f53f af2c 	bmi.w	80037c4 <_svfiprintf_r+0x28>
 800396c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800396e:	b01d      	add	sp, #116	; 0x74
 8003970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003974:	ab03      	add	r3, sp, #12
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	462a      	mov	r2, r5
 800397a:	4638      	mov	r0, r7
 800397c:	4b05      	ldr	r3, [pc, #20]	; (8003994 <_svfiprintf_r+0x1f8>)
 800397e:	a904      	add	r1, sp, #16
 8003980:	f000 f87c 	bl	8003a7c <_printf_i>
 8003984:	e7eb      	b.n	800395e <_svfiprintf_r+0x1c2>
 8003986:	bf00      	nop
 8003988:	0800400c 	.word	0x0800400c
 800398c:	08004016 	.word	0x08004016
 8003990:	00000000 	.word	0x00000000
 8003994:	080036e5 	.word	0x080036e5
 8003998:	08004012 	.word	0x08004012

0800399c <_printf_common>:
 800399c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039a0:	4616      	mov	r6, r2
 80039a2:	4699      	mov	r9, r3
 80039a4:	688a      	ldr	r2, [r1, #8]
 80039a6:	690b      	ldr	r3, [r1, #16]
 80039a8:	4607      	mov	r7, r0
 80039aa:	4293      	cmp	r3, r2
 80039ac:	bfb8      	it	lt
 80039ae:	4613      	movlt	r3, r2
 80039b0:	6033      	str	r3, [r6, #0]
 80039b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80039b6:	460c      	mov	r4, r1
 80039b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80039bc:	b10a      	cbz	r2, 80039c2 <_printf_common+0x26>
 80039be:	3301      	adds	r3, #1
 80039c0:	6033      	str	r3, [r6, #0]
 80039c2:	6823      	ldr	r3, [r4, #0]
 80039c4:	0699      	lsls	r1, r3, #26
 80039c6:	bf42      	ittt	mi
 80039c8:	6833      	ldrmi	r3, [r6, #0]
 80039ca:	3302      	addmi	r3, #2
 80039cc:	6033      	strmi	r3, [r6, #0]
 80039ce:	6825      	ldr	r5, [r4, #0]
 80039d0:	f015 0506 	ands.w	r5, r5, #6
 80039d4:	d106      	bne.n	80039e4 <_printf_common+0x48>
 80039d6:	f104 0a19 	add.w	sl, r4, #25
 80039da:	68e3      	ldr	r3, [r4, #12]
 80039dc:	6832      	ldr	r2, [r6, #0]
 80039de:	1a9b      	subs	r3, r3, r2
 80039e0:	42ab      	cmp	r3, r5
 80039e2:	dc28      	bgt.n	8003a36 <_printf_common+0x9a>
 80039e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80039e8:	1e13      	subs	r3, r2, #0
 80039ea:	6822      	ldr	r2, [r4, #0]
 80039ec:	bf18      	it	ne
 80039ee:	2301      	movne	r3, #1
 80039f0:	0692      	lsls	r2, r2, #26
 80039f2:	d42d      	bmi.n	8003a50 <_printf_common+0xb4>
 80039f4:	4649      	mov	r1, r9
 80039f6:	4638      	mov	r0, r7
 80039f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039fc:	47c0      	blx	r8
 80039fe:	3001      	adds	r0, #1
 8003a00:	d020      	beq.n	8003a44 <_printf_common+0xa8>
 8003a02:	6823      	ldr	r3, [r4, #0]
 8003a04:	68e5      	ldr	r5, [r4, #12]
 8003a06:	f003 0306 	and.w	r3, r3, #6
 8003a0a:	2b04      	cmp	r3, #4
 8003a0c:	bf18      	it	ne
 8003a0e:	2500      	movne	r5, #0
 8003a10:	6832      	ldr	r2, [r6, #0]
 8003a12:	f04f 0600 	mov.w	r6, #0
 8003a16:	68a3      	ldr	r3, [r4, #8]
 8003a18:	bf08      	it	eq
 8003a1a:	1aad      	subeq	r5, r5, r2
 8003a1c:	6922      	ldr	r2, [r4, #16]
 8003a1e:	bf08      	it	eq
 8003a20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a24:	4293      	cmp	r3, r2
 8003a26:	bfc4      	itt	gt
 8003a28:	1a9b      	subgt	r3, r3, r2
 8003a2a:	18ed      	addgt	r5, r5, r3
 8003a2c:	341a      	adds	r4, #26
 8003a2e:	42b5      	cmp	r5, r6
 8003a30:	d11a      	bne.n	8003a68 <_printf_common+0xcc>
 8003a32:	2000      	movs	r0, #0
 8003a34:	e008      	b.n	8003a48 <_printf_common+0xac>
 8003a36:	2301      	movs	r3, #1
 8003a38:	4652      	mov	r2, sl
 8003a3a:	4649      	mov	r1, r9
 8003a3c:	4638      	mov	r0, r7
 8003a3e:	47c0      	blx	r8
 8003a40:	3001      	adds	r0, #1
 8003a42:	d103      	bne.n	8003a4c <_printf_common+0xb0>
 8003a44:	f04f 30ff 	mov.w	r0, #4294967295
 8003a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a4c:	3501      	adds	r5, #1
 8003a4e:	e7c4      	b.n	80039da <_printf_common+0x3e>
 8003a50:	2030      	movs	r0, #48	; 0x30
 8003a52:	18e1      	adds	r1, r4, r3
 8003a54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a5e:	4422      	add	r2, r4
 8003a60:	3302      	adds	r3, #2
 8003a62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a66:	e7c5      	b.n	80039f4 <_printf_common+0x58>
 8003a68:	2301      	movs	r3, #1
 8003a6a:	4622      	mov	r2, r4
 8003a6c:	4649      	mov	r1, r9
 8003a6e:	4638      	mov	r0, r7
 8003a70:	47c0      	blx	r8
 8003a72:	3001      	adds	r0, #1
 8003a74:	d0e6      	beq.n	8003a44 <_printf_common+0xa8>
 8003a76:	3601      	adds	r6, #1
 8003a78:	e7d9      	b.n	8003a2e <_printf_common+0x92>
	...

08003a7c <_printf_i>:
 8003a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a80:	460c      	mov	r4, r1
 8003a82:	7e27      	ldrb	r7, [r4, #24]
 8003a84:	4691      	mov	r9, r2
 8003a86:	2f78      	cmp	r7, #120	; 0x78
 8003a88:	4680      	mov	r8, r0
 8003a8a:	469a      	mov	sl, r3
 8003a8c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003a8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a92:	d807      	bhi.n	8003aa4 <_printf_i+0x28>
 8003a94:	2f62      	cmp	r7, #98	; 0x62
 8003a96:	d80a      	bhi.n	8003aae <_printf_i+0x32>
 8003a98:	2f00      	cmp	r7, #0
 8003a9a:	f000 80d9 	beq.w	8003c50 <_printf_i+0x1d4>
 8003a9e:	2f58      	cmp	r7, #88	; 0x58
 8003aa0:	f000 80a4 	beq.w	8003bec <_printf_i+0x170>
 8003aa4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003aa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003aac:	e03a      	b.n	8003b24 <_printf_i+0xa8>
 8003aae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003ab2:	2b15      	cmp	r3, #21
 8003ab4:	d8f6      	bhi.n	8003aa4 <_printf_i+0x28>
 8003ab6:	a001      	add	r0, pc, #4	; (adr r0, 8003abc <_printf_i+0x40>)
 8003ab8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003abc:	08003b15 	.word	0x08003b15
 8003ac0:	08003b29 	.word	0x08003b29
 8003ac4:	08003aa5 	.word	0x08003aa5
 8003ac8:	08003aa5 	.word	0x08003aa5
 8003acc:	08003aa5 	.word	0x08003aa5
 8003ad0:	08003aa5 	.word	0x08003aa5
 8003ad4:	08003b29 	.word	0x08003b29
 8003ad8:	08003aa5 	.word	0x08003aa5
 8003adc:	08003aa5 	.word	0x08003aa5
 8003ae0:	08003aa5 	.word	0x08003aa5
 8003ae4:	08003aa5 	.word	0x08003aa5
 8003ae8:	08003c37 	.word	0x08003c37
 8003aec:	08003b59 	.word	0x08003b59
 8003af0:	08003c19 	.word	0x08003c19
 8003af4:	08003aa5 	.word	0x08003aa5
 8003af8:	08003aa5 	.word	0x08003aa5
 8003afc:	08003c59 	.word	0x08003c59
 8003b00:	08003aa5 	.word	0x08003aa5
 8003b04:	08003b59 	.word	0x08003b59
 8003b08:	08003aa5 	.word	0x08003aa5
 8003b0c:	08003aa5 	.word	0x08003aa5
 8003b10:	08003c21 	.word	0x08003c21
 8003b14:	680b      	ldr	r3, [r1, #0]
 8003b16:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003b1a:	1d1a      	adds	r2, r3, #4
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	600a      	str	r2, [r1, #0]
 8003b20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b24:	2301      	movs	r3, #1
 8003b26:	e0a4      	b.n	8003c72 <_printf_i+0x1f6>
 8003b28:	6825      	ldr	r5, [r4, #0]
 8003b2a:	6808      	ldr	r0, [r1, #0]
 8003b2c:	062e      	lsls	r6, r5, #24
 8003b2e:	f100 0304 	add.w	r3, r0, #4
 8003b32:	d50a      	bpl.n	8003b4a <_printf_i+0xce>
 8003b34:	6805      	ldr	r5, [r0, #0]
 8003b36:	600b      	str	r3, [r1, #0]
 8003b38:	2d00      	cmp	r5, #0
 8003b3a:	da03      	bge.n	8003b44 <_printf_i+0xc8>
 8003b3c:	232d      	movs	r3, #45	; 0x2d
 8003b3e:	426d      	negs	r5, r5
 8003b40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b44:	230a      	movs	r3, #10
 8003b46:	485e      	ldr	r0, [pc, #376]	; (8003cc0 <_printf_i+0x244>)
 8003b48:	e019      	b.n	8003b7e <_printf_i+0x102>
 8003b4a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003b4e:	6805      	ldr	r5, [r0, #0]
 8003b50:	600b      	str	r3, [r1, #0]
 8003b52:	bf18      	it	ne
 8003b54:	b22d      	sxthne	r5, r5
 8003b56:	e7ef      	b.n	8003b38 <_printf_i+0xbc>
 8003b58:	680b      	ldr	r3, [r1, #0]
 8003b5a:	6825      	ldr	r5, [r4, #0]
 8003b5c:	1d18      	adds	r0, r3, #4
 8003b5e:	6008      	str	r0, [r1, #0]
 8003b60:	0628      	lsls	r0, r5, #24
 8003b62:	d501      	bpl.n	8003b68 <_printf_i+0xec>
 8003b64:	681d      	ldr	r5, [r3, #0]
 8003b66:	e002      	b.n	8003b6e <_printf_i+0xf2>
 8003b68:	0669      	lsls	r1, r5, #25
 8003b6a:	d5fb      	bpl.n	8003b64 <_printf_i+0xe8>
 8003b6c:	881d      	ldrh	r5, [r3, #0]
 8003b6e:	2f6f      	cmp	r7, #111	; 0x6f
 8003b70:	bf0c      	ite	eq
 8003b72:	2308      	moveq	r3, #8
 8003b74:	230a      	movne	r3, #10
 8003b76:	4852      	ldr	r0, [pc, #328]	; (8003cc0 <_printf_i+0x244>)
 8003b78:	2100      	movs	r1, #0
 8003b7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b7e:	6866      	ldr	r6, [r4, #4]
 8003b80:	2e00      	cmp	r6, #0
 8003b82:	bfa8      	it	ge
 8003b84:	6821      	ldrge	r1, [r4, #0]
 8003b86:	60a6      	str	r6, [r4, #8]
 8003b88:	bfa4      	itt	ge
 8003b8a:	f021 0104 	bicge.w	r1, r1, #4
 8003b8e:	6021      	strge	r1, [r4, #0]
 8003b90:	b90d      	cbnz	r5, 8003b96 <_printf_i+0x11a>
 8003b92:	2e00      	cmp	r6, #0
 8003b94:	d04d      	beq.n	8003c32 <_printf_i+0x1b6>
 8003b96:	4616      	mov	r6, r2
 8003b98:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b9c:	fb03 5711 	mls	r7, r3, r1, r5
 8003ba0:	5dc7      	ldrb	r7, [r0, r7]
 8003ba2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ba6:	462f      	mov	r7, r5
 8003ba8:	42bb      	cmp	r3, r7
 8003baa:	460d      	mov	r5, r1
 8003bac:	d9f4      	bls.n	8003b98 <_printf_i+0x11c>
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d10b      	bne.n	8003bca <_printf_i+0x14e>
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	07df      	lsls	r7, r3, #31
 8003bb6:	d508      	bpl.n	8003bca <_printf_i+0x14e>
 8003bb8:	6923      	ldr	r3, [r4, #16]
 8003bba:	6861      	ldr	r1, [r4, #4]
 8003bbc:	4299      	cmp	r1, r3
 8003bbe:	bfde      	ittt	le
 8003bc0:	2330      	movle	r3, #48	; 0x30
 8003bc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003bc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003bca:	1b92      	subs	r2, r2, r6
 8003bcc:	6122      	str	r2, [r4, #16]
 8003bce:	464b      	mov	r3, r9
 8003bd0:	4621      	mov	r1, r4
 8003bd2:	4640      	mov	r0, r8
 8003bd4:	f8cd a000 	str.w	sl, [sp]
 8003bd8:	aa03      	add	r2, sp, #12
 8003bda:	f7ff fedf 	bl	800399c <_printf_common>
 8003bde:	3001      	adds	r0, #1
 8003be0:	d14c      	bne.n	8003c7c <_printf_i+0x200>
 8003be2:	f04f 30ff 	mov.w	r0, #4294967295
 8003be6:	b004      	add	sp, #16
 8003be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bec:	4834      	ldr	r0, [pc, #208]	; (8003cc0 <_printf_i+0x244>)
 8003bee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003bf2:	680e      	ldr	r6, [r1, #0]
 8003bf4:	6823      	ldr	r3, [r4, #0]
 8003bf6:	f856 5b04 	ldr.w	r5, [r6], #4
 8003bfa:	061f      	lsls	r7, r3, #24
 8003bfc:	600e      	str	r6, [r1, #0]
 8003bfe:	d514      	bpl.n	8003c2a <_printf_i+0x1ae>
 8003c00:	07d9      	lsls	r1, r3, #31
 8003c02:	bf44      	itt	mi
 8003c04:	f043 0320 	orrmi.w	r3, r3, #32
 8003c08:	6023      	strmi	r3, [r4, #0]
 8003c0a:	b91d      	cbnz	r5, 8003c14 <_printf_i+0x198>
 8003c0c:	6823      	ldr	r3, [r4, #0]
 8003c0e:	f023 0320 	bic.w	r3, r3, #32
 8003c12:	6023      	str	r3, [r4, #0]
 8003c14:	2310      	movs	r3, #16
 8003c16:	e7af      	b.n	8003b78 <_printf_i+0xfc>
 8003c18:	6823      	ldr	r3, [r4, #0]
 8003c1a:	f043 0320 	orr.w	r3, r3, #32
 8003c1e:	6023      	str	r3, [r4, #0]
 8003c20:	2378      	movs	r3, #120	; 0x78
 8003c22:	4828      	ldr	r0, [pc, #160]	; (8003cc4 <_printf_i+0x248>)
 8003c24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c28:	e7e3      	b.n	8003bf2 <_printf_i+0x176>
 8003c2a:	065e      	lsls	r6, r3, #25
 8003c2c:	bf48      	it	mi
 8003c2e:	b2ad      	uxthmi	r5, r5
 8003c30:	e7e6      	b.n	8003c00 <_printf_i+0x184>
 8003c32:	4616      	mov	r6, r2
 8003c34:	e7bb      	b.n	8003bae <_printf_i+0x132>
 8003c36:	680b      	ldr	r3, [r1, #0]
 8003c38:	6826      	ldr	r6, [r4, #0]
 8003c3a:	1d1d      	adds	r5, r3, #4
 8003c3c:	6960      	ldr	r0, [r4, #20]
 8003c3e:	600d      	str	r5, [r1, #0]
 8003c40:	0635      	lsls	r5, r6, #24
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	d501      	bpl.n	8003c4a <_printf_i+0x1ce>
 8003c46:	6018      	str	r0, [r3, #0]
 8003c48:	e002      	b.n	8003c50 <_printf_i+0x1d4>
 8003c4a:	0671      	lsls	r1, r6, #25
 8003c4c:	d5fb      	bpl.n	8003c46 <_printf_i+0x1ca>
 8003c4e:	8018      	strh	r0, [r3, #0]
 8003c50:	2300      	movs	r3, #0
 8003c52:	4616      	mov	r6, r2
 8003c54:	6123      	str	r3, [r4, #16]
 8003c56:	e7ba      	b.n	8003bce <_printf_i+0x152>
 8003c58:	680b      	ldr	r3, [r1, #0]
 8003c5a:	1d1a      	adds	r2, r3, #4
 8003c5c:	600a      	str	r2, [r1, #0]
 8003c5e:	681e      	ldr	r6, [r3, #0]
 8003c60:	2100      	movs	r1, #0
 8003c62:	4630      	mov	r0, r6
 8003c64:	6862      	ldr	r2, [r4, #4]
 8003c66:	f000 f82f 	bl	8003cc8 <memchr>
 8003c6a:	b108      	cbz	r0, 8003c70 <_printf_i+0x1f4>
 8003c6c:	1b80      	subs	r0, r0, r6
 8003c6e:	6060      	str	r0, [r4, #4]
 8003c70:	6863      	ldr	r3, [r4, #4]
 8003c72:	6123      	str	r3, [r4, #16]
 8003c74:	2300      	movs	r3, #0
 8003c76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c7a:	e7a8      	b.n	8003bce <_printf_i+0x152>
 8003c7c:	4632      	mov	r2, r6
 8003c7e:	4649      	mov	r1, r9
 8003c80:	4640      	mov	r0, r8
 8003c82:	6923      	ldr	r3, [r4, #16]
 8003c84:	47d0      	blx	sl
 8003c86:	3001      	adds	r0, #1
 8003c88:	d0ab      	beq.n	8003be2 <_printf_i+0x166>
 8003c8a:	6823      	ldr	r3, [r4, #0]
 8003c8c:	079b      	lsls	r3, r3, #30
 8003c8e:	d413      	bmi.n	8003cb8 <_printf_i+0x23c>
 8003c90:	68e0      	ldr	r0, [r4, #12]
 8003c92:	9b03      	ldr	r3, [sp, #12]
 8003c94:	4298      	cmp	r0, r3
 8003c96:	bfb8      	it	lt
 8003c98:	4618      	movlt	r0, r3
 8003c9a:	e7a4      	b.n	8003be6 <_printf_i+0x16a>
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	4632      	mov	r2, r6
 8003ca0:	4649      	mov	r1, r9
 8003ca2:	4640      	mov	r0, r8
 8003ca4:	47d0      	blx	sl
 8003ca6:	3001      	adds	r0, #1
 8003ca8:	d09b      	beq.n	8003be2 <_printf_i+0x166>
 8003caa:	3501      	adds	r5, #1
 8003cac:	68e3      	ldr	r3, [r4, #12]
 8003cae:	9903      	ldr	r1, [sp, #12]
 8003cb0:	1a5b      	subs	r3, r3, r1
 8003cb2:	42ab      	cmp	r3, r5
 8003cb4:	dcf2      	bgt.n	8003c9c <_printf_i+0x220>
 8003cb6:	e7eb      	b.n	8003c90 <_printf_i+0x214>
 8003cb8:	2500      	movs	r5, #0
 8003cba:	f104 0619 	add.w	r6, r4, #25
 8003cbe:	e7f5      	b.n	8003cac <_printf_i+0x230>
 8003cc0:	0800401d 	.word	0x0800401d
 8003cc4:	0800402e 	.word	0x0800402e

08003cc8 <memchr>:
 8003cc8:	4603      	mov	r3, r0
 8003cca:	b510      	push	{r4, lr}
 8003ccc:	b2c9      	uxtb	r1, r1
 8003cce:	4402      	add	r2, r0
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	d101      	bne.n	8003cda <memchr+0x12>
 8003cd6:	2000      	movs	r0, #0
 8003cd8:	e003      	b.n	8003ce2 <memchr+0x1a>
 8003cda:	7804      	ldrb	r4, [r0, #0]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	428c      	cmp	r4, r1
 8003ce0:	d1f6      	bne.n	8003cd0 <memchr+0x8>
 8003ce2:	bd10      	pop	{r4, pc}

08003ce4 <memcpy>:
 8003ce4:	440a      	add	r2, r1
 8003ce6:	4291      	cmp	r1, r2
 8003ce8:	f100 33ff 	add.w	r3, r0, #4294967295
 8003cec:	d100      	bne.n	8003cf0 <memcpy+0xc>
 8003cee:	4770      	bx	lr
 8003cf0:	b510      	push	{r4, lr}
 8003cf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003cf6:	4291      	cmp	r1, r2
 8003cf8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003cfc:	d1f9      	bne.n	8003cf2 <memcpy+0xe>
 8003cfe:	bd10      	pop	{r4, pc}

08003d00 <memmove>:
 8003d00:	4288      	cmp	r0, r1
 8003d02:	b510      	push	{r4, lr}
 8003d04:	eb01 0402 	add.w	r4, r1, r2
 8003d08:	d902      	bls.n	8003d10 <memmove+0x10>
 8003d0a:	4284      	cmp	r4, r0
 8003d0c:	4623      	mov	r3, r4
 8003d0e:	d807      	bhi.n	8003d20 <memmove+0x20>
 8003d10:	1e43      	subs	r3, r0, #1
 8003d12:	42a1      	cmp	r1, r4
 8003d14:	d008      	beq.n	8003d28 <memmove+0x28>
 8003d16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d1e:	e7f8      	b.n	8003d12 <memmove+0x12>
 8003d20:	4601      	mov	r1, r0
 8003d22:	4402      	add	r2, r0
 8003d24:	428a      	cmp	r2, r1
 8003d26:	d100      	bne.n	8003d2a <memmove+0x2a>
 8003d28:	bd10      	pop	{r4, pc}
 8003d2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d32:	e7f7      	b.n	8003d24 <memmove+0x24>

08003d34 <_free_r>:
 8003d34:	b538      	push	{r3, r4, r5, lr}
 8003d36:	4605      	mov	r5, r0
 8003d38:	2900      	cmp	r1, #0
 8003d3a:	d043      	beq.n	8003dc4 <_free_r+0x90>
 8003d3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d40:	1f0c      	subs	r4, r1, #4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	bfb8      	it	lt
 8003d46:	18e4      	addlt	r4, r4, r3
 8003d48:	f000 f8d0 	bl	8003eec <__malloc_lock>
 8003d4c:	4a1e      	ldr	r2, [pc, #120]	; (8003dc8 <_free_r+0x94>)
 8003d4e:	6813      	ldr	r3, [r2, #0]
 8003d50:	4610      	mov	r0, r2
 8003d52:	b933      	cbnz	r3, 8003d62 <_free_r+0x2e>
 8003d54:	6063      	str	r3, [r4, #4]
 8003d56:	6014      	str	r4, [r2, #0]
 8003d58:	4628      	mov	r0, r5
 8003d5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d5e:	f000 b8cb 	b.w	8003ef8 <__malloc_unlock>
 8003d62:	42a3      	cmp	r3, r4
 8003d64:	d90a      	bls.n	8003d7c <_free_r+0x48>
 8003d66:	6821      	ldr	r1, [r4, #0]
 8003d68:	1862      	adds	r2, r4, r1
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	bf01      	itttt	eq
 8003d6e:	681a      	ldreq	r2, [r3, #0]
 8003d70:	685b      	ldreq	r3, [r3, #4]
 8003d72:	1852      	addeq	r2, r2, r1
 8003d74:	6022      	streq	r2, [r4, #0]
 8003d76:	6063      	str	r3, [r4, #4]
 8003d78:	6004      	str	r4, [r0, #0]
 8003d7a:	e7ed      	b.n	8003d58 <_free_r+0x24>
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	b10b      	cbz	r3, 8003d86 <_free_r+0x52>
 8003d82:	42a3      	cmp	r3, r4
 8003d84:	d9fa      	bls.n	8003d7c <_free_r+0x48>
 8003d86:	6811      	ldr	r1, [r2, #0]
 8003d88:	1850      	adds	r0, r2, r1
 8003d8a:	42a0      	cmp	r0, r4
 8003d8c:	d10b      	bne.n	8003da6 <_free_r+0x72>
 8003d8e:	6820      	ldr	r0, [r4, #0]
 8003d90:	4401      	add	r1, r0
 8003d92:	1850      	adds	r0, r2, r1
 8003d94:	4283      	cmp	r3, r0
 8003d96:	6011      	str	r1, [r2, #0]
 8003d98:	d1de      	bne.n	8003d58 <_free_r+0x24>
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	4401      	add	r1, r0
 8003da0:	6011      	str	r1, [r2, #0]
 8003da2:	6053      	str	r3, [r2, #4]
 8003da4:	e7d8      	b.n	8003d58 <_free_r+0x24>
 8003da6:	d902      	bls.n	8003dae <_free_r+0x7a>
 8003da8:	230c      	movs	r3, #12
 8003daa:	602b      	str	r3, [r5, #0]
 8003dac:	e7d4      	b.n	8003d58 <_free_r+0x24>
 8003dae:	6820      	ldr	r0, [r4, #0]
 8003db0:	1821      	adds	r1, r4, r0
 8003db2:	428b      	cmp	r3, r1
 8003db4:	bf01      	itttt	eq
 8003db6:	6819      	ldreq	r1, [r3, #0]
 8003db8:	685b      	ldreq	r3, [r3, #4]
 8003dba:	1809      	addeq	r1, r1, r0
 8003dbc:	6021      	streq	r1, [r4, #0]
 8003dbe:	6063      	str	r3, [r4, #4]
 8003dc0:	6054      	str	r4, [r2, #4]
 8003dc2:	e7c9      	b.n	8003d58 <_free_r+0x24>
 8003dc4:	bd38      	pop	{r3, r4, r5, pc}
 8003dc6:	bf00      	nop
 8003dc8:	200002d4 	.word	0x200002d4

08003dcc <_malloc_r>:
 8003dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dce:	1ccd      	adds	r5, r1, #3
 8003dd0:	f025 0503 	bic.w	r5, r5, #3
 8003dd4:	3508      	adds	r5, #8
 8003dd6:	2d0c      	cmp	r5, #12
 8003dd8:	bf38      	it	cc
 8003dda:	250c      	movcc	r5, #12
 8003ddc:	2d00      	cmp	r5, #0
 8003dde:	4606      	mov	r6, r0
 8003de0:	db01      	blt.n	8003de6 <_malloc_r+0x1a>
 8003de2:	42a9      	cmp	r1, r5
 8003de4:	d903      	bls.n	8003dee <_malloc_r+0x22>
 8003de6:	230c      	movs	r3, #12
 8003de8:	6033      	str	r3, [r6, #0]
 8003dea:	2000      	movs	r0, #0
 8003dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dee:	f000 f87d 	bl	8003eec <__malloc_lock>
 8003df2:	4921      	ldr	r1, [pc, #132]	; (8003e78 <_malloc_r+0xac>)
 8003df4:	680a      	ldr	r2, [r1, #0]
 8003df6:	4614      	mov	r4, r2
 8003df8:	b99c      	cbnz	r4, 8003e22 <_malloc_r+0x56>
 8003dfa:	4f20      	ldr	r7, [pc, #128]	; (8003e7c <_malloc_r+0xb0>)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	b923      	cbnz	r3, 8003e0a <_malloc_r+0x3e>
 8003e00:	4621      	mov	r1, r4
 8003e02:	4630      	mov	r0, r6
 8003e04:	f000 f862 	bl	8003ecc <_sbrk_r>
 8003e08:	6038      	str	r0, [r7, #0]
 8003e0a:	4629      	mov	r1, r5
 8003e0c:	4630      	mov	r0, r6
 8003e0e:	f000 f85d 	bl	8003ecc <_sbrk_r>
 8003e12:	1c43      	adds	r3, r0, #1
 8003e14:	d123      	bne.n	8003e5e <_malloc_r+0x92>
 8003e16:	230c      	movs	r3, #12
 8003e18:	4630      	mov	r0, r6
 8003e1a:	6033      	str	r3, [r6, #0]
 8003e1c:	f000 f86c 	bl	8003ef8 <__malloc_unlock>
 8003e20:	e7e3      	b.n	8003dea <_malloc_r+0x1e>
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	1b5b      	subs	r3, r3, r5
 8003e26:	d417      	bmi.n	8003e58 <_malloc_r+0x8c>
 8003e28:	2b0b      	cmp	r3, #11
 8003e2a:	d903      	bls.n	8003e34 <_malloc_r+0x68>
 8003e2c:	6023      	str	r3, [r4, #0]
 8003e2e:	441c      	add	r4, r3
 8003e30:	6025      	str	r5, [r4, #0]
 8003e32:	e004      	b.n	8003e3e <_malloc_r+0x72>
 8003e34:	6863      	ldr	r3, [r4, #4]
 8003e36:	42a2      	cmp	r2, r4
 8003e38:	bf0c      	ite	eq
 8003e3a:	600b      	streq	r3, [r1, #0]
 8003e3c:	6053      	strne	r3, [r2, #4]
 8003e3e:	4630      	mov	r0, r6
 8003e40:	f000 f85a 	bl	8003ef8 <__malloc_unlock>
 8003e44:	f104 000b 	add.w	r0, r4, #11
 8003e48:	1d23      	adds	r3, r4, #4
 8003e4a:	f020 0007 	bic.w	r0, r0, #7
 8003e4e:	1ac2      	subs	r2, r0, r3
 8003e50:	d0cc      	beq.n	8003dec <_malloc_r+0x20>
 8003e52:	1a1b      	subs	r3, r3, r0
 8003e54:	50a3      	str	r3, [r4, r2]
 8003e56:	e7c9      	b.n	8003dec <_malloc_r+0x20>
 8003e58:	4622      	mov	r2, r4
 8003e5a:	6864      	ldr	r4, [r4, #4]
 8003e5c:	e7cc      	b.n	8003df8 <_malloc_r+0x2c>
 8003e5e:	1cc4      	adds	r4, r0, #3
 8003e60:	f024 0403 	bic.w	r4, r4, #3
 8003e64:	42a0      	cmp	r0, r4
 8003e66:	d0e3      	beq.n	8003e30 <_malloc_r+0x64>
 8003e68:	1a21      	subs	r1, r4, r0
 8003e6a:	4630      	mov	r0, r6
 8003e6c:	f000 f82e 	bl	8003ecc <_sbrk_r>
 8003e70:	3001      	adds	r0, #1
 8003e72:	d1dd      	bne.n	8003e30 <_malloc_r+0x64>
 8003e74:	e7cf      	b.n	8003e16 <_malloc_r+0x4a>
 8003e76:	bf00      	nop
 8003e78:	200002d4 	.word	0x200002d4
 8003e7c:	200002d8 	.word	0x200002d8

08003e80 <_realloc_r>:
 8003e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e82:	4607      	mov	r7, r0
 8003e84:	4614      	mov	r4, r2
 8003e86:	460e      	mov	r6, r1
 8003e88:	b921      	cbnz	r1, 8003e94 <_realloc_r+0x14>
 8003e8a:	4611      	mov	r1, r2
 8003e8c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003e90:	f7ff bf9c 	b.w	8003dcc <_malloc_r>
 8003e94:	b922      	cbnz	r2, 8003ea0 <_realloc_r+0x20>
 8003e96:	f7ff ff4d 	bl	8003d34 <_free_r>
 8003e9a:	4625      	mov	r5, r4
 8003e9c:	4628      	mov	r0, r5
 8003e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ea0:	f000 f830 	bl	8003f04 <_malloc_usable_size_r>
 8003ea4:	42a0      	cmp	r0, r4
 8003ea6:	d20f      	bcs.n	8003ec8 <_realloc_r+0x48>
 8003ea8:	4621      	mov	r1, r4
 8003eaa:	4638      	mov	r0, r7
 8003eac:	f7ff ff8e 	bl	8003dcc <_malloc_r>
 8003eb0:	4605      	mov	r5, r0
 8003eb2:	2800      	cmp	r0, #0
 8003eb4:	d0f2      	beq.n	8003e9c <_realloc_r+0x1c>
 8003eb6:	4631      	mov	r1, r6
 8003eb8:	4622      	mov	r2, r4
 8003eba:	f7ff ff13 	bl	8003ce4 <memcpy>
 8003ebe:	4631      	mov	r1, r6
 8003ec0:	4638      	mov	r0, r7
 8003ec2:	f7ff ff37 	bl	8003d34 <_free_r>
 8003ec6:	e7e9      	b.n	8003e9c <_realloc_r+0x1c>
 8003ec8:	4635      	mov	r5, r6
 8003eca:	e7e7      	b.n	8003e9c <_realloc_r+0x1c>

08003ecc <_sbrk_r>:
 8003ecc:	b538      	push	{r3, r4, r5, lr}
 8003ece:	2300      	movs	r3, #0
 8003ed0:	4d05      	ldr	r5, [pc, #20]	; (8003ee8 <_sbrk_r+0x1c>)
 8003ed2:	4604      	mov	r4, r0
 8003ed4:	4608      	mov	r0, r1
 8003ed6:	602b      	str	r3, [r5, #0]
 8003ed8:	f7fc fb26 	bl	8000528 <_sbrk>
 8003edc:	1c43      	adds	r3, r0, #1
 8003ede:	d102      	bne.n	8003ee6 <_sbrk_r+0x1a>
 8003ee0:	682b      	ldr	r3, [r5, #0]
 8003ee2:	b103      	cbz	r3, 8003ee6 <_sbrk_r+0x1a>
 8003ee4:	6023      	str	r3, [r4, #0]
 8003ee6:	bd38      	pop	{r3, r4, r5, pc}
 8003ee8:	20000478 	.word	0x20000478

08003eec <__malloc_lock>:
 8003eec:	4801      	ldr	r0, [pc, #4]	; (8003ef4 <__malloc_lock+0x8>)
 8003eee:	f000 b811 	b.w	8003f14 <__retarget_lock_acquire_recursive>
 8003ef2:	bf00      	nop
 8003ef4:	20000480 	.word	0x20000480

08003ef8 <__malloc_unlock>:
 8003ef8:	4801      	ldr	r0, [pc, #4]	; (8003f00 <__malloc_unlock+0x8>)
 8003efa:	f000 b80c 	b.w	8003f16 <__retarget_lock_release_recursive>
 8003efe:	bf00      	nop
 8003f00:	20000480 	.word	0x20000480

08003f04 <_malloc_usable_size_r>:
 8003f04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f08:	1f18      	subs	r0, r3, #4
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	bfbc      	itt	lt
 8003f0e:	580b      	ldrlt	r3, [r1, r0]
 8003f10:	18c0      	addlt	r0, r0, r3
 8003f12:	4770      	bx	lr

08003f14 <__retarget_lock_acquire_recursive>:
 8003f14:	4770      	bx	lr

08003f16 <__retarget_lock_release_recursive>:
 8003f16:	4770      	bx	lr

08003f18 <_init>:
 8003f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f1a:	bf00      	nop
 8003f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f1e:	bc08      	pop	{r3}
 8003f20:	469e      	mov	lr, r3
 8003f22:	4770      	bx	lr

08003f24 <_fini>:
 8003f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f26:	bf00      	nop
 8003f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f2a:	bc08      	pop	{r3}
 8003f2c:	469e      	mov	lr, r3
 8003f2e:	4770      	bx	lr
