
LM35.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b74  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08008d08  08008d08  00009d08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800915c  0800915c  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800915c  0800915c  0000a15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009164  08009164  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009164  08009164  0000a164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009168  08009168  0000a168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800916c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1d4  2**0
                  CONTENTS
 10 .bss          00000200  200001d4  200001d4  0000b1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003d4  200003d4  0000b1d4  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a795  00000000  00000000  0000b1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d85  00000000  00000000  00015993  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000920  00000000  00000000  00017718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006f3  00000000  00000000  00018038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000225cd  00000000  00000000  0001872b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b841  00000000  00000000  0003acf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1544  00000000  00000000  00046539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00117a7d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000039ec  00000000  00000000  00117ac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  0011b4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008cec 	.word	0x08008cec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008cec 	.word	0x08008cec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_frsub>:
 8000c88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c8c:	e002      	b.n	8000c94 <__addsf3>
 8000c8e:	bf00      	nop

08000c90 <__aeabi_fsub>:
 8000c90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c94 <__addsf3>:
 8000c94:	0042      	lsls	r2, r0, #1
 8000c96:	bf1f      	itttt	ne
 8000c98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c9c:	ea92 0f03 	teqne	r2, r3
 8000ca0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ca4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca8:	d06a      	beq.n	8000d80 <__addsf3+0xec>
 8000caa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cb2:	bfc1      	itttt	gt
 8000cb4:	18d2      	addgt	r2, r2, r3
 8000cb6:	4041      	eorgt	r1, r0
 8000cb8:	4048      	eorgt	r0, r1
 8000cba:	4041      	eorgt	r1, r0
 8000cbc:	bfb8      	it	lt
 8000cbe:	425b      	neglt	r3, r3
 8000cc0:	2b19      	cmp	r3, #25
 8000cc2:	bf88      	it	hi
 8000cc4:	4770      	bxhi	lr
 8000cc6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cce:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cd2:	bf18      	it	ne
 8000cd4:	4240      	negne	r0, r0
 8000cd6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cda:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cde:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4249      	negne	r1, r1
 8000ce6:	ea92 0f03 	teq	r2, r3
 8000cea:	d03f      	beq.n	8000d6c <__addsf3+0xd8>
 8000cec:	f1a2 0201 	sub.w	r2, r2, #1
 8000cf0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cf4:	eb10 000c 	adds.w	r0, r0, ip
 8000cf8:	f1c3 0320 	rsb	r3, r3, #32
 8000cfc:	fa01 f103 	lsl.w	r1, r1, r3
 8000d00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__addsf3+0x78>
 8000d06:	4249      	negs	r1, r1
 8000d08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d10:	d313      	bcc.n	8000d3a <__addsf3+0xa6>
 8000d12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d16:	d306      	bcc.n	8000d26 <__addsf3+0x92>
 8000d18:	0840      	lsrs	r0, r0, #1
 8000d1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d1e:	f102 0201 	add.w	r2, r2, #1
 8000d22:	2afe      	cmp	r2, #254	@ 0xfe
 8000d24:	d251      	bcs.n	8000dca <__addsf3+0x136>
 8000d26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d2e:	bf08      	it	eq
 8000d30:	f020 0001 	biceq.w	r0, r0, #1
 8000d34:	ea40 0003 	orr.w	r0, r0, r3
 8000d38:	4770      	bx	lr
 8000d3a:	0049      	lsls	r1, r1, #1
 8000d3c:	eb40 0000 	adc.w	r0, r0, r0
 8000d40:	3a01      	subs	r2, #1
 8000d42:	bf28      	it	cs
 8000d44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d48:	d2ed      	bcs.n	8000d26 <__addsf3+0x92>
 8000d4a:	fab0 fc80 	clz	ip, r0
 8000d4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d52:	ebb2 020c 	subs.w	r2, r2, ip
 8000d56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d5a:	bfaa      	itet	ge
 8000d5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d60:	4252      	neglt	r2, r2
 8000d62:	4318      	orrge	r0, r3
 8000d64:	bfbc      	itt	lt
 8000d66:	40d0      	lsrlt	r0, r2
 8000d68:	4318      	orrlt	r0, r3
 8000d6a:	4770      	bx	lr
 8000d6c:	f092 0f00 	teq	r2, #0
 8000d70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d74:	bf06      	itte	eq
 8000d76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d7a:	3201      	addeq	r2, #1
 8000d7c:	3b01      	subne	r3, #1
 8000d7e:	e7b5      	b.n	8000cec <__addsf3+0x58>
 8000d80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d88:	bf18      	it	ne
 8000d8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d8e:	d021      	beq.n	8000dd4 <__addsf3+0x140>
 8000d90:	ea92 0f03 	teq	r2, r3
 8000d94:	d004      	beq.n	8000da0 <__addsf3+0x10c>
 8000d96:	f092 0f00 	teq	r2, #0
 8000d9a:	bf08      	it	eq
 8000d9c:	4608      	moveq	r0, r1
 8000d9e:	4770      	bx	lr
 8000da0:	ea90 0f01 	teq	r0, r1
 8000da4:	bf1c      	itt	ne
 8000da6:	2000      	movne	r0, #0
 8000da8:	4770      	bxne	lr
 8000daa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dae:	d104      	bne.n	8000dba <__addsf3+0x126>
 8000db0:	0040      	lsls	r0, r0, #1
 8000db2:	bf28      	it	cs
 8000db4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000db8:	4770      	bx	lr
 8000dba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dbe:	bf3c      	itt	cc
 8000dc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000dc4:	4770      	bxcc	lr
 8000dc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd2:	4770      	bx	lr
 8000dd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dd8:	bf16      	itet	ne
 8000dda:	4608      	movne	r0, r1
 8000ddc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000de0:	4601      	movne	r1, r0
 8000de2:	0242      	lsls	r2, r0, #9
 8000de4:	bf06      	itte	eq
 8000de6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dea:	ea90 0f01 	teqeq	r0, r1
 8000dee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000df2:	4770      	bx	lr

08000df4 <__aeabi_ui2f>:
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e004      	b.n	8000e04 <__aeabi_i2f+0x8>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_i2f>:
 8000dfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e00:	bf48      	it	mi
 8000e02:	4240      	negmi	r0, r0
 8000e04:	ea5f 0c00 	movs.w	ip, r0
 8000e08:	bf08      	it	eq
 8000e0a:	4770      	bxeq	lr
 8000e0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e10:	4601      	mov	r1, r0
 8000e12:	f04f 0000 	mov.w	r0, #0
 8000e16:	e01c      	b.n	8000e52 <__aeabi_l2f+0x2a>

08000e18 <__aeabi_ul2f>:
 8000e18:	ea50 0201 	orrs.w	r2, r0, r1
 8000e1c:	bf08      	it	eq
 8000e1e:	4770      	bxeq	lr
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	e00a      	b.n	8000e3c <__aeabi_l2f+0x14>
 8000e26:	bf00      	nop

08000e28 <__aeabi_l2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e34:	d502      	bpl.n	8000e3c <__aeabi_l2f+0x14>
 8000e36:	4240      	negs	r0, r0
 8000e38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e3c:	ea5f 0c01 	movs.w	ip, r1
 8000e40:	bf02      	ittt	eq
 8000e42:	4684      	moveq	ip, r0
 8000e44:	4601      	moveq	r1, r0
 8000e46:	2000      	moveq	r0, #0
 8000e48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e4c:	bf08      	it	eq
 8000e4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e56:	fabc f28c 	clz	r2, ip
 8000e5a:	3a08      	subs	r2, #8
 8000e5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e60:	db10      	blt.n	8000e84 <__aeabi_l2f+0x5c>
 8000e62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e66:	4463      	add	r3, ip
 8000e68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6c:	f1c2 0220 	rsb	r2, r2, #32
 8000e70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e74:	fa20 f202 	lsr.w	r2, r0, r2
 8000e78:	eb43 0002 	adc.w	r0, r3, r2
 8000e7c:	bf08      	it	eq
 8000e7e:	f020 0001 	biceq.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	f102 0220 	add.w	r2, r2, #32
 8000e88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e94:	fa21 f202 	lsr.w	r2, r1, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fmul>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d06f      	beq.n	8000f9c <__aeabi_fmul+0xf8>
 8000ebc:	441a      	add	r2, r3
 8000ebe:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec2:	0240      	lsls	r0, r0, #9
 8000ec4:	bf18      	it	ne
 8000ec6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000eca:	d01e      	beq.n	8000f0a <__aeabi_fmul+0x66>
 8000ecc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ed0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ed4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ed8:	fba0 3101 	umull	r3, r1, r0, r1
 8000edc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ee4:	bf3e      	ittt	cc
 8000ee6:	0049      	lslcc	r1, r1, #1
 8000ee8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eec:	005b      	lslcc	r3, r3, #1
 8000eee:	ea40 0001 	orr.w	r0, r0, r1
 8000ef2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000ef6:	2afd      	cmp	r2, #253	@ 0xfd
 8000ef8:	d81d      	bhi.n	8000f36 <__aeabi_fmul+0x92>
 8000efa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000efe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f02:	bf08      	it	eq
 8000f04:	f020 0001 	biceq.w	r0, r0, #1
 8000f08:	4770      	bx	lr
 8000f0a:	f090 0f00 	teq	r0, #0
 8000f0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f12:	bf08      	it	eq
 8000f14:	0249      	lsleq	r1, r1, #9
 8000f16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000f20:	bfc2      	ittt	gt
 8000f22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f2a:	4770      	bxgt	lr
 8000f2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f30:	f04f 0300 	mov.w	r3, #0
 8000f34:	3a01      	subs	r2, #1
 8000f36:	dc5d      	bgt.n	8000ff4 <__aeabi_fmul+0x150>
 8000f38:	f112 0f19 	cmn.w	r2, #25
 8000f3c:	bfdc      	itt	le
 8000f3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000f42:	4770      	bxle	lr
 8000f44:	f1c2 0200 	rsb	r2, r2, #0
 8000f48:	0041      	lsls	r1, r0, #1
 8000f4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f4e:	f1c2 0220 	rsb	r2, r2, #32
 8000f52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f5a:	f140 0000 	adc.w	r0, r0, #0
 8000f5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f62:	bf08      	it	eq
 8000f64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f68:	4770      	bx	lr
 8000f6a:	f092 0f00 	teq	r2, #0
 8000f6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f72:	bf02      	ittt	eq
 8000f74:	0040      	lsleq	r0, r0, #1
 8000f76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f7a:	3a01      	subeq	r2, #1
 8000f7c:	d0f9      	beq.n	8000f72 <__aeabi_fmul+0xce>
 8000f7e:	ea40 000c 	orr.w	r0, r0, ip
 8000f82:	f093 0f00 	teq	r3, #0
 8000f86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f8a:	bf02      	ittt	eq
 8000f8c:	0049      	lsleq	r1, r1, #1
 8000f8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f92:	3b01      	subeq	r3, #1
 8000f94:	d0f9      	beq.n	8000f8a <__aeabi_fmul+0xe6>
 8000f96:	ea41 010c 	orr.w	r1, r1, ip
 8000f9a:	e78f      	b.n	8000ebc <__aeabi_fmul+0x18>
 8000f9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fa0:	ea92 0f0c 	teq	r2, ip
 8000fa4:	bf18      	it	ne
 8000fa6:	ea93 0f0c 	teqne	r3, ip
 8000faa:	d00a      	beq.n	8000fc2 <__aeabi_fmul+0x11e>
 8000fac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fb0:	bf18      	it	ne
 8000fb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fb6:	d1d8      	bne.n	8000f6a <__aeabi_fmul+0xc6>
 8000fb8:	ea80 0001 	eor.w	r0, r0, r1
 8000fbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fc0:	4770      	bx	lr
 8000fc2:	f090 0f00 	teq	r0, #0
 8000fc6:	bf17      	itett	ne
 8000fc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000fcc:	4608      	moveq	r0, r1
 8000fce:	f091 0f00 	teqne	r1, #0
 8000fd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000fd6:	d014      	beq.n	8001002 <__aeabi_fmul+0x15e>
 8000fd8:	ea92 0f0c 	teq	r2, ip
 8000fdc:	d101      	bne.n	8000fe2 <__aeabi_fmul+0x13e>
 8000fde:	0242      	lsls	r2, r0, #9
 8000fe0:	d10f      	bne.n	8001002 <__aeabi_fmul+0x15e>
 8000fe2:	ea93 0f0c 	teq	r3, ip
 8000fe6:	d103      	bne.n	8000ff0 <__aeabi_fmul+0x14c>
 8000fe8:	024b      	lsls	r3, r1, #9
 8000fea:	bf18      	it	ne
 8000fec:	4608      	movne	r0, r1
 8000fee:	d108      	bne.n	8001002 <__aeabi_fmul+0x15e>
 8000ff0:	ea80 0001 	eor.w	r0, r0, r1
 8000ff4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ff8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ffc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001000:	4770      	bx	lr
 8001002:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001006:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800100a:	4770      	bx	lr

0800100c <__aeabi_fdiv>:
 800100c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001010:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001014:	bf1e      	ittt	ne
 8001016:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800101a:	ea92 0f0c 	teqne	r2, ip
 800101e:	ea93 0f0c 	teqne	r3, ip
 8001022:	d069      	beq.n	80010f8 <__aeabi_fdiv+0xec>
 8001024:	eba2 0203 	sub.w	r2, r2, r3
 8001028:	ea80 0c01 	eor.w	ip, r0, r1
 800102c:	0249      	lsls	r1, r1, #9
 800102e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001032:	d037      	beq.n	80010a4 <__aeabi_fdiv+0x98>
 8001034:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001038:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800103c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001040:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001044:	428b      	cmp	r3, r1
 8001046:	bf38      	it	cc
 8001048:	005b      	lslcc	r3, r3, #1
 800104a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800104e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001052:	428b      	cmp	r3, r1
 8001054:	bf24      	itt	cs
 8001056:	1a5b      	subcs	r3, r3, r1
 8001058:	ea40 000c 	orrcs.w	r0, r0, ip
 800105c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001060:	bf24      	itt	cs
 8001062:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001066:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800106a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800106e:	bf24      	itt	cs
 8001070:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001074:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001078:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800107c:	bf24      	itt	cs
 800107e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001082:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	bf18      	it	ne
 800108a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800108e:	d1e0      	bne.n	8001052 <__aeabi_fdiv+0x46>
 8001090:	2afd      	cmp	r2, #253	@ 0xfd
 8001092:	f63f af50 	bhi.w	8000f36 <__aeabi_fmul+0x92>
 8001096:	428b      	cmp	r3, r1
 8001098:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800109c:	bf08      	it	eq
 800109e:	f020 0001 	biceq.w	r0, r0, #1
 80010a2:	4770      	bx	lr
 80010a4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80010a8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010ac:	327f      	adds	r2, #127	@ 0x7f
 80010ae:	bfc2      	ittt	gt
 80010b0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80010b4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010b8:	4770      	bxgt	lr
 80010ba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80010be:	f04f 0300 	mov.w	r3, #0
 80010c2:	3a01      	subs	r2, #1
 80010c4:	e737      	b.n	8000f36 <__aeabi_fmul+0x92>
 80010c6:	f092 0f00 	teq	r2, #0
 80010ca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80010ce:	bf02      	ittt	eq
 80010d0:	0040      	lsleq	r0, r0, #1
 80010d2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80010d6:	3a01      	subeq	r2, #1
 80010d8:	d0f9      	beq.n	80010ce <__aeabi_fdiv+0xc2>
 80010da:	ea40 000c 	orr.w	r0, r0, ip
 80010de:	f093 0f00 	teq	r3, #0
 80010e2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	bf02      	ittt	eq
 80010e8:	0049      	lsleq	r1, r1, #1
 80010ea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010ee:	3b01      	subeq	r3, #1
 80010f0:	d0f9      	beq.n	80010e6 <__aeabi_fdiv+0xda>
 80010f2:	ea41 010c 	orr.w	r1, r1, ip
 80010f6:	e795      	b.n	8001024 <__aeabi_fdiv+0x18>
 80010f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010fc:	ea92 0f0c 	teq	r2, ip
 8001100:	d108      	bne.n	8001114 <__aeabi_fdiv+0x108>
 8001102:	0242      	lsls	r2, r0, #9
 8001104:	f47f af7d 	bne.w	8001002 <__aeabi_fmul+0x15e>
 8001108:	ea93 0f0c 	teq	r3, ip
 800110c:	f47f af70 	bne.w	8000ff0 <__aeabi_fmul+0x14c>
 8001110:	4608      	mov	r0, r1
 8001112:	e776      	b.n	8001002 <__aeabi_fmul+0x15e>
 8001114:	ea93 0f0c 	teq	r3, ip
 8001118:	d104      	bne.n	8001124 <__aeabi_fdiv+0x118>
 800111a:	024b      	lsls	r3, r1, #9
 800111c:	f43f af4c 	beq.w	8000fb8 <__aeabi_fmul+0x114>
 8001120:	4608      	mov	r0, r1
 8001122:	e76e      	b.n	8001002 <__aeabi_fmul+0x15e>
 8001124:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001128:	bf18      	it	ne
 800112a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800112e:	d1ca      	bne.n	80010c6 <__aeabi_fdiv+0xba>
 8001130:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001134:	f47f af5c 	bne.w	8000ff0 <__aeabi_fmul+0x14c>
 8001138:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800113c:	f47f af3c 	bne.w	8000fb8 <__aeabi_fmul+0x114>
 8001140:	e75f      	b.n	8001002 <__aeabi_fmul+0x15e>
 8001142:	bf00      	nop

08001144 <__aeabi_uldivmod>:
 8001144:	b953      	cbnz	r3, 800115c <__aeabi_uldivmod+0x18>
 8001146:	b94a      	cbnz	r2, 800115c <__aeabi_uldivmod+0x18>
 8001148:	2900      	cmp	r1, #0
 800114a:	bf08      	it	eq
 800114c:	2800      	cmpeq	r0, #0
 800114e:	bf1c      	itt	ne
 8001150:	f04f 31ff 	movne.w	r1, #4294967295
 8001154:	f04f 30ff 	movne.w	r0, #4294967295
 8001158:	f000 b9be 	b.w	80014d8 <__aeabi_idiv0>
 800115c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001160:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001164:	f000 f83c 	bl	80011e0 <__udivmoddi4>
 8001168:	f8dd e004 	ldr.w	lr, [sp, #4]
 800116c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001170:	b004      	add	sp, #16
 8001172:	4770      	bx	lr

08001174 <__aeabi_d2lz>:
 8001174:	b538      	push	{r3, r4, r5, lr}
 8001176:	2200      	movs	r2, #0
 8001178:	2300      	movs	r3, #0
 800117a:	4604      	mov	r4, r0
 800117c:	460d      	mov	r5, r1
 800117e:	f7ff fcad 	bl	8000adc <__aeabi_dcmplt>
 8001182:	b928      	cbnz	r0, 8001190 <__aeabi_d2lz+0x1c>
 8001184:	4620      	mov	r0, r4
 8001186:	4629      	mov	r1, r5
 8001188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800118c:	f000 b80a 	b.w	80011a4 <__aeabi_d2ulz>
 8001190:	4620      	mov	r0, r4
 8001192:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001196:	f000 f805 	bl	80011a4 <__aeabi_d2ulz>
 800119a:	4240      	negs	r0, r0
 800119c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a0:	bd38      	pop	{r3, r4, r5, pc}
 80011a2:	bf00      	nop

080011a4 <__aeabi_d2ulz>:
 80011a4:	b5d0      	push	{r4, r6, r7, lr}
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <__aeabi_d2ulz+0x34>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	4606      	mov	r6, r0
 80011ac:	460f      	mov	r7, r1
 80011ae:	f7ff fa23 	bl	80005f8 <__aeabi_dmul>
 80011b2:	f7ff fcf9 	bl	8000ba8 <__aeabi_d2uiz>
 80011b6:	4604      	mov	r4, r0
 80011b8:	f7ff f9a4 	bl	8000504 <__aeabi_ui2d>
 80011bc:	4b07      	ldr	r3, [pc, #28]	@ (80011dc <__aeabi_d2ulz+0x38>)
 80011be:	2200      	movs	r2, #0
 80011c0:	f7ff fa1a 	bl	80005f8 <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4630      	mov	r0, r6
 80011ca:	4639      	mov	r1, r7
 80011cc:	f7ff f85c 	bl	8000288 <__aeabi_dsub>
 80011d0:	f7ff fcea 	bl	8000ba8 <__aeabi_d2uiz>
 80011d4:	4621      	mov	r1, r4
 80011d6:	bdd0      	pop	{r4, r6, r7, pc}
 80011d8:	3df00000 	.word	0x3df00000
 80011dc:	41f00000 	.word	0x41f00000

080011e0 <__udivmoddi4>:
 80011e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011e4:	9d08      	ldr	r5, [sp, #32]
 80011e6:	468e      	mov	lr, r1
 80011e8:	4604      	mov	r4, r0
 80011ea:	4688      	mov	r8, r1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d14a      	bne.n	8001286 <__udivmoddi4+0xa6>
 80011f0:	428a      	cmp	r2, r1
 80011f2:	4617      	mov	r7, r2
 80011f4:	d962      	bls.n	80012bc <__udivmoddi4+0xdc>
 80011f6:	fab2 f682 	clz	r6, r2
 80011fa:	b14e      	cbz	r6, 8001210 <__udivmoddi4+0x30>
 80011fc:	f1c6 0320 	rsb	r3, r6, #32
 8001200:	fa01 f806 	lsl.w	r8, r1, r6
 8001204:	fa20 f303 	lsr.w	r3, r0, r3
 8001208:	40b7      	lsls	r7, r6
 800120a:	ea43 0808 	orr.w	r8, r3, r8
 800120e:	40b4      	lsls	r4, r6
 8001210:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001214:	fa1f fc87 	uxth.w	ip, r7
 8001218:	fbb8 f1fe 	udiv	r1, r8, lr
 800121c:	0c23      	lsrs	r3, r4, #16
 800121e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001222:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001226:	fb01 f20c 	mul.w	r2, r1, ip
 800122a:	429a      	cmp	r2, r3
 800122c:	d909      	bls.n	8001242 <__udivmoddi4+0x62>
 800122e:	18fb      	adds	r3, r7, r3
 8001230:	f101 30ff 	add.w	r0, r1, #4294967295
 8001234:	f080 80ea 	bcs.w	800140c <__udivmoddi4+0x22c>
 8001238:	429a      	cmp	r2, r3
 800123a:	f240 80e7 	bls.w	800140c <__udivmoddi4+0x22c>
 800123e:	3902      	subs	r1, #2
 8001240:	443b      	add	r3, r7
 8001242:	1a9a      	subs	r2, r3, r2
 8001244:	b2a3      	uxth	r3, r4
 8001246:	fbb2 f0fe 	udiv	r0, r2, lr
 800124a:	fb0e 2210 	mls	r2, lr, r0, r2
 800124e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001252:	fb00 fc0c 	mul.w	ip, r0, ip
 8001256:	459c      	cmp	ip, r3
 8001258:	d909      	bls.n	800126e <__udivmoddi4+0x8e>
 800125a:	18fb      	adds	r3, r7, r3
 800125c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001260:	f080 80d6 	bcs.w	8001410 <__udivmoddi4+0x230>
 8001264:	459c      	cmp	ip, r3
 8001266:	f240 80d3 	bls.w	8001410 <__udivmoddi4+0x230>
 800126a:	443b      	add	r3, r7
 800126c:	3802      	subs	r0, #2
 800126e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001272:	eba3 030c 	sub.w	r3, r3, ip
 8001276:	2100      	movs	r1, #0
 8001278:	b11d      	cbz	r5, 8001282 <__udivmoddi4+0xa2>
 800127a:	40f3      	lsrs	r3, r6
 800127c:	2200      	movs	r2, #0
 800127e:	e9c5 3200 	strd	r3, r2, [r5]
 8001282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001286:	428b      	cmp	r3, r1
 8001288:	d905      	bls.n	8001296 <__udivmoddi4+0xb6>
 800128a:	b10d      	cbz	r5, 8001290 <__udivmoddi4+0xb0>
 800128c:	e9c5 0100 	strd	r0, r1, [r5]
 8001290:	2100      	movs	r1, #0
 8001292:	4608      	mov	r0, r1
 8001294:	e7f5      	b.n	8001282 <__udivmoddi4+0xa2>
 8001296:	fab3 f183 	clz	r1, r3
 800129a:	2900      	cmp	r1, #0
 800129c:	d146      	bne.n	800132c <__udivmoddi4+0x14c>
 800129e:	4573      	cmp	r3, lr
 80012a0:	d302      	bcc.n	80012a8 <__udivmoddi4+0xc8>
 80012a2:	4282      	cmp	r2, r0
 80012a4:	f200 8105 	bhi.w	80014b2 <__udivmoddi4+0x2d2>
 80012a8:	1a84      	subs	r4, r0, r2
 80012aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80012ae:	2001      	movs	r0, #1
 80012b0:	4690      	mov	r8, r2
 80012b2:	2d00      	cmp	r5, #0
 80012b4:	d0e5      	beq.n	8001282 <__udivmoddi4+0xa2>
 80012b6:	e9c5 4800 	strd	r4, r8, [r5]
 80012ba:	e7e2      	b.n	8001282 <__udivmoddi4+0xa2>
 80012bc:	2a00      	cmp	r2, #0
 80012be:	f000 8090 	beq.w	80013e2 <__udivmoddi4+0x202>
 80012c2:	fab2 f682 	clz	r6, r2
 80012c6:	2e00      	cmp	r6, #0
 80012c8:	f040 80a4 	bne.w	8001414 <__udivmoddi4+0x234>
 80012cc:	1a8a      	subs	r2, r1, r2
 80012ce:	0c03      	lsrs	r3, r0, #16
 80012d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012d4:	b280      	uxth	r0, r0
 80012d6:	b2bc      	uxth	r4, r7
 80012d8:	2101      	movs	r1, #1
 80012da:	fbb2 fcfe 	udiv	ip, r2, lr
 80012de:	fb0e 221c 	mls	r2, lr, ip, r2
 80012e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012e6:	fb04 f20c 	mul.w	r2, r4, ip
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d907      	bls.n	80012fe <__udivmoddi4+0x11e>
 80012ee:	18fb      	adds	r3, r7, r3
 80012f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80012f4:	d202      	bcs.n	80012fc <__udivmoddi4+0x11c>
 80012f6:	429a      	cmp	r2, r3
 80012f8:	f200 80e0 	bhi.w	80014bc <__udivmoddi4+0x2dc>
 80012fc:	46c4      	mov	ip, r8
 80012fe:	1a9b      	subs	r3, r3, r2
 8001300:	fbb3 f2fe 	udiv	r2, r3, lr
 8001304:	fb0e 3312 	mls	r3, lr, r2, r3
 8001308:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800130c:	fb02 f404 	mul.w	r4, r2, r4
 8001310:	429c      	cmp	r4, r3
 8001312:	d907      	bls.n	8001324 <__udivmoddi4+0x144>
 8001314:	18fb      	adds	r3, r7, r3
 8001316:	f102 30ff 	add.w	r0, r2, #4294967295
 800131a:	d202      	bcs.n	8001322 <__udivmoddi4+0x142>
 800131c:	429c      	cmp	r4, r3
 800131e:	f200 80ca 	bhi.w	80014b6 <__udivmoddi4+0x2d6>
 8001322:	4602      	mov	r2, r0
 8001324:	1b1b      	subs	r3, r3, r4
 8001326:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800132a:	e7a5      	b.n	8001278 <__udivmoddi4+0x98>
 800132c:	f1c1 0620 	rsb	r6, r1, #32
 8001330:	408b      	lsls	r3, r1
 8001332:	fa22 f706 	lsr.w	r7, r2, r6
 8001336:	431f      	orrs	r7, r3
 8001338:	fa0e f401 	lsl.w	r4, lr, r1
 800133c:	fa20 f306 	lsr.w	r3, r0, r6
 8001340:	fa2e fe06 	lsr.w	lr, lr, r6
 8001344:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001348:	4323      	orrs	r3, r4
 800134a:	fa00 f801 	lsl.w	r8, r0, r1
 800134e:	fa1f fc87 	uxth.w	ip, r7
 8001352:	fbbe f0f9 	udiv	r0, lr, r9
 8001356:	0c1c      	lsrs	r4, r3, #16
 8001358:	fb09 ee10 	mls	lr, r9, r0, lr
 800135c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001360:	fb00 fe0c 	mul.w	lr, r0, ip
 8001364:	45a6      	cmp	lr, r4
 8001366:	fa02 f201 	lsl.w	r2, r2, r1
 800136a:	d909      	bls.n	8001380 <__udivmoddi4+0x1a0>
 800136c:	193c      	adds	r4, r7, r4
 800136e:	f100 3aff 	add.w	sl, r0, #4294967295
 8001372:	f080 809c 	bcs.w	80014ae <__udivmoddi4+0x2ce>
 8001376:	45a6      	cmp	lr, r4
 8001378:	f240 8099 	bls.w	80014ae <__udivmoddi4+0x2ce>
 800137c:	3802      	subs	r0, #2
 800137e:	443c      	add	r4, r7
 8001380:	eba4 040e 	sub.w	r4, r4, lr
 8001384:	fa1f fe83 	uxth.w	lr, r3
 8001388:	fbb4 f3f9 	udiv	r3, r4, r9
 800138c:	fb09 4413 	mls	r4, r9, r3, r4
 8001390:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001394:	fb03 fc0c 	mul.w	ip, r3, ip
 8001398:	45a4      	cmp	ip, r4
 800139a:	d908      	bls.n	80013ae <__udivmoddi4+0x1ce>
 800139c:	193c      	adds	r4, r7, r4
 800139e:	f103 3eff 	add.w	lr, r3, #4294967295
 80013a2:	f080 8082 	bcs.w	80014aa <__udivmoddi4+0x2ca>
 80013a6:	45a4      	cmp	ip, r4
 80013a8:	d97f      	bls.n	80014aa <__udivmoddi4+0x2ca>
 80013aa:	3b02      	subs	r3, #2
 80013ac:	443c      	add	r4, r7
 80013ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80013b2:	eba4 040c 	sub.w	r4, r4, ip
 80013b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80013ba:	4564      	cmp	r4, ip
 80013bc:	4673      	mov	r3, lr
 80013be:	46e1      	mov	r9, ip
 80013c0:	d362      	bcc.n	8001488 <__udivmoddi4+0x2a8>
 80013c2:	d05f      	beq.n	8001484 <__udivmoddi4+0x2a4>
 80013c4:	b15d      	cbz	r5, 80013de <__udivmoddi4+0x1fe>
 80013c6:	ebb8 0203 	subs.w	r2, r8, r3
 80013ca:	eb64 0409 	sbc.w	r4, r4, r9
 80013ce:	fa04 f606 	lsl.w	r6, r4, r6
 80013d2:	fa22 f301 	lsr.w	r3, r2, r1
 80013d6:	431e      	orrs	r6, r3
 80013d8:	40cc      	lsrs	r4, r1
 80013da:	e9c5 6400 	strd	r6, r4, [r5]
 80013de:	2100      	movs	r1, #0
 80013e0:	e74f      	b.n	8001282 <__udivmoddi4+0xa2>
 80013e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80013e6:	0c01      	lsrs	r1, r0, #16
 80013e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80013ec:	b280      	uxth	r0, r0
 80013ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80013f2:	463b      	mov	r3, r7
 80013f4:	4638      	mov	r0, r7
 80013f6:	463c      	mov	r4, r7
 80013f8:	46b8      	mov	r8, r7
 80013fa:	46be      	mov	lr, r7
 80013fc:	2620      	movs	r6, #32
 80013fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8001402:	eba2 0208 	sub.w	r2, r2, r8
 8001406:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800140a:	e766      	b.n	80012da <__udivmoddi4+0xfa>
 800140c:	4601      	mov	r1, r0
 800140e:	e718      	b.n	8001242 <__udivmoddi4+0x62>
 8001410:	4610      	mov	r0, r2
 8001412:	e72c      	b.n	800126e <__udivmoddi4+0x8e>
 8001414:	f1c6 0220 	rsb	r2, r6, #32
 8001418:	fa2e f302 	lsr.w	r3, lr, r2
 800141c:	40b7      	lsls	r7, r6
 800141e:	40b1      	lsls	r1, r6
 8001420:	fa20 f202 	lsr.w	r2, r0, r2
 8001424:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001428:	430a      	orrs	r2, r1
 800142a:	fbb3 f8fe 	udiv	r8, r3, lr
 800142e:	b2bc      	uxth	r4, r7
 8001430:	fb0e 3318 	mls	r3, lr, r8, r3
 8001434:	0c11      	lsrs	r1, r2, #16
 8001436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800143a:	fb08 f904 	mul.w	r9, r8, r4
 800143e:	40b0      	lsls	r0, r6
 8001440:	4589      	cmp	r9, r1
 8001442:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001446:	b280      	uxth	r0, r0
 8001448:	d93e      	bls.n	80014c8 <__udivmoddi4+0x2e8>
 800144a:	1879      	adds	r1, r7, r1
 800144c:	f108 3cff 	add.w	ip, r8, #4294967295
 8001450:	d201      	bcs.n	8001456 <__udivmoddi4+0x276>
 8001452:	4589      	cmp	r9, r1
 8001454:	d81f      	bhi.n	8001496 <__udivmoddi4+0x2b6>
 8001456:	eba1 0109 	sub.w	r1, r1, r9
 800145a:	fbb1 f9fe 	udiv	r9, r1, lr
 800145e:	fb09 f804 	mul.w	r8, r9, r4
 8001462:	fb0e 1119 	mls	r1, lr, r9, r1
 8001466:	b292      	uxth	r2, r2
 8001468:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800146c:	4542      	cmp	r2, r8
 800146e:	d229      	bcs.n	80014c4 <__udivmoddi4+0x2e4>
 8001470:	18ba      	adds	r2, r7, r2
 8001472:	f109 31ff 	add.w	r1, r9, #4294967295
 8001476:	d2c4      	bcs.n	8001402 <__udivmoddi4+0x222>
 8001478:	4542      	cmp	r2, r8
 800147a:	d2c2      	bcs.n	8001402 <__udivmoddi4+0x222>
 800147c:	f1a9 0102 	sub.w	r1, r9, #2
 8001480:	443a      	add	r2, r7
 8001482:	e7be      	b.n	8001402 <__udivmoddi4+0x222>
 8001484:	45f0      	cmp	r8, lr
 8001486:	d29d      	bcs.n	80013c4 <__udivmoddi4+0x1e4>
 8001488:	ebbe 0302 	subs.w	r3, lr, r2
 800148c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001490:	3801      	subs	r0, #1
 8001492:	46e1      	mov	r9, ip
 8001494:	e796      	b.n	80013c4 <__udivmoddi4+0x1e4>
 8001496:	eba7 0909 	sub.w	r9, r7, r9
 800149a:	4449      	add	r1, r9
 800149c:	f1a8 0c02 	sub.w	ip, r8, #2
 80014a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80014a4:	fb09 f804 	mul.w	r8, r9, r4
 80014a8:	e7db      	b.n	8001462 <__udivmoddi4+0x282>
 80014aa:	4673      	mov	r3, lr
 80014ac:	e77f      	b.n	80013ae <__udivmoddi4+0x1ce>
 80014ae:	4650      	mov	r0, sl
 80014b0:	e766      	b.n	8001380 <__udivmoddi4+0x1a0>
 80014b2:	4608      	mov	r0, r1
 80014b4:	e6fd      	b.n	80012b2 <__udivmoddi4+0xd2>
 80014b6:	443b      	add	r3, r7
 80014b8:	3a02      	subs	r2, #2
 80014ba:	e733      	b.n	8001324 <__udivmoddi4+0x144>
 80014bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80014c0:	443b      	add	r3, r7
 80014c2:	e71c      	b.n	80012fe <__udivmoddi4+0x11e>
 80014c4:	4649      	mov	r1, r9
 80014c6:	e79c      	b.n	8001402 <__udivmoddi4+0x222>
 80014c8:	eba1 0109 	sub.w	r1, r1, r9
 80014cc:	46c4      	mov	ip, r8
 80014ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80014d2:	fb09 f804 	mul.w	r8, r9, r4
 80014d6:	e7c4      	b.n	8001462 <__udivmoddi4+0x282>

080014d8 <__aeabi_idiv0>:
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop

080014dc <main>:
static void MX_GPIO_Init(void);
static void MX_ADC1_Init(void);
static void MX_USART2_UART_Init(void);

int main(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b090      	sub	sp, #64	@ 0x40
 80014e0:	af00      	add	r7, sp, #0
  char msg[50];
  uint32_t adc_val;
  float voltage, temperature;

  HAL_Init();
 80014e2:	f000 fb0f 	bl	8001b04 <HAL_Init>
  SystemClock_Config();
 80014e6:	f000 f851 	bl	800158c <SystemClock_Config>

  MX_GPIO_Init();
 80014ea:	f000 f8fd 	bl	80016e8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80014ee:	f000 f8ab 	bl	8001648 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80014f2:	f000 f8db 	bl	80016ac <MX_USART2_UART_Init>

  while (1)
  {
    /* Start ADC Conversion */
    HAL_ADC_Start(&hadc1);
 80014f6:	481f      	ldr	r0, [pc, #124]	@ (8001574 <main+0x98>)
 80014f8:	f000 fbda 	bl	8001cb0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	481c      	ldr	r0, [pc, #112]	@ (8001574 <main+0x98>)
 8001502:	f000 fcd9 	bl	8001eb8 <HAL_ADC_PollForConversion>
    adc_val = HAL_ADC_GetValue(&hadc1);
 8001506:	481b      	ldr	r0, [pc, #108]	@ (8001574 <main+0x98>)
 8001508:	f000 fe71 	bl	80021ee <HAL_ADC_GetValue>
 800150c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    HAL_ADC_Stop(&hadc1);
 800150e:	4819      	ldr	r0, [pc, #100]	@ (8001574 <main+0x98>)
 8001510:	f000 fca0 	bl	8001e54 <HAL_ADC_Stop>

    /* Convert ADC to Voltage */
    voltage = (adc_val * 3.3f) / 4095.0f;
 8001514:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001516:	f7ff fc6d 	bl	8000df4 <__aeabi_ui2f>
 800151a:	4603      	mov	r3, r0
 800151c:	4916      	ldr	r1, [pc, #88]	@ (8001578 <main+0x9c>)
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff fcc0 	bl	8000ea4 <__aeabi_fmul>
 8001524:	4603      	mov	r3, r0
 8001526:	4915      	ldr	r1, [pc, #84]	@ (800157c <main+0xa0>)
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fd6f 	bl	800100c <__aeabi_fdiv>
 800152e:	4603      	mov	r3, r0
 8001530:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Convert Voltage to Temperature */
    temperature = voltage * 100.0f;
 8001532:	4913      	ldr	r1, [pc, #76]	@ (8001580 <main+0xa4>)
 8001534:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001536:	f7ff fcb5 	bl	8000ea4 <__aeabi_fmul>
 800153a:	4603      	mov	r3, r0
 800153c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Send Data via UART */
    sprintf(msg, "Temp: %.2f C\r\n", temperature);
 800153e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001540:	f7ff f802 	bl	8000548 <__aeabi_f2d>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4638      	mov	r0, r7
 800154a:	490e      	ldr	r1, [pc, #56]	@ (8001584 <main+0xa8>)
 800154c:	f003 ffac 	bl	80054a8 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001550:	463b      	mov	r3, r7
 8001552:	4618      	mov	r0, r3
 8001554:	f7fe fe8c 	bl	8000270 <strlen>
 8001558:	4603      	mov	r3, r0
 800155a:	b29a      	uxth	r2, r3
 800155c:	4639      	mov	r1, r7
 800155e:	f04f 33ff 	mov.w	r3, #4294967295
 8001562:	4809      	ldr	r0, [pc, #36]	@ (8001588 <main+0xac>)
 8001564:	f002 f8b6 	bl	80036d4 <HAL_UART_Transmit>

    HAL_Delay(1000);
 8001568:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800156c:	f000 fb38 	bl	8001be0 <HAL_Delay>
    HAL_ADC_Start(&hadc1);
 8001570:	bf00      	nop
 8001572:	e7c0      	b.n	80014f6 <main+0x1a>
 8001574:	200001f0 	.word	0x200001f0
 8001578:	40533333 	.word	0x40533333
 800157c:	457ff000 	.word	0x457ff000
 8001580:	42c80000 	.word	0x42c80000
 8001584:	08008d08 	.word	0x08008d08
 8001588:	20000238 	.word	0x20000238

0800158c <SystemClock_Config>:
  }
}

/* ---------------- System Clock ---------------- */
void SystemClock_Config(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b094      	sub	sp, #80	@ 0x50
 8001590:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001592:	f107 0320 	add.w	r3, r7, #32
 8001596:	2230      	movs	r2, #48	@ 0x30
 8001598:	2100      	movs	r1, #0
 800159a:	4618      	mov	r0, r3
 800159c:	f003 ffe9 	bl	8005572 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a0:	f107 030c 	add.w	r3, r7, #12
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 80015b0:	2300      	movs	r3, #0
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	4b22      	ldr	r3, [pc, #136]	@ (8001640 <SystemClock_Config+0xb4>)
 80015b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b8:	4a21      	ldr	r2, [pc, #132]	@ (8001640 <SystemClock_Config+0xb4>)
 80015ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015be:	6413      	str	r3, [r2, #64]	@ 0x40
 80015c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001640 <SystemClock_Config+0xb4>)
 80015c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015c8:	60bb      	str	r3, [r7, #8]
 80015ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015cc:	2300      	movs	r3, #0
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001644 <SystemClock_Config+0xb8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001644 <SystemClock_Config+0xb8>)
 80015d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015da:	6013      	str	r3, [r2, #0]
 80015dc:	4b19      	ldr	r3, [pc, #100]	@ (8001644 <SystemClock_Config+0xb8>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015e4:	607b      	str	r3, [r7, #4]
 80015e6:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015e8:	2302      	movs	r3, #2
 80015ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015ec:	2301      	movs	r3, #1
 80015ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015f0:	2302      	movs	r3, #2
 80015f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015f4:	2300      	movs	r3, #0
 80015f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015f8:	2308      	movs	r3, #8
 80015fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80015fc:	2332      	movs	r3, #50	@ 0x32
 80015fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001600:	2302      	movs	r3, #2
 8001602:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001604:	2307      	movs	r3, #7
 8001606:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001608:	f107 0320 	add.w	r3, r7, #32
 800160c:	4618      	mov	r0, r3
 800160e:	f001 fb75 	bl	8002cfc <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001612:	230f      	movs	r3, #15
 8001614:	60fb      	str	r3, [r7, #12]
                              | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001616:	2302      	movs	r3, #2
 8001618:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 800161e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001622:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001624:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001628:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 800162a:	f107 030c 	add.w	r3, r7, #12
 800162e:	2101      	movs	r1, #1
 8001630:	4618      	mov	r0, r3
 8001632:	f001 fddb 	bl	80031ec <HAL_RCC_ClockConfig>
}
 8001636:	bf00      	nop
 8001638:	3750      	adds	r7, #80	@ 0x50
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40023800 	.word	0x40023800
 8001644:	40007000 	.word	0x40007000

08001648 <MX_ADC1_Init>:

/* ---------------- ADC1 Init ---------------- */
static void MX_ADC1_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800164e:	463b      	mov	r3, r7
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]

  hadc1.Instance = ADC1;
 800165a:	4b12      	ldr	r3, [pc, #72]	@ (80016a4 <MX_ADC1_Init+0x5c>)
 800165c:	4a12      	ldr	r2, [pc, #72]	@ (80016a8 <MX_ADC1_Init+0x60>)
 800165e:	601a      	str	r2, [r3, #0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001660:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <MX_ADC1_Init+0x5c>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001666:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <MX_ADC1_Init+0x5c>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800166c:	4b0d      	ldr	r3, [pc, #52]	@ (80016a4 <MX_ADC1_Init+0x5c>)
 800166e:	2200      	movs	r2, #0
 8001670:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001672:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <MX_ADC1_Init+0x5c>)
 8001674:	2200      	movs	r2, #0
 8001676:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001678:	4b0a      	ldr	r3, [pc, #40]	@ (80016a4 <MX_ADC1_Init+0x5c>)
 800167a:	2201      	movs	r2, #1
 800167c:	61da      	str	r2, [r3, #28]
  HAL_ADC_Init(&hadc1);
 800167e:	4809      	ldr	r0, [pc, #36]	@ (80016a4 <MX_ADC1_Init+0x5c>)
 8001680:	f000 fad2 	bl	8001c28 <HAL_ADC_Init>

  sConfig.Channel = ADC_CHANNEL_0;      // PA0
 8001684:	2300      	movs	r3, #0
 8001686:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001688:	2301      	movs	r3, #1
 800168a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800168c:	2303      	movs	r3, #3
 800168e:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001690:	463b      	mov	r3, r7
 8001692:	4619      	mov	r1, r3
 8001694:	4803      	ldr	r0, [pc, #12]	@ (80016a4 <MX_ADC1_Init+0x5c>)
 8001696:	f000 fdd1 	bl	800223c <HAL_ADC_ConfigChannel>
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200001f0 	.word	0x200001f0
 80016a8:	40012000 	.word	0x40012000

080016ac <MX_USART2_UART_Init>:

/* ---------------- UART2 Init ---------------- */
static void MX_USART2_UART_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80016b0:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <MX_USART2_UART_Init+0x34>)
 80016b2:	4a0c      	ldr	r2, [pc, #48]	@ (80016e4 <MX_USART2_UART_Init+0x38>)
 80016b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80016b6:	4b0a      	ldr	r3, [pc, #40]	@ (80016e0 <MX_USART2_UART_Init+0x34>)
 80016b8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80016bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <MX_USART2_UART_Init+0x34>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_USART2_UART_Init+0x34>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016ca:	4b05      	ldr	r3, [pc, #20]	@ (80016e0 <MX_USART2_UART_Init+0x34>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016d0:	4b03      	ldr	r3, [pc, #12]	@ (80016e0 <MX_USART2_UART_Init+0x34>)
 80016d2:	220c      	movs	r2, #12
 80016d4:	615a      	str	r2, [r3, #20]
  HAL_UART_Init(&huart2);
 80016d6:	4802      	ldr	r0, [pc, #8]	@ (80016e0 <MX_USART2_UART_Init+0x34>)
 80016d8:	f001 ffac 	bl	8003634 <HAL_UART_Init>
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000238 	.word	0x20000238
 80016e4:	40004400 	.word	0x40004400

080016e8 <MX_GPIO_Init>:

/* ---------------- GPIO Init ---------------- */
static void MX_GPIO_Init(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	607b      	str	r3, [r7, #4]
 80016f2:	4b08      	ldr	r3, [pc, #32]	@ (8001714 <MX_GPIO_Init+0x2c>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	4a07      	ldr	r2, [pc, #28]	@ (8001714 <MX_GPIO_Init+0x2c>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fe:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <MX_GPIO_Init+0x2c>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	40023800 	.word	0x40023800

08001718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <HAL_MspInit+0x4c>)
 8001724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001726:	4a0f      	ldr	r2, [pc, #60]	@ (8001764 <HAL_MspInit+0x4c>)
 8001728:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800172c:	6453      	str	r3, [r2, #68]	@ 0x44
 800172e:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <HAL_MspInit+0x4c>)
 8001730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001732:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	603b      	str	r3, [r7, #0]
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <HAL_MspInit+0x4c>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001742:	4a08      	ldr	r2, [pc, #32]	@ (8001764 <HAL_MspInit+0x4c>)
 8001744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001748:	6413      	str	r3, [r2, #64]	@ 0x40
 800174a:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <HAL_MspInit+0x4c>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001752:	603b      	str	r3, [r7, #0]
 8001754:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001756:	2007      	movs	r0, #7
 8001758:	f001 f864 	bl	8002824 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40023800 	.word	0x40023800

08001768 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	@ 0x28
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a1b      	ldr	r2, [pc, #108]	@ (80017f4 <HAL_ADC_MspInit+0x8c>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d12f      	bne.n	80017ea <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	4b1a      	ldr	r3, [pc, #104]	@ (80017f8 <HAL_ADC_MspInit+0x90>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001792:	4a19      	ldr	r2, [pc, #100]	@ (80017f8 <HAL_ADC_MspInit+0x90>)
 8001794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001798:	6453      	str	r3, [r2, #68]	@ 0x44
 800179a:	4b17      	ldr	r3, [pc, #92]	@ (80017f8 <HAL_ADC_MspInit+0x90>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <HAL_ADC_MspInit+0x90>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	4a12      	ldr	r2, [pc, #72]	@ (80017f8 <HAL_ADC_MspInit+0x90>)
 80017b0:	f043 0301 	orr.w	r3, r3, #1
 80017b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b6:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <HAL_ADC_MspInit+0x90>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017c2:	2301      	movs	r3, #1
 80017c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017c6:	2303      	movs	r3, #3
 80017c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	4809      	ldr	r0, [pc, #36]	@ (80017fc <HAL_ADC_MspInit+0x94>)
 80017d6:	f001 f8f7 	bl	80029c8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80017da:	2200      	movs	r2, #0
 80017dc:	2100      	movs	r1, #0
 80017de:	2012      	movs	r0, #18
 80017e0:	f001 f82b 	bl	800283a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80017e4:	2012      	movs	r0, #18
 80017e6:	f001 f844 	bl	8002872 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017ea:	bf00      	nop
 80017ec:	3728      	adds	r7, #40	@ 0x28
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40012000 	.word	0x40012000
 80017f8:	40023800 	.word	0x40023800
 80017fc:	40020000 	.word	0x40020000

08001800 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	@ 0x28
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a1d      	ldr	r2, [pc, #116]	@ (8001894 <HAL_UART_MspInit+0x94>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d133      	bne.n	800188a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	613b      	str	r3, [r7, #16]
 8001826:	4b1c      	ldr	r3, [pc, #112]	@ (8001898 <HAL_UART_MspInit+0x98>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182a:	4a1b      	ldr	r2, [pc, #108]	@ (8001898 <HAL_UART_MspInit+0x98>)
 800182c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001830:	6413      	str	r3, [r2, #64]	@ 0x40
 8001832:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <HAL_UART_MspInit+0x98>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183a:	613b      	str	r3, [r7, #16]
 800183c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	4b15      	ldr	r3, [pc, #84]	@ (8001898 <HAL_UART_MspInit+0x98>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	4a14      	ldr	r2, [pc, #80]	@ (8001898 <HAL_UART_MspInit+0x98>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	6313      	str	r3, [r2, #48]	@ 0x30
 800184e:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <HAL_UART_MspInit+0x98>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800185a:	230c      	movs	r3, #12
 800185c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800186a:	2307      	movs	r3, #7
 800186c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186e:	f107 0314 	add.w	r3, r7, #20
 8001872:	4619      	mov	r1, r3
 8001874:	4809      	ldr	r0, [pc, #36]	@ (800189c <HAL_UART_MspInit+0x9c>)
 8001876:	f001 f8a7 	bl	80029c8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	2026      	movs	r0, #38	@ 0x26
 8001880:	f000 ffdb 	bl	800283a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001884:	2026      	movs	r0, #38	@ 0x26
 8001886:	f000 fff4 	bl	8002872 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800188a:	bf00      	nop
 800188c:	3728      	adds	r7, #40	@ 0x28
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40004400 	.word	0x40004400
 8001898:	40023800 	.word	0x40023800
 800189c:	40020000 	.word	0x40020000

080018a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <NMI_Handler+0x4>

080018a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <HardFault_Handler+0x4>

080018b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018b4:	bf00      	nop
 80018b6:	e7fd      	b.n	80018b4 <MemManage_Handler+0x4>

080018b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018bc:	bf00      	nop
 80018be:	e7fd      	b.n	80018bc <BusFault_Handler+0x4>

080018c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c4:	bf00      	nop
 80018c6:	e7fd      	b.n	80018c4 <UsageFault_Handler+0x4>

080018c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f0:	f000 f95a 	bl	8001ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80018fc:	4802      	ldr	r0, [pc, #8]	@ (8001908 <ADC_IRQHandler+0x10>)
 80018fe:	f000 fb66 	bl	8001fce <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	200001f0 	.word	0x200001f0

0800190c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001910:	4802      	ldr	r0, [pc, #8]	@ (800191c <USART2_IRQHandler+0x10>)
 8001912:	f001 ff6b 	bl	80037ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000238 	.word	0x20000238

08001920 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return 1;
 8001924:	2301      	movs	r3, #1
}
 8001926:	4618      	mov	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr

0800192e <_kill>:

int _kill(int pid, int sig)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001938:	f003 fe6e 	bl	8005618 <__errno>
 800193c:	4603      	mov	r3, r0
 800193e:	2216      	movs	r2, #22
 8001940:	601a      	str	r2, [r3, #0]
  return -1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <_exit>:

void _exit (int status)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001956:	f04f 31ff 	mov.w	r1, #4294967295
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff ffe7 	bl	800192e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <_exit+0x12>

08001964 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	e00a      	b.n	800198c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001976:	f3af 8000 	nop.w
 800197a:	4601      	mov	r1, r0
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	1c5a      	adds	r2, r3, #1
 8001980:	60ba      	str	r2, [r7, #8]
 8001982:	b2ca      	uxtb	r2, r1
 8001984:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbf0      	blt.n	8001976 <_read+0x12>
  }

  return len;
 8001994:	687b      	ldr	r3, [r7, #4]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b086      	sub	sp, #24
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	60f8      	str	r0, [r7, #12]
 80019a6:	60b9      	str	r1, [r7, #8]
 80019a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	e009      	b.n	80019c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	1c5a      	adds	r2, r3, #1
 80019b4:	60ba      	str	r2, [r7, #8]
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	3301      	adds	r3, #1
 80019c2:	617b      	str	r3, [r7, #20]
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	dbf1      	blt.n	80019b0 <_write+0x12>
  }
  return len;
 80019cc:	687b      	ldr	r3, [r7, #4]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3718      	adds	r7, #24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <_close>:

int _close(int file)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019fc:	605a      	str	r2, [r3, #4]
  return 0;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr

08001a0a <_isatty>:

int _isatty(int file)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a12:	2301      	movs	r3, #1
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b085      	sub	sp, #20
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	60f8      	str	r0, [r7, #12]
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
	...

08001a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a40:	4a14      	ldr	r2, [pc, #80]	@ (8001a94 <_sbrk+0x5c>)
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <_sbrk+0x60>)
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a4c:	4b13      	ldr	r3, [pc, #76]	@ (8001a9c <_sbrk+0x64>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d102      	bne.n	8001a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a54:	4b11      	ldr	r3, [pc, #68]	@ (8001a9c <_sbrk+0x64>)
 8001a56:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <_sbrk+0x68>)
 8001a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5a:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d207      	bcs.n	8001a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a68:	f003 fdd6 	bl	8005618 <__errno>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	220c      	movs	r2, #12
 8001a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
 8001a76:	e009      	b.n	8001a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a78:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a7e:	4b07      	ldr	r3, [pc, #28]	@ (8001a9c <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	4a05      	ldr	r2, [pc, #20]	@ (8001a9c <_sbrk+0x64>)
 8001a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20020000 	.word	0x20020000
 8001a98:	00000400 	.word	0x00000400
 8001a9c:	20000280 	.word	0x20000280
 8001aa0:	200003d8 	.word	0x200003d8

08001aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ab0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ae8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ab4:	f7ff fff6 	bl	8001aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ab8:	480c      	ldr	r0, [pc, #48]	@ (8001aec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001aba:	490d      	ldr	r1, [pc, #52]	@ (8001af0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001abc:	4a0d      	ldr	r2, [pc, #52]	@ (8001af4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001abe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac0:	e002      	b.n	8001ac8 <LoopCopyDataInit>

08001ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ac6:	3304      	adds	r3, #4

08001ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001acc:	d3f9      	bcc.n	8001ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ace:	4a0a      	ldr	r2, [pc, #40]	@ (8001af8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ad0:	4c0a      	ldr	r4, [pc, #40]	@ (8001afc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad4:	e001      	b.n	8001ada <LoopFillZerobss>

08001ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad8:	3204      	adds	r2, #4

08001ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001adc:	d3fb      	bcc.n	8001ad6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ade:	f003 fda1 	bl	8005624 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ae2:	f7ff fcfb 	bl	80014dc <main>
  bx  lr    
 8001ae6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ae8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001af4:	0800916c 	.word	0x0800916c
  ldr r2, =_sbss
 8001af8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001afc:	200003d4 	.word	0x200003d4

08001b00 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b00:	e7fe      	b.n	8001b00 <CAN1_RX0_IRQHandler>
	...

08001b04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b08:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <HAL_Init+0x40>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b44 <HAL_Init+0x40>)
 8001b0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <HAL_Init+0x40>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <HAL_Init+0x40>)
 8001b1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <HAL_Init+0x40>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a07      	ldr	r2, [pc, #28]	@ (8001b44 <HAL_Init+0x40>)
 8001b26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b2c:	2003      	movs	r0, #3
 8001b2e:	f000 fe79 	bl	8002824 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b32:	2000      	movs	r0, #0
 8001b34:	f000 f808 	bl	8001b48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b38:	f7ff fdee 	bl	8001718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40023c00 	.word	0x40023c00

08001b48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b50:	4b12      	ldr	r3, [pc, #72]	@ (8001b9c <HAL_InitTick+0x54>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_InitTick+0x58>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 fe91 	bl	800288e <HAL_SYSTICK_Config>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e00e      	b.n	8001b94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2b0f      	cmp	r3, #15
 8001b7a:	d80a      	bhi.n	8001b92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	f04f 30ff 	mov.w	r0, #4294967295
 8001b84:	f000 fe59 	bl	800283a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b88:	4a06      	ldr	r2, [pc, #24]	@ (8001ba4 <HAL_InitTick+0x5c>)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e000      	b.n	8001b94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000008 	.word	0x20000008
 8001ba4:	20000004 	.word	0x20000004

08001ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_IncTick+0x1c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b05      	ldr	r3, [pc, #20]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a03      	ldr	r2, [pc, #12]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bba:	6013      	str	r3, [r2, #0]
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr
 8001bc4:	20000008 	.word	0x20000008
 8001bc8:	20000284 	.word	0x20000284

08001bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd0:	4b02      	ldr	r3, [pc, #8]	@ (8001bdc <HAL_GetTick+0x10>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr
 8001bdc:	20000284 	.word	0x20000284

08001be0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be8:	f7ff fff0 	bl	8001bcc <HAL_GetTick>
 8001bec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf8:	d005      	beq.n	8001c06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <HAL_Delay+0x44>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4413      	add	r3, r2
 8001c04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c06:	bf00      	nop
 8001c08:	f7ff ffe0 	bl	8001bcc <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d8f7      	bhi.n	8001c08 <HAL_Delay+0x28>
  {
  }
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000008 	.word	0x20000008

08001c28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c30:	2300      	movs	r3, #0
 8001c32:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e033      	b.n	8001ca6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d109      	bne.n	8001c5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7ff fd8e 	bl	8001768 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	f003 0310 	and.w	r3, r3, #16
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d118      	bne.n	8001c98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c6e:	f023 0302 	bic.w	r3, r3, #2
 8001c72:	f043 0202 	orr.w	r2, r3, #2
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 fc00 	bl	8002480 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8a:	f023 0303 	bic.w	r3, r3, #3
 8001c8e:	f043 0201 	orr.w	r2, r3, #1
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c96:	e001      	b.n	8001c9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d101      	bne.n	8001cca <HAL_ADC_Start+0x1a>
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	e0b2      	b.n	8001e30 <HAL_ADC_Start+0x180>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d018      	beq.n	8001d12 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	689a      	ldr	r2, [r3, #8]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f042 0201 	orr.w	r2, r2, #1
 8001cee:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cf0:	4b52      	ldr	r3, [pc, #328]	@ (8001e3c <HAL_ADC_Start+0x18c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a52      	ldr	r2, [pc, #328]	@ (8001e40 <HAL_ADC_Start+0x190>)
 8001cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfa:	0c9a      	lsrs	r2, r3, #18
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	4413      	add	r3, r2
 8001d02:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d04:	e002      	b.n	8001d0c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f9      	bne.n	8001d06 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 0301 	and.w	r3, r3, #1
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d17a      	bne.n	8001e16 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d24:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d28:	f023 0301 	bic.w	r3, r3, #1
 8001d2c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d007      	beq.n	8001d52 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d46:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d4a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d5e:	d106      	bne.n	8001d6e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d64:	f023 0206 	bic.w	r2, r3, #6
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d6c:	e002      	b.n	8001d74 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d7c:	4b31      	ldr	r3, [pc, #196]	@ (8001e44 <HAL_ADC_Start+0x194>)
 8001d7e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001d88:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f003 031f 	and.w	r3, r3, #31
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d12a      	bne.n	8001dec <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a2b      	ldr	r2, [pc, #172]	@ (8001e48 <HAL_ADC_Start+0x198>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d015      	beq.n	8001dcc <HAL_ADC_Start+0x11c>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a29      	ldr	r2, [pc, #164]	@ (8001e4c <HAL_ADC_Start+0x19c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d105      	bne.n	8001db6 <HAL_ADC_Start+0x106>
 8001daa:	4b26      	ldr	r3, [pc, #152]	@ (8001e44 <HAL_ADC_Start+0x194>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f003 031f 	and.w	r3, r3, #31
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00a      	beq.n	8001dcc <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a25      	ldr	r2, [pc, #148]	@ (8001e50 <HAL_ADC_Start+0x1a0>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d136      	bne.n	8001e2e <HAL_ADC_Start+0x17e>
 8001dc0:	4b20      	ldr	r3, [pc, #128]	@ (8001e44 <HAL_ADC_Start+0x194>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f003 0310 	and.w	r3, r3, #16
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d130      	bne.n	8001e2e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d129      	bne.n	8001e2e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001de8:	609a      	str	r2, [r3, #8]
 8001dea:	e020      	b.n	8001e2e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a15      	ldr	r2, [pc, #84]	@ (8001e48 <HAL_ADC_Start+0x198>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d11b      	bne.n	8001e2e <HAL_ADC_Start+0x17e>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d114      	bne.n	8001e2e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	689a      	ldr	r2, [r3, #8]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	e00b      	b.n	8001e2e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	f043 0210 	orr.w	r2, r3, #16
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	f043 0201 	orr.w	r2, r3, #1
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	20000000 	.word	0x20000000
 8001e40:	431bde83 	.word	0x431bde83
 8001e44:	40012300 	.word	0x40012300
 8001e48:	40012000 	.word	0x40012000
 8001e4c:	40012100 	.word	0x40012100
 8001e50:	40012200 	.word	0x40012200

08001e54 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d101      	bne.n	8001e6a <HAL_ADC_Stop+0x16>
 8001e66:	2302      	movs	r3, #2
 8001e68:	e021      	b.n	8001eae <HAL_ADC_Stop+0x5a>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 0201 	bic.w	r2, r2, #1
 8001e80:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d109      	bne.n	8001ea4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e94:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e98:	f023 0301 	bic.w	r3, r3, #1
 8001e9c:	f043 0201 	orr.w	r2, r3, #1
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr

08001eb8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ed0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ed4:	d113      	bne.n	8001efe <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ee0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ee4:	d10b      	bne.n	8001efe <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	f043 0220 	orr.w	r2, r3, #32
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e063      	b.n	8001fc6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001efe:	f7ff fe65 	bl	8001bcc <HAL_GetTick>
 8001f02:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f04:	e021      	b.n	8001f4a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f0c:	d01d      	beq.n	8001f4a <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d007      	beq.n	8001f24 <HAL_ADC_PollForConversion+0x6c>
 8001f14:	f7ff fe5a 	bl	8001bcc <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	683a      	ldr	r2, [r7, #0]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d212      	bcs.n	8001f4a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d00b      	beq.n	8001f4a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	f043 0204 	orr.w	r2, r3, #4
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e03d      	b.n	8001fc6 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d1d6      	bne.n	8001f06 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f06f 0212 	mvn.w	r2, #18
 8001f60:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d123      	bne.n	8001fc4 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d11f      	bne.n	8001fc4 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f8a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d006      	beq.n	8001fa0 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d111      	bne.n	8001fc4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d105      	bne.n	8001fc4 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbc:	f043 0201 	orr.w	r2, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b086      	sub	sp, #24
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	f003 0320 	and.w	r3, r3, #32
 8001ffc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d049      	beq.n	8002098 <HAL_ADC_IRQHandler+0xca>
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d046      	beq.n	8002098 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200e:	f003 0310 	and.w	r3, r3, #16
 8002012:	2b00      	cmp	r3, #0
 8002014:	d105      	bne.n	8002022 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d12b      	bne.n	8002088 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002034:	2b00      	cmp	r3, #0
 8002036:	d127      	bne.n	8002088 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002042:	2b00      	cmp	r3, #0
 8002044:	d006      	beq.n	8002054 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002050:	2b00      	cmp	r3, #0
 8002052:	d119      	bne.n	8002088 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 0220 	bic.w	r2, r2, #32
 8002062:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002068:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002074:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d105      	bne.n	8002088 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002080:	f043 0201 	orr.w	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f000 f8bc 	bl	8002206 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f06f 0212 	mvn.w	r2, #18
 8002096:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f003 0304 	and.w	r3, r3, #4
 800209e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020a6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d057      	beq.n	800215e <HAL_ADC_IRQHandler+0x190>
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d054      	beq.n	800215e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	f003 0310 	and.w	r3, r3, #16
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d105      	bne.n	80020cc <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d139      	bne.n	800214e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020e0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d006      	beq.n	80020f6 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d12b      	bne.n	800214e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002100:	2b00      	cmp	r3, #0
 8002102:	d124      	bne.n	800214e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800210e:	2b00      	cmp	r3, #0
 8002110:	d11d      	bne.n	800214e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002116:	2b00      	cmp	r3, #0
 8002118:	d119      	bne.n	800214e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002128:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213e:	2b00      	cmp	r3, #0
 8002140:	d105      	bne.n	800214e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f043 0201 	orr.w	r2, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 fa92 	bl	8002678 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 020c 	mvn.w	r2, #12
 800215c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800216c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d017      	beq.n	80021a4 <HAL_ADC_IRQHandler+0x1d6>
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d014      	beq.n	80021a4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b01      	cmp	r3, #1
 8002186:	d10d      	bne.n	80021a4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 f83f 	bl	8002218 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f06f 0201 	mvn.w	r2, #1
 80021a2:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f003 0320 	and.w	r3, r3, #32
 80021aa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021b2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d015      	beq.n	80021e6 <HAL_ADC_IRQHandler+0x218>
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d012      	beq.n	80021e6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c4:	f043 0202 	orr.w	r2, r3, #2
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f06f 0220 	mvn.w	r2, #32
 80021d4:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 f827 	bl	800222a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0220 	mvn.w	r2, #32
 80021e4:	601a      	str	r2, [r3, #0]
  }
}
 80021e6:	bf00      	nop
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr

08002206 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr

0800222a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800222a:	b480      	push	{r7}
 800222c:	b083      	sub	sp, #12
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <HAL_ADC_ConfigChannel+0x1c>
 8002254:	2302      	movs	r3, #2
 8002256:	e105      	b.n	8002464 <HAL_ADC_ConfigChannel+0x228>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2b09      	cmp	r3, #9
 8002266:	d925      	bls.n	80022b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	68d9      	ldr	r1, [r3, #12]
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	b29b      	uxth	r3, r3
 8002274:	461a      	mov	r2, r3
 8002276:	4613      	mov	r3, r2
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	4413      	add	r3, r2
 800227c:	3b1e      	subs	r3, #30
 800227e:	2207      	movs	r2, #7
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	43da      	mvns	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	400a      	ands	r2, r1
 800228c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68d9      	ldr	r1, [r3, #12]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	b29b      	uxth	r3, r3
 800229e:	4618      	mov	r0, r3
 80022a0:	4603      	mov	r3, r0
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	4403      	add	r3, r0
 80022a6:	3b1e      	subs	r3, #30
 80022a8:	409a      	lsls	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	e022      	b.n	80022fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6919      	ldr	r1, [r3, #16]
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	b29b      	uxth	r3, r3
 80022c0:	461a      	mov	r2, r3
 80022c2:	4613      	mov	r3, r2
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4413      	add	r3, r2
 80022c8:	2207      	movs	r2, #7
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43da      	mvns	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	400a      	ands	r2, r1
 80022d6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6919      	ldr	r1, [r3, #16]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	4618      	mov	r0, r3
 80022ea:	4603      	mov	r3, r0
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	4403      	add	r3, r0
 80022f0:	409a      	lsls	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	430a      	orrs	r2, r1
 80022f8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b06      	cmp	r3, #6
 8002300:	d824      	bhi.n	800234c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	4613      	mov	r3, r2
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	4413      	add	r3, r2
 8002312:	3b05      	subs	r3, #5
 8002314:	221f      	movs	r2, #31
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	43da      	mvns	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	400a      	ands	r2, r1
 8002322:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	b29b      	uxth	r3, r3
 8002330:	4618      	mov	r0, r3
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	3b05      	subs	r3, #5
 800233e:	fa00 f203 	lsl.w	r2, r0, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	430a      	orrs	r2, r1
 8002348:	635a      	str	r2, [r3, #52]	@ 0x34
 800234a:	e04c      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b0c      	cmp	r3, #12
 8002352:	d824      	bhi.n	800239e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	4613      	mov	r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	4413      	add	r3, r2
 8002364:	3b23      	subs	r3, #35	@ 0x23
 8002366:	221f      	movs	r2, #31
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43da      	mvns	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	400a      	ands	r2, r1
 8002374:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	b29b      	uxth	r3, r3
 8002382:	4618      	mov	r0, r3
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	3b23      	subs	r3, #35	@ 0x23
 8002390:	fa00 f203 	lsl.w	r2, r0, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	631a      	str	r2, [r3, #48]	@ 0x30
 800239c:	e023      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	3b41      	subs	r3, #65	@ 0x41
 80023b0:	221f      	movs	r2, #31
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43da      	mvns	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	400a      	ands	r2, r1
 80023be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	4618      	mov	r0, r3
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4413      	add	r3, r2
 80023d8:	3b41      	subs	r3, #65	@ 0x41
 80023da:	fa00 f203 	lsl.w	r2, r0, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023e6:	4b22      	ldr	r3, [pc, #136]	@ (8002470 <HAL_ADC_ConfigChannel+0x234>)
 80023e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a21      	ldr	r2, [pc, #132]	@ (8002474 <HAL_ADC_ConfigChannel+0x238>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d109      	bne.n	8002408 <HAL_ADC_ConfigChannel+0x1cc>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b12      	cmp	r3, #18
 80023fa:	d105      	bne.n	8002408 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a19      	ldr	r2, [pc, #100]	@ (8002474 <HAL_ADC_ConfigChannel+0x238>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d123      	bne.n	800245a <HAL_ADC_ConfigChannel+0x21e>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2b10      	cmp	r3, #16
 8002418:	d003      	beq.n	8002422 <HAL_ADC_ConfigChannel+0x1e6>
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2b11      	cmp	r3, #17
 8002420:	d11b      	bne.n	800245a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2b10      	cmp	r3, #16
 8002434:	d111      	bne.n	800245a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002436:	4b10      	ldr	r3, [pc, #64]	@ (8002478 <HAL_ADC_ConfigChannel+0x23c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a10      	ldr	r2, [pc, #64]	@ (800247c <HAL_ADC_ConfigChannel+0x240>)
 800243c:	fba2 2303 	umull	r2, r3, r2, r3
 8002440:	0c9a      	lsrs	r2, r3, #18
 8002442:	4613      	mov	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4413      	add	r3, r2
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800244c:	e002      	b.n	8002454 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	3b01      	subs	r3, #1
 8002452:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f9      	bne.n	800244e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002462:	2300      	movs	r3, #0
}
 8002464:	4618      	mov	r0, r3
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40012300 	.word	0x40012300
 8002474:	40012000 	.word	0x40012000
 8002478:	20000000 	.word	0x20000000
 800247c:	431bde83 	.word	0x431bde83

08002480 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002488:	4b79      	ldr	r3, [pc, #484]	@ (8002670 <ADC_Init+0x1f0>)
 800248a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	431a      	orrs	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6859      	ldr	r1, [r3, #4]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	691b      	ldr	r3, [r3, #16]
 80024c0:	021a      	lsls	r2, r3, #8
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	430a      	orrs	r2, r1
 80024c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80024d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6859      	ldr	r1, [r3, #4]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689a      	ldr	r2, [r3, #8]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	430a      	orrs	r2, r1
 80024ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6899      	ldr	r1, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002512:	4a58      	ldr	r2, [pc, #352]	@ (8002674 <ADC_Init+0x1f4>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d022      	beq.n	800255e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689a      	ldr	r2, [r3, #8]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002526:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6899      	ldr	r1, [r3, #8]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002548:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6899      	ldr	r1, [r3, #8]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	e00f      	b.n	800257e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800256c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689a      	ldr	r2, [r3, #8]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800257c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 0202 	bic.w	r2, r2, #2
 800258c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6899      	ldr	r1, [r3, #8]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	7e1b      	ldrb	r3, [r3, #24]
 8002598:	005a      	lsls	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d01b      	beq.n	80025e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80025ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6859      	ldr	r1, [r3, #4]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d6:	3b01      	subs	r3, #1
 80025d8:	035a      	lsls	r2, r3, #13
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	430a      	orrs	r2, r1
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	e007      	b.n	80025f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002602:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	3b01      	subs	r3, #1
 8002610:	051a      	lsls	r2, r3, #20
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002628:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6899      	ldr	r1, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002636:	025a      	lsls	r2, r3, #9
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800264e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6899      	ldr	r1, [r3, #8]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	029a      	lsls	r2, r3, #10
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	430a      	orrs	r2, r1
 8002662:	609a      	str	r2, [r3, #8]
}
 8002664:	bf00      	nop
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40012300 	.word	0x40012300
 8002674:	0f000001 	.word	0x0f000001

08002678 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr
	...

0800268c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800269c:	4b0c      	ldr	r3, [pc, #48]	@ (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026a8:	4013      	ands	r3, r2
 80026aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026be:	4a04      	ldr	r2, [pc, #16]	@ (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	60d3      	str	r3, [r2, #12]
}
 80026c4:	bf00      	nop
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d8:	4b04      	ldr	r3, [pc, #16]	@ (80026ec <__NVIC_GetPriorityGrouping+0x18>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	0a1b      	lsrs	r3, r3, #8
 80026de:	f003 0307 	and.w	r3, r3, #7
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	db0b      	blt.n	800271a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	f003 021f 	and.w	r2, r3, #31
 8002708:	4906      	ldr	r1, [pc, #24]	@ (8002724 <__NVIC_EnableIRQ+0x34>)
 800270a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	2001      	movs	r0, #1
 8002712:	fa00 f202 	lsl.w	r2, r0, r2
 8002716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	e000e100 	.word	0xe000e100

08002728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	6039      	str	r1, [r7, #0]
 8002732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002738:	2b00      	cmp	r3, #0
 800273a:	db0a      	blt.n	8002752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	b2da      	uxtb	r2, r3
 8002740:	490c      	ldr	r1, [pc, #48]	@ (8002774 <__NVIC_SetPriority+0x4c>)
 8002742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002746:	0112      	lsls	r2, r2, #4
 8002748:	b2d2      	uxtb	r2, r2
 800274a:	440b      	add	r3, r1
 800274c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002750:	e00a      	b.n	8002768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	b2da      	uxtb	r2, r3
 8002756:	4908      	ldr	r1, [pc, #32]	@ (8002778 <__NVIC_SetPriority+0x50>)
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	3b04      	subs	r3, #4
 8002760:	0112      	lsls	r2, r2, #4
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	440b      	add	r3, r1
 8002766:	761a      	strb	r2, [r3, #24]
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	e000e100 	.word	0xe000e100
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800277c:	b480      	push	{r7}
 800277e:	b089      	sub	sp, #36	@ 0x24
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	f1c3 0307 	rsb	r3, r3, #7
 8002796:	2b04      	cmp	r3, #4
 8002798:	bf28      	it	cs
 800279a:	2304      	movcs	r3, #4
 800279c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3304      	adds	r3, #4
 80027a2:	2b06      	cmp	r3, #6
 80027a4:	d902      	bls.n	80027ac <NVIC_EncodePriority+0x30>
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	3b03      	subs	r3, #3
 80027aa:	e000      	b.n	80027ae <NVIC_EncodePriority+0x32>
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b0:	f04f 32ff 	mov.w	r2, #4294967295
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43da      	mvns	r2, r3
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	401a      	ands	r2, r3
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c4:	f04f 31ff 	mov.w	r1, #4294967295
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fa01 f303 	lsl.w	r3, r1, r3
 80027ce:	43d9      	mvns	r1, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d4:	4313      	orrs	r3, r2
         );
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3724      	adds	r7, #36	@ 0x24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr

080027e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027f0:	d301      	bcc.n	80027f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027f2:	2301      	movs	r3, #1
 80027f4:	e00f      	b.n	8002816 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002820 <SysTick_Config+0x40>)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027fe:	210f      	movs	r1, #15
 8002800:	f04f 30ff 	mov.w	r0, #4294967295
 8002804:	f7ff ff90 	bl	8002728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002808:	4b05      	ldr	r3, [pc, #20]	@ (8002820 <SysTick_Config+0x40>)
 800280a:	2200      	movs	r2, #0
 800280c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800280e:	4b04      	ldr	r3, [pc, #16]	@ (8002820 <SysTick_Config+0x40>)
 8002810:	2207      	movs	r2, #7
 8002812:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	e000e010 	.word	0xe000e010

08002824 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff ff2d 	bl	800268c <__NVIC_SetPriorityGrouping>
}
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800283a:	b580      	push	{r7, lr}
 800283c:	b086      	sub	sp, #24
 800283e:	af00      	add	r7, sp, #0
 8002840:	4603      	mov	r3, r0
 8002842:	60b9      	str	r1, [r7, #8]
 8002844:	607a      	str	r2, [r7, #4]
 8002846:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002848:	2300      	movs	r3, #0
 800284a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800284c:	f7ff ff42 	bl	80026d4 <__NVIC_GetPriorityGrouping>
 8002850:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	6978      	ldr	r0, [r7, #20]
 8002858:	f7ff ff90 	bl	800277c <NVIC_EncodePriority>
 800285c:	4602      	mov	r2, r0
 800285e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002862:	4611      	mov	r1, r2
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff5f 	bl	8002728 <__NVIC_SetPriority>
}
 800286a:	bf00      	nop
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	4603      	mov	r3, r0
 800287a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800287c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff35 	bl	80026f0 <__NVIC_EnableIRQ>
}
 8002886:	bf00      	nop
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff ffa2 	bl	80027e0 <SysTick_Config>
 800289c:	4603      	mov	r3, r0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b084      	sub	sp, #16
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028b4:	f7ff f98a 	bl	8001bcc <HAL_GetTick>
 80028b8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d008      	beq.n	80028d8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2280      	movs	r2, #128	@ 0x80
 80028ca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e052      	b.n	800297e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0216 	bic.w	r2, r2, #22
 80028e6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	695a      	ldr	r2, [r3, #20]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028f6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d103      	bne.n	8002908 <HAL_DMA_Abort+0x62>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002904:	2b00      	cmp	r3, #0
 8002906:	d007      	beq.n	8002918 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0208 	bic.w	r2, r2, #8
 8002916:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0201 	bic.w	r2, r2, #1
 8002926:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002928:	e013      	b.n	8002952 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800292a:	f7ff f94f 	bl	8001bcc <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b05      	cmp	r3, #5
 8002936:	d90c      	bls.n	8002952 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2220      	movs	r2, #32
 800293c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2203      	movs	r2, #3
 8002942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e015      	b.n	800297e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0301 	and.w	r3, r3, #1
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1e4      	bne.n	800292a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002964:	223f      	movs	r2, #63	@ 0x3f
 8002966:	409a      	lsls	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002986:	b480      	push	{r7}
 8002988:	b083      	sub	sp, #12
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d004      	beq.n	80029a4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2280      	movs	r2, #128	@ 0x80
 800299e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e00c      	b.n	80029be <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2205      	movs	r2, #5
 80029a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0201 	bic.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr

080029c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b089      	sub	sp, #36	@ 0x24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029da:	2300      	movs	r3, #0
 80029dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029de:	2300      	movs	r3, #0
 80029e0:	61fb      	str	r3, [r7, #28]
 80029e2:	e16b      	b.n	8002cbc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029e4:	2201      	movs	r2, #1
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	697a      	ldr	r2, [r7, #20]
 80029f4:	4013      	ands	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	f040 815a 	bne.w	8002cb6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f003 0303 	and.w	r3, r3, #3
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d005      	beq.n	8002a1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d130      	bne.n	8002a7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	2203      	movs	r2, #3
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a50:	2201      	movs	r2, #1
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	091b      	lsrs	r3, r3, #4
 8002a66:	f003 0201 	and.w	r2, r3, #1
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 0303 	and.w	r3, r3, #3
 8002a84:	2b03      	cmp	r3, #3
 8002a86:	d017      	beq.n	8002ab8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	2203      	movs	r2, #3
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	69ba      	ldr	r2, [r7, #24]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f003 0303 	and.w	r3, r3, #3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d123      	bne.n	8002b0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	08da      	lsrs	r2, r3, #3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	3208      	adds	r2, #8
 8002acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	220f      	movs	r2, #15
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	691a      	ldr	r2, [r3, #16]
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	08da      	lsrs	r2, r3, #3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	3208      	adds	r2, #8
 8002b06:	69b9      	ldr	r1, [r7, #24]
 8002b08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	2203      	movs	r2, #3
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4013      	ands	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 0203 	and.w	r2, r3, #3
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 80b4 	beq.w	8002cb6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60fb      	str	r3, [r7, #12]
 8002b52:	4b5f      	ldr	r3, [pc, #380]	@ (8002cd0 <HAL_GPIO_Init+0x308>)
 8002b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b56:	4a5e      	ldr	r2, [pc, #376]	@ (8002cd0 <HAL_GPIO_Init+0x308>)
 8002b58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b5e:	4b5c      	ldr	r3, [pc, #368]	@ (8002cd0 <HAL_GPIO_Init+0x308>)
 8002b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b66:	60fb      	str	r3, [r7, #12]
 8002b68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b6a:	4a5a      	ldr	r2, [pc, #360]	@ (8002cd4 <HAL_GPIO_Init+0x30c>)
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	089b      	lsrs	r3, r3, #2
 8002b70:	3302      	adds	r3, #2
 8002b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	f003 0303 	and.w	r3, r3, #3
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	220f      	movs	r2, #15
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	43db      	mvns	r3, r3
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a51      	ldr	r2, [pc, #324]	@ (8002cd8 <HAL_GPIO_Init+0x310>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d02b      	beq.n	8002bee <HAL_GPIO_Init+0x226>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a50      	ldr	r2, [pc, #320]	@ (8002cdc <HAL_GPIO_Init+0x314>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d025      	beq.n	8002bea <HAL_GPIO_Init+0x222>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a4f      	ldr	r2, [pc, #316]	@ (8002ce0 <HAL_GPIO_Init+0x318>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d01f      	beq.n	8002be6 <HAL_GPIO_Init+0x21e>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a4e      	ldr	r2, [pc, #312]	@ (8002ce4 <HAL_GPIO_Init+0x31c>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d019      	beq.n	8002be2 <HAL_GPIO_Init+0x21a>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a4d      	ldr	r2, [pc, #308]	@ (8002ce8 <HAL_GPIO_Init+0x320>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d013      	beq.n	8002bde <HAL_GPIO_Init+0x216>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a4c      	ldr	r2, [pc, #304]	@ (8002cec <HAL_GPIO_Init+0x324>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d00d      	beq.n	8002bda <HAL_GPIO_Init+0x212>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a4b      	ldr	r2, [pc, #300]	@ (8002cf0 <HAL_GPIO_Init+0x328>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d007      	beq.n	8002bd6 <HAL_GPIO_Init+0x20e>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a4a      	ldr	r2, [pc, #296]	@ (8002cf4 <HAL_GPIO_Init+0x32c>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d101      	bne.n	8002bd2 <HAL_GPIO_Init+0x20a>
 8002bce:	2307      	movs	r3, #7
 8002bd0:	e00e      	b.n	8002bf0 <HAL_GPIO_Init+0x228>
 8002bd2:	2308      	movs	r3, #8
 8002bd4:	e00c      	b.n	8002bf0 <HAL_GPIO_Init+0x228>
 8002bd6:	2306      	movs	r3, #6
 8002bd8:	e00a      	b.n	8002bf0 <HAL_GPIO_Init+0x228>
 8002bda:	2305      	movs	r3, #5
 8002bdc:	e008      	b.n	8002bf0 <HAL_GPIO_Init+0x228>
 8002bde:	2304      	movs	r3, #4
 8002be0:	e006      	b.n	8002bf0 <HAL_GPIO_Init+0x228>
 8002be2:	2303      	movs	r3, #3
 8002be4:	e004      	b.n	8002bf0 <HAL_GPIO_Init+0x228>
 8002be6:	2302      	movs	r3, #2
 8002be8:	e002      	b.n	8002bf0 <HAL_GPIO_Init+0x228>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e000      	b.n	8002bf0 <HAL_GPIO_Init+0x228>
 8002bee:	2300      	movs	r3, #0
 8002bf0:	69fa      	ldr	r2, [r7, #28]
 8002bf2:	f002 0203 	and.w	r2, r2, #3
 8002bf6:	0092      	lsls	r2, r2, #2
 8002bf8:	4093      	lsls	r3, r2
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c00:	4934      	ldr	r1, [pc, #208]	@ (8002cd4 <HAL_GPIO_Init+0x30c>)
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	089b      	lsrs	r3, r3, #2
 8002c06:	3302      	adds	r3, #2
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c0e:	4b3a      	ldr	r3, [pc, #232]	@ (8002cf8 <HAL_GPIO_Init+0x330>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	43db      	mvns	r3, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d003      	beq.n	8002c32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c32:	4a31      	ldr	r2, [pc, #196]	@ (8002cf8 <HAL_GPIO_Init+0x330>)
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c38:	4b2f      	ldr	r3, [pc, #188]	@ (8002cf8 <HAL_GPIO_Init+0x330>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	4013      	ands	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c5c:	4a26      	ldr	r2, [pc, #152]	@ (8002cf8 <HAL_GPIO_Init+0x330>)
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c62:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <HAL_GPIO_Init+0x330>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	43db      	mvns	r3, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c86:	4a1c      	ldr	r2, [pc, #112]	@ (8002cf8 <HAL_GPIO_Init+0x330>)
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf8 <HAL_GPIO_Init+0x330>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	43db      	mvns	r3, r3
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d003      	beq.n	8002cb0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cb0:	4a11      	ldr	r2, [pc, #68]	@ (8002cf8 <HAL_GPIO_Init+0x330>)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	61fb      	str	r3, [r7, #28]
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	2b0f      	cmp	r3, #15
 8002cc0:	f67f ae90 	bls.w	80029e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cc4:	bf00      	nop
 8002cc6:	bf00      	nop
 8002cc8:	3724      	adds	r7, #36	@ 0x24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	40013800 	.word	0x40013800
 8002cd8:	40020000 	.word	0x40020000
 8002cdc:	40020400 	.word	0x40020400
 8002ce0:	40020800 	.word	0x40020800
 8002ce4:	40020c00 	.word	0x40020c00
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	40021400 	.word	0x40021400
 8002cf0:	40021800 	.word	0x40021800
 8002cf4:	40021c00 	.word	0x40021c00
 8002cf8:	40013c00 	.word	0x40013c00

08002cfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e267      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d075      	beq.n	8002e06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d1a:	4b88      	ldr	r3, [pc, #544]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 030c 	and.w	r3, r3, #12
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d00c      	beq.n	8002d40 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d26:	4b85      	ldr	r3, [pc, #532]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d2e:	2b08      	cmp	r3, #8
 8002d30:	d112      	bne.n	8002d58 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d32:	4b82      	ldr	r3, [pc, #520]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d3e:	d10b      	bne.n	8002d58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d40:	4b7e      	ldr	r3, [pc, #504]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d05b      	beq.n	8002e04 <HAL_RCC_OscConfig+0x108>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d157      	bne.n	8002e04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e242      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d60:	d106      	bne.n	8002d70 <HAL_RCC_OscConfig+0x74>
 8002d62:	4b76      	ldr	r3, [pc, #472]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a75      	ldr	r2, [pc, #468]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	e01d      	b.n	8002dac <HAL_RCC_OscConfig+0xb0>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d78:	d10c      	bne.n	8002d94 <HAL_RCC_OscConfig+0x98>
 8002d7a:	4b70      	ldr	r3, [pc, #448]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a6f      	ldr	r2, [pc, #444]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d84:	6013      	str	r3, [r2, #0]
 8002d86:	4b6d      	ldr	r3, [pc, #436]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a6c      	ldr	r2, [pc, #432]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	e00b      	b.n	8002dac <HAL_RCC_OscConfig+0xb0>
 8002d94:	4b69      	ldr	r3, [pc, #420]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a68      	ldr	r2, [pc, #416]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	4b66      	ldr	r3, [pc, #408]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a65      	ldr	r2, [pc, #404]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002da6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d013      	beq.n	8002ddc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db4:	f7fe ff0a 	bl	8001bcc <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dbc:	f7fe ff06 	bl	8001bcc <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b64      	cmp	r3, #100	@ 0x64
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e207      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dce:	4b5b      	ldr	r3, [pc, #364]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCC_OscConfig+0xc0>
 8002dda:	e014      	b.n	8002e06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ddc:	f7fe fef6 	bl	8001bcc <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002de4:	f7fe fef2 	bl	8001bcc <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b64      	cmp	r3, #100	@ 0x64
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e1f3      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002df6:	4b51      	ldr	r3, [pc, #324]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f0      	bne.n	8002de4 <HAL_RCC_OscConfig+0xe8>
 8002e02:	e000      	b.n	8002e06 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d063      	beq.n	8002eda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e12:	4b4a      	ldr	r3, [pc, #296]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 030c 	and.w	r3, r3, #12
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00b      	beq.n	8002e36 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e1e:	4b47      	ldr	r3, [pc, #284]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e26:	2b08      	cmp	r3, #8
 8002e28:	d11c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e2a:	4b44      	ldr	r3, [pc, #272]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d116      	bne.n	8002e64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e36:	4b41      	ldr	r3, [pc, #260]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d005      	beq.n	8002e4e <HAL_RCC_OscConfig+0x152>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d001      	beq.n	8002e4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e1c7      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	4937      	ldr	r1, [pc, #220]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e62:	e03a      	b.n	8002eda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d020      	beq.n	8002eae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e6c:	4b34      	ldr	r3, [pc, #208]	@ (8002f40 <HAL_RCC_OscConfig+0x244>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e72:	f7fe feab 	bl	8001bcc <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e78:	e008      	b.n	8002e8c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e7a:	f7fe fea7 	bl	8001bcc <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e1a8      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8c:	4b2b      	ldr	r3, [pc, #172]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0f0      	beq.n	8002e7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e98:	4b28      	ldr	r3, [pc, #160]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	4925      	ldr	r1, [pc, #148]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	600b      	str	r3, [r1, #0]
 8002eac:	e015      	b.n	8002eda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eae:	4b24      	ldr	r3, [pc, #144]	@ (8002f40 <HAL_RCC_OscConfig+0x244>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb4:	f7fe fe8a 	bl	8001bcc <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ebc:	f7fe fe86 	bl	8001bcc <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e187      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ece:	4b1b      	ldr	r3, [pc, #108]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1f0      	bne.n	8002ebc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0308 	and.w	r3, r3, #8
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d036      	beq.n	8002f54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d016      	beq.n	8002f1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eee:	4b15      	ldr	r3, [pc, #84]	@ (8002f44 <HAL_RCC_OscConfig+0x248>)
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef4:	f7fe fe6a 	bl	8001bcc <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002efc:	f7fe fe66 	bl	8001bcc <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e167      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f3c <HAL_RCC_OscConfig+0x240>)
 8002f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0f0      	beq.n	8002efc <HAL_RCC_OscConfig+0x200>
 8002f1a:	e01b      	b.n	8002f54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f1c:	4b09      	ldr	r3, [pc, #36]	@ (8002f44 <HAL_RCC_OscConfig+0x248>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f22:	f7fe fe53 	bl	8001bcc <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f28:	e00e      	b.n	8002f48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f2a:	f7fe fe4f 	bl	8001bcc <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d907      	bls.n	8002f48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e150      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	42470000 	.word	0x42470000
 8002f44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f48:	4b88      	ldr	r3, [pc, #544]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002f4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1ea      	bne.n	8002f2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f000 8097 	beq.w	8003090 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f62:	2300      	movs	r3, #0
 8002f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f66:	4b81      	ldr	r3, [pc, #516]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10f      	bne.n	8002f92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f72:	2300      	movs	r3, #0
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	4b7d      	ldr	r3, [pc, #500]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7a:	4a7c      	ldr	r2, [pc, #496]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f82:	4b7a      	ldr	r3, [pc, #488]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f8a:	60bb      	str	r3, [r7, #8]
 8002f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f92:	4b77      	ldr	r3, [pc, #476]	@ (8003170 <HAL_RCC_OscConfig+0x474>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d118      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f9e:	4b74      	ldr	r3, [pc, #464]	@ (8003170 <HAL_RCC_OscConfig+0x474>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a73      	ldr	r2, [pc, #460]	@ (8003170 <HAL_RCC_OscConfig+0x474>)
 8002fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002faa:	f7fe fe0f 	bl	8001bcc <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fb2:	f7fe fe0b 	bl	8001bcc <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e10c      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8003170 <HAL_RCC_OscConfig+0x474>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0f0      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d106      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x2ea>
 8002fd8:	4b64      	ldr	r3, [pc, #400]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fdc:	4a63      	ldr	r2, [pc, #396]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fe4:	e01c      	b.n	8003020 <HAL_RCC_OscConfig+0x324>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	d10c      	bne.n	8003008 <HAL_RCC_OscConfig+0x30c>
 8002fee:	4b5f      	ldr	r3, [pc, #380]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ff2:	4a5e      	ldr	r2, [pc, #376]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002ff4:	f043 0304 	orr.w	r3, r3, #4
 8002ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ffa:	4b5c      	ldr	r3, [pc, #368]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8002ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffe:	4a5b      	ldr	r2, [pc, #364]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8003000:	f043 0301 	orr.w	r3, r3, #1
 8003004:	6713      	str	r3, [r2, #112]	@ 0x70
 8003006:	e00b      	b.n	8003020 <HAL_RCC_OscConfig+0x324>
 8003008:	4b58      	ldr	r3, [pc, #352]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 800300a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800300c:	4a57      	ldr	r2, [pc, #348]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 800300e:	f023 0301 	bic.w	r3, r3, #1
 8003012:	6713      	str	r3, [r2, #112]	@ 0x70
 8003014:	4b55      	ldr	r3, [pc, #340]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8003016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003018:	4a54      	ldr	r2, [pc, #336]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 800301a:	f023 0304 	bic.w	r3, r3, #4
 800301e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d015      	beq.n	8003054 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003028:	f7fe fdd0 	bl	8001bcc <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800302e:	e00a      	b.n	8003046 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003030:	f7fe fdcc 	bl	8001bcc <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e0cb      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003046:	4b49      	ldr	r3, [pc, #292]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8003048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0ee      	beq.n	8003030 <HAL_RCC_OscConfig+0x334>
 8003052:	e014      	b.n	800307e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003054:	f7fe fdba 	bl	8001bcc <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800305a:	e00a      	b.n	8003072 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800305c:	f7fe fdb6 	bl	8001bcc <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800306a:	4293      	cmp	r3, r2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e0b5      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003072:	4b3e      	ldr	r3, [pc, #248]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8003074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1ee      	bne.n	800305c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800307e:	7dfb      	ldrb	r3, [r7, #23]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d105      	bne.n	8003090 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003084:	4b39      	ldr	r3, [pc, #228]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8003086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003088:	4a38      	ldr	r2, [pc, #224]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 800308a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800308e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 80a1 	beq.w	80031dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800309a:	4b34      	ldr	r3, [pc, #208]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 030c 	and.w	r3, r3, #12
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d05c      	beq.n	8003160 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d141      	bne.n	8003132 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ae:	4b31      	ldr	r3, [pc, #196]	@ (8003174 <HAL_RCC_OscConfig+0x478>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b4:	f7fe fd8a 	bl	8001bcc <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030bc:	f7fe fd86 	bl	8001bcc <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e087      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ce:	4b27      	ldr	r3, [pc, #156]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f0      	bne.n	80030bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	69da      	ldr	r2, [r3, #28]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	431a      	orrs	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e8:	019b      	lsls	r3, r3, #6
 80030ea:	431a      	orrs	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f0:	085b      	lsrs	r3, r3, #1
 80030f2:	3b01      	subs	r3, #1
 80030f4:	041b      	lsls	r3, r3, #16
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fc:	061b      	lsls	r3, r3, #24
 80030fe:	491b      	ldr	r1, [pc, #108]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8003100:	4313      	orrs	r3, r2
 8003102:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003104:	4b1b      	ldr	r3, [pc, #108]	@ (8003174 <HAL_RCC_OscConfig+0x478>)
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310a:	f7fe fd5f 	bl	8001bcc <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003112:	f7fe fd5b 	bl	8001bcc <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e05c      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003124:	4b11      	ldr	r3, [pc, #68]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d0f0      	beq.n	8003112 <HAL_RCC_OscConfig+0x416>
 8003130:	e054      	b.n	80031dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003132:	4b10      	ldr	r3, [pc, #64]	@ (8003174 <HAL_RCC_OscConfig+0x478>)
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003138:	f7fe fd48 	bl	8001bcc <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800313e:	e008      	b.n	8003152 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003140:	f7fe fd44 	bl	8001bcc <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e045      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003152:	4b06      	ldr	r3, [pc, #24]	@ (800316c <HAL_RCC_OscConfig+0x470>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f0      	bne.n	8003140 <HAL_RCC_OscConfig+0x444>
 800315e:	e03d      	b.n	80031dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d107      	bne.n	8003178 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e038      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
 800316c:	40023800 	.word	0x40023800
 8003170:	40007000 	.word	0x40007000
 8003174:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003178:	4b1b      	ldr	r3, [pc, #108]	@ (80031e8 <HAL_RCC_OscConfig+0x4ec>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	2b01      	cmp	r3, #1
 8003184:	d028      	beq.n	80031d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003190:	429a      	cmp	r2, r3
 8003192:	d121      	bne.n	80031d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800319e:	429a      	cmp	r2, r3
 80031a0:	d11a      	bne.n	80031d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80031a8:	4013      	ands	r3, r2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80031ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d111      	bne.n	80031d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031be:	085b      	lsrs	r3, r3, #1
 80031c0:	3b01      	subs	r3, #1
 80031c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d107      	bne.n	80031d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d001      	beq.n	80031dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e000      	b.n	80031de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	40023800 	.word	0x40023800

080031ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e0cc      	b.n	800339a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003200:	4b68      	ldr	r3, [pc, #416]	@ (80033a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	683a      	ldr	r2, [r7, #0]
 800320a:	429a      	cmp	r2, r3
 800320c:	d90c      	bls.n	8003228 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800320e:	4b65      	ldr	r3, [pc, #404]	@ (80033a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	b2d2      	uxtb	r2, r2
 8003214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003216:	4b63      	ldr	r3, [pc, #396]	@ (80033a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	429a      	cmp	r2, r3
 8003222:	d001      	beq.n	8003228 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e0b8      	b.n	800339a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d020      	beq.n	8003276 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003240:	4b59      	ldr	r3, [pc, #356]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	4a58      	ldr	r2, [pc, #352]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003246:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800324a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0308 	and.w	r3, r3, #8
 8003254:	2b00      	cmp	r3, #0
 8003256:	d005      	beq.n	8003264 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003258:	4b53      	ldr	r3, [pc, #332]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	4a52      	ldr	r2, [pc, #328]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 800325e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003262:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003264:	4b50      	ldr	r3, [pc, #320]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	494d      	ldr	r1, [pc, #308]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003272:	4313      	orrs	r3, r2
 8003274:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d044      	beq.n	800330c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d107      	bne.n	800329a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328a:	4b47      	ldr	r3, [pc, #284]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d119      	bne.n	80032ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e07f      	b.n	800339a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d003      	beq.n	80032aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d107      	bne.n	80032ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032aa:	4b3f      	ldr	r3, [pc, #252]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d109      	bne.n	80032ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e06f      	b.n	800339a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032ba:	4b3b      	ldr	r3, [pc, #236]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e067      	b.n	800339a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ca:	4b37      	ldr	r3, [pc, #220]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f023 0203 	bic.w	r2, r3, #3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	4934      	ldr	r1, [pc, #208]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032dc:	f7fe fc76 	bl	8001bcc <HAL_GetTick>
 80032e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e2:	e00a      	b.n	80032fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e4:	f7fe fc72 	bl	8001bcc <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e04f      	b.n	800339a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032fa:	4b2b      	ldr	r3, [pc, #172]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 020c 	and.w	r2, r3, #12
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	429a      	cmp	r2, r3
 800330a:	d1eb      	bne.n	80032e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800330c:	4b25      	ldr	r3, [pc, #148]	@ (80033a4 <HAL_RCC_ClockConfig+0x1b8>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0307 	and.w	r3, r3, #7
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	429a      	cmp	r2, r3
 8003318:	d20c      	bcs.n	8003334 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800331a:	4b22      	ldr	r3, [pc, #136]	@ (80033a4 <HAL_RCC_ClockConfig+0x1b8>)
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003322:	4b20      	ldr	r3, [pc, #128]	@ (80033a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	429a      	cmp	r2, r3
 800332e:	d001      	beq.n	8003334 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e032      	b.n	800339a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	2b00      	cmp	r3, #0
 800333e:	d008      	beq.n	8003352 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003340:	4b19      	ldr	r3, [pc, #100]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	4916      	ldr	r1, [pc, #88]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 800334e:	4313      	orrs	r3, r2
 8003350:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0308 	and.w	r3, r3, #8
 800335a:	2b00      	cmp	r3, #0
 800335c:	d009      	beq.n	8003372 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800335e:	4b12      	ldr	r3, [pc, #72]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	490e      	ldr	r1, [pc, #56]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 800336e:	4313      	orrs	r3, r2
 8003370:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003372:	f000 f821 	bl	80033b8 <HAL_RCC_GetSysClockFreq>
 8003376:	4602      	mov	r2, r0
 8003378:	4b0b      	ldr	r3, [pc, #44]	@ (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	091b      	lsrs	r3, r3, #4
 800337e:	f003 030f 	and.w	r3, r3, #15
 8003382:	490a      	ldr	r1, [pc, #40]	@ (80033ac <HAL_RCC_ClockConfig+0x1c0>)
 8003384:	5ccb      	ldrb	r3, [r1, r3]
 8003386:	fa22 f303 	lsr.w	r3, r2, r3
 800338a:	4a09      	ldr	r2, [pc, #36]	@ (80033b0 <HAL_RCC_ClockConfig+0x1c4>)
 800338c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800338e:	4b09      	ldr	r3, [pc, #36]	@ (80033b4 <HAL_RCC_ClockConfig+0x1c8>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f7fe fbd8 	bl	8001b48 <HAL_InitTick>

  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	40023c00 	.word	0x40023c00
 80033a8:	40023800 	.word	0x40023800
 80033ac:	08008d18 	.word	0x08008d18
 80033b0:	20000000 	.word	0x20000000
 80033b4:	20000004 	.word	0x20000004

080033b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033bc:	b094      	sub	sp, #80	@ 0x50
 80033be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80033cc:	2300      	movs	r3, #0
 80033ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033d0:	4b7c      	ldr	r3, [pc, #496]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x20c>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 030c 	and.w	r3, r3, #12
 80033d8:	2b08      	cmp	r3, #8
 80033da:	d00d      	beq.n	80033f8 <HAL_RCC_GetSysClockFreq+0x40>
 80033dc:	2b08      	cmp	r3, #8
 80033de:	f200 80e7 	bhi.w	80035b0 <HAL_RCC_GetSysClockFreq+0x1f8>
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d002      	beq.n	80033ec <HAL_RCC_GetSysClockFreq+0x34>
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d003      	beq.n	80033f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80033ea:	e0e1      	b.n	80035b0 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033ec:	4b76      	ldr	r3, [pc, #472]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x210>)
 80033ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033f0:	e0e1      	b.n	80035b6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033f2:	4b76      	ldr	r3, [pc, #472]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x214>)
 80033f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033f6:	e0de      	b.n	80035b6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033f8:	4b72      	ldr	r3, [pc, #456]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x20c>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003400:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003402:	4b70      	ldr	r3, [pc, #448]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d065      	beq.n	80034da <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800340e:	4b6d      	ldr	r3, [pc, #436]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	099b      	lsrs	r3, r3, #6
 8003414:	2200      	movs	r2, #0
 8003416:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003418:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800341a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800341c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003420:	633b      	str	r3, [r7, #48]	@ 0x30
 8003422:	2300      	movs	r3, #0
 8003424:	637b      	str	r3, [r7, #52]	@ 0x34
 8003426:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800342a:	4622      	mov	r2, r4
 800342c:	462b      	mov	r3, r5
 800342e:	f04f 0000 	mov.w	r0, #0
 8003432:	f04f 0100 	mov.w	r1, #0
 8003436:	0159      	lsls	r1, r3, #5
 8003438:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800343c:	0150      	lsls	r0, r2, #5
 800343e:	4602      	mov	r2, r0
 8003440:	460b      	mov	r3, r1
 8003442:	4621      	mov	r1, r4
 8003444:	1a51      	subs	r1, r2, r1
 8003446:	6139      	str	r1, [r7, #16]
 8003448:	4629      	mov	r1, r5
 800344a:	eb63 0301 	sbc.w	r3, r3, r1
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	f04f 0200 	mov.w	r2, #0
 8003454:	f04f 0300 	mov.w	r3, #0
 8003458:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800345c:	4659      	mov	r1, fp
 800345e:	018b      	lsls	r3, r1, #6
 8003460:	4651      	mov	r1, sl
 8003462:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003466:	4651      	mov	r1, sl
 8003468:	018a      	lsls	r2, r1, #6
 800346a:	46d4      	mov	ip, sl
 800346c:	ebb2 080c 	subs.w	r8, r2, ip
 8003470:	4659      	mov	r1, fp
 8003472:	eb63 0901 	sbc.w	r9, r3, r1
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003482:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003486:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800348a:	4690      	mov	r8, r2
 800348c:	4699      	mov	r9, r3
 800348e:	4623      	mov	r3, r4
 8003490:	eb18 0303 	adds.w	r3, r8, r3
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	462b      	mov	r3, r5
 8003498:	eb49 0303 	adc.w	r3, r9, r3
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	f04f 0200 	mov.w	r2, #0
 80034a2:	f04f 0300 	mov.w	r3, #0
 80034a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80034aa:	4629      	mov	r1, r5
 80034ac:	024b      	lsls	r3, r1, #9
 80034ae:	4620      	mov	r0, r4
 80034b0:	4629      	mov	r1, r5
 80034b2:	4604      	mov	r4, r0
 80034b4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80034b8:	4601      	mov	r1, r0
 80034ba:	024a      	lsls	r2, r1, #9
 80034bc:	4610      	mov	r0, r2
 80034be:	4619      	mov	r1, r3
 80034c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034c2:	2200      	movs	r2, #0
 80034c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80034cc:	f7fd fe3a 	bl	8001144 <__aeabi_uldivmod>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4613      	mov	r3, r2
 80034d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034d8:	e05c      	b.n	8003594 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034da:	4b3a      	ldr	r3, [pc, #232]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x20c>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	099b      	lsrs	r3, r3, #6
 80034e0:	2200      	movs	r2, #0
 80034e2:	4618      	mov	r0, r3
 80034e4:	4611      	mov	r1, r2
 80034e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034ea:	623b      	str	r3, [r7, #32]
 80034ec:	2300      	movs	r3, #0
 80034ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80034f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034f4:	4642      	mov	r2, r8
 80034f6:	464b      	mov	r3, r9
 80034f8:	f04f 0000 	mov.w	r0, #0
 80034fc:	f04f 0100 	mov.w	r1, #0
 8003500:	0159      	lsls	r1, r3, #5
 8003502:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003506:	0150      	lsls	r0, r2, #5
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	46c4      	mov	ip, r8
 800350e:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003512:	4640      	mov	r0, r8
 8003514:	4649      	mov	r1, r9
 8003516:	468c      	mov	ip, r1
 8003518:	eb63 0b0c 	sbc.w	fp, r3, ip
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	f04f 0300 	mov.w	r3, #0
 8003524:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003528:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800352c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003530:	ebb2 040a 	subs.w	r4, r2, sl
 8003534:	eb63 050b 	sbc.w	r5, r3, fp
 8003538:	f04f 0200 	mov.w	r2, #0
 800353c:	f04f 0300 	mov.w	r3, #0
 8003540:	00eb      	lsls	r3, r5, #3
 8003542:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003546:	00e2      	lsls	r2, r4, #3
 8003548:	4614      	mov	r4, r2
 800354a:	461d      	mov	r5, r3
 800354c:	4603      	mov	r3, r0
 800354e:	18e3      	adds	r3, r4, r3
 8003550:	603b      	str	r3, [r7, #0]
 8003552:	460b      	mov	r3, r1
 8003554:	eb45 0303 	adc.w	r3, r5, r3
 8003558:	607b      	str	r3, [r7, #4]
 800355a:	f04f 0200 	mov.w	r2, #0
 800355e:	f04f 0300 	mov.w	r3, #0
 8003562:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003566:	4629      	mov	r1, r5
 8003568:	028b      	lsls	r3, r1, #10
 800356a:	4620      	mov	r0, r4
 800356c:	4629      	mov	r1, r5
 800356e:	4604      	mov	r4, r0
 8003570:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003574:	4601      	mov	r1, r0
 8003576:	028a      	lsls	r2, r1, #10
 8003578:	4610      	mov	r0, r2
 800357a:	4619      	mov	r1, r3
 800357c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800357e:	2200      	movs	r2, #0
 8003580:	61bb      	str	r3, [r7, #24]
 8003582:	61fa      	str	r2, [r7, #28]
 8003584:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003588:	f7fd fddc 	bl	8001144 <__aeabi_uldivmod>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	4613      	mov	r3, r2
 8003592:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003594:	4b0b      	ldr	r3, [pc, #44]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	0c1b      	lsrs	r3, r3, #16
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	3301      	adds	r3, #1
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80035a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035ae:	e002      	b.n	80035b6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035b0:	4b05      	ldr	r3, [pc, #20]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x210>)
 80035b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3750      	adds	r7, #80	@ 0x50
 80035bc:	46bd      	mov	sp, r7
 80035be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035c2:	bf00      	nop
 80035c4:	40023800 	.word	0x40023800
 80035c8:	00f42400 	.word	0x00f42400
 80035cc:	007a1200 	.word	0x007a1200

080035d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035d4:	4b02      	ldr	r3, [pc, #8]	@ (80035e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80035d6:	681b      	ldr	r3, [r3, #0]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr
 80035e0:	20000000 	.word	0x20000000

080035e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035e8:	f7ff fff2 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 80035ec:	4602      	mov	r2, r0
 80035ee:	4b05      	ldr	r3, [pc, #20]	@ (8003604 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	0a9b      	lsrs	r3, r3, #10
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	4903      	ldr	r1, [pc, #12]	@ (8003608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035fa:	5ccb      	ldrb	r3, [r1, r3]
 80035fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003600:	4618      	mov	r0, r3
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40023800 	.word	0x40023800
 8003608:	08008d28 	.word	0x08008d28

0800360c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003610:	f7ff ffde 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 8003614:	4602      	mov	r2, r0
 8003616:	4b05      	ldr	r3, [pc, #20]	@ (800362c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	0b5b      	lsrs	r3, r3, #13
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	4903      	ldr	r1, [pc, #12]	@ (8003630 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003622:	5ccb      	ldrb	r3, [r1, r3]
 8003624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003628:	4618      	mov	r0, r3
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40023800 	.word	0x40023800
 8003630:	08008d28 	.word	0x08008d28

08003634 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e042      	b.n	80036cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d106      	bne.n	8003660 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7fe f8d0 	bl	8001800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2224      	movs	r2, #36	@ 0x24
 8003664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68da      	ldr	r2, [r3, #12]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003676:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 fd79 	bl	8004170 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800368c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	695a      	ldr	r2, [r3, #20]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800369c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68da      	ldr	r2, [r3, #12]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2220      	movs	r2, #32
 80036b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3708      	adds	r7, #8
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b08a      	sub	sp, #40	@ 0x28
 80036d8:	af02      	add	r7, sp, #8
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	603b      	str	r3, [r7, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	2b20      	cmp	r3, #32
 80036f2:	d175      	bne.n	80037e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d002      	beq.n	8003700 <HAL_UART_Transmit+0x2c>
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e06e      	b.n	80037e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2221      	movs	r2, #33	@ 0x21
 800370e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003712:	f7fe fa5b 	bl	8001bcc <HAL_GetTick>
 8003716:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	88fa      	ldrh	r2, [r7, #6]
 800371c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	88fa      	ldrh	r2, [r7, #6]
 8003722:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800372c:	d108      	bne.n	8003740 <HAL_UART_Transmit+0x6c>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d104      	bne.n	8003740 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	61bb      	str	r3, [r7, #24]
 800373e:	e003      	b.n	8003748 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003744:	2300      	movs	r3, #0
 8003746:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003748:	e02e      	b.n	80037a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	2200      	movs	r2, #0
 8003752:	2180      	movs	r1, #128	@ 0x80
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 fb19 	bl	8003d8c <UART_WaitOnFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d005      	beq.n	800376c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e03a      	b.n	80037e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10b      	bne.n	800378a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	881b      	ldrh	r3, [r3, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003780:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	3302      	adds	r3, #2
 8003786:	61bb      	str	r3, [r7, #24]
 8003788:	e007      	b.n	800379a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	781a      	ldrb	r2, [r3, #0]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	3301      	adds	r3, #1
 8003798:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800379e:	b29b      	uxth	r3, r3
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1cb      	bne.n	800374a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	2200      	movs	r2, #0
 80037ba:	2140      	movs	r1, #64	@ 0x40
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 fae5 	bl	8003d8c <UART_WaitOnFlagUntilTimeout>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d005      	beq.n	80037d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e006      	b.n	80037e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80037dc:	2300      	movs	r3, #0
 80037de:	e000      	b.n	80037e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80037e0:	2302      	movs	r3, #2
  }
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3720      	adds	r7, #32
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b0ba      	sub	sp, #232	@ 0xe8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003812:	2300      	movs	r3, #0
 8003814:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003818:	2300      	movs	r3, #0
 800381a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800381e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003822:	f003 030f 	and.w	r3, r3, #15
 8003826:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800382a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10f      	bne.n	8003852 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003836:	f003 0320 	and.w	r3, r3, #32
 800383a:	2b00      	cmp	r3, #0
 800383c:	d009      	beq.n	8003852 <HAL_UART_IRQHandler+0x66>
 800383e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003842:	f003 0320 	and.w	r3, r3, #32
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 fbd1 	bl	8003ff2 <UART_Receive_IT>
      return;
 8003850:	e273      	b.n	8003d3a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003852:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 80de 	beq.w	8003a18 <HAL_UART_IRQHandler+0x22c>
 800385c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b00      	cmp	r3, #0
 8003866:	d106      	bne.n	8003876 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800386c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 80d1 	beq.w	8003a18 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00b      	beq.n	800389a <HAL_UART_IRQHandler+0xae>
 8003882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388a:	2b00      	cmp	r3, #0
 800388c:	d005      	beq.n	800389a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003892:	f043 0201 	orr.w	r2, r3, #1
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800389a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800389e:	f003 0304 	and.w	r3, r3, #4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00b      	beq.n	80038be <HAL_UART_IRQHandler+0xd2>
 80038a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d005      	beq.n	80038be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b6:	f043 0202 	orr.w	r2, r3, #2
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80038be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00b      	beq.n	80038e2 <HAL_UART_IRQHandler+0xf6>
 80038ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d005      	beq.n	80038e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038da:	f043 0204 	orr.w	r2, r3, #4
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80038e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038e6:	f003 0308 	and.w	r3, r3, #8
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d011      	beq.n	8003912 <HAL_UART_IRQHandler+0x126>
 80038ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038f2:	f003 0320 	and.w	r3, r3, #32
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d105      	bne.n	8003906 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80038fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d005      	beq.n	8003912 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390a:	f043 0208 	orr.w	r2, r3, #8
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 820a 	beq.w	8003d30 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800391c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003920:	f003 0320 	and.w	r3, r3, #32
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <HAL_UART_IRQHandler+0x14e>
 8003928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800392c:	f003 0320 	and.w	r3, r3, #32
 8003930:	2b00      	cmp	r3, #0
 8003932:	d002      	beq.n	800393a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fb5c 	bl	8003ff2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003944:	2b40      	cmp	r3, #64	@ 0x40
 8003946:	bf0c      	ite	eq
 8003948:	2301      	moveq	r3, #1
 800394a:	2300      	movne	r3, #0
 800394c:	b2db      	uxtb	r3, r3
 800394e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d103      	bne.n	8003966 <HAL_UART_IRQHandler+0x17a>
 800395e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003962:	2b00      	cmp	r3, #0
 8003964:	d04f      	beq.n	8003a06 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 fa69 	bl	8003e3e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003976:	2b40      	cmp	r3, #64	@ 0x40
 8003978:	d141      	bne.n	80039fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	3314      	adds	r3, #20
 8003980:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003984:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003988:	e853 3f00 	ldrex	r3, [r3]
 800398c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003990:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003994:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003998:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	3314      	adds	r3, #20
 80039a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80039a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80039aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80039b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80039b6:	e841 2300 	strex	r3, r2, [r1]
 80039ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80039be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1d9      	bne.n	800397a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d013      	beq.n	80039f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d2:	4a8a      	ldr	r2, [pc, #552]	@ (8003bfc <HAL_UART_IRQHandler+0x410>)
 80039d4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039da:	4618      	mov	r0, r3
 80039dc:	f7fe ffd3 	bl	8002986 <HAL_DMA_Abort_IT>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d016      	beq.n	8003a14 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80039f0:	4610      	mov	r0, r2
 80039f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039f4:	e00e      	b.n	8003a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 f9b4 	bl	8003d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039fc:	e00a      	b.n	8003a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f9b0 	bl	8003d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a04:	e006      	b.n	8003a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 f9ac 	bl	8003d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003a12:	e18d      	b.n	8003d30 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a14:	bf00      	nop
    return;
 8003a16:	e18b      	b.n	8003d30 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	f040 8167 	bne.w	8003cf0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a26:	f003 0310 	and.w	r3, r3, #16
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 8160 	beq.w	8003cf0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 8159 	beq.w	8003cf0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60bb      	str	r3, [r7, #8]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	60bb      	str	r3, [r7, #8]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	60bb      	str	r3, [r7, #8]
 8003a52:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5e:	2b40      	cmp	r3, #64	@ 0x40
 8003a60:	f040 80ce 	bne.w	8003c00 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003a70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 80a9 	beq.w	8003bcc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a82:	429a      	cmp	r2, r3
 8003a84:	f080 80a2 	bcs.w	8003bcc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a8e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a9a:	f000 8088 	beq.w	8003bae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	330c      	adds	r3, #12
 8003aa4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003aac:	e853 3f00 	ldrex	r3, [r3]
 8003ab0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003ab4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ab8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003abc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	330c      	adds	r3, #12
 8003ac6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003aca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ace:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003ad6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003ada:	e841 2300 	strex	r3, r2, [r1]
 8003ade:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003ae2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1d9      	bne.n	8003a9e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	3314      	adds	r3, #20
 8003af0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003af4:	e853 3f00 	ldrex	r3, [r3]
 8003af8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003afa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003afc:	f023 0301 	bic.w	r3, r3, #1
 8003b00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	3314      	adds	r3, #20
 8003b0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003b0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003b12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003b16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003b1a:	e841 2300 	strex	r3, r2, [r1]
 8003b1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003b20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1e1      	bne.n	8003aea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	3314      	adds	r3, #20
 8003b2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b30:	e853 3f00 	ldrex	r3, [r3]
 8003b34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003b36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	3314      	adds	r3, #20
 8003b46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003b4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003b4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003b50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b52:	e841 2300 	strex	r3, r2, [r1]
 8003b56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003b58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1e3      	bne.n	8003b26 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2220      	movs	r2, #32
 8003b62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	330c      	adds	r3, #12
 8003b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b76:	e853 3f00 	ldrex	r3, [r3]
 8003b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b7e:	f023 0310 	bic.w	r3, r3, #16
 8003b82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	330c      	adds	r3, #12
 8003b8c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003b90:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b92:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b98:	e841 2300 	strex	r3, r2, [r1]
 8003b9c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1e3      	bne.n	8003b6c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7fe fe7c 	bl	80028a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f8d6 	bl	8003d76 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003bca:	e0b3      	b.n	8003d34 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003bd0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	f040 80ad 	bne.w	8003d34 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bde:	69db      	ldr	r3, [r3, #28]
 8003be0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003be4:	f040 80a6 	bne.w	8003d34 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2202      	movs	r2, #2
 8003bec:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f000 f8be 	bl	8003d76 <HAL_UARTEx_RxEventCallback>
      return;
 8003bfa:	e09b      	b.n	8003d34 <HAL_UART_IRQHandler+0x548>
 8003bfc:	08003f03 	.word	0x08003f03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	f000 808e 	beq.w	8003d38 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003c1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 8089 	beq.w	8003d38 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	330c      	adds	r3, #12
 8003c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c30:	e853 3f00 	ldrex	r3, [r3]
 8003c34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	330c      	adds	r3, #12
 8003c46:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003c4a:	647a      	str	r2, [r7, #68]	@ 0x44
 8003c4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c52:	e841 2300 	strex	r3, r2, [r1]
 8003c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1e3      	bne.n	8003c26 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	3314      	adds	r3, #20
 8003c64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c68:	e853 3f00 	ldrex	r3, [r3]
 8003c6c:	623b      	str	r3, [r7, #32]
   return(result);
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	f023 0301 	bic.w	r3, r3, #1
 8003c74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	3314      	adds	r3, #20
 8003c7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003c82:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c8a:	e841 2300 	strex	r3, r2, [r1]
 8003c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1e3      	bne.n	8003c5e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	330c      	adds	r3, #12
 8003caa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	e853 3f00 	ldrex	r3, [r3]
 8003cb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f023 0310 	bic.w	r3, r3, #16
 8003cba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	330c      	adds	r3, #12
 8003cc4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003cc8:	61fa      	str	r2, [r7, #28]
 8003cca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ccc:	69b9      	ldr	r1, [r7, #24]
 8003cce:	69fa      	ldr	r2, [r7, #28]
 8003cd0:	e841 2300 	strex	r3, r2, [r1]
 8003cd4:	617b      	str	r3, [r7, #20]
   return(result);
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1e3      	bne.n	8003ca4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ce2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 f844 	bl	8003d76 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003cee:	e023      	b.n	8003d38 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003cf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d009      	beq.n	8003d10 <HAL_UART_IRQHandler+0x524>
 8003cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f90b 	bl	8003f24 <UART_Transmit_IT>
    return;
 8003d0e:	e014      	b.n	8003d3a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00e      	beq.n	8003d3a <HAL_UART_IRQHandler+0x54e>
 8003d1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f94a 	bl	8003fc2 <UART_EndTransmit_IT>
    return;
 8003d2e:	e004      	b.n	8003d3a <HAL_UART_IRQHandler+0x54e>
    return;
 8003d30:	bf00      	nop
 8003d32:	e002      	b.n	8003d3a <HAL_UART_IRQHandler+0x54e>
      return;
 8003d34:	bf00      	nop
 8003d36:	e000      	b.n	8003d3a <HAL_UART_IRQHandler+0x54e>
      return;
 8003d38:	bf00      	nop
  }
}
 8003d3a:	37e8      	adds	r7, #232	@ 0xe8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bc80      	pop	{r7}
 8003d50:	4770      	bx	lr

08003d52 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bc80      	pop	{r7}
 8003d62:	4770      	bx	lr

08003d64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr

08003d76 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b083      	sub	sp, #12
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
 8003d7e:	460b      	mov	r3, r1
 8003d80:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bc80      	pop	{r7}
 8003d8a:	4770      	bx	lr

08003d8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	603b      	str	r3, [r7, #0]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d9c:	e03b      	b.n	8003e16 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da4:	d037      	beq.n	8003e16 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003da6:	f7fd ff11 	bl	8001bcc <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	6a3a      	ldr	r2, [r7, #32]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d302      	bcc.n	8003dbc <UART_WaitOnFlagUntilTimeout+0x30>
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e03a      	b.n	8003e36 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d023      	beq.n	8003e16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	2b80      	cmp	r3, #128	@ 0x80
 8003dd2:	d020      	beq.n	8003e16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	2b40      	cmp	r3, #64	@ 0x40
 8003dd8:	d01d      	beq.n	8003e16 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0308 	and.w	r3, r3, #8
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d116      	bne.n	8003e16 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003de8:	2300      	movs	r3, #0
 8003dea:	617b      	str	r3, [r7, #20]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	617b      	str	r3, [r7, #20]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	617b      	str	r3, [r7, #20]
 8003dfc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 f81d 	bl	8003e3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2208      	movs	r2, #8
 8003e08:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e00f      	b.n	8003e36 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	68ba      	ldr	r2, [r7, #8]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	bf0c      	ite	eq
 8003e26:	2301      	moveq	r3, #1
 8003e28:	2300      	movne	r3, #0
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d0b4      	beq.n	8003d9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3718      	adds	r7, #24
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b095      	sub	sp, #84	@ 0x54
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	330c      	adds	r3, #12
 8003e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e50:	e853 3f00 	ldrex	r3, [r3]
 8003e54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	330c      	adds	r3, #12
 8003e64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e66:	643a      	str	r2, [r7, #64]	@ 0x40
 8003e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e6e:	e841 2300 	strex	r3, r2, [r1]
 8003e72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1e5      	bne.n	8003e46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	3314      	adds	r3, #20
 8003e80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e82:	6a3b      	ldr	r3, [r7, #32]
 8003e84:	e853 3f00 	ldrex	r3, [r3]
 8003e88:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	f023 0301 	bic.w	r3, r3, #1
 8003e90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	3314      	adds	r3, #20
 8003e98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ea0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ea2:	e841 2300 	strex	r3, r2, [r1]
 8003ea6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1e5      	bne.n	8003e7a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d119      	bne.n	8003eea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	330c      	adds	r3, #12
 8003ebc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	e853 3f00 	ldrex	r3, [r3]
 8003ec4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	f023 0310 	bic.w	r3, r3, #16
 8003ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	330c      	adds	r3, #12
 8003ed4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ed6:	61ba      	str	r2, [r7, #24]
 8003ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eda:	6979      	ldr	r1, [r7, #20]
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	e841 2300 	strex	r3, r2, [r1]
 8003ee2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1e5      	bne.n	8003eb6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2220      	movs	r2, #32
 8003eee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ef8:	bf00      	nop
 8003efa:	3754      	adds	r7, #84	@ 0x54
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr

08003f02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b084      	sub	sp, #16
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f7ff ff24 	bl	8003d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f1c:	bf00      	nop
 8003f1e:	3710      	adds	r7, #16
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b21      	cmp	r3, #33	@ 0x21
 8003f36:	d13e      	bne.n	8003fb6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f40:	d114      	bne.n	8003f6c <UART_Transmit_IT+0x48>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d110      	bne.n	8003f6c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	881b      	ldrh	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f5e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	1c9a      	adds	r2, r3, #2
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	621a      	str	r2, [r3, #32]
 8003f6a:	e008      	b.n	8003f7e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	1c59      	adds	r1, r3, #1
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6211      	str	r1, [r2, #32]
 8003f76:	781a      	ldrb	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	3b01      	subs	r3, #1
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10f      	bne.n	8003fb2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68da      	ldr	r2, [r3, #12]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fa0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fb0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	e000      	b.n	8003fb8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003fb6:	2302      	movs	r3, #2
  }
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3714      	adds	r7, #20
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bc80      	pop	{r7}
 8003fc0:	4770      	bx	lr

08003fc2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b082      	sub	sp, #8
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68da      	ldr	r2, [r3, #12]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fd8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7ff feac 	bl	8003d40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3708      	adds	r7, #8
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b08c      	sub	sp, #48	@ 0x30
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003ffe:	2300      	movs	r3, #0
 8004000:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b22      	cmp	r3, #34	@ 0x22
 800400c:	f040 80aa 	bne.w	8004164 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004018:	d115      	bne.n	8004046 <UART_Receive_IT+0x54>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d111      	bne.n	8004046 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004026:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	b29b      	uxth	r3, r3
 8004030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004034:	b29a      	uxth	r2, r3
 8004036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004038:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403e:	1c9a      	adds	r2, r3, #2
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	629a      	str	r2, [r3, #40]	@ 0x28
 8004044:	e024      	b.n	8004090 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004054:	d007      	beq.n	8004066 <UART_Receive_IT+0x74>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10a      	bne.n	8004074 <UART_Receive_IT+0x82>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	b2da      	uxtb	r2, r3
 800406e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004070:	701a      	strb	r2, [r3, #0]
 8004072:	e008      	b.n	8004086 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	b2db      	uxtb	r3, r3
 800407c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004080:	b2da      	uxtb	r2, r3
 8004082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004084:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004094:	b29b      	uxth	r3, r3
 8004096:	3b01      	subs	r3, #1
 8004098:	b29b      	uxth	r3, r3
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	4619      	mov	r1, r3
 800409e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d15d      	bne.n	8004160 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68da      	ldr	r2, [r3, #12]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0220 	bic.w	r2, r2, #32
 80040b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695a      	ldr	r2, [r3, #20]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0201 	bic.w	r2, r2, #1
 80040d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d135      	bne.n	8004156 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	330c      	adds	r3, #12
 80040f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	e853 3f00 	ldrex	r3, [r3]
 80040fe:	613b      	str	r3, [r7, #16]
   return(result);
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	f023 0310 	bic.w	r3, r3, #16
 8004106:	627b      	str	r3, [r7, #36]	@ 0x24
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	330c      	adds	r3, #12
 800410e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004110:	623a      	str	r2, [r7, #32]
 8004112:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004114:	69f9      	ldr	r1, [r7, #28]
 8004116:	6a3a      	ldr	r2, [r7, #32]
 8004118:	e841 2300 	strex	r3, r2, [r1]
 800411c:	61bb      	str	r3, [r7, #24]
   return(result);
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1e5      	bne.n	80040f0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0310 	and.w	r3, r3, #16
 800412e:	2b10      	cmp	r3, #16
 8004130:	d10a      	bne.n	8004148 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004132:	2300      	movs	r3, #0
 8004134:	60fb      	str	r3, [r7, #12]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800414c:	4619      	mov	r1, r3
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f7ff fe11 	bl	8003d76 <HAL_UARTEx_RxEventCallback>
 8004154:	e002      	b.n	800415c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7ff fdfb 	bl	8003d52 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800415c:	2300      	movs	r3, #0
 800415e:	e002      	b.n	8004166 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004160:	2300      	movs	r3, #0
 8004162:	e000      	b.n	8004166 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004164:	2302      	movs	r3, #2
  }
}
 8004166:	4618      	mov	r0, r3
 8004168:	3730      	adds	r7, #48	@ 0x30
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
	...

08004170 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004174:	b0c0      	sub	sp, #256	@ 0x100
 8004176:	af00      	add	r7, sp, #0
 8004178:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800417c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800418c:	68d9      	ldr	r1, [r3, #12]
 800418e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	ea40 0301 	orr.w	r3, r0, r1
 8004198:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800419a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	431a      	orrs	r2, r3
 80041a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	431a      	orrs	r2, r3
 80041b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b4:	69db      	ldr	r3, [r3, #28]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80041bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80041c8:	f021 010c 	bic.w	r1, r1, #12
 80041cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80041d6:	430b      	orrs	r3, r1
 80041d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80041e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041ea:	6999      	ldr	r1, [r3, #24]
 80041ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	ea40 0301 	orr.w	r3, r0, r1
 80041f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	4b91      	ldr	r3, [pc, #580]	@ (8004444 <UART_SetConfig+0x2d4>)
 8004200:	429a      	cmp	r2, r3
 8004202:	d005      	beq.n	8004210 <UART_SetConfig+0xa0>
 8004204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	4b8f      	ldr	r3, [pc, #572]	@ (8004448 <UART_SetConfig+0x2d8>)
 800420c:	429a      	cmp	r2, r3
 800420e:	d104      	bne.n	800421a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004210:	f7ff f9fc 	bl	800360c <HAL_RCC_GetPCLK2Freq>
 8004214:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004218:	e003      	b.n	8004222 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800421a:	f7ff f9e3 	bl	80035e4 <HAL_RCC_GetPCLK1Freq>
 800421e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800422c:	f040 8110 	bne.w	8004450 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004230:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004234:	2200      	movs	r2, #0
 8004236:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800423a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800423e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004242:	4622      	mov	r2, r4
 8004244:	462b      	mov	r3, r5
 8004246:	1891      	adds	r1, r2, r2
 8004248:	65b9      	str	r1, [r7, #88]	@ 0x58
 800424a:	415b      	adcs	r3, r3
 800424c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800424e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004252:	4620      	mov	r0, r4
 8004254:	4629      	mov	r1, r5
 8004256:	4604      	mov	r4, r0
 8004258:	eb12 0804 	adds.w	r8, r2, r4
 800425c:	460c      	mov	r4, r1
 800425e:	eb43 0904 	adc.w	r9, r3, r4
 8004262:	f04f 0200 	mov.w	r2, #0
 8004266:	f04f 0300 	mov.w	r3, #0
 800426a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800426e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004272:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004276:	4690      	mov	r8, r2
 8004278:	4699      	mov	r9, r3
 800427a:	4603      	mov	r3, r0
 800427c:	eb18 0303 	adds.w	r3, r8, r3
 8004280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004284:	460b      	mov	r3, r1
 8004286:	eb49 0303 	adc.w	r3, r9, r3
 800428a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800428e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800429a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800429e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042a2:	460b      	mov	r3, r1
 80042a4:	18db      	adds	r3, r3, r3
 80042a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80042a8:	4613      	mov	r3, r2
 80042aa:	eb42 0303 	adc.w	r3, r2, r3
 80042ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80042b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80042b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80042b8:	f7fc ff44 	bl	8001144 <__aeabi_uldivmod>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	4b62      	ldr	r3, [pc, #392]	@ (800444c <UART_SetConfig+0x2dc>)
 80042c2:	fba3 2302 	umull	r2, r3, r3, r2
 80042c6:	095b      	lsrs	r3, r3, #5
 80042c8:	011c      	lsls	r4, r3, #4
 80042ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042ce:	2200      	movs	r2, #0
 80042d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80042d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80042dc:	4642      	mov	r2, r8
 80042de:	464b      	mov	r3, r9
 80042e0:	1891      	adds	r1, r2, r2
 80042e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80042e4:	415b      	adcs	r3, r3
 80042e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80042ec:	4645      	mov	r5, r8
 80042ee:	eb12 0a05 	adds.w	sl, r2, r5
 80042f2:	4640      	mov	r0, r8
 80042f4:	4649      	mov	r1, r9
 80042f6:	460d      	mov	r5, r1
 80042f8:	eb43 0b05 	adc.w	fp, r3, r5
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	f04f 0300 	mov.w	r3, #0
 8004304:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004308:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800430c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004310:	4692      	mov	sl, r2
 8004312:	469b      	mov	fp, r3
 8004314:	4603      	mov	r3, r0
 8004316:	eb1a 0303 	adds.w	r3, sl, r3
 800431a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800431e:	460b      	mov	r3, r1
 8004320:	eb4b 0303 	adc.w	r3, fp, r3
 8004324:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004334:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004338:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800433c:	460b      	mov	r3, r1
 800433e:	18db      	adds	r3, r3, r3
 8004340:	643b      	str	r3, [r7, #64]	@ 0x40
 8004342:	4613      	mov	r3, r2
 8004344:	eb42 0303 	adc.w	r3, r2, r3
 8004348:	647b      	str	r3, [r7, #68]	@ 0x44
 800434a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800434e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004352:	f7fc fef7 	bl	8001144 <__aeabi_uldivmod>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4611      	mov	r1, r2
 800435c:	4b3b      	ldr	r3, [pc, #236]	@ (800444c <UART_SetConfig+0x2dc>)
 800435e:	fba3 2301 	umull	r2, r3, r3, r1
 8004362:	095b      	lsrs	r3, r3, #5
 8004364:	2264      	movs	r2, #100	@ 0x64
 8004366:	fb02 f303 	mul.w	r3, r2, r3
 800436a:	1acb      	subs	r3, r1, r3
 800436c:	00db      	lsls	r3, r3, #3
 800436e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004372:	4b36      	ldr	r3, [pc, #216]	@ (800444c <UART_SetConfig+0x2dc>)
 8004374:	fba3 2302 	umull	r2, r3, r3, r2
 8004378:	095b      	lsrs	r3, r3, #5
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004380:	441c      	add	r4, r3
 8004382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004386:	2200      	movs	r2, #0
 8004388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800438c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004390:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004394:	4642      	mov	r2, r8
 8004396:	464b      	mov	r3, r9
 8004398:	1891      	adds	r1, r2, r2
 800439a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800439c:	415b      	adcs	r3, r3
 800439e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80043a4:	4641      	mov	r1, r8
 80043a6:	1851      	adds	r1, r2, r1
 80043a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80043aa:	4649      	mov	r1, r9
 80043ac:	414b      	adcs	r3, r1
 80043ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80043b0:	f04f 0200 	mov.w	r2, #0
 80043b4:	f04f 0300 	mov.w	r3, #0
 80043b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80043bc:	4659      	mov	r1, fp
 80043be:	00cb      	lsls	r3, r1, #3
 80043c0:	4655      	mov	r5, sl
 80043c2:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80043c6:	4651      	mov	r1, sl
 80043c8:	00ca      	lsls	r2, r1, #3
 80043ca:	4610      	mov	r0, r2
 80043cc:	4619      	mov	r1, r3
 80043ce:	4603      	mov	r3, r0
 80043d0:	4642      	mov	r2, r8
 80043d2:	189b      	adds	r3, r3, r2
 80043d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043d8:	464b      	mov	r3, r9
 80043da:	460a      	mov	r2, r1
 80043dc:	eb42 0303 	adc.w	r3, r2, r3
 80043e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80043f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80043f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80043f8:	460b      	mov	r3, r1
 80043fa:	18db      	adds	r3, r3, r3
 80043fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043fe:	4613      	mov	r3, r2
 8004400:	eb42 0303 	adc.w	r3, r2, r3
 8004404:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004406:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800440a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800440e:	f7fc fe99 	bl	8001144 <__aeabi_uldivmod>
 8004412:	4602      	mov	r2, r0
 8004414:	460b      	mov	r3, r1
 8004416:	4b0d      	ldr	r3, [pc, #52]	@ (800444c <UART_SetConfig+0x2dc>)
 8004418:	fba3 1302 	umull	r1, r3, r3, r2
 800441c:	095b      	lsrs	r3, r3, #5
 800441e:	2164      	movs	r1, #100	@ 0x64
 8004420:	fb01 f303 	mul.w	r3, r1, r3
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	3332      	adds	r3, #50	@ 0x32
 800442a:	4a08      	ldr	r2, [pc, #32]	@ (800444c <UART_SetConfig+0x2dc>)
 800442c:	fba2 2303 	umull	r2, r3, r2, r3
 8004430:	095b      	lsrs	r3, r3, #5
 8004432:	f003 0207 	and.w	r2, r3, #7
 8004436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4422      	add	r2, r4
 800443e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004440:	e10a      	b.n	8004658 <UART_SetConfig+0x4e8>
 8004442:	bf00      	nop
 8004444:	40011000 	.word	0x40011000
 8004448:	40011400 	.word	0x40011400
 800444c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004450:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004454:	2200      	movs	r2, #0
 8004456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800445a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800445e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004462:	4642      	mov	r2, r8
 8004464:	464b      	mov	r3, r9
 8004466:	1891      	adds	r1, r2, r2
 8004468:	6239      	str	r1, [r7, #32]
 800446a:	415b      	adcs	r3, r3
 800446c:	627b      	str	r3, [r7, #36]	@ 0x24
 800446e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004472:	4641      	mov	r1, r8
 8004474:	1854      	adds	r4, r2, r1
 8004476:	46cc      	mov	ip, r9
 8004478:	eb43 050c 	adc.w	r5, r3, ip
 800447c:	f04f 0200 	mov.w	r2, #0
 8004480:	f04f 0300 	mov.w	r3, #0
 8004484:	00eb      	lsls	r3, r5, #3
 8004486:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800448a:	00e2      	lsls	r2, r4, #3
 800448c:	4614      	mov	r4, r2
 800448e:	461d      	mov	r5, r3
 8004490:	4640      	mov	r0, r8
 8004492:	4649      	mov	r1, r9
 8004494:	4603      	mov	r3, r0
 8004496:	18e3      	adds	r3, r4, r3
 8004498:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800449c:	460b      	mov	r3, r1
 800449e:	eb45 0303 	adc.w	r3, r5, r3
 80044a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80044a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80044b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80044b6:	f04f 0200 	mov.w	r2, #0
 80044ba:	f04f 0300 	mov.w	r3, #0
 80044be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80044c2:	4629      	mov	r1, r5
 80044c4:	008b      	lsls	r3, r1, #2
 80044c6:	4620      	mov	r0, r4
 80044c8:	4629      	mov	r1, r5
 80044ca:	4604      	mov	r4, r0
 80044cc:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80044d0:	4601      	mov	r1, r0
 80044d2:	008a      	lsls	r2, r1, #2
 80044d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80044d8:	f7fc fe34 	bl	8001144 <__aeabi_uldivmod>
 80044dc:	4602      	mov	r2, r0
 80044de:	460b      	mov	r3, r1
 80044e0:	4b60      	ldr	r3, [pc, #384]	@ (8004664 <UART_SetConfig+0x4f4>)
 80044e2:	fba3 2302 	umull	r2, r3, r3, r2
 80044e6:	095b      	lsrs	r3, r3, #5
 80044e8:	011c      	lsls	r4, r3, #4
 80044ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044ee:	2200      	movs	r2, #0
 80044f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80044f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80044f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80044fc:	4642      	mov	r2, r8
 80044fe:	464b      	mov	r3, r9
 8004500:	1891      	adds	r1, r2, r2
 8004502:	61b9      	str	r1, [r7, #24]
 8004504:	415b      	adcs	r3, r3
 8004506:	61fb      	str	r3, [r7, #28]
 8004508:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800450c:	4641      	mov	r1, r8
 800450e:	1851      	adds	r1, r2, r1
 8004510:	6139      	str	r1, [r7, #16]
 8004512:	4649      	mov	r1, r9
 8004514:	414b      	adcs	r3, r1
 8004516:	617b      	str	r3, [r7, #20]
 8004518:	f04f 0200 	mov.w	r2, #0
 800451c:	f04f 0300 	mov.w	r3, #0
 8004520:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004524:	4659      	mov	r1, fp
 8004526:	00cb      	lsls	r3, r1, #3
 8004528:	4655      	mov	r5, sl
 800452a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800452e:	4651      	mov	r1, sl
 8004530:	00ca      	lsls	r2, r1, #3
 8004532:	4610      	mov	r0, r2
 8004534:	4619      	mov	r1, r3
 8004536:	4603      	mov	r3, r0
 8004538:	4642      	mov	r2, r8
 800453a:	189b      	adds	r3, r3, r2
 800453c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004540:	464b      	mov	r3, r9
 8004542:	460a      	mov	r2, r1
 8004544:	eb42 0303 	adc.w	r3, r2, r3
 8004548:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800454c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004556:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004558:	f04f 0200 	mov.w	r2, #0
 800455c:	f04f 0300 	mov.w	r3, #0
 8004560:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004564:	4649      	mov	r1, r9
 8004566:	008b      	lsls	r3, r1, #2
 8004568:	4645      	mov	r5, r8
 800456a:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800456e:	4641      	mov	r1, r8
 8004570:	008a      	lsls	r2, r1, #2
 8004572:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004576:	f7fc fde5 	bl	8001144 <__aeabi_uldivmod>
 800457a:	4602      	mov	r2, r0
 800457c:	460b      	mov	r3, r1
 800457e:	4611      	mov	r1, r2
 8004580:	4b38      	ldr	r3, [pc, #224]	@ (8004664 <UART_SetConfig+0x4f4>)
 8004582:	fba3 2301 	umull	r2, r3, r3, r1
 8004586:	095b      	lsrs	r3, r3, #5
 8004588:	2264      	movs	r2, #100	@ 0x64
 800458a:	fb02 f303 	mul.w	r3, r2, r3
 800458e:	1acb      	subs	r3, r1, r3
 8004590:	011b      	lsls	r3, r3, #4
 8004592:	3332      	adds	r3, #50	@ 0x32
 8004594:	4a33      	ldr	r2, [pc, #204]	@ (8004664 <UART_SetConfig+0x4f4>)
 8004596:	fba2 2303 	umull	r2, r3, r2, r3
 800459a:	095b      	lsrs	r3, r3, #5
 800459c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045a0:	441c      	add	r4, r3
 80045a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045a6:	2200      	movs	r2, #0
 80045a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80045aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80045ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80045b0:	4642      	mov	r2, r8
 80045b2:	464b      	mov	r3, r9
 80045b4:	1891      	adds	r1, r2, r2
 80045b6:	60b9      	str	r1, [r7, #8]
 80045b8:	415b      	adcs	r3, r3
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045c0:	4641      	mov	r1, r8
 80045c2:	1851      	adds	r1, r2, r1
 80045c4:	6039      	str	r1, [r7, #0]
 80045c6:	4649      	mov	r1, r9
 80045c8:	414b      	adcs	r3, r1
 80045ca:	607b      	str	r3, [r7, #4]
 80045cc:	f04f 0200 	mov.w	r2, #0
 80045d0:	f04f 0300 	mov.w	r3, #0
 80045d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80045d8:	4659      	mov	r1, fp
 80045da:	00cb      	lsls	r3, r1, #3
 80045dc:	4655      	mov	r5, sl
 80045de:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80045e2:	4651      	mov	r1, sl
 80045e4:	00ca      	lsls	r2, r1, #3
 80045e6:	4610      	mov	r0, r2
 80045e8:	4619      	mov	r1, r3
 80045ea:	4603      	mov	r3, r0
 80045ec:	4642      	mov	r2, r8
 80045ee:	189b      	adds	r3, r3, r2
 80045f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80045f2:	464b      	mov	r3, r9
 80045f4:	460a      	mov	r2, r1
 80045f6:	eb42 0303 	adc.w	r3, r2, r3
 80045fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	663b      	str	r3, [r7, #96]	@ 0x60
 8004606:	667a      	str	r2, [r7, #100]	@ 0x64
 8004608:	f04f 0200 	mov.w	r2, #0
 800460c:	f04f 0300 	mov.w	r3, #0
 8004610:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004614:	4649      	mov	r1, r9
 8004616:	008b      	lsls	r3, r1, #2
 8004618:	4645      	mov	r5, r8
 800461a:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800461e:	4641      	mov	r1, r8
 8004620:	008a      	lsls	r2, r1, #2
 8004622:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004626:	f7fc fd8d 	bl	8001144 <__aeabi_uldivmod>
 800462a:	4602      	mov	r2, r0
 800462c:	460b      	mov	r3, r1
 800462e:	4b0d      	ldr	r3, [pc, #52]	@ (8004664 <UART_SetConfig+0x4f4>)
 8004630:	fba3 1302 	umull	r1, r3, r3, r2
 8004634:	095b      	lsrs	r3, r3, #5
 8004636:	2164      	movs	r1, #100	@ 0x64
 8004638:	fb01 f303 	mul.w	r3, r1, r3
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	011b      	lsls	r3, r3, #4
 8004640:	3332      	adds	r3, #50	@ 0x32
 8004642:	4a08      	ldr	r2, [pc, #32]	@ (8004664 <UART_SetConfig+0x4f4>)
 8004644:	fba2 2303 	umull	r2, r3, r2, r3
 8004648:	095b      	lsrs	r3, r3, #5
 800464a:	f003 020f 	and.w	r2, r3, #15
 800464e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4422      	add	r2, r4
 8004656:	609a      	str	r2, [r3, #8]
}
 8004658:	bf00      	nop
 800465a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800465e:	46bd      	mov	sp, r7
 8004660:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004664:	51eb851f 	.word	0x51eb851f

08004668 <__cvt>:
 8004668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800466c:	b088      	sub	sp, #32
 800466e:	2b00      	cmp	r3, #0
 8004670:	461d      	mov	r5, r3
 8004672:	4614      	mov	r4, r2
 8004674:	bfbc      	itt	lt
 8004676:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800467a:	4614      	movlt	r4, r2
 800467c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800467e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004680:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004684:	bfb6      	itet	lt
 8004686:	461d      	movlt	r5, r3
 8004688:	2300      	movge	r3, #0
 800468a:	232d      	movlt	r3, #45	@ 0x2d
 800468c:	7013      	strb	r3, [r2, #0]
 800468e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004690:	f023 0820 	bic.w	r8, r3, #32
 8004694:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004698:	d005      	beq.n	80046a6 <__cvt+0x3e>
 800469a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800469e:	d100      	bne.n	80046a2 <__cvt+0x3a>
 80046a0:	3601      	adds	r6, #1
 80046a2:	2302      	movs	r3, #2
 80046a4:	e000      	b.n	80046a8 <__cvt+0x40>
 80046a6:	2303      	movs	r3, #3
 80046a8:	aa07      	add	r2, sp, #28
 80046aa:	9204      	str	r2, [sp, #16]
 80046ac:	aa06      	add	r2, sp, #24
 80046ae:	e9cd a202 	strd	sl, r2, [sp, #8]
 80046b2:	e9cd 3600 	strd	r3, r6, [sp]
 80046b6:	4622      	mov	r2, r4
 80046b8:	462b      	mov	r3, r5
 80046ba:	f001 f869 	bl	8005790 <_dtoa_r>
 80046be:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80046c2:	4607      	mov	r7, r0
 80046c4:	d119      	bne.n	80046fa <__cvt+0x92>
 80046c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80046c8:	07db      	lsls	r3, r3, #31
 80046ca:	d50e      	bpl.n	80046ea <__cvt+0x82>
 80046cc:	eb00 0906 	add.w	r9, r0, r6
 80046d0:	2200      	movs	r2, #0
 80046d2:	2300      	movs	r3, #0
 80046d4:	4620      	mov	r0, r4
 80046d6:	4629      	mov	r1, r5
 80046d8:	f7fc f9f6 	bl	8000ac8 <__aeabi_dcmpeq>
 80046dc:	b108      	cbz	r0, 80046e2 <__cvt+0x7a>
 80046de:	f8cd 901c 	str.w	r9, [sp, #28]
 80046e2:	2230      	movs	r2, #48	@ 0x30
 80046e4:	9b07      	ldr	r3, [sp, #28]
 80046e6:	454b      	cmp	r3, r9
 80046e8:	d31e      	bcc.n	8004728 <__cvt+0xc0>
 80046ea:	9b07      	ldr	r3, [sp, #28]
 80046ec:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80046ee:	1bdb      	subs	r3, r3, r7
 80046f0:	4638      	mov	r0, r7
 80046f2:	6013      	str	r3, [r2, #0]
 80046f4:	b008      	add	sp, #32
 80046f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046fa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80046fe:	eb00 0906 	add.w	r9, r0, r6
 8004702:	d1e5      	bne.n	80046d0 <__cvt+0x68>
 8004704:	7803      	ldrb	r3, [r0, #0]
 8004706:	2b30      	cmp	r3, #48	@ 0x30
 8004708:	d10a      	bne.n	8004720 <__cvt+0xb8>
 800470a:	2200      	movs	r2, #0
 800470c:	2300      	movs	r3, #0
 800470e:	4620      	mov	r0, r4
 8004710:	4629      	mov	r1, r5
 8004712:	f7fc f9d9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004716:	b918      	cbnz	r0, 8004720 <__cvt+0xb8>
 8004718:	f1c6 0601 	rsb	r6, r6, #1
 800471c:	f8ca 6000 	str.w	r6, [sl]
 8004720:	f8da 3000 	ldr.w	r3, [sl]
 8004724:	4499      	add	r9, r3
 8004726:	e7d3      	b.n	80046d0 <__cvt+0x68>
 8004728:	1c59      	adds	r1, r3, #1
 800472a:	9107      	str	r1, [sp, #28]
 800472c:	701a      	strb	r2, [r3, #0]
 800472e:	e7d9      	b.n	80046e4 <__cvt+0x7c>

08004730 <__exponent>:
 8004730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004732:	2900      	cmp	r1, #0
 8004734:	bfba      	itte	lt
 8004736:	4249      	neglt	r1, r1
 8004738:	232d      	movlt	r3, #45	@ 0x2d
 800473a:	232b      	movge	r3, #43	@ 0x2b
 800473c:	2909      	cmp	r1, #9
 800473e:	7002      	strb	r2, [r0, #0]
 8004740:	7043      	strb	r3, [r0, #1]
 8004742:	dd29      	ble.n	8004798 <__exponent+0x68>
 8004744:	f10d 0307 	add.w	r3, sp, #7
 8004748:	461d      	mov	r5, r3
 800474a:	270a      	movs	r7, #10
 800474c:	461a      	mov	r2, r3
 800474e:	fbb1 f6f7 	udiv	r6, r1, r7
 8004752:	fb07 1416 	mls	r4, r7, r6, r1
 8004756:	3430      	adds	r4, #48	@ 0x30
 8004758:	f802 4c01 	strb.w	r4, [r2, #-1]
 800475c:	460c      	mov	r4, r1
 800475e:	2c63      	cmp	r4, #99	@ 0x63
 8004760:	f103 33ff 	add.w	r3, r3, #4294967295
 8004764:	4631      	mov	r1, r6
 8004766:	dcf1      	bgt.n	800474c <__exponent+0x1c>
 8004768:	3130      	adds	r1, #48	@ 0x30
 800476a:	1e94      	subs	r4, r2, #2
 800476c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004770:	1c41      	adds	r1, r0, #1
 8004772:	4623      	mov	r3, r4
 8004774:	42ab      	cmp	r3, r5
 8004776:	d30a      	bcc.n	800478e <__exponent+0x5e>
 8004778:	f10d 0309 	add.w	r3, sp, #9
 800477c:	1a9b      	subs	r3, r3, r2
 800477e:	42ac      	cmp	r4, r5
 8004780:	bf88      	it	hi
 8004782:	2300      	movhi	r3, #0
 8004784:	3302      	adds	r3, #2
 8004786:	4403      	add	r3, r0
 8004788:	1a18      	subs	r0, r3, r0
 800478a:	b003      	add	sp, #12
 800478c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800478e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004792:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004796:	e7ed      	b.n	8004774 <__exponent+0x44>
 8004798:	2330      	movs	r3, #48	@ 0x30
 800479a:	3130      	adds	r1, #48	@ 0x30
 800479c:	7083      	strb	r3, [r0, #2]
 800479e:	70c1      	strb	r1, [r0, #3]
 80047a0:	1d03      	adds	r3, r0, #4
 80047a2:	e7f1      	b.n	8004788 <__exponent+0x58>

080047a4 <_printf_float>:
 80047a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047a8:	b091      	sub	sp, #68	@ 0x44
 80047aa:	460c      	mov	r4, r1
 80047ac:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80047b0:	4616      	mov	r6, r2
 80047b2:	461f      	mov	r7, r3
 80047b4:	4605      	mov	r5, r0
 80047b6:	f000 fee5 	bl	8005584 <_localeconv_r>
 80047ba:	6803      	ldr	r3, [r0, #0]
 80047bc:	9308      	str	r3, [sp, #32]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fb fd56 	bl	8000270 <strlen>
 80047c4:	2300      	movs	r3, #0
 80047c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80047c8:	f8d8 3000 	ldr.w	r3, [r8]
 80047cc:	9009      	str	r0, [sp, #36]	@ 0x24
 80047ce:	3307      	adds	r3, #7
 80047d0:	f023 0307 	bic.w	r3, r3, #7
 80047d4:	f103 0208 	add.w	r2, r3, #8
 80047d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80047dc:	f8d4 b000 	ldr.w	fp, [r4]
 80047e0:	f8c8 2000 	str.w	r2, [r8]
 80047e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80047e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80047ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80047ee:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80047f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80047f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80047fa:	4b9d      	ldr	r3, [pc, #628]	@ (8004a70 <_printf_float+0x2cc>)
 80047fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004800:	f7fc f994 	bl	8000b2c <__aeabi_dcmpun>
 8004804:	bb70      	cbnz	r0, 8004864 <_printf_float+0xc0>
 8004806:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800480a:	4b99      	ldr	r3, [pc, #612]	@ (8004a70 <_printf_float+0x2cc>)
 800480c:	f04f 32ff 	mov.w	r2, #4294967295
 8004810:	f7fc f96e 	bl	8000af0 <__aeabi_dcmple>
 8004814:	bb30      	cbnz	r0, 8004864 <_printf_float+0xc0>
 8004816:	2200      	movs	r2, #0
 8004818:	2300      	movs	r3, #0
 800481a:	4640      	mov	r0, r8
 800481c:	4649      	mov	r1, r9
 800481e:	f7fc f95d 	bl	8000adc <__aeabi_dcmplt>
 8004822:	b110      	cbz	r0, 800482a <_printf_float+0x86>
 8004824:	232d      	movs	r3, #45	@ 0x2d
 8004826:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800482a:	4a92      	ldr	r2, [pc, #584]	@ (8004a74 <_printf_float+0x2d0>)
 800482c:	4b92      	ldr	r3, [pc, #584]	@ (8004a78 <_printf_float+0x2d4>)
 800482e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004832:	bf8c      	ite	hi
 8004834:	4690      	movhi	r8, r2
 8004836:	4698      	movls	r8, r3
 8004838:	2303      	movs	r3, #3
 800483a:	6123      	str	r3, [r4, #16]
 800483c:	f02b 0304 	bic.w	r3, fp, #4
 8004840:	6023      	str	r3, [r4, #0]
 8004842:	f04f 0900 	mov.w	r9, #0
 8004846:	9700      	str	r7, [sp, #0]
 8004848:	4633      	mov	r3, r6
 800484a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800484c:	4621      	mov	r1, r4
 800484e:	4628      	mov	r0, r5
 8004850:	f000 f9d4 	bl	8004bfc <_printf_common>
 8004854:	3001      	adds	r0, #1
 8004856:	f040 808f 	bne.w	8004978 <_printf_float+0x1d4>
 800485a:	f04f 30ff 	mov.w	r0, #4294967295
 800485e:	b011      	add	sp, #68	@ 0x44
 8004860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004864:	4642      	mov	r2, r8
 8004866:	464b      	mov	r3, r9
 8004868:	4640      	mov	r0, r8
 800486a:	4649      	mov	r1, r9
 800486c:	f7fc f95e 	bl	8000b2c <__aeabi_dcmpun>
 8004870:	b140      	cbz	r0, 8004884 <_printf_float+0xe0>
 8004872:	464b      	mov	r3, r9
 8004874:	2b00      	cmp	r3, #0
 8004876:	bfbc      	itt	lt
 8004878:	232d      	movlt	r3, #45	@ 0x2d
 800487a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800487e:	4a7f      	ldr	r2, [pc, #508]	@ (8004a7c <_printf_float+0x2d8>)
 8004880:	4b7f      	ldr	r3, [pc, #508]	@ (8004a80 <_printf_float+0x2dc>)
 8004882:	e7d4      	b.n	800482e <_printf_float+0x8a>
 8004884:	6863      	ldr	r3, [r4, #4]
 8004886:	1c5a      	adds	r2, r3, #1
 8004888:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800488c:	d13f      	bne.n	800490e <_printf_float+0x16a>
 800488e:	2306      	movs	r3, #6
 8004890:	6063      	str	r3, [r4, #4]
 8004892:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004896:	2200      	movs	r2, #0
 8004898:	6023      	str	r3, [r4, #0]
 800489a:	9206      	str	r2, [sp, #24]
 800489c:	aa0e      	add	r2, sp, #56	@ 0x38
 800489e:	e9cd a204 	strd	sl, r2, [sp, #16]
 80048a2:	aa0d      	add	r2, sp, #52	@ 0x34
 80048a4:	9203      	str	r2, [sp, #12]
 80048a6:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80048aa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80048ae:	6863      	ldr	r3, [r4, #4]
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	4642      	mov	r2, r8
 80048b4:	464b      	mov	r3, r9
 80048b6:	4628      	mov	r0, r5
 80048b8:	910a      	str	r1, [sp, #40]	@ 0x28
 80048ba:	f7ff fed5 	bl	8004668 <__cvt>
 80048be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80048c0:	2947      	cmp	r1, #71	@ 0x47
 80048c2:	4680      	mov	r8, r0
 80048c4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80048c6:	d128      	bne.n	800491a <_printf_float+0x176>
 80048c8:	1cc8      	adds	r0, r1, #3
 80048ca:	db02      	blt.n	80048d2 <_printf_float+0x12e>
 80048cc:	6863      	ldr	r3, [r4, #4]
 80048ce:	4299      	cmp	r1, r3
 80048d0:	dd40      	ble.n	8004954 <_printf_float+0x1b0>
 80048d2:	f1aa 0a02 	sub.w	sl, sl, #2
 80048d6:	fa5f fa8a 	uxtb.w	sl, sl
 80048da:	3901      	subs	r1, #1
 80048dc:	4652      	mov	r2, sl
 80048de:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80048e2:	910d      	str	r1, [sp, #52]	@ 0x34
 80048e4:	f7ff ff24 	bl	8004730 <__exponent>
 80048e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048ea:	1813      	adds	r3, r2, r0
 80048ec:	2a01      	cmp	r2, #1
 80048ee:	4681      	mov	r9, r0
 80048f0:	6123      	str	r3, [r4, #16]
 80048f2:	dc02      	bgt.n	80048fa <_printf_float+0x156>
 80048f4:	6822      	ldr	r2, [r4, #0]
 80048f6:	07d2      	lsls	r2, r2, #31
 80048f8:	d501      	bpl.n	80048fe <_printf_float+0x15a>
 80048fa:	3301      	adds	r3, #1
 80048fc:	6123      	str	r3, [r4, #16]
 80048fe:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004902:	2b00      	cmp	r3, #0
 8004904:	d09f      	beq.n	8004846 <_printf_float+0xa2>
 8004906:	232d      	movs	r3, #45	@ 0x2d
 8004908:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800490c:	e79b      	b.n	8004846 <_printf_float+0xa2>
 800490e:	2947      	cmp	r1, #71	@ 0x47
 8004910:	d1bf      	bne.n	8004892 <_printf_float+0xee>
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1bd      	bne.n	8004892 <_printf_float+0xee>
 8004916:	2301      	movs	r3, #1
 8004918:	e7ba      	b.n	8004890 <_printf_float+0xec>
 800491a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800491e:	d9dc      	bls.n	80048da <_printf_float+0x136>
 8004920:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004924:	d118      	bne.n	8004958 <_printf_float+0x1b4>
 8004926:	2900      	cmp	r1, #0
 8004928:	6863      	ldr	r3, [r4, #4]
 800492a:	dd0b      	ble.n	8004944 <_printf_float+0x1a0>
 800492c:	6121      	str	r1, [r4, #16]
 800492e:	b913      	cbnz	r3, 8004936 <_printf_float+0x192>
 8004930:	6822      	ldr	r2, [r4, #0]
 8004932:	07d0      	lsls	r0, r2, #31
 8004934:	d502      	bpl.n	800493c <_printf_float+0x198>
 8004936:	3301      	adds	r3, #1
 8004938:	440b      	add	r3, r1
 800493a:	6123      	str	r3, [r4, #16]
 800493c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800493e:	f04f 0900 	mov.w	r9, #0
 8004942:	e7dc      	b.n	80048fe <_printf_float+0x15a>
 8004944:	b913      	cbnz	r3, 800494c <_printf_float+0x1a8>
 8004946:	6822      	ldr	r2, [r4, #0]
 8004948:	07d2      	lsls	r2, r2, #31
 800494a:	d501      	bpl.n	8004950 <_printf_float+0x1ac>
 800494c:	3302      	adds	r3, #2
 800494e:	e7f4      	b.n	800493a <_printf_float+0x196>
 8004950:	2301      	movs	r3, #1
 8004952:	e7f2      	b.n	800493a <_printf_float+0x196>
 8004954:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004958:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800495a:	4299      	cmp	r1, r3
 800495c:	db05      	blt.n	800496a <_printf_float+0x1c6>
 800495e:	6823      	ldr	r3, [r4, #0]
 8004960:	6121      	str	r1, [r4, #16]
 8004962:	07d8      	lsls	r0, r3, #31
 8004964:	d5ea      	bpl.n	800493c <_printf_float+0x198>
 8004966:	1c4b      	adds	r3, r1, #1
 8004968:	e7e7      	b.n	800493a <_printf_float+0x196>
 800496a:	2900      	cmp	r1, #0
 800496c:	bfd4      	ite	le
 800496e:	f1c1 0202 	rsble	r2, r1, #2
 8004972:	2201      	movgt	r2, #1
 8004974:	4413      	add	r3, r2
 8004976:	e7e0      	b.n	800493a <_printf_float+0x196>
 8004978:	6823      	ldr	r3, [r4, #0]
 800497a:	055a      	lsls	r2, r3, #21
 800497c:	d407      	bmi.n	800498e <_printf_float+0x1ea>
 800497e:	6923      	ldr	r3, [r4, #16]
 8004980:	4642      	mov	r2, r8
 8004982:	4631      	mov	r1, r6
 8004984:	4628      	mov	r0, r5
 8004986:	47b8      	blx	r7
 8004988:	3001      	adds	r0, #1
 800498a:	d12b      	bne.n	80049e4 <_printf_float+0x240>
 800498c:	e765      	b.n	800485a <_printf_float+0xb6>
 800498e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004992:	f240 80dd 	bls.w	8004b50 <_printf_float+0x3ac>
 8004996:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800499a:	2200      	movs	r2, #0
 800499c:	2300      	movs	r3, #0
 800499e:	f7fc f893 	bl	8000ac8 <__aeabi_dcmpeq>
 80049a2:	2800      	cmp	r0, #0
 80049a4:	d033      	beq.n	8004a0e <_printf_float+0x26a>
 80049a6:	4a37      	ldr	r2, [pc, #220]	@ (8004a84 <_printf_float+0x2e0>)
 80049a8:	2301      	movs	r3, #1
 80049aa:	4631      	mov	r1, r6
 80049ac:	4628      	mov	r0, r5
 80049ae:	47b8      	blx	r7
 80049b0:	3001      	adds	r0, #1
 80049b2:	f43f af52 	beq.w	800485a <_printf_float+0xb6>
 80049b6:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80049ba:	4543      	cmp	r3, r8
 80049bc:	db02      	blt.n	80049c4 <_printf_float+0x220>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	07d8      	lsls	r0, r3, #31
 80049c2:	d50f      	bpl.n	80049e4 <_printf_float+0x240>
 80049c4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049c8:	4631      	mov	r1, r6
 80049ca:	4628      	mov	r0, r5
 80049cc:	47b8      	blx	r7
 80049ce:	3001      	adds	r0, #1
 80049d0:	f43f af43 	beq.w	800485a <_printf_float+0xb6>
 80049d4:	f04f 0900 	mov.w	r9, #0
 80049d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80049dc:	f104 0a1a 	add.w	sl, r4, #26
 80049e0:	45c8      	cmp	r8, r9
 80049e2:	dc09      	bgt.n	80049f8 <_printf_float+0x254>
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	079b      	lsls	r3, r3, #30
 80049e8:	f100 8103 	bmi.w	8004bf2 <_printf_float+0x44e>
 80049ec:	68e0      	ldr	r0, [r4, #12]
 80049ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80049f0:	4298      	cmp	r0, r3
 80049f2:	bfb8      	it	lt
 80049f4:	4618      	movlt	r0, r3
 80049f6:	e732      	b.n	800485e <_printf_float+0xba>
 80049f8:	2301      	movs	r3, #1
 80049fa:	4652      	mov	r2, sl
 80049fc:	4631      	mov	r1, r6
 80049fe:	4628      	mov	r0, r5
 8004a00:	47b8      	blx	r7
 8004a02:	3001      	adds	r0, #1
 8004a04:	f43f af29 	beq.w	800485a <_printf_float+0xb6>
 8004a08:	f109 0901 	add.w	r9, r9, #1
 8004a0c:	e7e8      	b.n	80049e0 <_printf_float+0x23c>
 8004a0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	dc39      	bgt.n	8004a88 <_printf_float+0x2e4>
 8004a14:	4a1b      	ldr	r2, [pc, #108]	@ (8004a84 <_printf_float+0x2e0>)
 8004a16:	2301      	movs	r3, #1
 8004a18:	4631      	mov	r1, r6
 8004a1a:	4628      	mov	r0, r5
 8004a1c:	47b8      	blx	r7
 8004a1e:	3001      	adds	r0, #1
 8004a20:	f43f af1b 	beq.w	800485a <_printf_float+0xb6>
 8004a24:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004a28:	ea59 0303 	orrs.w	r3, r9, r3
 8004a2c:	d102      	bne.n	8004a34 <_printf_float+0x290>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	07d9      	lsls	r1, r3, #31
 8004a32:	d5d7      	bpl.n	80049e4 <_printf_float+0x240>
 8004a34:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a38:	4631      	mov	r1, r6
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	47b8      	blx	r7
 8004a3e:	3001      	adds	r0, #1
 8004a40:	f43f af0b 	beq.w	800485a <_printf_float+0xb6>
 8004a44:	f04f 0a00 	mov.w	sl, #0
 8004a48:	f104 0b1a 	add.w	fp, r4, #26
 8004a4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a4e:	425b      	negs	r3, r3
 8004a50:	4553      	cmp	r3, sl
 8004a52:	dc01      	bgt.n	8004a58 <_printf_float+0x2b4>
 8004a54:	464b      	mov	r3, r9
 8004a56:	e793      	b.n	8004980 <_printf_float+0x1dc>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	465a      	mov	r2, fp
 8004a5c:	4631      	mov	r1, r6
 8004a5e:	4628      	mov	r0, r5
 8004a60:	47b8      	blx	r7
 8004a62:	3001      	adds	r0, #1
 8004a64:	f43f aef9 	beq.w	800485a <_printf_float+0xb6>
 8004a68:	f10a 0a01 	add.w	sl, sl, #1
 8004a6c:	e7ee      	b.n	8004a4c <_printf_float+0x2a8>
 8004a6e:	bf00      	nop
 8004a70:	7fefffff 	.word	0x7fefffff
 8004a74:	08008d34 	.word	0x08008d34
 8004a78:	08008d30 	.word	0x08008d30
 8004a7c:	08008d3c 	.word	0x08008d3c
 8004a80:	08008d38 	.word	0x08008d38
 8004a84:	08008d40 	.word	0x08008d40
 8004a88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a8a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004a8e:	4553      	cmp	r3, sl
 8004a90:	bfa8      	it	ge
 8004a92:	4653      	movge	r3, sl
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	4699      	mov	r9, r3
 8004a98:	dc36      	bgt.n	8004b08 <_printf_float+0x364>
 8004a9a:	f04f 0b00 	mov.w	fp, #0
 8004a9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004aa2:	f104 021a 	add.w	r2, r4, #26
 8004aa6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004aa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aaa:	eba3 0309 	sub.w	r3, r3, r9
 8004aae:	455b      	cmp	r3, fp
 8004ab0:	dc31      	bgt.n	8004b16 <_printf_float+0x372>
 8004ab2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ab4:	459a      	cmp	sl, r3
 8004ab6:	dc3a      	bgt.n	8004b2e <_printf_float+0x38a>
 8004ab8:	6823      	ldr	r3, [r4, #0]
 8004aba:	07da      	lsls	r2, r3, #31
 8004abc:	d437      	bmi.n	8004b2e <_printf_float+0x38a>
 8004abe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ac0:	ebaa 0903 	sub.w	r9, sl, r3
 8004ac4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ac6:	ebaa 0303 	sub.w	r3, sl, r3
 8004aca:	4599      	cmp	r9, r3
 8004acc:	bfa8      	it	ge
 8004ace:	4699      	movge	r9, r3
 8004ad0:	f1b9 0f00 	cmp.w	r9, #0
 8004ad4:	dc33      	bgt.n	8004b3e <_printf_float+0x39a>
 8004ad6:	f04f 0800 	mov.w	r8, #0
 8004ada:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ade:	f104 0b1a 	add.w	fp, r4, #26
 8004ae2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ae4:	ebaa 0303 	sub.w	r3, sl, r3
 8004ae8:	eba3 0309 	sub.w	r3, r3, r9
 8004aec:	4543      	cmp	r3, r8
 8004aee:	f77f af79 	ble.w	80049e4 <_printf_float+0x240>
 8004af2:	2301      	movs	r3, #1
 8004af4:	465a      	mov	r2, fp
 8004af6:	4631      	mov	r1, r6
 8004af8:	4628      	mov	r0, r5
 8004afa:	47b8      	blx	r7
 8004afc:	3001      	adds	r0, #1
 8004afe:	f43f aeac 	beq.w	800485a <_printf_float+0xb6>
 8004b02:	f108 0801 	add.w	r8, r8, #1
 8004b06:	e7ec      	b.n	8004ae2 <_printf_float+0x33e>
 8004b08:	4642      	mov	r2, r8
 8004b0a:	4631      	mov	r1, r6
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	47b8      	blx	r7
 8004b10:	3001      	adds	r0, #1
 8004b12:	d1c2      	bne.n	8004a9a <_printf_float+0x2f6>
 8004b14:	e6a1      	b.n	800485a <_printf_float+0xb6>
 8004b16:	2301      	movs	r3, #1
 8004b18:	4631      	mov	r1, r6
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	920a      	str	r2, [sp, #40]	@ 0x28
 8004b1e:	47b8      	blx	r7
 8004b20:	3001      	adds	r0, #1
 8004b22:	f43f ae9a 	beq.w	800485a <_printf_float+0xb6>
 8004b26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b28:	f10b 0b01 	add.w	fp, fp, #1
 8004b2c:	e7bb      	b.n	8004aa6 <_printf_float+0x302>
 8004b2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b32:	4631      	mov	r1, r6
 8004b34:	4628      	mov	r0, r5
 8004b36:	47b8      	blx	r7
 8004b38:	3001      	adds	r0, #1
 8004b3a:	d1c0      	bne.n	8004abe <_printf_float+0x31a>
 8004b3c:	e68d      	b.n	800485a <_printf_float+0xb6>
 8004b3e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b40:	464b      	mov	r3, r9
 8004b42:	4442      	add	r2, r8
 8004b44:	4631      	mov	r1, r6
 8004b46:	4628      	mov	r0, r5
 8004b48:	47b8      	blx	r7
 8004b4a:	3001      	adds	r0, #1
 8004b4c:	d1c3      	bne.n	8004ad6 <_printf_float+0x332>
 8004b4e:	e684      	b.n	800485a <_printf_float+0xb6>
 8004b50:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004b54:	f1ba 0f01 	cmp.w	sl, #1
 8004b58:	dc01      	bgt.n	8004b5e <_printf_float+0x3ba>
 8004b5a:	07db      	lsls	r3, r3, #31
 8004b5c:	d536      	bpl.n	8004bcc <_printf_float+0x428>
 8004b5e:	2301      	movs	r3, #1
 8004b60:	4642      	mov	r2, r8
 8004b62:	4631      	mov	r1, r6
 8004b64:	4628      	mov	r0, r5
 8004b66:	47b8      	blx	r7
 8004b68:	3001      	adds	r0, #1
 8004b6a:	f43f ae76 	beq.w	800485a <_printf_float+0xb6>
 8004b6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b72:	4631      	mov	r1, r6
 8004b74:	4628      	mov	r0, r5
 8004b76:	47b8      	blx	r7
 8004b78:	3001      	adds	r0, #1
 8004b7a:	f43f ae6e 	beq.w	800485a <_printf_float+0xb6>
 8004b7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004b82:	2200      	movs	r2, #0
 8004b84:	2300      	movs	r3, #0
 8004b86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b8a:	f7fb ff9d 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b8e:	b9c0      	cbnz	r0, 8004bc2 <_printf_float+0x41e>
 8004b90:	4653      	mov	r3, sl
 8004b92:	f108 0201 	add.w	r2, r8, #1
 8004b96:	4631      	mov	r1, r6
 8004b98:	4628      	mov	r0, r5
 8004b9a:	47b8      	blx	r7
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	d10c      	bne.n	8004bba <_printf_float+0x416>
 8004ba0:	e65b      	b.n	800485a <_printf_float+0xb6>
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	465a      	mov	r2, fp
 8004ba6:	4631      	mov	r1, r6
 8004ba8:	4628      	mov	r0, r5
 8004baa:	47b8      	blx	r7
 8004bac:	3001      	adds	r0, #1
 8004bae:	f43f ae54 	beq.w	800485a <_printf_float+0xb6>
 8004bb2:	f108 0801 	add.w	r8, r8, #1
 8004bb6:	45d0      	cmp	r8, sl
 8004bb8:	dbf3      	blt.n	8004ba2 <_printf_float+0x3fe>
 8004bba:	464b      	mov	r3, r9
 8004bbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004bc0:	e6df      	b.n	8004982 <_printf_float+0x1de>
 8004bc2:	f04f 0800 	mov.w	r8, #0
 8004bc6:	f104 0b1a 	add.w	fp, r4, #26
 8004bca:	e7f4      	b.n	8004bb6 <_printf_float+0x412>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	4642      	mov	r2, r8
 8004bd0:	e7e1      	b.n	8004b96 <_printf_float+0x3f2>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	464a      	mov	r2, r9
 8004bd6:	4631      	mov	r1, r6
 8004bd8:	4628      	mov	r0, r5
 8004bda:	47b8      	blx	r7
 8004bdc:	3001      	adds	r0, #1
 8004bde:	f43f ae3c 	beq.w	800485a <_printf_float+0xb6>
 8004be2:	f108 0801 	add.w	r8, r8, #1
 8004be6:	68e3      	ldr	r3, [r4, #12]
 8004be8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004bea:	1a5b      	subs	r3, r3, r1
 8004bec:	4543      	cmp	r3, r8
 8004bee:	dcf0      	bgt.n	8004bd2 <_printf_float+0x42e>
 8004bf0:	e6fc      	b.n	80049ec <_printf_float+0x248>
 8004bf2:	f04f 0800 	mov.w	r8, #0
 8004bf6:	f104 0919 	add.w	r9, r4, #25
 8004bfa:	e7f4      	b.n	8004be6 <_printf_float+0x442>

08004bfc <_printf_common>:
 8004bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c00:	4616      	mov	r6, r2
 8004c02:	4698      	mov	r8, r3
 8004c04:	688a      	ldr	r2, [r1, #8]
 8004c06:	690b      	ldr	r3, [r1, #16]
 8004c08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	bfb8      	it	lt
 8004c10:	4613      	movlt	r3, r2
 8004c12:	6033      	str	r3, [r6, #0]
 8004c14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c18:	4607      	mov	r7, r0
 8004c1a:	460c      	mov	r4, r1
 8004c1c:	b10a      	cbz	r2, 8004c22 <_printf_common+0x26>
 8004c1e:	3301      	adds	r3, #1
 8004c20:	6033      	str	r3, [r6, #0]
 8004c22:	6823      	ldr	r3, [r4, #0]
 8004c24:	0699      	lsls	r1, r3, #26
 8004c26:	bf42      	ittt	mi
 8004c28:	6833      	ldrmi	r3, [r6, #0]
 8004c2a:	3302      	addmi	r3, #2
 8004c2c:	6033      	strmi	r3, [r6, #0]
 8004c2e:	6825      	ldr	r5, [r4, #0]
 8004c30:	f015 0506 	ands.w	r5, r5, #6
 8004c34:	d106      	bne.n	8004c44 <_printf_common+0x48>
 8004c36:	f104 0a19 	add.w	sl, r4, #25
 8004c3a:	68e3      	ldr	r3, [r4, #12]
 8004c3c:	6832      	ldr	r2, [r6, #0]
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	42ab      	cmp	r3, r5
 8004c42:	dc26      	bgt.n	8004c92 <_printf_common+0x96>
 8004c44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c48:	6822      	ldr	r2, [r4, #0]
 8004c4a:	3b00      	subs	r3, #0
 8004c4c:	bf18      	it	ne
 8004c4e:	2301      	movne	r3, #1
 8004c50:	0692      	lsls	r2, r2, #26
 8004c52:	d42b      	bmi.n	8004cac <_printf_common+0xb0>
 8004c54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c58:	4641      	mov	r1, r8
 8004c5a:	4638      	mov	r0, r7
 8004c5c:	47c8      	blx	r9
 8004c5e:	3001      	adds	r0, #1
 8004c60:	d01e      	beq.n	8004ca0 <_printf_common+0xa4>
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	6922      	ldr	r2, [r4, #16]
 8004c66:	f003 0306 	and.w	r3, r3, #6
 8004c6a:	2b04      	cmp	r3, #4
 8004c6c:	bf02      	ittt	eq
 8004c6e:	68e5      	ldreq	r5, [r4, #12]
 8004c70:	6833      	ldreq	r3, [r6, #0]
 8004c72:	1aed      	subeq	r5, r5, r3
 8004c74:	68a3      	ldr	r3, [r4, #8]
 8004c76:	bf0c      	ite	eq
 8004c78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c7c:	2500      	movne	r5, #0
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	bfc4      	itt	gt
 8004c82:	1a9b      	subgt	r3, r3, r2
 8004c84:	18ed      	addgt	r5, r5, r3
 8004c86:	2600      	movs	r6, #0
 8004c88:	341a      	adds	r4, #26
 8004c8a:	42b5      	cmp	r5, r6
 8004c8c:	d11a      	bne.n	8004cc4 <_printf_common+0xc8>
 8004c8e:	2000      	movs	r0, #0
 8004c90:	e008      	b.n	8004ca4 <_printf_common+0xa8>
 8004c92:	2301      	movs	r3, #1
 8004c94:	4652      	mov	r2, sl
 8004c96:	4641      	mov	r1, r8
 8004c98:	4638      	mov	r0, r7
 8004c9a:	47c8      	blx	r9
 8004c9c:	3001      	adds	r0, #1
 8004c9e:	d103      	bne.n	8004ca8 <_printf_common+0xac>
 8004ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca8:	3501      	adds	r5, #1
 8004caa:	e7c6      	b.n	8004c3a <_printf_common+0x3e>
 8004cac:	18e1      	adds	r1, r4, r3
 8004cae:	1c5a      	adds	r2, r3, #1
 8004cb0:	2030      	movs	r0, #48	@ 0x30
 8004cb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004cb6:	4422      	add	r2, r4
 8004cb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004cbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004cc0:	3302      	adds	r3, #2
 8004cc2:	e7c7      	b.n	8004c54 <_printf_common+0x58>
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	4622      	mov	r2, r4
 8004cc8:	4641      	mov	r1, r8
 8004cca:	4638      	mov	r0, r7
 8004ccc:	47c8      	blx	r9
 8004cce:	3001      	adds	r0, #1
 8004cd0:	d0e6      	beq.n	8004ca0 <_printf_common+0xa4>
 8004cd2:	3601      	adds	r6, #1
 8004cd4:	e7d9      	b.n	8004c8a <_printf_common+0x8e>
	...

08004cd8 <_printf_i>:
 8004cd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cdc:	7e0f      	ldrb	r7, [r1, #24]
 8004cde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ce0:	2f78      	cmp	r7, #120	@ 0x78
 8004ce2:	4691      	mov	r9, r2
 8004ce4:	4680      	mov	r8, r0
 8004ce6:	460c      	mov	r4, r1
 8004ce8:	469a      	mov	sl, r3
 8004cea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004cee:	d807      	bhi.n	8004d00 <_printf_i+0x28>
 8004cf0:	2f62      	cmp	r7, #98	@ 0x62
 8004cf2:	d80a      	bhi.n	8004d0a <_printf_i+0x32>
 8004cf4:	2f00      	cmp	r7, #0
 8004cf6:	f000 80d1 	beq.w	8004e9c <_printf_i+0x1c4>
 8004cfa:	2f58      	cmp	r7, #88	@ 0x58
 8004cfc:	f000 80b8 	beq.w	8004e70 <_printf_i+0x198>
 8004d00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d08:	e03a      	b.n	8004d80 <_printf_i+0xa8>
 8004d0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d0e:	2b15      	cmp	r3, #21
 8004d10:	d8f6      	bhi.n	8004d00 <_printf_i+0x28>
 8004d12:	a101      	add	r1, pc, #4	@ (adr r1, 8004d18 <_printf_i+0x40>)
 8004d14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d18:	08004d71 	.word	0x08004d71
 8004d1c:	08004d85 	.word	0x08004d85
 8004d20:	08004d01 	.word	0x08004d01
 8004d24:	08004d01 	.word	0x08004d01
 8004d28:	08004d01 	.word	0x08004d01
 8004d2c:	08004d01 	.word	0x08004d01
 8004d30:	08004d85 	.word	0x08004d85
 8004d34:	08004d01 	.word	0x08004d01
 8004d38:	08004d01 	.word	0x08004d01
 8004d3c:	08004d01 	.word	0x08004d01
 8004d40:	08004d01 	.word	0x08004d01
 8004d44:	08004e83 	.word	0x08004e83
 8004d48:	08004daf 	.word	0x08004daf
 8004d4c:	08004e3d 	.word	0x08004e3d
 8004d50:	08004d01 	.word	0x08004d01
 8004d54:	08004d01 	.word	0x08004d01
 8004d58:	08004ea5 	.word	0x08004ea5
 8004d5c:	08004d01 	.word	0x08004d01
 8004d60:	08004daf 	.word	0x08004daf
 8004d64:	08004d01 	.word	0x08004d01
 8004d68:	08004d01 	.word	0x08004d01
 8004d6c:	08004e45 	.word	0x08004e45
 8004d70:	6833      	ldr	r3, [r6, #0]
 8004d72:	1d1a      	adds	r2, r3, #4
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	6032      	str	r2, [r6, #0]
 8004d78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d80:	2301      	movs	r3, #1
 8004d82:	e09c      	b.n	8004ebe <_printf_i+0x1e6>
 8004d84:	6833      	ldr	r3, [r6, #0]
 8004d86:	6820      	ldr	r0, [r4, #0]
 8004d88:	1d19      	adds	r1, r3, #4
 8004d8a:	6031      	str	r1, [r6, #0]
 8004d8c:	0606      	lsls	r6, r0, #24
 8004d8e:	d501      	bpl.n	8004d94 <_printf_i+0xbc>
 8004d90:	681d      	ldr	r5, [r3, #0]
 8004d92:	e003      	b.n	8004d9c <_printf_i+0xc4>
 8004d94:	0645      	lsls	r5, r0, #25
 8004d96:	d5fb      	bpl.n	8004d90 <_printf_i+0xb8>
 8004d98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d9c:	2d00      	cmp	r5, #0
 8004d9e:	da03      	bge.n	8004da8 <_printf_i+0xd0>
 8004da0:	232d      	movs	r3, #45	@ 0x2d
 8004da2:	426d      	negs	r5, r5
 8004da4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004da8:	4858      	ldr	r0, [pc, #352]	@ (8004f0c <_printf_i+0x234>)
 8004daa:	230a      	movs	r3, #10
 8004dac:	e011      	b.n	8004dd2 <_printf_i+0xfa>
 8004dae:	6821      	ldr	r1, [r4, #0]
 8004db0:	6833      	ldr	r3, [r6, #0]
 8004db2:	0608      	lsls	r0, r1, #24
 8004db4:	f853 5b04 	ldr.w	r5, [r3], #4
 8004db8:	d402      	bmi.n	8004dc0 <_printf_i+0xe8>
 8004dba:	0649      	lsls	r1, r1, #25
 8004dbc:	bf48      	it	mi
 8004dbe:	b2ad      	uxthmi	r5, r5
 8004dc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8004dc2:	4852      	ldr	r0, [pc, #328]	@ (8004f0c <_printf_i+0x234>)
 8004dc4:	6033      	str	r3, [r6, #0]
 8004dc6:	bf14      	ite	ne
 8004dc8:	230a      	movne	r3, #10
 8004dca:	2308      	moveq	r3, #8
 8004dcc:	2100      	movs	r1, #0
 8004dce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004dd2:	6866      	ldr	r6, [r4, #4]
 8004dd4:	60a6      	str	r6, [r4, #8]
 8004dd6:	2e00      	cmp	r6, #0
 8004dd8:	db05      	blt.n	8004de6 <_printf_i+0x10e>
 8004dda:	6821      	ldr	r1, [r4, #0]
 8004ddc:	432e      	orrs	r6, r5
 8004dde:	f021 0104 	bic.w	r1, r1, #4
 8004de2:	6021      	str	r1, [r4, #0]
 8004de4:	d04b      	beq.n	8004e7e <_printf_i+0x1a6>
 8004de6:	4616      	mov	r6, r2
 8004de8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004dec:	fb03 5711 	mls	r7, r3, r1, r5
 8004df0:	5dc7      	ldrb	r7, [r0, r7]
 8004df2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004df6:	462f      	mov	r7, r5
 8004df8:	42bb      	cmp	r3, r7
 8004dfa:	460d      	mov	r5, r1
 8004dfc:	d9f4      	bls.n	8004de8 <_printf_i+0x110>
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d10b      	bne.n	8004e1a <_printf_i+0x142>
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	07df      	lsls	r7, r3, #31
 8004e06:	d508      	bpl.n	8004e1a <_printf_i+0x142>
 8004e08:	6923      	ldr	r3, [r4, #16]
 8004e0a:	6861      	ldr	r1, [r4, #4]
 8004e0c:	4299      	cmp	r1, r3
 8004e0e:	bfde      	ittt	le
 8004e10:	2330      	movle	r3, #48	@ 0x30
 8004e12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e1a:	1b92      	subs	r2, r2, r6
 8004e1c:	6122      	str	r2, [r4, #16]
 8004e1e:	f8cd a000 	str.w	sl, [sp]
 8004e22:	464b      	mov	r3, r9
 8004e24:	aa03      	add	r2, sp, #12
 8004e26:	4621      	mov	r1, r4
 8004e28:	4640      	mov	r0, r8
 8004e2a:	f7ff fee7 	bl	8004bfc <_printf_common>
 8004e2e:	3001      	adds	r0, #1
 8004e30:	d14a      	bne.n	8004ec8 <_printf_i+0x1f0>
 8004e32:	f04f 30ff 	mov.w	r0, #4294967295
 8004e36:	b004      	add	sp, #16
 8004e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	f043 0320 	orr.w	r3, r3, #32
 8004e42:	6023      	str	r3, [r4, #0]
 8004e44:	4832      	ldr	r0, [pc, #200]	@ (8004f10 <_printf_i+0x238>)
 8004e46:	2778      	movs	r7, #120	@ 0x78
 8004e48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e4c:	6823      	ldr	r3, [r4, #0]
 8004e4e:	6831      	ldr	r1, [r6, #0]
 8004e50:	061f      	lsls	r7, r3, #24
 8004e52:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e56:	d402      	bmi.n	8004e5e <_printf_i+0x186>
 8004e58:	065f      	lsls	r7, r3, #25
 8004e5a:	bf48      	it	mi
 8004e5c:	b2ad      	uxthmi	r5, r5
 8004e5e:	6031      	str	r1, [r6, #0]
 8004e60:	07d9      	lsls	r1, r3, #31
 8004e62:	bf44      	itt	mi
 8004e64:	f043 0320 	orrmi.w	r3, r3, #32
 8004e68:	6023      	strmi	r3, [r4, #0]
 8004e6a:	b11d      	cbz	r5, 8004e74 <_printf_i+0x19c>
 8004e6c:	2310      	movs	r3, #16
 8004e6e:	e7ad      	b.n	8004dcc <_printf_i+0xf4>
 8004e70:	4826      	ldr	r0, [pc, #152]	@ (8004f0c <_printf_i+0x234>)
 8004e72:	e7e9      	b.n	8004e48 <_printf_i+0x170>
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	f023 0320 	bic.w	r3, r3, #32
 8004e7a:	6023      	str	r3, [r4, #0]
 8004e7c:	e7f6      	b.n	8004e6c <_printf_i+0x194>
 8004e7e:	4616      	mov	r6, r2
 8004e80:	e7bd      	b.n	8004dfe <_printf_i+0x126>
 8004e82:	6833      	ldr	r3, [r6, #0]
 8004e84:	6825      	ldr	r5, [r4, #0]
 8004e86:	6961      	ldr	r1, [r4, #20]
 8004e88:	1d18      	adds	r0, r3, #4
 8004e8a:	6030      	str	r0, [r6, #0]
 8004e8c:	062e      	lsls	r6, r5, #24
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	d501      	bpl.n	8004e96 <_printf_i+0x1be>
 8004e92:	6019      	str	r1, [r3, #0]
 8004e94:	e002      	b.n	8004e9c <_printf_i+0x1c4>
 8004e96:	0668      	lsls	r0, r5, #25
 8004e98:	d5fb      	bpl.n	8004e92 <_printf_i+0x1ba>
 8004e9a:	8019      	strh	r1, [r3, #0]
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	6123      	str	r3, [r4, #16]
 8004ea0:	4616      	mov	r6, r2
 8004ea2:	e7bc      	b.n	8004e1e <_printf_i+0x146>
 8004ea4:	6833      	ldr	r3, [r6, #0]
 8004ea6:	1d1a      	adds	r2, r3, #4
 8004ea8:	6032      	str	r2, [r6, #0]
 8004eaa:	681e      	ldr	r6, [r3, #0]
 8004eac:	6862      	ldr	r2, [r4, #4]
 8004eae:	2100      	movs	r1, #0
 8004eb0:	4630      	mov	r0, r6
 8004eb2:	f7fb f98d 	bl	80001d0 <memchr>
 8004eb6:	b108      	cbz	r0, 8004ebc <_printf_i+0x1e4>
 8004eb8:	1b80      	subs	r0, r0, r6
 8004eba:	6060      	str	r0, [r4, #4]
 8004ebc:	6863      	ldr	r3, [r4, #4]
 8004ebe:	6123      	str	r3, [r4, #16]
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ec6:	e7aa      	b.n	8004e1e <_printf_i+0x146>
 8004ec8:	6923      	ldr	r3, [r4, #16]
 8004eca:	4632      	mov	r2, r6
 8004ecc:	4649      	mov	r1, r9
 8004ece:	4640      	mov	r0, r8
 8004ed0:	47d0      	blx	sl
 8004ed2:	3001      	adds	r0, #1
 8004ed4:	d0ad      	beq.n	8004e32 <_printf_i+0x15a>
 8004ed6:	6823      	ldr	r3, [r4, #0]
 8004ed8:	079b      	lsls	r3, r3, #30
 8004eda:	d413      	bmi.n	8004f04 <_printf_i+0x22c>
 8004edc:	68e0      	ldr	r0, [r4, #12]
 8004ede:	9b03      	ldr	r3, [sp, #12]
 8004ee0:	4298      	cmp	r0, r3
 8004ee2:	bfb8      	it	lt
 8004ee4:	4618      	movlt	r0, r3
 8004ee6:	e7a6      	b.n	8004e36 <_printf_i+0x15e>
 8004ee8:	2301      	movs	r3, #1
 8004eea:	4632      	mov	r2, r6
 8004eec:	4649      	mov	r1, r9
 8004eee:	4640      	mov	r0, r8
 8004ef0:	47d0      	blx	sl
 8004ef2:	3001      	adds	r0, #1
 8004ef4:	d09d      	beq.n	8004e32 <_printf_i+0x15a>
 8004ef6:	3501      	adds	r5, #1
 8004ef8:	68e3      	ldr	r3, [r4, #12]
 8004efa:	9903      	ldr	r1, [sp, #12]
 8004efc:	1a5b      	subs	r3, r3, r1
 8004efe:	42ab      	cmp	r3, r5
 8004f00:	dcf2      	bgt.n	8004ee8 <_printf_i+0x210>
 8004f02:	e7eb      	b.n	8004edc <_printf_i+0x204>
 8004f04:	2500      	movs	r5, #0
 8004f06:	f104 0619 	add.w	r6, r4, #25
 8004f0a:	e7f5      	b.n	8004ef8 <_printf_i+0x220>
 8004f0c:	08008d42 	.word	0x08008d42
 8004f10:	08008d53 	.word	0x08008d53

08004f14 <_scanf_float>:
 8004f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f18:	b087      	sub	sp, #28
 8004f1a:	4691      	mov	r9, r2
 8004f1c:	9303      	str	r3, [sp, #12]
 8004f1e:	688b      	ldr	r3, [r1, #8]
 8004f20:	1e5a      	subs	r2, r3, #1
 8004f22:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004f26:	bf81      	itttt	hi
 8004f28:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004f2c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004f30:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004f34:	608b      	strhi	r3, [r1, #8]
 8004f36:	680b      	ldr	r3, [r1, #0]
 8004f38:	460a      	mov	r2, r1
 8004f3a:	f04f 0500 	mov.w	r5, #0
 8004f3e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004f42:	f842 3b1c 	str.w	r3, [r2], #28
 8004f46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004f4a:	4680      	mov	r8, r0
 8004f4c:	460c      	mov	r4, r1
 8004f4e:	bf98      	it	ls
 8004f50:	f04f 0b00 	movls.w	fp, #0
 8004f54:	9201      	str	r2, [sp, #4]
 8004f56:	4616      	mov	r6, r2
 8004f58:	46aa      	mov	sl, r5
 8004f5a:	462f      	mov	r7, r5
 8004f5c:	9502      	str	r5, [sp, #8]
 8004f5e:	68a2      	ldr	r2, [r4, #8]
 8004f60:	b15a      	cbz	r2, 8004f7a <_scanf_float+0x66>
 8004f62:	f8d9 3000 	ldr.w	r3, [r9]
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	2b4e      	cmp	r3, #78	@ 0x4e
 8004f6a:	d863      	bhi.n	8005034 <_scanf_float+0x120>
 8004f6c:	2b40      	cmp	r3, #64	@ 0x40
 8004f6e:	d83b      	bhi.n	8004fe8 <_scanf_float+0xd4>
 8004f70:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004f74:	b2c8      	uxtb	r0, r1
 8004f76:	280e      	cmp	r0, #14
 8004f78:	d939      	bls.n	8004fee <_scanf_float+0xda>
 8004f7a:	b11f      	cbz	r7, 8004f84 <_scanf_float+0x70>
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f82:	6023      	str	r3, [r4, #0]
 8004f84:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f88:	f1ba 0f01 	cmp.w	sl, #1
 8004f8c:	f200 8114 	bhi.w	80051b8 <_scanf_float+0x2a4>
 8004f90:	9b01      	ldr	r3, [sp, #4]
 8004f92:	429e      	cmp	r6, r3
 8004f94:	f200 8105 	bhi.w	80051a2 <_scanf_float+0x28e>
 8004f98:	2001      	movs	r0, #1
 8004f9a:	b007      	add	sp, #28
 8004f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fa0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004fa4:	2a0d      	cmp	r2, #13
 8004fa6:	d8e8      	bhi.n	8004f7a <_scanf_float+0x66>
 8004fa8:	a101      	add	r1, pc, #4	@ (adr r1, 8004fb0 <_scanf_float+0x9c>)
 8004faa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004fae:	bf00      	nop
 8004fb0:	080050f9 	.word	0x080050f9
 8004fb4:	08004f7b 	.word	0x08004f7b
 8004fb8:	08004f7b 	.word	0x08004f7b
 8004fbc:	08004f7b 	.word	0x08004f7b
 8004fc0:	08005155 	.word	0x08005155
 8004fc4:	0800512f 	.word	0x0800512f
 8004fc8:	08004f7b 	.word	0x08004f7b
 8004fcc:	08004f7b 	.word	0x08004f7b
 8004fd0:	08005107 	.word	0x08005107
 8004fd4:	08004f7b 	.word	0x08004f7b
 8004fd8:	08004f7b 	.word	0x08004f7b
 8004fdc:	08004f7b 	.word	0x08004f7b
 8004fe0:	08004f7b 	.word	0x08004f7b
 8004fe4:	080050c3 	.word	0x080050c3
 8004fe8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004fec:	e7da      	b.n	8004fa4 <_scanf_float+0x90>
 8004fee:	290e      	cmp	r1, #14
 8004ff0:	d8c3      	bhi.n	8004f7a <_scanf_float+0x66>
 8004ff2:	a001      	add	r0, pc, #4	@ (adr r0, 8004ff8 <_scanf_float+0xe4>)
 8004ff4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004ff8:	080050b3 	.word	0x080050b3
 8004ffc:	08004f7b 	.word	0x08004f7b
 8005000:	080050b3 	.word	0x080050b3
 8005004:	08005143 	.word	0x08005143
 8005008:	08004f7b 	.word	0x08004f7b
 800500c:	08005055 	.word	0x08005055
 8005010:	08005099 	.word	0x08005099
 8005014:	08005099 	.word	0x08005099
 8005018:	08005099 	.word	0x08005099
 800501c:	08005099 	.word	0x08005099
 8005020:	08005099 	.word	0x08005099
 8005024:	08005099 	.word	0x08005099
 8005028:	08005099 	.word	0x08005099
 800502c:	08005099 	.word	0x08005099
 8005030:	08005099 	.word	0x08005099
 8005034:	2b6e      	cmp	r3, #110	@ 0x6e
 8005036:	d809      	bhi.n	800504c <_scanf_float+0x138>
 8005038:	2b60      	cmp	r3, #96	@ 0x60
 800503a:	d8b1      	bhi.n	8004fa0 <_scanf_float+0x8c>
 800503c:	2b54      	cmp	r3, #84	@ 0x54
 800503e:	d07b      	beq.n	8005138 <_scanf_float+0x224>
 8005040:	2b59      	cmp	r3, #89	@ 0x59
 8005042:	d19a      	bne.n	8004f7a <_scanf_float+0x66>
 8005044:	2d07      	cmp	r5, #7
 8005046:	d198      	bne.n	8004f7a <_scanf_float+0x66>
 8005048:	2508      	movs	r5, #8
 800504a:	e02f      	b.n	80050ac <_scanf_float+0x198>
 800504c:	2b74      	cmp	r3, #116	@ 0x74
 800504e:	d073      	beq.n	8005138 <_scanf_float+0x224>
 8005050:	2b79      	cmp	r3, #121	@ 0x79
 8005052:	e7f6      	b.n	8005042 <_scanf_float+0x12e>
 8005054:	6821      	ldr	r1, [r4, #0]
 8005056:	05c8      	lsls	r0, r1, #23
 8005058:	d51e      	bpl.n	8005098 <_scanf_float+0x184>
 800505a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800505e:	6021      	str	r1, [r4, #0]
 8005060:	3701      	adds	r7, #1
 8005062:	f1bb 0f00 	cmp.w	fp, #0
 8005066:	d003      	beq.n	8005070 <_scanf_float+0x15c>
 8005068:	3201      	adds	r2, #1
 800506a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800506e:	60a2      	str	r2, [r4, #8]
 8005070:	68a3      	ldr	r3, [r4, #8]
 8005072:	3b01      	subs	r3, #1
 8005074:	60a3      	str	r3, [r4, #8]
 8005076:	6923      	ldr	r3, [r4, #16]
 8005078:	3301      	adds	r3, #1
 800507a:	6123      	str	r3, [r4, #16]
 800507c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005080:	3b01      	subs	r3, #1
 8005082:	2b00      	cmp	r3, #0
 8005084:	f8c9 3004 	str.w	r3, [r9, #4]
 8005088:	f340 8082 	ble.w	8005190 <_scanf_float+0x27c>
 800508c:	f8d9 3000 	ldr.w	r3, [r9]
 8005090:	3301      	adds	r3, #1
 8005092:	f8c9 3000 	str.w	r3, [r9]
 8005096:	e762      	b.n	8004f5e <_scanf_float+0x4a>
 8005098:	eb1a 0105 	adds.w	r1, sl, r5
 800509c:	f47f af6d 	bne.w	8004f7a <_scanf_float+0x66>
 80050a0:	6822      	ldr	r2, [r4, #0]
 80050a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80050a6:	6022      	str	r2, [r4, #0]
 80050a8:	460d      	mov	r5, r1
 80050aa:	468a      	mov	sl, r1
 80050ac:	f806 3b01 	strb.w	r3, [r6], #1
 80050b0:	e7de      	b.n	8005070 <_scanf_float+0x15c>
 80050b2:	6822      	ldr	r2, [r4, #0]
 80050b4:	0610      	lsls	r0, r2, #24
 80050b6:	f57f af60 	bpl.w	8004f7a <_scanf_float+0x66>
 80050ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80050be:	6022      	str	r2, [r4, #0]
 80050c0:	e7f4      	b.n	80050ac <_scanf_float+0x198>
 80050c2:	f1ba 0f00 	cmp.w	sl, #0
 80050c6:	d10c      	bne.n	80050e2 <_scanf_float+0x1ce>
 80050c8:	b977      	cbnz	r7, 80050e8 <_scanf_float+0x1d4>
 80050ca:	6822      	ldr	r2, [r4, #0]
 80050cc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80050d0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80050d4:	d108      	bne.n	80050e8 <_scanf_float+0x1d4>
 80050d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80050da:	6022      	str	r2, [r4, #0]
 80050dc:	f04f 0a01 	mov.w	sl, #1
 80050e0:	e7e4      	b.n	80050ac <_scanf_float+0x198>
 80050e2:	f1ba 0f02 	cmp.w	sl, #2
 80050e6:	d050      	beq.n	800518a <_scanf_float+0x276>
 80050e8:	2d01      	cmp	r5, #1
 80050ea:	d002      	beq.n	80050f2 <_scanf_float+0x1de>
 80050ec:	2d04      	cmp	r5, #4
 80050ee:	f47f af44 	bne.w	8004f7a <_scanf_float+0x66>
 80050f2:	3501      	adds	r5, #1
 80050f4:	b2ed      	uxtb	r5, r5
 80050f6:	e7d9      	b.n	80050ac <_scanf_float+0x198>
 80050f8:	f1ba 0f01 	cmp.w	sl, #1
 80050fc:	f47f af3d 	bne.w	8004f7a <_scanf_float+0x66>
 8005100:	f04f 0a02 	mov.w	sl, #2
 8005104:	e7d2      	b.n	80050ac <_scanf_float+0x198>
 8005106:	b975      	cbnz	r5, 8005126 <_scanf_float+0x212>
 8005108:	2f00      	cmp	r7, #0
 800510a:	f47f af37 	bne.w	8004f7c <_scanf_float+0x68>
 800510e:	6822      	ldr	r2, [r4, #0]
 8005110:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005114:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005118:	f040 80fe 	bne.w	8005318 <_scanf_float+0x404>
 800511c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005120:	6022      	str	r2, [r4, #0]
 8005122:	2501      	movs	r5, #1
 8005124:	e7c2      	b.n	80050ac <_scanf_float+0x198>
 8005126:	2d03      	cmp	r5, #3
 8005128:	d0e3      	beq.n	80050f2 <_scanf_float+0x1de>
 800512a:	2d05      	cmp	r5, #5
 800512c:	e7df      	b.n	80050ee <_scanf_float+0x1da>
 800512e:	2d02      	cmp	r5, #2
 8005130:	f47f af23 	bne.w	8004f7a <_scanf_float+0x66>
 8005134:	2503      	movs	r5, #3
 8005136:	e7b9      	b.n	80050ac <_scanf_float+0x198>
 8005138:	2d06      	cmp	r5, #6
 800513a:	f47f af1e 	bne.w	8004f7a <_scanf_float+0x66>
 800513e:	2507      	movs	r5, #7
 8005140:	e7b4      	b.n	80050ac <_scanf_float+0x198>
 8005142:	6822      	ldr	r2, [r4, #0]
 8005144:	0591      	lsls	r1, r2, #22
 8005146:	f57f af18 	bpl.w	8004f7a <_scanf_float+0x66>
 800514a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800514e:	6022      	str	r2, [r4, #0]
 8005150:	9702      	str	r7, [sp, #8]
 8005152:	e7ab      	b.n	80050ac <_scanf_float+0x198>
 8005154:	6822      	ldr	r2, [r4, #0]
 8005156:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800515a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800515e:	d005      	beq.n	800516c <_scanf_float+0x258>
 8005160:	0550      	lsls	r0, r2, #21
 8005162:	f57f af0a 	bpl.w	8004f7a <_scanf_float+0x66>
 8005166:	2f00      	cmp	r7, #0
 8005168:	f000 80d6 	beq.w	8005318 <_scanf_float+0x404>
 800516c:	0591      	lsls	r1, r2, #22
 800516e:	bf58      	it	pl
 8005170:	9902      	ldrpl	r1, [sp, #8]
 8005172:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005176:	bf58      	it	pl
 8005178:	1a79      	subpl	r1, r7, r1
 800517a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800517e:	bf58      	it	pl
 8005180:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005184:	6022      	str	r2, [r4, #0]
 8005186:	2700      	movs	r7, #0
 8005188:	e790      	b.n	80050ac <_scanf_float+0x198>
 800518a:	f04f 0a03 	mov.w	sl, #3
 800518e:	e78d      	b.n	80050ac <_scanf_float+0x198>
 8005190:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005194:	4649      	mov	r1, r9
 8005196:	4640      	mov	r0, r8
 8005198:	4798      	blx	r3
 800519a:	2800      	cmp	r0, #0
 800519c:	f43f aedf 	beq.w	8004f5e <_scanf_float+0x4a>
 80051a0:	e6eb      	b.n	8004f7a <_scanf_float+0x66>
 80051a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80051a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80051aa:	464a      	mov	r2, r9
 80051ac:	4640      	mov	r0, r8
 80051ae:	4798      	blx	r3
 80051b0:	6923      	ldr	r3, [r4, #16]
 80051b2:	3b01      	subs	r3, #1
 80051b4:	6123      	str	r3, [r4, #16]
 80051b6:	e6eb      	b.n	8004f90 <_scanf_float+0x7c>
 80051b8:	1e6b      	subs	r3, r5, #1
 80051ba:	2b06      	cmp	r3, #6
 80051bc:	d824      	bhi.n	8005208 <_scanf_float+0x2f4>
 80051be:	2d02      	cmp	r5, #2
 80051c0:	d836      	bhi.n	8005230 <_scanf_float+0x31c>
 80051c2:	9b01      	ldr	r3, [sp, #4]
 80051c4:	429e      	cmp	r6, r3
 80051c6:	f67f aee7 	bls.w	8004f98 <_scanf_float+0x84>
 80051ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80051ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80051d2:	464a      	mov	r2, r9
 80051d4:	4640      	mov	r0, r8
 80051d6:	4798      	blx	r3
 80051d8:	6923      	ldr	r3, [r4, #16]
 80051da:	3b01      	subs	r3, #1
 80051dc:	6123      	str	r3, [r4, #16]
 80051de:	e7f0      	b.n	80051c2 <_scanf_float+0x2ae>
 80051e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80051e4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80051e8:	464a      	mov	r2, r9
 80051ea:	4640      	mov	r0, r8
 80051ec:	4798      	blx	r3
 80051ee:	6923      	ldr	r3, [r4, #16]
 80051f0:	3b01      	subs	r3, #1
 80051f2:	6123      	str	r3, [r4, #16]
 80051f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051f8:	fa5f fa8a 	uxtb.w	sl, sl
 80051fc:	f1ba 0f02 	cmp.w	sl, #2
 8005200:	d1ee      	bne.n	80051e0 <_scanf_float+0x2cc>
 8005202:	3d03      	subs	r5, #3
 8005204:	b2ed      	uxtb	r5, r5
 8005206:	1b76      	subs	r6, r6, r5
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	05da      	lsls	r2, r3, #23
 800520c:	d530      	bpl.n	8005270 <_scanf_float+0x35c>
 800520e:	055b      	lsls	r3, r3, #21
 8005210:	d511      	bpl.n	8005236 <_scanf_float+0x322>
 8005212:	9b01      	ldr	r3, [sp, #4]
 8005214:	429e      	cmp	r6, r3
 8005216:	f67f aebf 	bls.w	8004f98 <_scanf_float+0x84>
 800521a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800521e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005222:	464a      	mov	r2, r9
 8005224:	4640      	mov	r0, r8
 8005226:	4798      	blx	r3
 8005228:	6923      	ldr	r3, [r4, #16]
 800522a:	3b01      	subs	r3, #1
 800522c:	6123      	str	r3, [r4, #16]
 800522e:	e7f0      	b.n	8005212 <_scanf_float+0x2fe>
 8005230:	46aa      	mov	sl, r5
 8005232:	46b3      	mov	fp, r6
 8005234:	e7de      	b.n	80051f4 <_scanf_float+0x2e0>
 8005236:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800523a:	6923      	ldr	r3, [r4, #16]
 800523c:	2965      	cmp	r1, #101	@ 0x65
 800523e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005242:	f106 35ff 	add.w	r5, r6, #4294967295
 8005246:	6123      	str	r3, [r4, #16]
 8005248:	d00c      	beq.n	8005264 <_scanf_float+0x350>
 800524a:	2945      	cmp	r1, #69	@ 0x45
 800524c:	d00a      	beq.n	8005264 <_scanf_float+0x350>
 800524e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005252:	464a      	mov	r2, r9
 8005254:	4640      	mov	r0, r8
 8005256:	4798      	blx	r3
 8005258:	6923      	ldr	r3, [r4, #16]
 800525a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800525e:	3b01      	subs	r3, #1
 8005260:	1eb5      	subs	r5, r6, #2
 8005262:	6123      	str	r3, [r4, #16]
 8005264:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005268:	464a      	mov	r2, r9
 800526a:	4640      	mov	r0, r8
 800526c:	4798      	blx	r3
 800526e:	462e      	mov	r6, r5
 8005270:	6822      	ldr	r2, [r4, #0]
 8005272:	f012 0210 	ands.w	r2, r2, #16
 8005276:	d001      	beq.n	800527c <_scanf_float+0x368>
 8005278:	2000      	movs	r0, #0
 800527a:	e68e      	b.n	8004f9a <_scanf_float+0x86>
 800527c:	7032      	strb	r2, [r6, #0]
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005284:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005288:	d125      	bne.n	80052d6 <_scanf_float+0x3c2>
 800528a:	9b02      	ldr	r3, [sp, #8]
 800528c:	429f      	cmp	r7, r3
 800528e:	d00a      	beq.n	80052a6 <_scanf_float+0x392>
 8005290:	1bda      	subs	r2, r3, r7
 8005292:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005296:	429e      	cmp	r6, r3
 8005298:	bf28      	it	cs
 800529a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800529e:	491f      	ldr	r1, [pc, #124]	@ (800531c <_scanf_float+0x408>)
 80052a0:	4630      	mov	r0, r6
 80052a2:	f000 f901 	bl	80054a8 <siprintf>
 80052a6:	2200      	movs	r2, #0
 80052a8:	9901      	ldr	r1, [sp, #4]
 80052aa:	4640      	mov	r0, r8
 80052ac:	f002 fbd8 	bl	8007a60 <_strtod_r>
 80052b0:	9b03      	ldr	r3, [sp, #12]
 80052b2:	6825      	ldr	r5, [r4, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f015 0f02 	tst.w	r5, #2
 80052ba:	4606      	mov	r6, r0
 80052bc:	460f      	mov	r7, r1
 80052be:	f103 0204 	add.w	r2, r3, #4
 80052c2:	d015      	beq.n	80052f0 <_scanf_float+0x3dc>
 80052c4:	9903      	ldr	r1, [sp, #12]
 80052c6:	600a      	str	r2, [r1, #0]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	e9c3 6700 	strd	r6, r7, [r3]
 80052ce:	68e3      	ldr	r3, [r4, #12]
 80052d0:	3301      	adds	r3, #1
 80052d2:	60e3      	str	r3, [r4, #12]
 80052d4:	e7d0      	b.n	8005278 <_scanf_float+0x364>
 80052d6:	9b04      	ldr	r3, [sp, #16]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d0e4      	beq.n	80052a6 <_scanf_float+0x392>
 80052dc:	9905      	ldr	r1, [sp, #20]
 80052de:	230a      	movs	r3, #10
 80052e0:	3101      	adds	r1, #1
 80052e2:	4640      	mov	r0, r8
 80052e4:	f002 fc3c 	bl	8007b60 <_strtol_r>
 80052e8:	9b04      	ldr	r3, [sp, #16]
 80052ea:	9e05      	ldr	r6, [sp, #20]
 80052ec:	1ac2      	subs	r2, r0, r3
 80052ee:	e7d0      	b.n	8005292 <_scanf_float+0x37e>
 80052f0:	076d      	lsls	r5, r5, #29
 80052f2:	d4e7      	bmi.n	80052c4 <_scanf_float+0x3b0>
 80052f4:	9d03      	ldr	r5, [sp, #12]
 80052f6:	602a      	str	r2, [r5, #0]
 80052f8:	681d      	ldr	r5, [r3, #0]
 80052fa:	4602      	mov	r2, r0
 80052fc:	460b      	mov	r3, r1
 80052fe:	f7fb fc15 	bl	8000b2c <__aeabi_dcmpun>
 8005302:	b120      	cbz	r0, 800530e <_scanf_float+0x3fa>
 8005304:	4806      	ldr	r0, [pc, #24]	@ (8005320 <_scanf_float+0x40c>)
 8005306:	f000 f9b5 	bl	8005674 <nanf>
 800530a:	6028      	str	r0, [r5, #0]
 800530c:	e7df      	b.n	80052ce <_scanf_float+0x3ba>
 800530e:	4630      	mov	r0, r6
 8005310:	4639      	mov	r1, r7
 8005312:	f7fb fc69 	bl	8000be8 <__aeabi_d2f>
 8005316:	e7f8      	b.n	800530a <_scanf_float+0x3f6>
 8005318:	2700      	movs	r7, #0
 800531a:	e633      	b.n	8004f84 <_scanf_float+0x70>
 800531c:	08008d64 	.word	0x08008d64
 8005320:	08008ea5 	.word	0x08008ea5

08005324 <std>:
 8005324:	2300      	movs	r3, #0
 8005326:	b510      	push	{r4, lr}
 8005328:	4604      	mov	r4, r0
 800532a:	e9c0 3300 	strd	r3, r3, [r0]
 800532e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005332:	6083      	str	r3, [r0, #8]
 8005334:	8181      	strh	r1, [r0, #12]
 8005336:	6643      	str	r3, [r0, #100]	@ 0x64
 8005338:	81c2      	strh	r2, [r0, #14]
 800533a:	6183      	str	r3, [r0, #24]
 800533c:	4619      	mov	r1, r3
 800533e:	2208      	movs	r2, #8
 8005340:	305c      	adds	r0, #92	@ 0x5c
 8005342:	f000 f916 	bl	8005572 <memset>
 8005346:	4b0d      	ldr	r3, [pc, #52]	@ (800537c <std+0x58>)
 8005348:	6263      	str	r3, [r4, #36]	@ 0x24
 800534a:	4b0d      	ldr	r3, [pc, #52]	@ (8005380 <std+0x5c>)
 800534c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800534e:	4b0d      	ldr	r3, [pc, #52]	@ (8005384 <std+0x60>)
 8005350:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005352:	4b0d      	ldr	r3, [pc, #52]	@ (8005388 <std+0x64>)
 8005354:	6323      	str	r3, [r4, #48]	@ 0x30
 8005356:	4b0d      	ldr	r3, [pc, #52]	@ (800538c <std+0x68>)
 8005358:	6224      	str	r4, [r4, #32]
 800535a:	429c      	cmp	r4, r3
 800535c:	d006      	beq.n	800536c <std+0x48>
 800535e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005362:	4294      	cmp	r4, r2
 8005364:	d002      	beq.n	800536c <std+0x48>
 8005366:	33d0      	adds	r3, #208	@ 0xd0
 8005368:	429c      	cmp	r4, r3
 800536a:	d105      	bne.n	8005378 <std+0x54>
 800536c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005374:	f000 b97a 	b.w	800566c <__retarget_lock_init_recursive>
 8005378:	bd10      	pop	{r4, pc}
 800537a:	bf00      	nop
 800537c:	080054ed 	.word	0x080054ed
 8005380:	0800550f 	.word	0x0800550f
 8005384:	08005547 	.word	0x08005547
 8005388:	0800556b 	.word	0x0800556b
 800538c:	20000288 	.word	0x20000288

08005390 <stdio_exit_handler>:
 8005390:	4a02      	ldr	r2, [pc, #8]	@ (800539c <stdio_exit_handler+0xc>)
 8005392:	4903      	ldr	r1, [pc, #12]	@ (80053a0 <stdio_exit_handler+0x10>)
 8005394:	4803      	ldr	r0, [pc, #12]	@ (80053a4 <stdio_exit_handler+0x14>)
 8005396:	f000 b869 	b.w	800546c <_fwalk_sglue>
 800539a:	bf00      	nop
 800539c:	2000000c 	.word	0x2000000c
 80053a0:	08007f15 	.word	0x08007f15
 80053a4:	2000001c 	.word	0x2000001c

080053a8 <cleanup_stdio>:
 80053a8:	6841      	ldr	r1, [r0, #4]
 80053aa:	4b0c      	ldr	r3, [pc, #48]	@ (80053dc <cleanup_stdio+0x34>)
 80053ac:	4299      	cmp	r1, r3
 80053ae:	b510      	push	{r4, lr}
 80053b0:	4604      	mov	r4, r0
 80053b2:	d001      	beq.n	80053b8 <cleanup_stdio+0x10>
 80053b4:	f002 fdae 	bl	8007f14 <_fflush_r>
 80053b8:	68a1      	ldr	r1, [r4, #8]
 80053ba:	4b09      	ldr	r3, [pc, #36]	@ (80053e0 <cleanup_stdio+0x38>)
 80053bc:	4299      	cmp	r1, r3
 80053be:	d002      	beq.n	80053c6 <cleanup_stdio+0x1e>
 80053c0:	4620      	mov	r0, r4
 80053c2:	f002 fda7 	bl	8007f14 <_fflush_r>
 80053c6:	68e1      	ldr	r1, [r4, #12]
 80053c8:	4b06      	ldr	r3, [pc, #24]	@ (80053e4 <cleanup_stdio+0x3c>)
 80053ca:	4299      	cmp	r1, r3
 80053cc:	d004      	beq.n	80053d8 <cleanup_stdio+0x30>
 80053ce:	4620      	mov	r0, r4
 80053d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d4:	f002 bd9e 	b.w	8007f14 <_fflush_r>
 80053d8:	bd10      	pop	{r4, pc}
 80053da:	bf00      	nop
 80053dc:	20000288 	.word	0x20000288
 80053e0:	200002f0 	.word	0x200002f0
 80053e4:	20000358 	.word	0x20000358

080053e8 <global_stdio_init.part.0>:
 80053e8:	b510      	push	{r4, lr}
 80053ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005418 <global_stdio_init.part.0+0x30>)
 80053ec:	4c0b      	ldr	r4, [pc, #44]	@ (800541c <global_stdio_init.part.0+0x34>)
 80053ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005420 <global_stdio_init.part.0+0x38>)
 80053f0:	601a      	str	r2, [r3, #0]
 80053f2:	4620      	mov	r0, r4
 80053f4:	2200      	movs	r2, #0
 80053f6:	2104      	movs	r1, #4
 80053f8:	f7ff ff94 	bl	8005324 <std>
 80053fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005400:	2201      	movs	r2, #1
 8005402:	2109      	movs	r1, #9
 8005404:	f7ff ff8e 	bl	8005324 <std>
 8005408:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800540c:	2202      	movs	r2, #2
 800540e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005412:	2112      	movs	r1, #18
 8005414:	f7ff bf86 	b.w	8005324 <std>
 8005418:	200003c0 	.word	0x200003c0
 800541c:	20000288 	.word	0x20000288
 8005420:	08005391 	.word	0x08005391

08005424 <__sfp_lock_acquire>:
 8005424:	4801      	ldr	r0, [pc, #4]	@ (800542c <__sfp_lock_acquire+0x8>)
 8005426:	f000 b922 	b.w	800566e <__retarget_lock_acquire_recursive>
 800542a:	bf00      	nop
 800542c:	200003c9 	.word	0x200003c9

08005430 <__sfp_lock_release>:
 8005430:	4801      	ldr	r0, [pc, #4]	@ (8005438 <__sfp_lock_release+0x8>)
 8005432:	f000 b91d 	b.w	8005670 <__retarget_lock_release_recursive>
 8005436:	bf00      	nop
 8005438:	200003c9 	.word	0x200003c9

0800543c <__sinit>:
 800543c:	b510      	push	{r4, lr}
 800543e:	4604      	mov	r4, r0
 8005440:	f7ff fff0 	bl	8005424 <__sfp_lock_acquire>
 8005444:	6a23      	ldr	r3, [r4, #32]
 8005446:	b11b      	cbz	r3, 8005450 <__sinit+0x14>
 8005448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800544c:	f7ff bff0 	b.w	8005430 <__sfp_lock_release>
 8005450:	4b04      	ldr	r3, [pc, #16]	@ (8005464 <__sinit+0x28>)
 8005452:	6223      	str	r3, [r4, #32]
 8005454:	4b04      	ldr	r3, [pc, #16]	@ (8005468 <__sinit+0x2c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1f5      	bne.n	8005448 <__sinit+0xc>
 800545c:	f7ff ffc4 	bl	80053e8 <global_stdio_init.part.0>
 8005460:	e7f2      	b.n	8005448 <__sinit+0xc>
 8005462:	bf00      	nop
 8005464:	080053a9 	.word	0x080053a9
 8005468:	200003c0 	.word	0x200003c0

0800546c <_fwalk_sglue>:
 800546c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005470:	4607      	mov	r7, r0
 8005472:	4688      	mov	r8, r1
 8005474:	4614      	mov	r4, r2
 8005476:	2600      	movs	r6, #0
 8005478:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800547c:	f1b9 0901 	subs.w	r9, r9, #1
 8005480:	d505      	bpl.n	800548e <_fwalk_sglue+0x22>
 8005482:	6824      	ldr	r4, [r4, #0]
 8005484:	2c00      	cmp	r4, #0
 8005486:	d1f7      	bne.n	8005478 <_fwalk_sglue+0xc>
 8005488:	4630      	mov	r0, r6
 800548a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800548e:	89ab      	ldrh	r3, [r5, #12]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d907      	bls.n	80054a4 <_fwalk_sglue+0x38>
 8005494:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005498:	3301      	adds	r3, #1
 800549a:	d003      	beq.n	80054a4 <_fwalk_sglue+0x38>
 800549c:	4629      	mov	r1, r5
 800549e:	4638      	mov	r0, r7
 80054a0:	47c0      	blx	r8
 80054a2:	4306      	orrs	r6, r0
 80054a4:	3568      	adds	r5, #104	@ 0x68
 80054a6:	e7e9      	b.n	800547c <_fwalk_sglue+0x10>

080054a8 <siprintf>:
 80054a8:	b40e      	push	{r1, r2, r3}
 80054aa:	b510      	push	{r4, lr}
 80054ac:	b09d      	sub	sp, #116	@ 0x74
 80054ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80054b0:	9002      	str	r0, [sp, #8]
 80054b2:	9006      	str	r0, [sp, #24]
 80054b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80054b8:	480a      	ldr	r0, [pc, #40]	@ (80054e4 <siprintf+0x3c>)
 80054ba:	9107      	str	r1, [sp, #28]
 80054bc:	9104      	str	r1, [sp, #16]
 80054be:	490a      	ldr	r1, [pc, #40]	@ (80054e8 <siprintf+0x40>)
 80054c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80054c4:	9105      	str	r1, [sp, #20]
 80054c6:	2400      	movs	r4, #0
 80054c8:	a902      	add	r1, sp, #8
 80054ca:	6800      	ldr	r0, [r0, #0]
 80054cc:	9301      	str	r3, [sp, #4]
 80054ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80054d0:	f002 fba4 	bl	8007c1c <_svfiprintf_r>
 80054d4:	9b02      	ldr	r3, [sp, #8]
 80054d6:	701c      	strb	r4, [r3, #0]
 80054d8:	b01d      	add	sp, #116	@ 0x74
 80054da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054de:	b003      	add	sp, #12
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	20000018 	.word	0x20000018
 80054e8:	ffff0208 	.word	0xffff0208

080054ec <__sread>:
 80054ec:	b510      	push	{r4, lr}
 80054ee:	460c      	mov	r4, r1
 80054f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054f4:	f000 f86c 	bl	80055d0 <_read_r>
 80054f8:	2800      	cmp	r0, #0
 80054fa:	bfab      	itete	ge
 80054fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80054fe:	89a3      	ldrhlt	r3, [r4, #12]
 8005500:	181b      	addge	r3, r3, r0
 8005502:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005506:	bfac      	ite	ge
 8005508:	6563      	strge	r3, [r4, #84]	@ 0x54
 800550a:	81a3      	strhlt	r3, [r4, #12]
 800550c:	bd10      	pop	{r4, pc}

0800550e <__swrite>:
 800550e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005512:	461f      	mov	r7, r3
 8005514:	898b      	ldrh	r3, [r1, #12]
 8005516:	05db      	lsls	r3, r3, #23
 8005518:	4605      	mov	r5, r0
 800551a:	460c      	mov	r4, r1
 800551c:	4616      	mov	r6, r2
 800551e:	d505      	bpl.n	800552c <__swrite+0x1e>
 8005520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005524:	2302      	movs	r3, #2
 8005526:	2200      	movs	r2, #0
 8005528:	f000 f840 	bl	80055ac <_lseek_r>
 800552c:	89a3      	ldrh	r3, [r4, #12]
 800552e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005532:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005536:	81a3      	strh	r3, [r4, #12]
 8005538:	4632      	mov	r2, r6
 800553a:	463b      	mov	r3, r7
 800553c:	4628      	mov	r0, r5
 800553e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005542:	f000 b857 	b.w	80055f4 <_write_r>

08005546 <__sseek>:
 8005546:	b510      	push	{r4, lr}
 8005548:	460c      	mov	r4, r1
 800554a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800554e:	f000 f82d 	bl	80055ac <_lseek_r>
 8005552:	1c43      	adds	r3, r0, #1
 8005554:	89a3      	ldrh	r3, [r4, #12]
 8005556:	bf15      	itete	ne
 8005558:	6560      	strne	r0, [r4, #84]	@ 0x54
 800555a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800555e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005562:	81a3      	strheq	r3, [r4, #12]
 8005564:	bf18      	it	ne
 8005566:	81a3      	strhne	r3, [r4, #12]
 8005568:	bd10      	pop	{r4, pc}

0800556a <__sclose>:
 800556a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800556e:	f000 b80d 	b.w	800558c <_close_r>

08005572 <memset>:
 8005572:	4402      	add	r2, r0
 8005574:	4603      	mov	r3, r0
 8005576:	4293      	cmp	r3, r2
 8005578:	d100      	bne.n	800557c <memset+0xa>
 800557a:	4770      	bx	lr
 800557c:	f803 1b01 	strb.w	r1, [r3], #1
 8005580:	e7f9      	b.n	8005576 <memset+0x4>
	...

08005584 <_localeconv_r>:
 8005584:	4800      	ldr	r0, [pc, #0]	@ (8005588 <_localeconv_r+0x4>)
 8005586:	4770      	bx	lr
 8005588:	20000158 	.word	0x20000158

0800558c <_close_r>:
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	4d06      	ldr	r5, [pc, #24]	@ (80055a8 <_close_r+0x1c>)
 8005590:	2300      	movs	r3, #0
 8005592:	4604      	mov	r4, r0
 8005594:	4608      	mov	r0, r1
 8005596:	602b      	str	r3, [r5, #0]
 8005598:	f7fc fa1d 	bl	80019d6 <_close>
 800559c:	1c43      	adds	r3, r0, #1
 800559e:	d102      	bne.n	80055a6 <_close_r+0x1a>
 80055a0:	682b      	ldr	r3, [r5, #0]
 80055a2:	b103      	cbz	r3, 80055a6 <_close_r+0x1a>
 80055a4:	6023      	str	r3, [r4, #0]
 80055a6:	bd38      	pop	{r3, r4, r5, pc}
 80055a8:	200003c4 	.word	0x200003c4

080055ac <_lseek_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4d07      	ldr	r5, [pc, #28]	@ (80055cc <_lseek_r+0x20>)
 80055b0:	4604      	mov	r4, r0
 80055b2:	4608      	mov	r0, r1
 80055b4:	4611      	mov	r1, r2
 80055b6:	2200      	movs	r2, #0
 80055b8:	602a      	str	r2, [r5, #0]
 80055ba:	461a      	mov	r2, r3
 80055bc:	f7fc fa2f 	bl	8001a1e <_lseek>
 80055c0:	1c43      	adds	r3, r0, #1
 80055c2:	d102      	bne.n	80055ca <_lseek_r+0x1e>
 80055c4:	682b      	ldr	r3, [r5, #0]
 80055c6:	b103      	cbz	r3, 80055ca <_lseek_r+0x1e>
 80055c8:	6023      	str	r3, [r4, #0]
 80055ca:	bd38      	pop	{r3, r4, r5, pc}
 80055cc:	200003c4 	.word	0x200003c4

080055d0 <_read_r>:
 80055d0:	b538      	push	{r3, r4, r5, lr}
 80055d2:	4d07      	ldr	r5, [pc, #28]	@ (80055f0 <_read_r+0x20>)
 80055d4:	4604      	mov	r4, r0
 80055d6:	4608      	mov	r0, r1
 80055d8:	4611      	mov	r1, r2
 80055da:	2200      	movs	r2, #0
 80055dc:	602a      	str	r2, [r5, #0]
 80055de:	461a      	mov	r2, r3
 80055e0:	f7fc f9c0 	bl	8001964 <_read>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	d102      	bne.n	80055ee <_read_r+0x1e>
 80055e8:	682b      	ldr	r3, [r5, #0]
 80055ea:	b103      	cbz	r3, 80055ee <_read_r+0x1e>
 80055ec:	6023      	str	r3, [r4, #0]
 80055ee:	bd38      	pop	{r3, r4, r5, pc}
 80055f0:	200003c4 	.word	0x200003c4

080055f4 <_write_r>:
 80055f4:	b538      	push	{r3, r4, r5, lr}
 80055f6:	4d07      	ldr	r5, [pc, #28]	@ (8005614 <_write_r+0x20>)
 80055f8:	4604      	mov	r4, r0
 80055fa:	4608      	mov	r0, r1
 80055fc:	4611      	mov	r1, r2
 80055fe:	2200      	movs	r2, #0
 8005600:	602a      	str	r2, [r5, #0]
 8005602:	461a      	mov	r2, r3
 8005604:	f7fc f9cb 	bl	800199e <_write>
 8005608:	1c43      	adds	r3, r0, #1
 800560a:	d102      	bne.n	8005612 <_write_r+0x1e>
 800560c:	682b      	ldr	r3, [r5, #0]
 800560e:	b103      	cbz	r3, 8005612 <_write_r+0x1e>
 8005610:	6023      	str	r3, [r4, #0]
 8005612:	bd38      	pop	{r3, r4, r5, pc}
 8005614:	200003c4 	.word	0x200003c4

08005618 <__errno>:
 8005618:	4b01      	ldr	r3, [pc, #4]	@ (8005620 <__errno+0x8>)
 800561a:	6818      	ldr	r0, [r3, #0]
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	20000018 	.word	0x20000018

08005624 <__libc_init_array>:
 8005624:	b570      	push	{r4, r5, r6, lr}
 8005626:	4d0d      	ldr	r5, [pc, #52]	@ (800565c <__libc_init_array+0x38>)
 8005628:	4c0d      	ldr	r4, [pc, #52]	@ (8005660 <__libc_init_array+0x3c>)
 800562a:	1b64      	subs	r4, r4, r5
 800562c:	10a4      	asrs	r4, r4, #2
 800562e:	2600      	movs	r6, #0
 8005630:	42a6      	cmp	r6, r4
 8005632:	d109      	bne.n	8005648 <__libc_init_array+0x24>
 8005634:	4d0b      	ldr	r5, [pc, #44]	@ (8005664 <__libc_init_array+0x40>)
 8005636:	4c0c      	ldr	r4, [pc, #48]	@ (8005668 <__libc_init_array+0x44>)
 8005638:	f003 fb58 	bl	8008cec <_init>
 800563c:	1b64      	subs	r4, r4, r5
 800563e:	10a4      	asrs	r4, r4, #2
 8005640:	2600      	movs	r6, #0
 8005642:	42a6      	cmp	r6, r4
 8005644:	d105      	bne.n	8005652 <__libc_init_array+0x2e>
 8005646:	bd70      	pop	{r4, r5, r6, pc}
 8005648:	f855 3b04 	ldr.w	r3, [r5], #4
 800564c:	4798      	blx	r3
 800564e:	3601      	adds	r6, #1
 8005650:	e7ee      	b.n	8005630 <__libc_init_array+0xc>
 8005652:	f855 3b04 	ldr.w	r3, [r5], #4
 8005656:	4798      	blx	r3
 8005658:	3601      	adds	r6, #1
 800565a:	e7f2      	b.n	8005642 <__libc_init_array+0x1e>
 800565c:	08009164 	.word	0x08009164
 8005660:	08009164 	.word	0x08009164
 8005664:	08009164 	.word	0x08009164
 8005668:	08009168 	.word	0x08009168

0800566c <__retarget_lock_init_recursive>:
 800566c:	4770      	bx	lr

0800566e <__retarget_lock_acquire_recursive>:
 800566e:	4770      	bx	lr

08005670 <__retarget_lock_release_recursive>:
 8005670:	4770      	bx	lr
	...

08005674 <nanf>:
 8005674:	4800      	ldr	r0, [pc, #0]	@ (8005678 <nanf+0x4>)
 8005676:	4770      	bx	lr
 8005678:	7fc00000 	.word	0x7fc00000

0800567c <quorem>:
 800567c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005680:	6903      	ldr	r3, [r0, #16]
 8005682:	690c      	ldr	r4, [r1, #16]
 8005684:	42a3      	cmp	r3, r4
 8005686:	4607      	mov	r7, r0
 8005688:	db7e      	blt.n	8005788 <quorem+0x10c>
 800568a:	3c01      	subs	r4, #1
 800568c:	f101 0814 	add.w	r8, r1, #20
 8005690:	00a3      	lsls	r3, r4, #2
 8005692:	f100 0514 	add.w	r5, r0, #20
 8005696:	9300      	str	r3, [sp, #0]
 8005698:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800569c:	9301      	str	r3, [sp, #4]
 800569e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80056a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056a6:	3301      	adds	r3, #1
 80056a8:	429a      	cmp	r2, r3
 80056aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80056ae:	fbb2 f6f3 	udiv	r6, r2, r3
 80056b2:	d32e      	bcc.n	8005712 <quorem+0x96>
 80056b4:	f04f 0a00 	mov.w	sl, #0
 80056b8:	46c4      	mov	ip, r8
 80056ba:	46ae      	mov	lr, r5
 80056bc:	46d3      	mov	fp, sl
 80056be:	f85c 3b04 	ldr.w	r3, [ip], #4
 80056c2:	b298      	uxth	r0, r3
 80056c4:	fb06 a000 	mla	r0, r6, r0, sl
 80056c8:	0c02      	lsrs	r2, r0, #16
 80056ca:	0c1b      	lsrs	r3, r3, #16
 80056cc:	fb06 2303 	mla	r3, r6, r3, r2
 80056d0:	f8de 2000 	ldr.w	r2, [lr]
 80056d4:	b280      	uxth	r0, r0
 80056d6:	b292      	uxth	r2, r2
 80056d8:	1a12      	subs	r2, r2, r0
 80056da:	445a      	add	r2, fp
 80056dc:	f8de 0000 	ldr.w	r0, [lr]
 80056e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80056ea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80056ee:	b292      	uxth	r2, r2
 80056f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80056f4:	45e1      	cmp	r9, ip
 80056f6:	f84e 2b04 	str.w	r2, [lr], #4
 80056fa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80056fe:	d2de      	bcs.n	80056be <quorem+0x42>
 8005700:	9b00      	ldr	r3, [sp, #0]
 8005702:	58eb      	ldr	r3, [r5, r3]
 8005704:	b92b      	cbnz	r3, 8005712 <quorem+0x96>
 8005706:	9b01      	ldr	r3, [sp, #4]
 8005708:	3b04      	subs	r3, #4
 800570a:	429d      	cmp	r5, r3
 800570c:	461a      	mov	r2, r3
 800570e:	d32f      	bcc.n	8005770 <quorem+0xf4>
 8005710:	613c      	str	r4, [r7, #16]
 8005712:	4638      	mov	r0, r7
 8005714:	f001 f9c8 	bl	8006aa8 <__mcmp>
 8005718:	2800      	cmp	r0, #0
 800571a:	db25      	blt.n	8005768 <quorem+0xec>
 800571c:	4629      	mov	r1, r5
 800571e:	2000      	movs	r0, #0
 8005720:	f858 2b04 	ldr.w	r2, [r8], #4
 8005724:	f8d1 c000 	ldr.w	ip, [r1]
 8005728:	fa1f fe82 	uxth.w	lr, r2
 800572c:	fa1f f38c 	uxth.w	r3, ip
 8005730:	eba3 030e 	sub.w	r3, r3, lr
 8005734:	4403      	add	r3, r0
 8005736:	0c12      	lsrs	r2, r2, #16
 8005738:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800573c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005740:	b29b      	uxth	r3, r3
 8005742:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005746:	45c1      	cmp	r9, r8
 8005748:	f841 3b04 	str.w	r3, [r1], #4
 800574c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005750:	d2e6      	bcs.n	8005720 <quorem+0xa4>
 8005752:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005756:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800575a:	b922      	cbnz	r2, 8005766 <quorem+0xea>
 800575c:	3b04      	subs	r3, #4
 800575e:	429d      	cmp	r5, r3
 8005760:	461a      	mov	r2, r3
 8005762:	d30b      	bcc.n	800577c <quorem+0x100>
 8005764:	613c      	str	r4, [r7, #16]
 8005766:	3601      	adds	r6, #1
 8005768:	4630      	mov	r0, r6
 800576a:	b003      	add	sp, #12
 800576c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005770:	6812      	ldr	r2, [r2, #0]
 8005772:	3b04      	subs	r3, #4
 8005774:	2a00      	cmp	r2, #0
 8005776:	d1cb      	bne.n	8005710 <quorem+0x94>
 8005778:	3c01      	subs	r4, #1
 800577a:	e7c6      	b.n	800570a <quorem+0x8e>
 800577c:	6812      	ldr	r2, [r2, #0]
 800577e:	3b04      	subs	r3, #4
 8005780:	2a00      	cmp	r2, #0
 8005782:	d1ef      	bne.n	8005764 <quorem+0xe8>
 8005784:	3c01      	subs	r4, #1
 8005786:	e7ea      	b.n	800575e <quorem+0xe2>
 8005788:	2000      	movs	r0, #0
 800578a:	e7ee      	b.n	800576a <quorem+0xee>
 800578c:	0000      	movs	r0, r0
	...

08005790 <_dtoa_r>:
 8005790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005794:	69c7      	ldr	r7, [r0, #28]
 8005796:	b097      	sub	sp, #92	@ 0x5c
 8005798:	4614      	mov	r4, r2
 800579a:	461d      	mov	r5, r3
 800579c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80057a0:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80057a2:	4681      	mov	r9, r0
 80057a4:	b97f      	cbnz	r7, 80057c6 <_dtoa_r+0x36>
 80057a6:	2010      	movs	r0, #16
 80057a8:	f000 fe0c 	bl	80063c4 <malloc>
 80057ac:	4602      	mov	r2, r0
 80057ae:	f8c9 001c 	str.w	r0, [r9, #28]
 80057b2:	b920      	cbnz	r0, 80057be <_dtoa_r+0x2e>
 80057b4:	4baa      	ldr	r3, [pc, #680]	@ (8005a60 <_dtoa_r+0x2d0>)
 80057b6:	21ef      	movs	r1, #239	@ 0xef
 80057b8:	48aa      	ldr	r0, [pc, #680]	@ (8005a64 <_dtoa_r+0x2d4>)
 80057ba:	f002 fc23 	bl	8008004 <__assert_func>
 80057be:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80057c2:	6007      	str	r7, [r0, #0]
 80057c4:	60c7      	str	r7, [r0, #12]
 80057c6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80057ca:	6819      	ldr	r1, [r3, #0]
 80057cc:	b159      	cbz	r1, 80057e6 <_dtoa_r+0x56>
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	604a      	str	r2, [r1, #4]
 80057d2:	2301      	movs	r3, #1
 80057d4:	4093      	lsls	r3, r2
 80057d6:	608b      	str	r3, [r1, #8]
 80057d8:	4648      	mov	r0, r9
 80057da:	f000 fee9 	bl	80065b0 <_Bfree>
 80057de:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]
 80057e6:	1e2b      	subs	r3, r5, #0
 80057e8:	bfb9      	ittee	lt
 80057ea:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80057ee:	9307      	strlt	r3, [sp, #28]
 80057f0:	2300      	movge	r3, #0
 80057f2:	6033      	strge	r3, [r6, #0]
 80057f4:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80057f8:	4b9b      	ldr	r3, [pc, #620]	@ (8005a68 <_dtoa_r+0x2d8>)
 80057fa:	bfbc      	itt	lt
 80057fc:	2201      	movlt	r2, #1
 80057fe:	6032      	strlt	r2, [r6, #0]
 8005800:	ea33 0308 	bics.w	r3, r3, r8
 8005804:	d112      	bne.n	800582c <_dtoa_r+0x9c>
 8005806:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005808:	f242 730f 	movw	r3, #9999	@ 0x270f
 800580c:	6013      	str	r3, [r2, #0]
 800580e:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005812:	4323      	orrs	r3, r4
 8005814:	f000 855b 	beq.w	80062ce <_dtoa_r+0xb3e>
 8005818:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800581a:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8005a6c <_dtoa_r+0x2dc>
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 855d 	beq.w	80062de <_dtoa_r+0xb4e>
 8005824:	f10a 0303 	add.w	r3, sl, #3
 8005828:	f000 bd57 	b.w	80062da <_dtoa_r+0xb4a>
 800582c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005830:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005834:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005838:	2200      	movs	r2, #0
 800583a:	2300      	movs	r3, #0
 800583c:	f7fb f944 	bl	8000ac8 <__aeabi_dcmpeq>
 8005840:	4607      	mov	r7, r0
 8005842:	b158      	cbz	r0, 800585c <_dtoa_r+0xcc>
 8005844:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005846:	2301      	movs	r3, #1
 8005848:	6013      	str	r3, [r2, #0]
 800584a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800584c:	b113      	cbz	r3, 8005854 <_dtoa_r+0xc4>
 800584e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005850:	4b87      	ldr	r3, [pc, #540]	@ (8005a70 <_dtoa_r+0x2e0>)
 8005852:	6013      	str	r3, [r2, #0]
 8005854:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8005a74 <_dtoa_r+0x2e4>
 8005858:	f000 bd41 	b.w	80062de <_dtoa_r+0xb4e>
 800585c:	ab14      	add	r3, sp, #80	@ 0x50
 800585e:	9301      	str	r3, [sp, #4]
 8005860:	ab15      	add	r3, sp, #84	@ 0x54
 8005862:	9300      	str	r3, [sp, #0]
 8005864:	4648      	mov	r0, r9
 8005866:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800586a:	f001 fa35 	bl	8006cd8 <__d2b>
 800586e:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005872:	9003      	str	r0, [sp, #12]
 8005874:	2e00      	cmp	r6, #0
 8005876:	d077      	beq.n	8005968 <_dtoa_r+0x1d8>
 8005878:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800587a:	9712      	str	r7, [sp, #72]	@ 0x48
 800587c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005880:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005884:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005888:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800588c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005890:	4619      	mov	r1, r3
 8005892:	2200      	movs	r2, #0
 8005894:	4b78      	ldr	r3, [pc, #480]	@ (8005a78 <_dtoa_r+0x2e8>)
 8005896:	f7fa fcf7 	bl	8000288 <__aeabi_dsub>
 800589a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005a48 <_dtoa_r+0x2b8>)
 800589c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a0:	f7fa feaa 	bl	80005f8 <__aeabi_dmul>
 80058a4:	a36a      	add	r3, pc, #424	@ (adr r3, 8005a50 <_dtoa_r+0x2c0>)
 80058a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058aa:	f7fa fcef 	bl	800028c <__adddf3>
 80058ae:	4604      	mov	r4, r0
 80058b0:	4630      	mov	r0, r6
 80058b2:	460d      	mov	r5, r1
 80058b4:	f7fa fe36 	bl	8000524 <__aeabi_i2d>
 80058b8:	a367      	add	r3, pc, #412	@ (adr r3, 8005a58 <_dtoa_r+0x2c8>)
 80058ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058be:	f7fa fe9b 	bl	80005f8 <__aeabi_dmul>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	4620      	mov	r0, r4
 80058c8:	4629      	mov	r1, r5
 80058ca:	f7fa fcdf 	bl	800028c <__adddf3>
 80058ce:	4604      	mov	r4, r0
 80058d0:	460d      	mov	r5, r1
 80058d2:	f7fb f941 	bl	8000b58 <__aeabi_d2iz>
 80058d6:	2200      	movs	r2, #0
 80058d8:	4607      	mov	r7, r0
 80058da:	2300      	movs	r3, #0
 80058dc:	4620      	mov	r0, r4
 80058de:	4629      	mov	r1, r5
 80058e0:	f7fb f8fc 	bl	8000adc <__aeabi_dcmplt>
 80058e4:	b140      	cbz	r0, 80058f8 <_dtoa_r+0x168>
 80058e6:	4638      	mov	r0, r7
 80058e8:	f7fa fe1c 	bl	8000524 <__aeabi_i2d>
 80058ec:	4622      	mov	r2, r4
 80058ee:	462b      	mov	r3, r5
 80058f0:	f7fb f8ea 	bl	8000ac8 <__aeabi_dcmpeq>
 80058f4:	b900      	cbnz	r0, 80058f8 <_dtoa_r+0x168>
 80058f6:	3f01      	subs	r7, #1
 80058f8:	2f16      	cmp	r7, #22
 80058fa:	d853      	bhi.n	80059a4 <_dtoa_r+0x214>
 80058fc:	4b5f      	ldr	r3, [pc, #380]	@ (8005a7c <_dtoa_r+0x2ec>)
 80058fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005906:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800590a:	f7fb f8e7 	bl	8000adc <__aeabi_dcmplt>
 800590e:	2800      	cmp	r0, #0
 8005910:	d04a      	beq.n	80059a8 <_dtoa_r+0x218>
 8005912:	3f01      	subs	r7, #1
 8005914:	2300      	movs	r3, #0
 8005916:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005918:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800591a:	1b9b      	subs	r3, r3, r6
 800591c:	1e5a      	subs	r2, r3, #1
 800591e:	bf45      	ittet	mi
 8005920:	f1c3 0301 	rsbmi	r3, r3, #1
 8005924:	9304      	strmi	r3, [sp, #16]
 8005926:	2300      	movpl	r3, #0
 8005928:	2300      	movmi	r3, #0
 800592a:	9209      	str	r2, [sp, #36]	@ 0x24
 800592c:	bf54      	ite	pl
 800592e:	9304      	strpl	r3, [sp, #16]
 8005930:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005932:	2f00      	cmp	r7, #0
 8005934:	db3a      	blt.n	80059ac <_dtoa_r+0x21c>
 8005936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005938:	970e      	str	r7, [sp, #56]	@ 0x38
 800593a:	443b      	add	r3, r7
 800593c:	9309      	str	r3, [sp, #36]	@ 0x24
 800593e:	2300      	movs	r3, #0
 8005940:	930a      	str	r3, [sp, #40]	@ 0x28
 8005942:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005944:	2b09      	cmp	r3, #9
 8005946:	d864      	bhi.n	8005a12 <_dtoa_r+0x282>
 8005948:	2b05      	cmp	r3, #5
 800594a:	bfc4      	itt	gt
 800594c:	3b04      	subgt	r3, #4
 800594e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005950:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005952:	f1a3 0302 	sub.w	r3, r3, #2
 8005956:	bfcc      	ite	gt
 8005958:	2400      	movgt	r4, #0
 800595a:	2401      	movle	r4, #1
 800595c:	2b03      	cmp	r3, #3
 800595e:	d864      	bhi.n	8005a2a <_dtoa_r+0x29a>
 8005960:	e8df f003 	tbb	[pc, r3]
 8005964:	2c385553 	.word	0x2c385553
 8005968:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800596c:	441e      	add	r6, r3
 800596e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005972:	2b20      	cmp	r3, #32
 8005974:	bfc1      	itttt	gt
 8005976:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800597a:	fa08 f803 	lslgt.w	r8, r8, r3
 800597e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005982:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005986:	bfd6      	itet	le
 8005988:	f1c3 0320 	rsble	r3, r3, #32
 800598c:	ea48 0003 	orrgt.w	r0, r8, r3
 8005990:	fa04 f003 	lslle.w	r0, r4, r3
 8005994:	f7fa fdb6 	bl	8000504 <__aeabi_ui2d>
 8005998:	2201      	movs	r2, #1
 800599a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800599e:	3e01      	subs	r6, #1
 80059a0:	9212      	str	r2, [sp, #72]	@ 0x48
 80059a2:	e775      	b.n	8005890 <_dtoa_r+0x100>
 80059a4:	2301      	movs	r3, #1
 80059a6:	e7b6      	b.n	8005916 <_dtoa_r+0x186>
 80059a8:	900f      	str	r0, [sp, #60]	@ 0x3c
 80059aa:	e7b5      	b.n	8005918 <_dtoa_r+0x188>
 80059ac:	9b04      	ldr	r3, [sp, #16]
 80059ae:	1bdb      	subs	r3, r3, r7
 80059b0:	9304      	str	r3, [sp, #16]
 80059b2:	427b      	negs	r3, r7
 80059b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80059b6:	2300      	movs	r3, #0
 80059b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80059ba:	e7c2      	b.n	8005942 <_dtoa_r+0x1b2>
 80059bc:	2301      	movs	r3, #1
 80059be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80059c2:	eb07 0b03 	add.w	fp, r7, r3
 80059c6:	f10b 0301 	add.w	r3, fp, #1
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	9308      	str	r3, [sp, #32]
 80059ce:	bfb8      	it	lt
 80059d0:	2301      	movlt	r3, #1
 80059d2:	e006      	b.n	80059e2 <_dtoa_r+0x252>
 80059d4:	2301      	movs	r3, #1
 80059d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80059da:	2b00      	cmp	r3, #0
 80059dc:	dd28      	ble.n	8005a30 <_dtoa_r+0x2a0>
 80059de:	469b      	mov	fp, r3
 80059e0:	9308      	str	r3, [sp, #32]
 80059e2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80059e6:	2100      	movs	r1, #0
 80059e8:	2204      	movs	r2, #4
 80059ea:	f102 0514 	add.w	r5, r2, #20
 80059ee:	429d      	cmp	r5, r3
 80059f0:	d926      	bls.n	8005a40 <_dtoa_r+0x2b0>
 80059f2:	6041      	str	r1, [r0, #4]
 80059f4:	4648      	mov	r0, r9
 80059f6:	f000 fd9b 	bl	8006530 <_Balloc>
 80059fa:	4682      	mov	sl, r0
 80059fc:	2800      	cmp	r0, #0
 80059fe:	d141      	bne.n	8005a84 <_dtoa_r+0x2f4>
 8005a00:	4b1f      	ldr	r3, [pc, #124]	@ (8005a80 <_dtoa_r+0x2f0>)
 8005a02:	4602      	mov	r2, r0
 8005a04:	f240 11af 	movw	r1, #431	@ 0x1af
 8005a08:	e6d6      	b.n	80057b8 <_dtoa_r+0x28>
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	e7e3      	b.n	80059d6 <_dtoa_r+0x246>
 8005a0e:	2300      	movs	r3, #0
 8005a10:	e7d5      	b.n	80059be <_dtoa_r+0x22e>
 8005a12:	2401      	movs	r4, #1
 8005a14:	2300      	movs	r3, #0
 8005a16:	9320      	str	r3, [sp, #128]	@ 0x80
 8005a18:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005a1a:	f04f 3bff 	mov.w	fp, #4294967295
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f8cd b020 	str.w	fp, [sp, #32]
 8005a24:	2312      	movs	r3, #18
 8005a26:	9221      	str	r2, [sp, #132]	@ 0x84
 8005a28:	e7db      	b.n	80059e2 <_dtoa_r+0x252>
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a2e:	e7f4      	b.n	8005a1a <_dtoa_r+0x28a>
 8005a30:	f04f 0b01 	mov.w	fp, #1
 8005a34:	f8cd b020 	str.w	fp, [sp, #32]
 8005a38:	465b      	mov	r3, fp
 8005a3a:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005a3e:	e7d0      	b.n	80059e2 <_dtoa_r+0x252>
 8005a40:	3101      	adds	r1, #1
 8005a42:	0052      	lsls	r2, r2, #1
 8005a44:	e7d1      	b.n	80059ea <_dtoa_r+0x25a>
 8005a46:	bf00      	nop
 8005a48:	636f4361 	.word	0x636f4361
 8005a4c:	3fd287a7 	.word	0x3fd287a7
 8005a50:	8b60c8b3 	.word	0x8b60c8b3
 8005a54:	3fc68a28 	.word	0x3fc68a28
 8005a58:	509f79fb 	.word	0x509f79fb
 8005a5c:	3fd34413 	.word	0x3fd34413
 8005a60:	08008d76 	.word	0x08008d76
 8005a64:	08008d8d 	.word	0x08008d8d
 8005a68:	7ff00000 	.word	0x7ff00000
 8005a6c:	08008d72 	.word	0x08008d72
 8005a70:	08008d41 	.word	0x08008d41
 8005a74:	08008d40 	.word	0x08008d40
 8005a78:	3ff80000 	.word	0x3ff80000
 8005a7c:	08008f40 	.word	0x08008f40
 8005a80:	08008de5 	.word	0x08008de5
 8005a84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a88:	6018      	str	r0, [r3, #0]
 8005a8a:	9b08      	ldr	r3, [sp, #32]
 8005a8c:	2b0e      	cmp	r3, #14
 8005a8e:	f200 80a1 	bhi.w	8005bd4 <_dtoa_r+0x444>
 8005a92:	2c00      	cmp	r4, #0
 8005a94:	f000 809e 	beq.w	8005bd4 <_dtoa_r+0x444>
 8005a98:	2f00      	cmp	r7, #0
 8005a9a:	dd33      	ble.n	8005b04 <_dtoa_r+0x374>
 8005a9c:	4b9c      	ldr	r3, [pc, #624]	@ (8005d10 <_dtoa_r+0x580>)
 8005a9e:	f007 020f 	and.w	r2, r7, #15
 8005aa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005aa6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005aaa:	05f8      	lsls	r0, r7, #23
 8005aac:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005ab0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005ab4:	d516      	bpl.n	8005ae4 <_dtoa_r+0x354>
 8005ab6:	4b97      	ldr	r3, [pc, #604]	@ (8005d14 <_dtoa_r+0x584>)
 8005ab8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005abc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ac0:	f7fa fec4 	bl	800084c <__aeabi_ddiv>
 8005ac4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ac8:	f004 040f 	and.w	r4, r4, #15
 8005acc:	2603      	movs	r6, #3
 8005ace:	4d91      	ldr	r5, [pc, #580]	@ (8005d14 <_dtoa_r+0x584>)
 8005ad0:	b954      	cbnz	r4, 8005ae8 <_dtoa_r+0x358>
 8005ad2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ad6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ada:	f7fa feb7 	bl	800084c <__aeabi_ddiv>
 8005ade:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ae2:	e028      	b.n	8005b36 <_dtoa_r+0x3a6>
 8005ae4:	2602      	movs	r6, #2
 8005ae6:	e7f2      	b.n	8005ace <_dtoa_r+0x33e>
 8005ae8:	07e1      	lsls	r1, r4, #31
 8005aea:	d508      	bpl.n	8005afe <_dtoa_r+0x36e>
 8005aec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005af0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005af4:	f7fa fd80 	bl	80005f8 <__aeabi_dmul>
 8005af8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005afc:	3601      	adds	r6, #1
 8005afe:	1064      	asrs	r4, r4, #1
 8005b00:	3508      	adds	r5, #8
 8005b02:	e7e5      	b.n	8005ad0 <_dtoa_r+0x340>
 8005b04:	f000 80af 	beq.w	8005c66 <_dtoa_r+0x4d6>
 8005b08:	427c      	negs	r4, r7
 8005b0a:	4b81      	ldr	r3, [pc, #516]	@ (8005d10 <_dtoa_r+0x580>)
 8005b0c:	4d81      	ldr	r5, [pc, #516]	@ (8005d14 <_dtoa_r+0x584>)
 8005b0e:	f004 020f 	and.w	r2, r4, #15
 8005b12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b1e:	f7fa fd6b 	bl	80005f8 <__aeabi_dmul>
 8005b22:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b26:	1124      	asrs	r4, r4, #4
 8005b28:	2300      	movs	r3, #0
 8005b2a:	2602      	movs	r6, #2
 8005b2c:	2c00      	cmp	r4, #0
 8005b2e:	f040 808f 	bne.w	8005c50 <_dtoa_r+0x4c0>
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1d3      	bne.n	8005ade <_dtoa_r+0x34e>
 8005b36:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b38:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 8094 	beq.w	8005c6a <_dtoa_r+0x4da>
 8005b42:	4b75      	ldr	r3, [pc, #468]	@ (8005d18 <_dtoa_r+0x588>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	4620      	mov	r0, r4
 8005b48:	4629      	mov	r1, r5
 8005b4a:	f7fa ffc7 	bl	8000adc <__aeabi_dcmplt>
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	f000 808b 	beq.w	8005c6a <_dtoa_r+0x4da>
 8005b54:	9b08      	ldr	r3, [sp, #32]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f000 8087 	beq.w	8005c6a <_dtoa_r+0x4da>
 8005b5c:	f1bb 0f00 	cmp.w	fp, #0
 8005b60:	dd34      	ble.n	8005bcc <_dtoa_r+0x43c>
 8005b62:	4620      	mov	r0, r4
 8005b64:	4b6d      	ldr	r3, [pc, #436]	@ (8005d1c <_dtoa_r+0x58c>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	4629      	mov	r1, r5
 8005b6a:	f7fa fd45 	bl	80005f8 <__aeabi_dmul>
 8005b6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b72:	f107 38ff 	add.w	r8, r7, #4294967295
 8005b76:	3601      	adds	r6, #1
 8005b78:	465c      	mov	r4, fp
 8005b7a:	4630      	mov	r0, r6
 8005b7c:	f7fa fcd2 	bl	8000524 <__aeabi_i2d>
 8005b80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b84:	f7fa fd38 	bl	80005f8 <__aeabi_dmul>
 8005b88:	4b65      	ldr	r3, [pc, #404]	@ (8005d20 <_dtoa_r+0x590>)
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f7fa fb7e 	bl	800028c <__adddf3>
 8005b90:	4605      	mov	r5, r0
 8005b92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005b96:	2c00      	cmp	r4, #0
 8005b98:	d16a      	bne.n	8005c70 <_dtoa_r+0x4e0>
 8005b9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b9e:	4b61      	ldr	r3, [pc, #388]	@ (8005d24 <_dtoa_r+0x594>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f7fa fb71 	bl	8000288 <__aeabi_dsub>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	460b      	mov	r3, r1
 8005baa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005bae:	462a      	mov	r2, r5
 8005bb0:	4633      	mov	r3, r6
 8005bb2:	f7fa ffb1 	bl	8000b18 <__aeabi_dcmpgt>
 8005bb6:	2800      	cmp	r0, #0
 8005bb8:	f040 8298 	bne.w	80060ec <_dtoa_r+0x95c>
 8005bbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bc0:	462a      	mov	r2, r5
 8005bc2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005bc6:	f7fa ff89 	bl	8000adc <__aeabi_dcmplt>
 8005bca:	bb38      	cbnz	r0, 8005c1c <_dtoa_r+0x48c>
 8005bcc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005bd0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005bd4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f2c0 8157 	blt.w	8005e8a <_dtoa_r+0x6fa>
 8005bdc:	2f0e      	cmp	r7, #14
 8005bde:	f300 8154 	bgt.w	8005e8a <_dtoa_r+0x6fa>
 8005be2:	4b4b      	ldr	r3, [pc, #300]	@ (8005d10 <_dtoa_r+0x580>)
 8005be4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005be8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005bec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005bf0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f280 80e5 	bge.w	8005dc2 <_dtoa_r+0x632>
 8005bf8:	9b08      	ldr	r3, [sp, #32]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f300 80e1 	bgt.w	8005dc2 <_dtoa_r+0x632>
 8005c00:	d10c      	bne.n	8005c1c <_dtoa_r+0x48c>
 8005c02:	4b48      	ldr	r3, [pc, #288]	@ (8005d24 <_dtoa_r+0x594>)
 8005c04:	2200      	movs	r2, #0
 8005c06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c0a:	f7fa fcf5 	bl	80005f8 <__aeabi_dmul>
 8005c0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c12:	f7fa ff77 	bl	8000b04 <__aeabi_dcmpge>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	f000 8266 	beq.w	80060e8 <_dtoa_r+0x958>
 8005c1c:	2400      	movs	r4, #0
 8005c1e:	4625      	mov	r5, r4
 8005c20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c22:	4656      	mov	r6, sl
 8005c24:	ea6f 0803 	mvn.w	r8, r3
 8005c28:	2700      	movs	r7, #0
 8005c2a:	4621      	mov	r1, r4
 8005c2c:	4648      	mov	r0, r9
 8005c2e:	f000 fcbf 	bl	80065b0 <_Bfree>
 8005c32:	2d00      	cmp	r5, #0
 8005c34:	f000 80bd 	beq.w	8005db2 <_dtoa_r+0x622>
 8005c38:	b12f      	cbz	r7, 8005c46 <_dtoa_r+0x4b6>
 8005c3a:	42af      	cmp	r7, r5
 8005c3c:	d003      	beq.n	8005c46 <_dtoa_r+0x4b6>
 8005c3e:	4639      	mov	r1, r7
 8005c40:	4648      	mov	r0, r9
 8005c42:	f000 fcb5 	bl	80065b0 <_Bfree>
 8005c46:	4629      	mov	r1, r5
 8005c48:	4648      	mov	r0, r9
 8005c4a:	f000 fcb1 	bl	80065b0 <_Bfree>
 8005c4e:	e0b0      	b.n	8005db2 <_dtoa_r+0x622>
 8005c50:	07e2      	lsls	r2, r4, #31
 8005c52:	d505      	bpl.n	8005c60 <_dtoa_r+0x4d0>
 8005c54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005c58:	f7fa fcce 	bl	80005f8 <__aeabi_dmul>
 8005c5c:	3601      	adds	r6, #1
 8005c5e:	2301      	movs	r3, #1
 8005c60:	1064      	asrs	r4, r4, #1
 8005c62:	3508      	adds	r5, #8
 8005c64:	e762      	b.n	8005b2c <_dtoa_r+0x39c>
 8005c66:	2602      	movs	r6, #2
 8005c68:	e765      	b.n	8005b36 <_dtoa_r+0x3a6>
 8005c6a:	9c08      	ldr	r4, [sp, #32]
 8005c6c:	46b8      	mov	r8, r7
 8005c6e:	e784      	b.n	8005b7a <_dtoa_r+0x3ea>
 8005c70:	4b27      	ldr	r3, [pc, #156]	@ (8005d10 <_dtoa_r+0x580>)
 8005c72:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c74:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c7c:	4454      	add	r4, sl
 8005c7e:	2900      	cmp	r1, #0
 8005c80:	d054      	beq.n	8005d2c <_dtoa_r+0x59c>
 8005c82:	4929      	ldr	r1, [pc, #164]	@ (8005d28 <_dtoa_r+0x598>)
 8005c84:	2000      	movs	r0, #0
 8005c86:	f7fa fde1 	bl	800084c <__aeabi_ddiv>
 8005c8a:	4633      	mov	r3, r6
 8005c8c:	462a      	mov	r2, r5
 8005c8e:	f7fa fafb 	bl	8000288 <__aeabi_dsub>
 8005c92:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c96:	4656      	mov	r6, sl
 8005c98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c9c:	f7fa ff5c 	bl	8000b58 <__aeabi_d2iz>
 8005ca0:	4605      	mov	r5, r0
 8005ca2:	f7fa fc3f 	bl	8000524 <__aeabi_i2d>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cae:	f7fa faeb 	bl	8000288 <__aeabi_dsub>
 8005cb2:	3530      	adds	r5, #48	@ 0x30
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cbc:	f806 5b01 	strb.w	r5, [r6], #1
 8005cc0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005cc4:	f7fa ff0a 	bl	8000adc <__aeabi_dcmplt>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	d172      	bne.n	8005db2 <_dtoa_r+0x622>
 8005ccc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005cd0:	4911      	ldr	r1, [pc, #68]	@ (8005d18 <_dtoa_r+0x588>)
 8005cd2:	2000      	movs	r0, #0
 8005cd4:	f7fa fad8 	bl	8000288 <__aeabi_dsub>
 8005cd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005cdc:	f7fa fefe 	bl	8000adc <__aeabi_dcmplt>
 8005ce0:	2800      	cmp	r0, #0
 8005ce2:	f040 80b4 	bne.w	8005e4e <_dtoa_r+0x6be>
 8005ce6:	42a6      	cmp	r6, r4
 8005ce8:	f43f af70 	beq.w	8005bcc <_dtoa_r+0x43c>
 8005cec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8005d1c <_dtoa_r+0x58c>)
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f7fa fc80 	bl	80005f8 <__aeabi_dmul>
 8005cf8:	4b08      	ldr	r3, [pc, #32]	@ (8005d1c <_dtoa_r+0x58c>)
 8005cfa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005cfe:	2200      	movs	r2, #0
 8005d00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d04:	f7fa fc78 	bl	80005f8 <__aeabi_dmul>
 8005d08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d0c:	e7c4      	b.n	8005c98 <_dtoa_r+0x508>
 8005d0e:	bf00      	nop
 8005d10:	08008f40 	.word	0x08008f40
 8005d14:	08008f18 	.word	0x08008f18
 8005d18:	3ff00000 	.word	0x3ff00000
 8005d1c:	40240000 	.word	0x40240000
 8005d20:	401c0000 	.word	0x401c0000
 8005d24:	40140000 	.word	0x40140000
 8005d28:	3fe00000 	.word	0x3fe00000
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4628      	mov	r0, r5
 8005d30:	f7fa fc62 	bl	80005f8 <__aeabi_dmul>
 8005d34:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d38:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005d3a:	4656      	mov	r6, sl
 8005d3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d40:	f7fa ff0a 	bl	8000b58 <__aeabi_d2iz>
 8005d44:	4605      	mov	r5, r0
 8005d46:	f7fa fbed 	bl	8000524 <__aeabi_i2d>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d52:	f7fa fa99 	bl	8000288 <__aeabi_dsub>
 8005d56:	3530      	adds	r5, #48	@ 0x30
 8005d58:	f806 5b01 	strb.w	r5, [r6], #1
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	460b      	mov	r3, r1
 8005d60:	42a6      	cmp	r6, r4
 8005d62:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005d66:	f04f 0200 	mov.w	r2, #0
 8005d6a:	d124      	bne.n	8005db6 <_dtoa_r+0x626>
 8005d6c:	4baf      	ldr	r3, [pc, #700]	@ (800602c <_dtoa_r+0x89c>)
 8005d6e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005d72:	f7fa fa8b 	bl	800028c <__adddf3>
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d7e:	f7fa fecb 	bl	8000b18 <__aeabi_dcmpgt>
 8005d82:	2800      	cmp	r0, #0
 8005d84:	d163      	bne.n	8005e4e <_dtoa_r+0x6be>
 8005d86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d8a:	49a8      	ldr	r1, [pc, #672]	@ (800602c <_dtoa_r+0x89c>)
 8005d8c:	2000      	movs	r0, #0
 8005d8e:	f7fa fa7b 	bl	8000288 <__aeabi_dsub>
 8005d92:	4602      	mov	r2, r0
 8005d94:	460b      	mov	r3, r1
 8005d96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d9a:	f7fa fe9f 	bl	8000adc <__aeabi_dcmplt>
 8005d9e:	2800      	cmp	r0, #0
 8005da0:	f43f af14 	beq.w	8005bcc <_dtoa_r+0x43c>
 8005da4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005da6:	1e73      	subs	r3, r6, #1
 8005da8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005daa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005dae:	2b30      	cmp	r3, #48	@ 0x30
 8005db0:	d0f8      	beq.n	8005da4 <_dtoa_r+0x614>
 8005db2:	4647      	mov	r7, r8
 8005db4:	e03b      	b.n	8005e2e <_dtoa_r+0x69e>
 8005db6:	4b9e      	ldr	r3, [pc, #632]	@ (8006030 <_dtoa_r+0x8a0>)
 8005db8:	f7fa fc1e 	bl	80005f8 <__aeabi_dmul>
 8005dbc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005dc0:	e7bc      	b.n	8005d3c <_dtoa_r+0x5ac>
 8005dc2:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005dc6:	4656      	mov	r6, sl
 8005dc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dcc:	4620      	mov	r0, r4
 8005dce:	4629      	mov	r1, r5
 8005dd0:	f7fa fd3c 	bl	800084c <__aeabi_ddiv>
 8005dd4:	f7fa fec0 	bl	8000b58 <__aeabi_d2iz>
 8005dd8:	4680      	mov	r8, r0
 8005dda:	f7fa fba3 	bl	8000524 <__aeabi_i2d>
 8005dde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005de2:	f7fa fc09 	bl	80005f8 <__aeabi_dmul>
 8005de6:	4602      	mov	r2, r0
 8005de8:	460b      	mov	r3, r1
 8005dea:	4620      	mov	r0, r4
 8005dec:	4629      	mov	r1, r5
 8005dee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005df2:	f7fa fa49 	bl	8000288 <__aeabi_dsub>
 8005df6:	f806 4b01 	strb.w	r4, [r6], #1
 8005dfa:	9d08      	ldr	r5, [sp, #32]
 8005dfc:	eba6 040a 	sub.w	r4, r6, sl
 8005e00:	42a5      	cmp	r5, r4
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	d133      	bne.n	8005e70 <_dtoa_r+0x6e0>
 8005e08:	f7fa fa40 	bl	800028c <__adddf3>
 8005e0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e10:	4604      	mov	r4, r0
 8005e12:	460d      	mov	r5, r1
 8005e14:	f7fa fe80 	bl	8000b18 <__aeabi_dcmpgt>
 8005e18:	b9c0      	cbnz	r0, 8005e4c <_dtoa_r+0x6bc>
 8005e1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e1e:	4620      	mov	r0, r4
 8005e20:	4629      	mov	r1, r5
 8005e22:	f7fa fe51 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e26:	b110      	cbz	r0, 8005e2e <_dtoa_r+0x69e>
 8005e28:	f018 0f01 	tst.w	r8, #1
 8005e2c:	d10e      	bne.n	8005e4c <_dtoa_r+0x6bc>
 8005e2e:	9903      	ldr	r1, [sp, #12]
 8005e30:	4648      	mov	r0, r9
 8005e32:	f000 fbbd 	bl	80065b0 <_Bfree>
 8005e36:	2300      	movs	r3, #0
 8005e38:	7033      	strb	r3, [r6, #0]
 8005e3a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005e3c:	3701      	adds	r7, #1
 8005e3e:	601f      	str	r7, [r3, #0]
 8005e40:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f000 824b 	beq.w	80062de <_dtoa_r+0xb4e>
 8005e48:	601e      	str	r6, [r3, #0]
 8005e4a:	e248      	b.n	80062de <_dtoa_r+0xb4e>
 8005e4c:	46b8      	mov	r8, r7
 8005e4e:	4633      	mov	r3, r6
 8005e50:	461e      	mov	r6, r3
 8005e52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e56:	2a39      	cmp	r2, #57	@ 0x39
 8005e58:	d106      	bne.n	8005e68 <_dtoa_r+0x6d8>
 8005e5a:	459a      	cmp	sl, r3
 8005e5c:	d1f8      	bne.n	8005e50 <_dtoa_r+0x6c0>
 8005e5e:	2230      	movs	r2, #48	@ 0x30
 8005e60:	f108 0801 	add.w	r8, r8, #1
 8005e64:	f88a 2000 	strb.w	r2, [sl]
 8005e68:	781a      	ldrb	r2, [r3, #0]
 8005e6a:	3201      	adds	r2, #1
 8005e6c:	701a      	strb	r2, [r3, #0]
 8005e6e:	e7a0      	b.n	8005db2 <_dtoa_r+0x622>
 8005e70:	4b6f      	ldr	r3, [pc, #444]	@ (8006030 <_dtoa_r+0x8a0>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	f7fa fbc0 	bl	80005f8 <__aeabi_dmul>
 8005e78:	2200      	movs	r2, #0
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	4604      	mov	r4, r0
 8005e7e:	460d      	mov	r5, r1
 8005e80:	f7fa fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	d09f      	beq.n	8005dc8 <_dtoa_r+0x638>
 8005e88:	e7d1      	b.n	8005e2e <_dtoa_r+0x69e>
 8005e8a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005e8c:	2a00      	cmp	r2, #0
 8005e8e:	f000 80ea 	beq.w	8006066 <_dtoa_r+0x8d6>
 8005e92:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005e94:	2a01      	cmp	r2, #1
 8005e96:	f300 80cd 	bgt.w	8006034 <_dtoa_r+0x8a4>
 8005e9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005e9c:	2a00      	cmp	r2, #0
 8005e9e:	f000 80c1 	beq.w	8006024 <_dtoa_r+0x894>
 8005ea2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005ea6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ea8:	9e04      	ldr	r6, [sp, #16]
 8005eaa:	9a04      	ldr	r2, [sp, #16]
 8005eac:	441a      	add	r2, r3
 8005eae:	9204      	str	r2, [sp, #16]
 8005eb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005eb2:	2101      	movs	r1, #1
 8005eb4:	441a      	add	r2, r3
 8005eb6:	4648      	mov	r0, r9
 8005eb8:	9209      	str	r2, [sp, #36]	@ 0x24
 8005eba:	f000 fc77 	bl	80067ac <__i2b>
 8005ebe:	4605      	mov	r5, r0
 8005ec0:	b166      	cbz	r6, 8005edc <_dtoa_r+0x74c>
 8005ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	dd09      	ble.n	8005edc <_dtoa_r+0x74c>
 8005ec8:	42b3      	cmp	r3, r6
 8005eca:	9a04      	ldr	r2, [sp, #16]
 8005ecc:	bfa8      	it	ge
 8005ece:	4633      	movge	r3, r6
 8005ed0:	1ad2      	subs	r2, r2, r3
 8005ed2:	9204      	str	r2, [sp, #16]
 8005ed4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ed6:	1af6      	subs	r6, r6, r3
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	9309      	str	r3, [sp, #36]	@ 0x24
 8005edc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ede:	b30b      	cbz	r3, 8005f24 <_dtoa_r+0x794>
 8005ee0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f000 80c6 	beq.w	8006074 <_dtoa_r+0x8e4>
 8005ee8:	2c00      	cmp	r4, #0
 8005eea:	f000 80c0 	beq.w	800606e <_dtoa_r+0x8de>
 8005eee:	4629      	mov	r1, r5
 8005ef0:	4622      	mov	r2, r4
 8005ef2:	4648      	mov	r0, r9
 8005ef4:	f000 fd12 	bl	800691c <__pow5mult>
 8005ef8:	9a03      	ldr	r2, [sp, #12]
 8005efa:	4601      	mov	r1, r0
 8005efc:	4605      	mov	r5, r0
 8005efe:	4648      	mov	r0, r9
 8005f00:	f000 fc6a 	bl	80067d8 <__multiply>
 8005f04:	9903      	ldr	r1, [sp, #12]
 8005f06:	4680      	mov	r8, r0
 8005f08:	4648      	mov	r0, r9
 8005f0a:	f000 fb51 	bl	80065b0 <_Bfree>
 8005f0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f10:	1b1b      	subs	r3, r3, r4
 8005f12:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f14:	f000 80b1 	beq.w	800607a <_dtoa_r+0x8ea>
 8005f18:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f1a:	4641      	mov	r1, r8
 8005f1c:	4648      	mov	r0, r9
 8005f1e:	f000 fcfd 	bl	800691c <__pow5mult>
 8005f22:	9003      	str	r0, [sp, #12]
 8005f24:	2101      	movs	r1, #1
 8005f26:	4648      	mov	r0, r9
 8005f28:	f000 fc40 	bl	80067ac <__i2b>
 8005f2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f2e:	4604      	mov	r4, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 81d8 	beq.w	80062e6 <_dtoa_r+0xb56>
 8005f36:	461a      	mov	r2, r3
 8005f38:	4601      	mov	r1, r0
 8005f3a:	4648      	mov	r0, r9
 8005f3c:	f000 fcee 	bl	800691c <__pow5mult>
 8005f40:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	4604      	mov	r4, r0
 8005f46:	f300 809f 	bgt.w	8006088 <_dtoa_r+0x8f8>
 8005f4a:	9b06      	ldr	r3, [sp, #24]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f040 8097 	bne.w	8006080 <_dtoa_r+0x8f0>
 8005f52:	9b07      	ldr	r3, [sp, #28]
 8005f54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f040 8093 	bne.w	8006084 <_dtoa_r+0x8f4>
 8005f5e:	9b07      	ldr	r3, [sp, #28]
 8005f60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f64:	0d1b      	lsrs	r3, r3, #20
 8005f66:	051b      	lsls	r3, r3, #20
 8005f68:	b133      	cbz	r3, 8005f78 <_dtoa_r+0x7e8>
 8005f6a:	9b04      	ldr	r3, [sp, #16]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	9304      	str	r3, [sp, #16]
 8005f70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f72:	3301      	adds	r3, #1
 8005f74:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f76:	2301      	movs	r3, #1
 8005f78:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 81b8 	beq.w	80062f2 <_dtoa_r+0xb62>
 8005f82:	6923      	ldr	r3, [r4, #16]
 8005f84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f88:	6918      	ldr	r0, [r3, #16]
 8005f8a:	f000 fbc3 	bl	8006714 <__hi0bits>
 8005f8e:	f1c0 0020 	rsb	r0, r0, #32
 8005f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f94:	4418      	add	r0, r3
 8005f96:	f010 001f 	ands.w	r0, r0, #31
 8005f9a:	f000 8082 	beq.w	80060a2 <_dtoa_r+0x912>
 8005f9e:	f1c0 0320 	rsb	r3, r0, #32
 8005fa2:	2b04      	cmp	r3, #4
 8005fa4:	dd73      	ble.n	800608e <_dtoa_r+0x8fe>
 8005fa6:	9b04      	ldr	r3, [sp, #16]
 8005fa8:	f1c0 001c 	rsb	r0, r0, #28
 8005fac:	4403      	add	r3, r0
 8005fae:	9304      	str	r3, [sp, #16]
 8005fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb2:	4403      	add	r3, r0
 8005fb4:	4406      	add	r6, r0
 8005fb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fb8:	9b04      	ldr	r3, [sp, #16]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	dd05      	ble.n	8005fca <_dtoa_r+0x83a>
 8005fbe:	9903      	ldr	r1, [sp, #12]
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	4648      	mov	r0, r9
 8005fc4:	f000 fd04 	bl	80069d0 <__lshift>
 8005fc8:	9003      	str	r0, [sp, #12]
 8005fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	dd05      	ble.n	8005fdc <_dtoa_r+0x84c>
 8005fd0:	4621      	mov	r1, r4
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	4648      	mov	r0, r9
 8005fd6:	f000 fcfb 	bl	80069d0 <__lshift>
 8005fda:	4604      	mov	r4, r0
 8005fdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d061      	beq.n	80060a6 <_dtoa_r+0x916>
 8005fe2:	9803      	ldr	r0, [sp, #12]
 8005fe4:	4621      	mov	r1, r4
 8005fe6:	f000 fd5f 	bl	8006aa8 <__mcmp>
 8005fea:	2800      	cmp	r0, #0
 8005fec:	da5b      	bge.n	80060a6 <_dtoa_r+0x916>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	9903      	ldr	r1, [sp, #12]
 8005ff2:	220a      	movs	r2, #10
 8005ff4:	4648      	mov	r0, r9
 8005ff6:	f000 fafd 	bl	80065f4 <__multadd>
 8005ffa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ffc:	9003      	str	r0, [sp, #12]
 8005ffe:	f107 38ff 	add.w	r8, r7, #4294967295
 8006002:	2b00      	cmp	r3, #0
 8006004:	f000 8177 	beq.w	80062f6 <_dtoa_r+0xb66>
 8006008:	4629      	mov	r1, r5
 800600a:	2300      	movs	r3, #0
 800600c:	220a      	movs	r2, #10
 800600e:	4648      	mov	r0, r9
 8006010:	f000 faf0 	bl	80065f4 <__multadd>
 8006014:	f1bb 0f00 	cmp.w	fp, #0
 8006018:	4605      	mov	r5, r0
 800601a:	dc6f      	bgt.n	80060fc <_dtoa_r+0x96c>
 800601c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800601e:	2b02      	cmp	r3, #2
 8006020:	dc49      	bgt.n	80060b6 <_dtoa_r+0x926>
 8006022:	e06b      	b.n	80060fc <_dtoa_r+0x96c>
 8006024:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006026:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800602a:	e73c      	b.n	8005ea6 <_dtoa_r+0x716>
 800602c:	3fe00000 	.word	0x3fe00000
 8006030:	40240000 	.word	0x40240000
 8006034:	9b08      	ldr	r3, [sp, #32]
 8006036:	1e5c      	subs	r4, r3, #1
 8006038:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800603a:	42a3      	cmp	r3, r4
 800603c:	db09      	blt.n	8006052 <_dtoa_r+0x8c2>
 800603e:	1b1c      	subs	r4, r3, r4
 8006040:	9b08      	ldr	r3, [sp, #32]
 8006042:	2b00      	cmp	r3, #0
 8006044:	f6bf af30 	bge.w	8005ea8 <_dtoa_r+0x718>
 8006048:	9b04      	ldr	r3, [sp, #16]
 800604a:	9a08      	ldr	r2, [sp, #32]
 800604c:	1a9e      	subs	r6, r3, r2
 800604e:	2300      	movs	r3, #0
 8006050:	e72b      	b.n	8005eaa <_dtoa_r+0x71a>
 8006052:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006054:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006056:	940a      	str	r4, [sp, #40]	@ 0x28
 8006058:	1ae3      	subs	r3, r4, r3
 800605a:	441a      	add	r2, r3
 800605c:	9e04      	ldr	r6, [sp, #16]
 800605e:	9b08      	ldr	r3, [sp, #32]
 8006060:	920e      	str	r2, [sp, #56]	@ 0x38
 8006062:	2400      	movs	r4, #0
 8006064:	e721      	b.n	8005eaa <_dtoa_r+0x71a>
 8006066:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006068:	9e04      	ldr	r6, [sp, #16]
 800606a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800606c:	e728      	b.n	8005ec0 <_dtoa_r+0x730>
 800606e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006072:	e751      	b.n	8005f18 <_dtoa_r+0x788>
 8006074:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006076:	9903      	ldr	r1, [sp, #12]
 8006078:	e750      	b.n	8005f1c <_dtoa_r+0x78c>
 800607a:	f8cd 800c 	str.w	r8, [sp, #12]
 800607e:	e751      	b.n	8005f24 <_dtoa_r+0x794>
 8006080:	2300      	movs	r3, #0
 8006082:	e779      	b.n	8005f78 <_dtoa_r+0x7e8>
 8006084:	9b06      	ldr	r3, [sp, #24]
 8006086:	e777      	b.n	8005f78 <_dtoa_r+0x7e8>
 8006088:	2300      	movs	r3, #0
 800608a:	930a      	str	r3, [sp, #40]	@ 0x28
 800608c:	e779      	b.n	8005f82 <_dtoa_r+0x7f2>
 800608e:	d093      	beq.n	8005fb8 <_dtoa_r+0x828>
 8006090:	9a04      	ldr	r2, [sp, #16]
 8006092:	331c      	adds	r3, #28
 8006094:	441a      	add	r2, r3
 8006096:	9204      	str	r2, [sp, #16]
 8006098:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800609a:	441a      	add	r2, r3
 800609c:	441e      	add	r6, r3
 800609e:	9209      	str	r2, [sp, #36]	@ 0x24
 80060a0:	e78a      	b.n	8005fb8 <_dtoa_r+0x828>
 80060a2:	4603      	mov	r3, r0
 80060a4:	e7f4      	b.n	8006090 <_dtoa_r+0x900>
 80060a6:	9b08      	ldr	r3, [sp, #32]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	46b8      	mov	r8, r7
 80060ac:	dc20      	bgt.n	80060f0 <_dtoa_r+0x960>
 80060ae:	469b      	mov	fp, r3
 80060b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	dd1e      	ble.n	80060f4 <_dtoa_r+0x964>
 80060b6:	f1bb 0f00 	cmp.w	fp, #0
 80060ba:	f47f adb1 	bne.w	8005c20 <_dtoa_r+0x490>
 80060be:	4621      	mov	r1, r4
 80060c0:	465b      	mov	r3, fp
 80060c2:	2205      	movs	r2, #5
 80060c4:	4648      	mov	r0, r9
 80060c6:	f000 fa95 	bl	80065f4 <__multadd>
 80060ca:	4601      	mov	r1, r0
 80060cc:	4604      	mov	r4, r0
 80060ce:	9803      	ldr	r0, [sp, #12]
 80060d0:	f000 fcea 	bl	8006aa8 <__mcmp>
 80060d4:	2800      	cmp	r0, #0
 80060d6:	f77f ada3 	ble.w	8005c20 <_dtoa_r+0x490>
 80060da:	4656      	mov	r6, sl
 80060dc:	2331      	movs	r3, #49	@ 0x31
 80060de:	f806 3b01 	strb.w	r3, [r6], #1
 80060e2:	f108 0801 	add.w	r8, r8, #1
 80060e6:	e59f      	b.n	8005c28 <_dtoa_r+0x498>
 80060e8:	9c08      	ldr	r4, [sp, #32]
 80060ea:	46b8      	mov	r8, r7
 80060ec:	4625      	mov	r5, r4
 80060ee:	e7f4      	b.n	80060da <_dtoa_r+0x94a>
 80060f0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80060f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f000 8101 	beq.w	80062fe <_dtoa_r+0xb6e>
 80060fc:	2e00      	cmp	r6, #0
 80060fe:	dd05      	ble.n	800610c <_dtoa_r+0x97c>
 8006100:	4629      	mov	r1, r5
 8006102:	4632      	mov	r2, r6
 8006104:	4648      	mov	r0, r9
 8006106:	f000 fc63 	bl	80069d0 <__lshift>
 800610a:	4605      	mov	r5, r0
 800610c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800610e:	2b00      	cmp	r3, #0
 8006110:	d05c      	beq.n	80061cc <_dtoa_r+0xa3c>
 8006112:	6869      	ldr	r1, [r5, #4]
 8006114:	4648      	mov	r0, r9
 8006116:	f000 fa0b 	bl	8006530 <_Balloc>
 800611a:	4606      	mov	r6, r0
 800611c:	b928      	cbnz	r0, 800612a <_dtoa_r+0x99a>
 800611e:	4b82      	ldr	r3, [pc, #520]	@ (8006328 <_dtoa_r+0xb98>)
 8006120:	4602      	mov	r2, r0
 8006122:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006126:	f7ff bb47 	b.w	80057b8 <_dtoa_r+0x28>
 800612a:	692a      	ldr	r2, [r5, #16]
 800612c:	3202      	adds	r2, #2
 800612e:	0092      	lsls	r2, r2, #2
 8006130:	f105 010c 	add.w	r1, r5, #12
 8006134:	300c      	adds	r0, #12
 8006136:	f001 ff51 	bl	8007fdc <memcpy>
 800613a:	2201      	movs	r2, #1
 800613c:	4631      	mov	r1, r6
 800613e:	4648      	mov	r0, r9
 8006140:	f000 fc46 	bl	80069d0 <__lshift>
 8006144:	f10a 0301 	add.w	r3, sl, #1
 8006148:	9304      	str	r3, [sp, #16]
 800614a:	eb0a 030b 	add.w	r3, sl, fp
 800614e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006150:	9b06      	ldr	r3, [sp, #24]
 8006152:	f003 0301 	and.w	r3, r3, #1
 8006156:	462f      	mov	r7, r5
 8006158:	9309      	str	r3, [sp, #36]	@ 0x24
 800615a:	4605      	mov	r5, r0
 800615c:	9b04      	ldr	r3, [sp, #16]
 800615e:	9803      	ldr	r0, [sp, #12]
 8006160:	4621      	mov	r1, r4
 8006162:	f103 3bff 	add.w	fp, r3, #4294967295
 8006166:	f7ff fa89 	bl	800567c <quorem>
 800616a:	4603      	mov	r3, r0
 800616c:	3330      	adds	r3, #48	@ 0x30
 800616e:	9006      	str	r0, [sp, #24]
 8006170:	4639      	mov	r1, r7
 8006172:	9803      	ldr	r0, [sp, #12]
 8006174:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006176:	f000 fc97 	bl	8006aa8 <__mcmp>
 800617a:	462a      	mov	r2, r5
 800617c:	9008      	str	r0, [sp, #32]
 800617e:	4621      	mov	r1, r4
 8006180:	4648      	mov	r0, r9
 8006182:	f000 fcad 	bl	8006ae0 <__mdiff>
 8006186:	68c2      	ldr	r2, [r0, #12]
 8006188:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800618a:	4606      	mov	r6, r0
 800618c:	bb02      	cbnz	r2, 80061d0 <_dtoa_r+0xa40>
 800618e:	4601      	mov	r1, r0
 8006190:	9803      	ldr	r0, [sp, #12]
 8006192:	f000 fc89 	bl	8006aa8 <__mcmp>
 8006196:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006198:	4602      	mov	r2, r0
 800619a:	4631      	mov	r1, r6
 800619c:	4648      	mov	r0, r9
 800619e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80061a2:	f000 fa05 	bl	80065b0 <_Bfree>
 80061a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80061aa:	9e04      	ldr	r6, [sp, #16]
 80061ac:	ea42 0103 	orr.w	r1, r2, r3
 80061b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061b2:	4319      	orrs	r1, r3
 80061b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061b6:	d10d      	bne.n	80061d4 <_dtoa_r+0xa44>
 80061b8:	2b39      	cmp	r3, #57	@ 0x39
 80061ba:	d027      	beq.n	800620c <_dtoa_r+0xa7c>
 80061bc:	9a08      	ldr	r2, [sp, #32]
 80061be:	2a00      	cmp	r2, #0
 80061c0:	dd01      	ble.n	80061c6 <_dtoa_r+0xa36>
 80061c2:	9b06      	ldr	r3, [sp, #24]
 80061c4:	3331      	adds	r3, #49	@ 0x31
 80061c6:	f88b 3000 	strb.w	r3, [fp]
 80061ca:	e52e      	b.n	8005c2a <_dtoa_r+0x49a>
 80061cc:	4628      	mov	r0, r5
 80061ce:	e7b9      	b.n	8006144 <_dtoa_r+0x9b4>
 80061d0:	2201      	movs	r2, #1
 80061d2:	e7e2      	b.n	800619a <_dtoa_r+0xa0a>
 80061d4:	9908      	ldr	r1, [sp, #32]
 80061d6:	2900      	cmp	r1, #0
 80061d8:	db04      	blt.n	80061e4 <_dtoa_r+0xa54>
 80061da:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80061dc:	4301      	orrs	r1, r0
 80061de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061e0:	4301      	orrs	r1, r0
 80061e2:	d120      	bne.n	8006226 <_dtoa_r+0xa96>
 80061e4:	2a00      	cmp	r2, #0
 80061e6:	ddee      	ble.n	80061c6 <_dtoa_r+0xa36>
 80061e8:	9903      	ldr	r1, [sp, #12]
 80061ea:	9304      	str	r3, [sp, #16]
 80061ec:	2201      	movs	r2, #1
 80061ee:	4648      	mov	r0, r9
 80061f0:	f000 fbee 	bl	80069d0 <__lshift>
 80061f4:	4621      	mov	r1, r4
 80061f6:	9003      	str	r0, [sp, #12]
 80061f8:	f000 fc56 	bl	8006aa8 <__mcmp>
 80061fc:	2800      	cmp	r0, #0
 80061fe:	9b04      	ldr	r3, [sp, #16]
 8006200:	dc02      	bgt.n	8006208 <_dtoa_r+0xa78>
 8006202:	d1e0      	bne.n	80061c6 <_dtoa_r+0xa36>
 8006204:	07da      	lsls	r2, r3, #31
 8006206:	d5de      	bpl.n	80061c6 <_dtoa_r+0xa36>
 8006208:	2b39      	cmp	r3, #57	@ 0x39
 800620a:	d1da      	bne.n	80061c2 <_dtoa_r+0xa32>
 800620c:	2339      	movs	r3, #57	@ 0x39
 800620e:	f88b 3000 	strb.w	r3, [fp]
 8006212:	4633      	mov	r3, r6
 8006214:	461e      	mov	r6, r3
 8006216:	3b01      	subs	r3, #1
 8006218:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800621c:	2a39      	cmp	r2, #57	@ 0x39
 800621e:	d04e      	beq.n	80062be <_dtoa_r+0xb2e>
 8006220:	3201      	adds	r2, #1
 8006222:	701a      	strb	r2, [r3, #0]
 8006224:	e501      	b.n	8005c2a <_dtoa_r+0x49a>
 8006226:	2a00      	cmp	r2, #0
 8006228:	dd03      	ble.n	8006232 <_dtoa_r+0xaa2>
 800622a:	2b39      	cmp	r3, #57	@ 0x39
 800622c:	d0ee      	beq.n	800620c <_dtoa_r+0xa7c>
 800622e:	3301      	adds	r3, #1
 8006230:	e7c9      	b.n	80061c6 <_dtoa_r+0xa36>
 8006232:	9a04      	ldr	r2, [sp, #16]
 8006234:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006236:	f802 3c01 	strb.w	r3, [r2, #-1]
 800623a:	428a      	cmp	r2, r1
 800623c:	d028      	beq.n	8006290 <_dtoa_r+0xb00>
 800623e:	9903      	ldr	r1, [sp, #12]
 8006240:	2300      	movs	r3, #0
 8006242:	220a      	movs	r2, #10
 8006244:	4648      	mov	r0, r9
 8006246:	f000 f9d5 	bl	80065f4 <__multadd>
 800624a:	42af      	cmp	r7, r5
 800624c:	9003      	str	r0, [sp, #12]
 800624e:	f04f 0300 	mov.w	r3, #0
 8006252:	f04f 020a 	mov.w	r2, #10
 8006256:	4639      	mov	r1, r7
 8006258:	4648      	mov	r0, r9
 800625a:	d107      	bne.n	800626c <_dtoa_r+0xadc>
 800625c:	f000 f9ca 	bl	80065f4 <__multadd>
 8006260:	4607      	mov	r7, r0
 8006262:	4605      	mov	r5, r0
 8006264:	9b04      	ldr	r3, [sp, #16]
 8006266:	3301      	adds	r3, #1
 8006268:	9304      	str	r3, [sp, #16]
 800626a:	e777      	b.n	800615c <_dtoa_r+0x9cc>
 800626c:	f000 f9c2 	bl	80065f4 <__multadd>
 8006270:	4629      	mov	r1, r5
 8006272:	4607      	mov	r7, r0
 8006274:	2300      	movs	r3, #0
 8006276:	220a      	movs	r2, #10
 8006278:	4648      	mov	r0, r9
 800627a:	f000 f9bb 	bl	80065f4 <__multadd>
 800627e:	4605      	mov	r5, r0
 8006280:	e7f0      	b.n	8006264 <_dtoa_r+0xad4>
 8006282:	f1bb 0f00 	cmp.w	fp, #0
 8006286:	bfcc      	ite	gt
 8006288:	465e      	movgt	r6, fp
 800628a:	2601      	movle	r6, #1
 800628c:	4456      	add	r6, sl
 800628e:	2700      	movs	r7, #0
 8006290:	9903      	ldr	r1, [sp, #12]
 8006292:	9304      	str	r3, [sp, #16]
 8006294:	2201      	movs	r2, #1
 8006296:	4648      	mov	r0, r9
 8006298:	f000 fb9a 	bl	80069d0 <__lshift>
 800629c:	4621      	mov	r1, r4
 800629e:	9003      	str	r0, [sp, #12]
 80062a0:	f000 fc02 	bl	8006aa8 <__mcmp>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	dcb4      	bgt.n	8006212 <_dtoa_r+0xa82>
 80062a8:	d102      	bne.n	80062b0 <_dtoa_r+0xb20>
 80062aa:	9b04      	ldr	r3, [sp, #16]
 80062ac:	07db      	lsls	r3, r3, #31
 80062ae:	d4b0      	bmi.n	8006212 <_dtoa_r+0xa82>
 80062b0:	4633      	mov	r3, r6
 80062b2:	461e      	mov	r6, r3
 80062b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062b8:	2a30      	cmp	r2, #48	@ 0x30
 80062ba:	d0fa      	beq.n	80062b2 <_dtoa_r+0xb22>
 80062bc:	e4b5      	b.n	8005c2a <_dtoa_r+0x49a>
 80062be:	459a      	cmp	sl, r3
 80062c0:	d1a8      	bne.n	8006214 <_dtoa_r+0xa84>
 80062c2:	2331      	movs	r3, #49	@ 0x31
 80062c4:	f108 0801 	add.w	r8, r8, #1
 80062c8:	f88a 3000 	strb.w	r3, [sl]
 80062cc:	e4ad      	b.n	8005c2a <_dtoa_r+0x49a>
 80062ce:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80062d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800632c <_dtoa_r+0xb9c>
 80062d4:	b11b      	cbz	r3, 80062de <_dtoa_r+0xb4e>
 80062d6:	f10a 0308 	add.w	r3, sl, #8
 80062da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	4650      	mov	r0, sl
 80062e0:	b017      	add	sp, #92	@ 0x5c
 80062e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	f77f ae2e 	ble.w	8005f4a <_dtoa_r+0x7ba>
 80062ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80062f2:	2001      	movs	r0, #1
 80062f4:	e64d      	b.n	8005f92 <_dtoa_r+0x802>
 80062f6:	f1bb 0f00 	cmp.w	fp, #0
 80062fa:	f77f aed9 	ble.w	80060b0 <_dtoa_r+0x920>
 80062fe:	4656      	mov	r6, sl
 8006300:	9803      	ldr	r0, [sp, #12]
 8006302:	4621      	mov	r1, r4
 8006304:	f7ff f9ba 	bl	800567c <quorem>
 8006308:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800630c:	f806 3b01 	strb.w	r3, [r6], #1
 8006310:	eba6 020a 	sub.w	r2, r6, sl
 8006314:	4593      	cmp	fp, r2
 8006316:	ddb4      	ble.n	8006282 <_dtoa_r+0xaf2>
 8006318:	9903      	ldr	r1, [sp, #12]
 800631a:	2300      	movs	r3, #0
 800631c:	220a      	movs	r2, #10
 800631e:	4648      	mov	r0, r9
 8006320:	f000 f968 	bl	80065f4 <__multadd>
 8006324:	9003      	str	r0, [sp, #12]
 8006326:	e7eb      	b.n	8006300 <_dtoa_r+0xb70>
 8006328:	08008de5 	.word	0x08008de5
 800632c:	08008d69 	.word	0x08008d69

08006330 <_free_r>:
 8006330:	b538      	push	{r3, r4, r5, lr}
 8006332:	4605      	mov	r5, r0
 8006334:	2900      	cmp	r1, #0
 8006336:	d041      	beq.n	80063bc <_free_r+0x8c>
 8006338:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800633c:	1f0c      	subs	r4, r1, #4
 800633e:	2b00      	cmp	r3, #0
 8006340:	bfb8      	it	lt
 8006342:	18e4      	addlt	r4, r4, r3
 8006344:	f000 f8e8 	bl	8006518 <__malloc_lock>
 8006348:	4a1d      	ldr	r2, [pc, #116]	@ (80063c0 <_free_r+0x90>)
 800634a:	6813      	ldr	r3, [r2, #0]
 800634c:	b933      	cbnz	r3, 800635c <_free_r+0x2c>
 800634e:	6063      	str	r3, [r4, #4]
 8006350:	6014      	str	r4, [r2, #0]
 8006352:	4628      	mov	r0, r5
 8006354:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006358:	f000 b8e4 	b.w	8006524 <__malloc_unlock>
 800635c:	42a3      	cmp	r3, r4
 800635e:	d908      	bls.n	8006372 <_free_r+0x42>
 8006360:	6820      	ldr	r0, [r4, #0]
 8006362:	1821      	adds	r1, r4, r0
 8006364:	428b      	cmp	r3, r1
 8006366:	bf01      	itttt	eq
 8006368:	6819      	ldreq	r1, [r3, #0]
 800636a:	685b      	ldreq	r3, [r3, #4]
 800636c:	1809      	addeq	r1, r1, r0
 800636e:	6021      	streq	r1, [r4, #0]
 8006370:	e7ed      	b.n	800634e <_free_r+0x1e>
 8006372:	461a      	mov	r2, r3
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	b10b      	cbz	r3, 800637c <_free_r+0x4c>
 8006378:	42a3      	cmp	r3, r4
 800637a:	d9fa      	bls.n	8006372 <_free_r+0x42>
 800637c:	6811      	ldr	r1, [r2, #0]
 800637e:	1850      	adds	r0, r2, r1
 8006380:	42a0      	cmp	r0, r4
 8006382:	d10b      	bne.n	800639c <_free_r+0x6c>
 8006384:	6820      	ldr	r0, [r4, #0]
 8006386:	4401      	add	r1, r0
 8006388:	1850      	adds	r0, r2, r1
 800638a:	4283      	cmp	r3, r0
 800638c:	6011      	str	r1, [r2, #0]
 800638e:	d1e0      	bne.n	8006352 <_free_r+0x22>
 8006390:	6818      	ldr	r0, [r3, #0]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	6053      	str	r3, [r2, #4]
 8006396:	4408      	add	r0, r1
 8006398:	6010      	str	r0, [r2, #0]
 800639a:	e7da      	b.n	8006352 <_free_r+0x22>
 800639c:	d902      	bls.n	80063a4 <_free_r+0x74>
 800639e:	230c      	movs	r3, #12
 80063a0:	602b      	str	r3, [r5, #0]
 80063a2:	e7d6      	b.n	8006352 <_free_r+0x22>
 80063a4:	6820      	ldr	r0, [r4, #0]
 80063a6:	1821      	adds	r1, r4, r0
 80063a8:	428b      	cmp	r3, r1
 80063aa:	bf04      	itt	eq
 80063ac:	6819      	ldreq	r1, [r3, #0]
 80063ae:	685b      	ldreq	r3, [r3, #4]
 80063b0:	6063      	str	r3, [r4, #4]
 80063b2:	bf04      	itt	eq
 80063b4:	1809      	addeq	r1, r1, r0
 80063b6:	6021      	streq	r1, [r4, #0]
 80063b8:	6054      	str	r4, [r2, #4]
 80063ba:	e7ca      	b.n	8006352 <_free_r+0x22>
 80063bc:	bd38      	pop	{r3, r4, r5, pc}
 80063be:	bf00      	nop
 80063c0:	200003d0 	.word	0x200003d0

080063c4 <malloc>:
 80063c4:	4b02      	ldr	r3, [pc, #8]	@ (80063d0 <malloc+0xc>)
 80063c6:	4601      	mov	r1, r0
 80063c8:	6818      	ldr	r0, [r3, #0]
 80063ca:	f000 b825 	b.w	8006418 <_malloc_r>
 80063ce:	bf00      	nop
 80063d0:	20000018 	.word	0x20000018

080063d4 <sbrk_aligned>:
 80063d4:	b570      	push	{r4, r5, r6, lr}
 80063d6:	4e0f      	ldr	r6, [pc, #60]	@ (8006414 <sbrk_aligned+0x40>)
 80063d8:	460c      	mov	r4, r1
 80063da:	6831      	ldr	r1, [r6, #0]
 80063dc:	4605      	mov	r5, r0
 80063de:	b911      	cbnz	r1, 80063e6 <sbrk_aligned+0x12>
 80063e0:	f001 fdec 	bl	8007fbc <_sbrk_r>
 80063e4:	6030      	str	r0, [r6, #0]
 80063e6:	4621      	mov	r1, r4
 80063e8:	4628      	mov	r0, r5
 80063ea:	f001 fde7 	bl	8007fbc <_sbrk_r>
 80063ee:	1c43      	adds	r3, r0, #1
 80063f0:	d103      	bne.n	80063fa <sbrk_aligned+0x26>
 80063f2:	f04f 34ff 	mov.w	r4, #4294967295
 80063f6:	4620      	mov	r0, r4
 80063f8:	bd70      	pop	{r4, r5, r6, pc}
 80063fa:	1cc4      	adds	r4, r0, #3
 80063fc:	f024 0403 	bic.w	r4, r4, #3
 8006400:	42a0      	cmp	r0, r4
 8006402:	d0f8      	beq.n	80063f6 <sbrk_aligned+0x22>
 8006404:	1a21      	subs	r1, r4, r0
 8006406:	4628      	mov	r0, r5
 8006408:	f001 fdd8 	bl	8007fbc <_sbrk_r>
 800640c:	3001      	adds	r0, #1
 800640e:	d1f2      	bne.n	80063f6 <sbrk_aligned+0x22>
 8006410:	e7ef      	b.n	80063f2 <sbrk_aligned+0x1e>
 8006412:	bf00      	nop
 8006414:	200003cc 	.word	0x200003cc

08006418 <_malloc_r>:
 8006418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800641c:	1ccd      	adds	r5, r1, #3
 800641e:	f025 0503 	bic.w	r5, r5, #3
 8006422:	3508      	adds	r5, #8
 8006424:	2d0c      	cmp	r5, #12
 8006426:	bf38      	it	cc
 8006428:	250c      	movcc	r5, #12
 800642a:	2d00      	cmp	r5, #0
 800642c:	4606      	mov	r6, r0
 800642e:	db01      	blt.n	8006434 <_malloc_r+0x1c>
 8006430:	42a9      	cmp	r1, r5
 8006432:	d904      	bls.n	800643e <_malloc_r+0x26>
 8006434:	230c      	movs	r3, #12
 8006436:	6033      	str	r3, [r6, #0]
 8006438:	2000      	movs	r0, #0
 800643a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800643e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006514 <_malloc_r+0xfc>
 8006442:	f000 f869 	bl	8006518 <__malloc_lock>
 8006446:	f8d8 3000 	ldr.w	r3, [r8]
 800644a:	461c      	mov	r4, r3
 800644c:	bb44      	cbnz	r4, 80064a0 <_malloc_r+0x88>
 800644e:	4629      	mov	r1, r5
 8006450:	4630      	mov	r0, r6
 8006452:	f7ff ffbf 	bl	80063d4 <sbrk_aligned>
 8006456:	1c43      	adds	r3, r0, #1
 8006458:	4604      	mov	r4, r0
 800645a:	d158      	bne.n	800650e <_malloc_r+0xf6>
 800645c:	f8d8 4000 	ldr.w	r4, [r8]
 8006460:	4627      	mov	r7, r4
 8006462:	2f00      	cmp	r7, #0
 8006464:	d143      	bne.n	80064ee <_malloc_r+0xd6>
 8006466:	2c00      	cmp	r4, #0
 8006468:	d04b      	beq.n	8006502 <_malloc_r+0xea>
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	4639      	mov	r1, r7
 800646e:	4630      	mov	r0, r6
 8006470:	eb04 0903 	add.w	r9, r4, r3
 8006474:	f001 fda2 	bl	8007fbc <_sbrk_r>
 8006478:	4581      	cmp	r9, r0
 800647a:	d142      	bne.n	8006502 <_malloc_r+0xea>
 800647c:	6821      	ldr	r1, [r4, #0]
 800647e:	1a6d      	subs	r5, r5, r1
 8006480:	4629      	mov	r1, r5
 8006482:	4630      	mov	r0, r6
 8006484:	f7ff ffa6 	bl	80063d4 <sbrk_aligned>
 8006488:	3001      	adds	r0, #1
 800648a:	d03a      	beq.n	8006502 <_malloc_r+0xea>
 800648c:	6823      	ldr	r3, [r4, #0]
 800648e:	442b      	add	r3, r5
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	f8d8 3000 	ldr.w	r3, [r8]
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	bb62      	cbnz	r2, 80064f4 <_malloc_r+0xdc>
 800649a:	f8c8 7000 	str.w	r7, [r8]
 800649e:	e00f      	b.n	80064c0 <_malloc_r+0xa8>
 80064a0:	6822      	ldr	r2, [r4, #0]
 80064a2:	1b52      	subs	r2, r2, r5
 80064a4:	d420      	bmi.n	80064e8 <_malloc_r+0xd0>
 80064a6:	2a0b      	cmp	r2, #11
 80064a8:	d917      	bls.n	80064da <_malloc_r+0xc2>
 80064aa:	1961      	adds	r1, r4, r5
 80064ac:	42a3      	cmp	r3, r4
 80064ae:	6025      	str	r5, [r4, #0]
 80064b0:	bf18      	it	ne
 80064b2:	6059      	strne	r1, [r3, #4]
 80064b4:	6863      	ldr	r3, [r4, #4]
 80064b6:	bf08      	it	eq
 80064b8:	f8c8 1000 	streq.w	r1, [r8]
 80064bc:	5162      	str	r2, [r4, r5]
 80064be:	604b      	str	r3, [r1, #4]
 80064c0:	4630      	mov	r0, r6
 80064c2:	f000 f82f 	bl	8006524 <__malloc_unlock>
 80064c6:	f104 000b 	add.w	r0, r4, #11
 80064ca:	1d23      	adds	r3, r4, #4
 80064cc:	f020 0007 	bic.w	r0, r0, #7
 80064d0:	1ac2      	subs	r2, r0, r3
 80064d2:	bf1c      	itt	ne
 80064d4:	1a1b      	subne	r3, r3, r0
 80064d6:	50a3      	strne	r3, [r4, r2]
 80064d8:	e7af      	b.n	800643a <_malloc_r+0x22>
 80064da:	6862      	ldr	r2, [r4, #4]
 80064dc:	42a3      	cmp	r3, r4
 80064de:	bf0c      	ite	eq
 80064e0:	f8c8 2000 	streq.w	r2, [r8]
 80064e4:	605a      	strne	r2, [r3, #4]
 80064e6:	e7eb      	b.n	80064c0 <_malloc_r+0xa8>
 80064e8:	4623      	mov	r3, r4
 80064ea:	6864      	ldr	r4, [r4, #4]
 80064ec:	e7ae      	b.n	800644c <_malloc_r+0x34>
 80064ee:	463c      	mov	r4, r7
 80064f0:	687f      	ldr	r7, [r7, #4]
 80064f2:	e7b6      	b.n	8006462 <_malloc_r+0x4a>
 80064f4:	461a      	mov	r2, r3
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	42a3      	cmp	r3, r4
 80064fa:	d1fb      	bne.n	80064f4 <_malloc_r+0xdc>
 80064fc:	2300      	movs	r3, #0
 80064fe:	6053      	str	r3, [r2, #4]
 8006500:	e7de      	b.n	80064c0 <_malloc_r+0xa8>
 8006502:	230c      	movs	r3, #12
 8006504:	6033      	str	r3, [r6, #0]
 8006506:	4630      	mov	r0, r6
 8006508:	f000 f80c 	bl	8006524 <__malloc_unlock>
 800650c:	e794      	b.n	8006438 <_malloc_r+0x20>
 800650e:	6005      	str	r5, [r0, #0]
 8006510:	e7d6      	b.n	80064c0 <_malloc_r+0xa8>
 8006512:	bf00      	nop
 8006514:	200003d0 	.word	0x200003d0

08006518 <__malloc_lock>:
 8006518:	4801      	ldr	r0, [pc, #4]	@ (8006520 <__malloc_lock+0x8>)
 800651a:	f7ff b8a8 	b.w	800566e <__retarget_lock_acquire_recursive>
 800651e:	bf00      	nop
 8006520:	200003c8 	.word	0x200003c8

08006524 <__malloc_unlock>:
 8006524:	4801      	ldr	r0, [pc, #4]	@ (800652c <__malloc_unlock+0x8>)
 8006526:	f7ff b8a3 	b.w	8005670 <__retarget_lock_release_recursive>
 800652a:	bf00      	nop
 800652c:	200003c8 	.word	0x200003c8

08006530 <_Balloc>:
 8006530:	b570      	push	{r4, r5, r6, lr}
 8006532:	69c6      	ldr	r6, [r0, #28]
 8006534:	4604      	mov	r4, r0
 8006536:	460d      	mov	r5, r1
 8006538:	b976      	cbnz	r6, 8006558 <_Balloc+0x28>
 800653a:	2010      	movs	r0, #16
 800653c:	f7ff ff42 	bl	80063c4 <malloc>
 8006540:	4602      	mov	r2, r0
 8006542:	61e0      	str	r0, [r4, #28]
 8006544:	b920      	cbnz	r0, 8006550 <_Balloc+0x20>
 8006546:	4b18      	ldr	r3, [pc, #96]	@ (80065a8 <_Balloc+0x78>)
 8006548:	4818      	ldr	r0, [pc, #96]	@ (80065ac <_Balloc+0x7c>)
 800654a:	216b      	movs	r1, #107	@ 0x6b
 800654c:	f001 fd5a 	bl	8008004 <__assert_func>
 8006550:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006554:	6006      	str	r6, [r0, #0]
 8006556:	60c6      	str	r6, [r0, #12]
 8006558:	69e6      	ldr	r6, [r4, #28]
 800655a:	68f3      	ldr	r3, [r6, #12]
 800655c:	b183      	cbz	r3, 8006580 <_Balloc+0x50>
 800655e:	69e3      	ldr	r3, [r4, #28]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006566:	b9b8      	cbnz	r0, 8006598 <_Balloc+0x68>
 8006568:	2101      	movs	r1, #1
 800656a:	fa01 f605 	lsl.w	r6, r1, r5
 800656e:	1d72      	adds	r2, r6, #5
 8006570:	0092      	lsls	r2, r2, #2
 8006572:	4620      	mov	r0, r4
 8006574:	f001 fd64 	bl	8008040 <_calloc_r>
 8006578:	b160      	cbz	r0, 8006594 <_Balloc+0x64>
 800657a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800657e:	e00e      	b.n	800659e <_Balloc+0x6e>
 8006580:	2221      	movs	r2, #33	@ 0x21
 8006582:	2104      	movs	r1, #4
 8006584:	4620      	mov	r0, r4
 8006586:	f001 fd5b 	bl	8008040 <_calloc_r>
 800658a:	69e3      	ldr	r3, [r4, #28]
 800658c:	60f0      	str	r0, [r6, #12]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1e4      	bne.n	800655e <_Balloc+0x2e>
 8006594:	2000      	movs	r0, #0
 8006596:	bd70      	pop	{r4, r5, r6, pc}
 8006598:	6802      	ldr	r2, [r0, #0]
 800659a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800659e:	2300      	movs	r3, #0
 80065a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065a4:	e7f7      	b.n	8006596 <_Balloc+0x66>
 80065a6:	bf00      	nop
 80065a8:	08008d76 	.word	0x08008d76
 80065ac:	08008df6 	.word	0x08008df6

080065b0 <_Bfree>:
 80065b0:	b570      	push	{r4, r5, r6, lr}
 80065b2:	69c6      	ldr	r6, [r0, #28]
 80065b4:	4605      	mov	r5, r0
 80065b6:	460c      	mov	r4, r1
 80065b8:	b976      	cbnz	r6, 80065d8 <_Bfree+0x28>
 80065ba:	2010      	movs	r0, #16
 80065bc:	f7ff ff02 	bl	80063c4 <malloc>
 80065c0:	4602      	mov	r2, r0
 80065c2:	61e8      	str	r0, [r5, #28]
 80065c4:	b920      	cbnz	r0, 80065d0 <_Bfree+0x20>
 80065c6:	4b09      	ldr	r3, [pc, #36]	@ (80065ec <_Bfree+0x3c>)
 80065c8:	4809      	ldr	r0, [pc, #36]	@ (80065f0 <_Bfree+0x40>)
 80065ca:	218f      	movs	r1, #143	@ 0x8f
 80065cc:	f001 fd1a 	bl	8008004 <__assert_func>
 80065d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065d4:	6006      	str	r6, [r0, #0]
 80065d6:	60c6      	str	r6, [r0, #12]
 80065d8:	b13c      	cbz	r4, 80065ea <_Bfree+0x3a>
 80065da:	69eb      	ldr	r3, [r5, #28]
 80065dc:	6862      	ldr	r2, [r4, #4]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065e4:	6021      	str	r1, [r4, #0]
 80065e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80065ea:	bd70      	pop	{r4, r5, r6, pc}
 80065ec:	08008d76 	.word	0x08008d76
 80065f0:	08008df6 	.word	0x08008df6

080065f4 <__multadd>:
 80065f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065f8:	690d      	ldr	r5, [r1, #16]
 80065fa:	4607      	mov	r7, r0
 80065fc:	460c      	mov	r4, r1
 80065fe:	461e      	mov	r6, r3
 8006600:	f101 0c14 	add.w	ip, r1, #20
 8006604:	2000      	movs	r0, #0
 8006606:	f8dc 3000 	ldr.w	r3, [ip]
 800660a:	b299      	uxth	r1, r3
 800660c:	fb02 6101 	mla	r1, r2, r1, r6
 8006610:	0c1e      	lsrs	r6, r3, #16
 8006612:	0c0b      	lsrs	r3, r1, #16
 8006614:	fb02 3306 	mla	r3, r2, r6, r3
 8006618:	b289      	uxth	r1, r1
 800661a:	3001      	adds	r0, #1
 800661c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006620:	4285      	cmp	r5, r0
 8006622:	f84c 1b04 	str.w	r1, [ip], #4
 8006626:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800662a:	dcec      	bgt.n	8006606 <__multadd+0x12>
 800662c:	b30e      	cbz	r6, 8006672 <__multadd+0x7e>
 800662e:	68a3      	ldr	r3, [r4, #8]
 8006630:	42ab      	cmp	r3, r5
 8006632:	dc19      	bgt.n	8006668 <__multadd+0x74>
 8006634:	6861      	ldr	r1, [r4, #4]
 8006636:	4638      	mov	r0, r7
 8006638:	3101      	adds	r1, #1
 800663a:	f7ff ff79 	bl	8006530 <_Balloc>
 800663e:	4680      	mov	r8, r0
 8006640:	b928      	cbnz	r0, 800664e <__multadd+0x5a>
 8006642:	4602      	mov	r2, r0
 8006644:	4b0c      	ldr	r3, [pc, #48]	@ (8006678 <__multadd+0x84>)
 8006646:	480d      	ldr	r0, [pc, #52]	@ (800667c <__multadd+0x88>)
 8006648:	21ba      	movs	r1, #186	@ 0xba
 800664a:	f001 fcdb 	bl	8008004 <__assert_func>
 800664e:	6922      	ldr	r2, [r4, #16]
 8006650:	3202      	adds	r2, #2
 8006652:	f104 010c 	add.w	r1, r4, #12
 8006656:	0092      	lsls	r2, r2, #2
 8006658:	300c      	adds	r0, #12
 800665a:	f001 fcbf 	bl	8007fdc <memcpy>
 800665e:	4621      	mov	r1, r4
 8006660:	4638      	mov	r0, r7
 8006662:	f7ff ffa5 	bl	80065b0 <_Bfree>
 8006666:	4644      	mov	r4, r8
 8006668:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800666c:	3501      	adds	r5, #1
 800666e:	615e      	str	r6, [r3, #20]
 8006670:	6125      	str	r5, [r4, #16]
 8006672:	4620      	mov	r0, r4
 8006674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006678:	08008de5 	.word	0x08008de5
 800667c:	08008df6 	.word	0x08008df6

08006680 <__s2b>:
 8006680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006684:	460c      	mov	r4, r1
 8006686:	4615      	mov	r5, r2
 8006688:	461f      	mov	r7, r3
 800668a:	2209      	movs	r2, #9
 800668c:	3308      	adds	r3, #8
 800668e:	4606      	mov	r6, r0
 8006690:	fb93 f3f2 	sdiv	r3, r3, r2
 8006694:	2100      	movs	r1, #0
 8006696:	2201      	movs	r2, #1
 8006698:	429a      	cmp	r2, r3
 800669a:	db09      	blt.n	80066b0 <__s2b+0x30>
 800669c:	4630      	mov	r0, r6
 800669e:	f7ff ff47 	bl	8006530 <_Balloc>
 80066a2:	b940      	cbnz	r0, 80066b6 <__s2b+0x36>
 80066a4:	4602      	mov	r2, r0
 80066a6:	4b19      	ldr	r3, [pc, #100]	@ (800670c <__s2b+0x8c>)
 80066a8:	4819      	ldr	r0, [pc, #100]	@ (8006710 <__s2b+0x90>)
 80066aa:	21d3      	movs	r1, #211	@ 0xd3
 80066ac:	f001 fcaa 	bl	8008004 <__assert_func>
 80066b0:	0052      	lsls	r2, r2, #1
 80066b2:	3101      	adds	r1, #1
 80066b4:	e7f0      	b.n	8006698 <__s2b+0x18>
 80066b6:	9b08      	ldr	r3, [sp, #32]
 80066b8:	6143      	str	r3, [r0, #20]
 80066ba:	2d09      	cmp	r5, #9
 80066bc:	f04f 0301 	mov.w	r3, #1
 80066c0:	6103      	str	r3, [r0, #16]
 80066c2:	dd16      	ble.n	80066f2 <__s2b+0x72>
 80066c4:	f104 0909 	add.w	r9, r4, #9
 80066c8:	46c8      	mov	r8, r9
 80066ca:	442c      	add	r4, r5
 80066cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80066d0:	4601      	mov	r1, r0
 80066d2:	3b30      	subs	r3, #48	@ 0x30
 80066d4:	220a      	movs	r2, #10
 80066d6:	4630      	mov	r0, r6
 80066d8:	f7ff ff8c 	bl	80065f4 <__multadd>
 80066dc:	45a0      	cmp	r8, r4
 80066de:	d1f5      	bne.n	80066cc <__s2b+0x4c>
 80066e0:	f1a5 0408 	sub.w	r4, r5, #8
 80066e4:	444c      	add	r4, r9
 80066e6:	1b2d      	subs	r5, r5, r4
 80066e8:	1963      	adds	r3, r4, r5
 80066ea:	42bb      	cmp	r3, r7
 80066ec:	db04      	blt.n	80066f8 <__s2b+0x78>
 80066ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066f2:	340a      	adds	r4, #10
 80066f4:	2509      	movs	r5, #9
 80066f6:	e7f6      	b.n	80066e6 <__s2b+0x66>
 80066f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80066fc:	4601      	mov	r1, r0
 80066fe:	3b30      	subs	r3, #48	@ 0x30
 8006700:	220a      	movs	r2, #10
 8006702:	4630      	mov	r0, r6
 8006704:	f7ff ff76 	bl	80065f4 <__multadd>
 8006708:	e7ee      	b.n	80066e8 <__s2b+0x68>
 800670a:	bf00      	nop
 800670c:	08008de5 	.word	0x08008de5
 8006710:	08008df6 	.word	0x08008df6

08006714 <__hi0bits>:
 8006714:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006718:	4603      	mov	r3, r0
 800671a:	bf36      	itet	cc
 800671c:	0403      	lslcc	r3, r0, #16
 800671e:	2000      	movcs	r0, #0
 8006720:	2010      	movcc	r0, #16
 8006722:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006726:	bf3c      	itt	cc
 8006728:	021b      	lslcc	r3, r3, #8
 800672a:	3008      	addcc	r0, #8
 800672c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006730:	bf3c      	itt	cc
 8006732:	011b      	lslcc	r3, r3, #4
 8006734:	3004      	addcc	r0, #4
 8006736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800673a:	bf3c      	itt	cc
 800673c:	009b      	lslcc	r3, r3, #2
 800673e:	3002      	addcc	r0, #2
 8006740:	2b00      	cmp	r3, #0
 8006742:	db05      	blt.n	8006750 <__hi0bits+0x3c>
 8006744:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006748:	f100 0001 	add.w	r0, r0, #1
 800674c:	bf08      	it	eq
 800674e:	2020      	moveq	r0, #32
 8006750:	4770      	bx	lr

08006752 <__lo0bits>:
 8006752:	6803      	ldr	r3, [r0, #0]
 8006754:	4602      	mov	r2, r0
 8006756:	f013 0007 	ands.w	r0, r3, #7
 800675a:	d00b      	beq.n	8006774 <__lo0bits+0x22>
 800675c:	07d9      	lsls	r1, r3, #31
 800675e:	d421      	bmi.n	80067a4 <__lo0bits+0x52>
 8006760:	0798      	lsls	r0, r3, #30
 8006762:	bf49      	itett	mi
 8006764:	085b      	lsrmi	r3, r3, #1
 8006766:	089b      	lsrpl	r3, r3, #2
 8006768:	2001      	movmi	r0, #1
 800676a:	6013      	strmi	r3, [r2, #0]
 800676c:	bf5c      	itt	pl
 800676e:	6013      	strpl	r3, [r2, #0]
 8006770:	2002      	movpl	r0, #2
 8006772:	4770      	bx	lr
 8006774:	b299      	uxth	r1, r3
 8006776:	b909      	cbnz	r1, 800677c <__lo0bits+0x2a>
 8006778:	0c1b      	lsrs	r3, r3, #16
 800677a:	2010      	movs	r0, #16
 800677c:	b2d9      	uxtb	r1, r3
 800677e:	b909      	cbnz	r1, 8006784 <__lo0bits+0x32>
 8006780:	3008      	adds	r0, #8
 8006782:	0a1b      	lsrs	r3, r3, #8
 8006784:	0719      	lsls	r1, r3, #28
 8006786:	bf04      	itt	eq
 8006788:	091b      	lsreq	r3, r3, #4
 800678a:	3004      	addeq	r0, #4
 800678c:	0799      	lsls	r1, r3, #30
 800678e:	bf04      	itt	eq
 8006790:	089b      	lsreq	r3, r3, #2
 8006792:	3002      	addeq	r0, #2
 8006794:	07d9      	lsls	r1, r3, #31
 8006796:	d403      	bmi.n	80067a0 <__lo0bits+0x4e>
 8006798:	085b      	lsrs	r3, r3, #1
 800679a:	f100 0001 	add.w	r0, r0, #1
 800679e:	d003      	beq.n	80067a8 <__lo0bits+0x56>
 80067a0:	6013      	str	r3, [r2, #0]
 80067a2:	4770      	bx	lr
 80067a4:	2000      	movs	r0, #0
 80067a6:	4770      	bx	lr
 80067a8:	2020      	movs	r0, #32
 80067aa:	4770      	bx	lr

080067ac <__i2b>:
 80067ac:	b510      	push	{r4, lr}
 80067ae:	460c      	mov	r4, r1
 80067b0:	2101      	movs	r1, #1
 80067b2:	f7ff febd 	bl	8006530 <_Balloc>
 80067b6:	4602      	mov	r2, r0
 80067b8:	b928      	cbnz	r0, 80067c6 <__i2b+0x1a>
 80067ba:	4b05      	ldr	r3, [pc, #20]	@ (80067d0 <__i2b+0x24>)
 80067bc:	4805      	ldr	r0, [pc, #20]	@ (80067d4 <__i2b+0x28>)
 80067be:	f240 1145 	movw	r1, #325	@ 0x145
 80067c2:	f001 fc1f 	bl	8008004 <__assert_func>
 80067c6:	2301      	movs	r3, #1
 80067c8:	6144      	str	r4, [r0, #20]
 80067ca:	6103      	str	r3, [r0, #16]
 80067cc:	bd10      	pop	{r4, pc}
 80067ce:	bf00      	nop
 80067d0:	08008de5 	.word	0x08008de5
 80067d4:	08008df6 	.word	0x08008df6

080067d8 <__multiply>:
 80067d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067dc:	4617      	mov	r7, r2
 80067de:	690a      	ldr	r2, [r1, #16]
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	bfa8      	it	ge
 80067e6:	463b      	movge	r3, r7
 80067e8:	4689      	mov	r9, r1
 80067ea:	bfa4      	itt	ge
 80067ec:	460f      	movge	r7, r1
 80067ee:	4699      	movge	r9, r3
 80067f0:	693d      	ldr	r5, [r7, #16]
 80067f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	6879      	ldr	r1, [r7, #4]
 80067fa:	eb05 060a 	add.w	r6, r5, sl
 80067fe:	42b3      	cmp	r3, r6
 8006800:	b085      	sub	sp, #20
 8006802:	bfb8      	it	lt
 8006804:	3101      	addlt	r1, #1
 8006806:	f7ff fe93 	bl	8006530 <_Balloc>
 800680a:	b930      	cbnz	r0, 800681a <__multiply+0x42>
 800680c:	4602      	mov	r2, r0
 800680e:	4b41      	ldr	r3, [pc, #260]	@ (8006914 <__multiply+0x13c>)
 8006810:	4841      	ldr	r0, [pc, #260]	@ (8006918 <__multiply+0x140>)
 8006812:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006816:	f001 fbf5 	bl	8008004 <__assert_func>
 800681a:	f100 0414 	add.w	r4, r0, #20
 800681e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006822:	4623      	mov	r3, r4
 8006824:	2200      	movs	r2, #0
 8006826:	4573      	cmp	r3, lr
 8006828:	d320      	bcc.n	800686c <__multiply+0x94>
 800682a:	f107 0814 	add.w	r8, r7, #20
 800682e:	f109 0114 	add.w	r1, r9, #20
 8006832:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006836:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800683a:	9302      	str	r3, [sp, #8]
 800683c:	1beb      	subs	r3, r5, r7
 800683e:	3b15      	subs	r3, #21
 8006840:	f023 0303 	bic.w	r3, r3, #3
 8006844:	3304      	adds	r3, #4
 8006846:	3715      	adds	r7, #21
 8006848:	42bd      	cmp	r5, r7
 800684a:	bf38      	it	cc
 800684c:	2304      	movcc	r3, #4
 800684e:	9301      	str	r3, [sp, #4]
 8006850:	9b02      	ldr	r3, [sp, #8]
 8006852:	9103      	str	r1, [sp, #12]
 8006854:	428b      	cmp	r3, r1
 8006856:	d80c      	bhi.n	8006872 <__multiply+0x9a>
 8006858:	2e00      	cmp	r6, #0
 800685a:	dd03      	ble.n	8006864 <__multiply+0x8c>
 800685c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006860:	2b00      	cmp	r3, #0
 8006862:	d055      	beq.n	8006910 <__multiply+0x138>
 8006864:	6106      	str	r6, [r0, #16]
 8006866:	b005      	add	sp, #20
 8006868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800686c:	f843 2b04 	str.w	r2, [r3], #4
 8006870:	e7d9      	b.n	8006826 <__multiply+0x4e>
 8006872:	f8b1 a000 	ldrh.w	sl, [r1]
 8006876:	f1ba 0f00 	cmp.w	sl, #0
 800687a:	d01f      	beq.n	80068bc <__multiply+0xe4>
 800687c:	46c4      	mov	ip, r8
 800687e:	46a1      	mov	r9, r4
 8006880:	2700      	movs	r7, #0
 8006882:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006886:	f8d9 3000 	ldr.w	r3, [r9]
 800688a:	fa1f fb82 	uxth.w	fp, r2
 800688e:	b29b      	uxth	r3, r3
 8006890:	fb0a 330b 	mla	r3, sl, fp, r3
 8006894:	443b      	add	r3, r7
 8006896:	f8d9 7000 	ldr.w	r7, [r9]
 800689a:	0c12      	lsrs	r2, r2, #16
 800689c:	0c3f      	lsrs	r7, r7, #16
 800689e:	fb0a 7202 	mla	r2, sl, r2, r7
 80068a2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068ac:	4565      	cmp	r5, ip
 80068ae:	f849 3b04 	str.w	r3, [r9], #4
 80068b2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80068b6:	d8e4      	bhi.n	8006882 <__multiply+0xaa>
 80068b8:	9b01      	ldr	r3, [sp, #4]
 80068ba:	50e7      	str	r7, [r4, r3]
 80068bc:	9b03      	ldr	r3, [sp, #12]
 80068be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80068c2:	3104      	adds	r1, #4
 80068c4:	f1b9 0f00 	cmp.w	r9, #0
 80068c8:	d020      	beq.n	800690c <__multiply+0x134>
 80068ca:	6823      	ldr	r3, [r4, #0]
 80068cc:	4647      	mov	r7, r8
 80068ce:	46a4      	mov	ip, r4
 80068d0:	f04f 0a00 	mov.w	sl, #0
 80068d4:	f8b7 b000 	ldrh.w	fp, [r7]
 80068d8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80068dc:	fb09 220b 	mla	r2, r9, fp, r2
 80068e0:	4452      	add	r2, sl
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068e8:	f84c 3b04 	str.w	r3, [ip], #4
 80068ec:	f857 3b04 	ldr.w	r3, [r7], #4
 80068f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068f4:	f8bc 3000 	ldrh.w	r3, [ip]
 80068f8:	fb09 330a 	mla	r3, r9, sl, r3
 80068fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006900:	42bd      	cmp	r5, r7
 8006902:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006906:	d8e5      	bhi.n	80068d4 <__multiply+0xfc>
 8006908:	9a01      	ldr	r2, [sp, #4]
 800690a:	50a3      	str	r3, [r4, r2]
 800690c:	3404      	adds	r4, #4
 800690e:	e79f      	b.n	8006850 <__multiply+0x78>
 8006910:	3e01      	subs	r6, #1
 8006912:	e7a1      	b.n	8006858 <__multiply+0x80>
 8006914:	08008de5 	.word	0x08008de5
 8006918:	08008df6 	.word	0x08008df6

0800691c <__pow5mult>:
 800691c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006920:	4615      	mov	r5, r2
 8006922:	f012 0203 	ands.w	r2, r2, #3
 8006926:	4607      	mov	r7, r0
 8006928:	460e      	mov	r6, r1
 800692a:	d007      	beq.n	800693c <__pow5mult+0x20>
 800692c:	4c25      	ldr	r4, [pc, #148]	@ (80069c4 <__pow5mult+0xa8>)
 800692e:	3a01      	subs	r2, #1
 8006930:	2300      	movs	r3, #0
 8006932:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006936:	f7ff fe5d 	bl	80065f4 <__multadd>
 800693a:	4606      	mov	r6, r0
 800693c:	10ad      	asrs	r5, r5, #2
 800693e:	d03d      	beq.n	80069bc <__pow5mult+0xa0>
 8006940:	69fc      	ldr	r4, [r7, #28]
 8006942:	b97c      	cbnz	r4, 8006964 <__pow5mult+0x48>
 8006944:	2010      	movs	r0, #16
 8006946:	f7ff fd3d 	bl	80063c4 <malloc>
 800694a:	4602      	mov	r2, r0
 800694c:	61f8      	str	r0, [r7, #28]
 800694e:	b928      	cbnz	r0, 800695c <__pow5mult+0x40>
 8006950:	4b1d      	ldr	r3, [pc, #116]	@ (80069c8 <__pow5mult+0xac>)
 8006952:	481e      	ldr	r0, [pc, #120]	@ (80069cc <__pow5mult+0xb0>)
 8006954:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006958:	f001 fb54 	bl	8008004 <__assert_func>
 800695c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006960:	6004      	str	r4, [r0, #0]
 8006962:	60c4      	str	r4, [r0, #12]
 8006964:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006968:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800696c:	b94c      	cbnz	r4, 8006982 <__pow5mult+0x66>
 800696e:	f240 2171 	movw	r1, #625	@ 0x271
 8006972:	4638      	mov	r0, r7
 8006974:	f7ff ff1a 	bl	80067ac <__i2b>
 8006978:	2300      	movs	r3, #0
 800697a:	f8c8 0008 	str.w	r0, [r8, #8]
 800697e:	4604      	mov	r4, r0
 8006980:	6003      	str	r3, [r0, #0]
 8006982:	f04f 0900 	mov.w	r9, #0
 8006986:	07eb      	lsls	r3, r5, #31
 8006988:	d50a      	bpl.n	80069a0 <__pow5mult+0x84>
 800698a:	4631      	mov	r1, r6
 800698c:	4622      	mov	r2, r4
 800698e:	4638      	mov	r0, r7
 8006990:	f7ff ff22 	bl	80067d8 <__multiply>
 8006994:	4631      	mov	r1, r6
 8006996:	4680      	mov	r8, r0
 8006998:	4638      	mov	r0, r7
 800699a:	f7ff fe09 	bl	80065b0 <_Bfree>
 800699e:	4646      	mov	r6, r8
 80069a0:	106d      	asrs	r5, r5, #1
 80069a2:	d00b      	beq.n	80069bc <__pow5mult+0xa0>
 80069a4:	6820      	ldr	r0, [r4, #0]
 80069a6:	b938      	cbnz	r0, 80069b8 <__pow5mult+0x9c>
 80069a8:	4622      	mov	r2, r4
 80069aa:	4621      	mov	r1, r4
 80069ac:	4638      	mov	r0, r7
 80069ae:	f7ff ff13 	bl	80067d8 <__multiply>
 80069b2:	6020      	str	r0, [r4, #0]
 80069b4:	f8c0 9000 	str.w	r9, [r0]
 80069b8:	4604      	mov	r4, r0
 80069ba:	e7e4      	b.n	8006986 <__pow5mult+0x6a>
 80069bc:	4630      	mov	r0, r6
 80069be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069c2:	bf00      	nop
 80069c4:	08008f08 	.word	0x08008f08
 80069c8:	08008d76 	.word	0x08008d76
 80069cc:	08008df6 	.word	0x08008df6

080069d0 <__lshift>:
 80069d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069d4:	460c      	mov	r4, r1
 80069d6:	6849      	ldr	r1, [r1, #4]
 80069d8:	6923      	ldr	r3, [r4, #16]
 80069da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069de:	68a3      	ldr	r3, [r4, #8]
 80069e0:	4607      	mov	r7, r0
 80069e2:	4691      	mov	r9, r2
 80069e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069e8:	f108 0601 	add.w	r6, r8, #1
 80069ec:	42b3      	cmp	r3, r6
 80069ee:	db0b      	blt.n	8006a08 <__lshift+0x38>
 80069f0:	4638      	mov	r0, r7
 80069f2:	f7ff fd9d 	bl	8006530 <_Balloc>
 80069f6:	4605      	mov	r5, r0
 80069f8:	b948      	cbnz	r0, 8006a0e <__lshift+0x3e>
 80069fa:	4602      	mov	r2, r0
 80069fc:	4b28      	ldr	r3, [pc, #160]	@ (8006aa0 <__lshift+0xd0>)
 80069fe:	4829      	ldr	r0, [pc, #164]	@ (8006aa4 <__lshift+0xd4>)
 8006a00:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006a04:	f001 fafe 	bl	8008004 <__assert_func>
 8006a08:	3101      	adds	r1, #1
 8006a0a:	005b      	lsls	r3, r3, #1
 8006a0c:	e7ee      	b.n	80069ec <__lshift+0x1c>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f100 0114 	add.w	r1, r0, #20
 8006a14:	f100 0210 	add.w	r2, r0, #16
 8006a18:	4618      	mov	r0, r3
 8006a1a:	4553      	cmp	r3, sl
 8006a1c:	db33      	blt.n	8006a86 <__lshift+0xb6>
 8006a1e:	6920      	ldr	r0, [r4, #16]
 8006a20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a24:	f104 0314 	add.w	r3, r4, #20
 8006a28:	f019 091f 	ands.w	r9, r9, #31
 8006a2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a34:	d02b      	beq.n	8006a8e <__lshift+0xbe>
 8006a36:	f1c9 0e20 	rsb	lr, r9, #32
 8006a3a:	468a      	mov	sl, r1
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	6818      	ldr	r0, [r3, #0]
 8006a40:	fa00 f009 	lsl.w	r0, r0, r9
 8006a44:	4310      	orrs	r0, r2
 8006a46:	f84a 0b04 	str.w	r0, [sl], #4
 8006a4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a4e:	459c      	cmp	ip, r3
 8006a50:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a54:	d8f3      	bhi.n	8006a3e <__lshift+0x6e>
 8006a56:	ebac 0304 	sub.w	r3, ip, r4
 8006a5a:	3b15      	subs	r3, #21
 8006a5c:	f023 0303 	bic.w	r3, r3, #3
 8006a60:	3304      	adds	r3, #4
 8006a62:	f104 0015 	add.w	r0, r4, #21
 8006a66:	4560      	cmp	r0, ip
 8006a68:	bf88      	it	hi
 8006a6a:	2304      	movhi	r3, #4
 8006a6c:	50ca      	str	r2, [r1, r3]
 8006a6e:	b10a      	cbz	r2, 8006a74 <__lshift+0xa4>
 8006a70:	f108 0602 	add.w	r6, r8, #2
 8006a74:	3e01      	subs	r6, #1
 8006a76:	4638      	mov	r0, r7
 8006a78:	612e      	str	r6, [r5, #16]
 8006a7a:	4621      	mov	r1, r4
 8006a7c:	f7ff fd98 	bl	80065b0 <_Bfree>
 8006a80:	4628      	mov	r0, r5
 8006a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a86:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	e7c5      	b.n	8006a1a <__lshift+0x4a>
 8006a8e:	3904      	subs	r1, #4
 8006a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a94:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a98:	459c      	cmp	ip, r3
 8006a9a:	d8f9      	bhi.n	8006a90 <__lshift+0xc0>
 8006a9c:	e7ea      	b.n	8006a74 <__lshift+0xa4>
 8006a9e:	bf00      	nop
 8006aa0:	08008de5 	.word	0x08008de5
 8006aa4:	08008df6 	.word	0x08008df6

08006aa8 <__mcmp>:
 8006aa8:	690a      	ldr	r2, [r1, #16]
 8006aaa:	4603      	mov	r3, r0
 8006aac:	6900      	ldr	r0, [r0, #16]
 8006aae:	1a80      	subs	r0, r0, r2
 8006ab0:	b530      	push	{r4, r5, lr}
 8006ab2:	d10e      	bne.n	8006ad2 <__mcmp+0x2a>
 8006ab4:	3314      	adds	r3, #20
 8006ab6:	3114      	adds	r1, #20
 8006ab8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006abc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ac0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006ac4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ac8:	4295      	cmp	r5, r2
 8006aca:	d003      	beq.n	8006ad4 <__mcmp+0x2c>
 8006acc:	d205      	bcs.n	8006ada <__mcmp+0x32>
 8006ace:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad2:	bd30      	pop	{r4, r5, pc}
 8006ad4:	42a3      	cmp	r3, r4
 8006ad6:	d3f3      	bcc.n	8006ac0 <__mcmp+0x18>
 8006ad8:	e7fb      	b.n	8006ad2 <__mcmp+0x2a>
 8006ada:	2001      	movs	r0, #1
 8006adc:	e7f9      	b.n	8006ad2 <__mcmp+0x2a>
	...

08006ae0 <__mdiff>:
 8006ae0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ae4:	4689      	mov	r9, r1
 8006ae6:	4606      	mov	r6, r0
 8006ae8:	4611      	mov	r1, r2
 8006aea:	4648      	mov	r0, r9
 8006aec:	4614      	mov	r4, r2
 8006aee:	f7ff ffdb 	bl	8006aa8 <__mcmp>
 8006af2:	1e05      	subs	r5, r0, #0
 8006af4:	d112      	bne.n	8006b1c <__mdiff+0x3c>
 8006af6:	4629      	mov	r1, r5
 8006af8:	4630      	mov	r0, r6
 8006afa:	f7ff fd19 	bl	8006530 <_Balloc>
 8006afe:	4602      	mov	r2, r0
 8006b00:	b928      	cbnz	r0, 8006b0e <__mdiff+0x2e>
 8006b02:	4b3e      	ldr	r3, [pc, #248]	@ (8006bfc <__mdiff+0x11c>)
 8006b04:	f240 2137 	movw	r1, #567	@ 0x237
 8006b08:	483d      	ldr	r0, [pc, #244]	@ (8006c00 <__mdiff+0x120>)
 8006b0a:	f001 fa7b 	bl	8008004 <__assert_func>
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b14:	4610      	mov	r0, r2
 8006b16:	b003      	add	sp, #12
 8006b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b1c:	bfbc      	itt	lt
 8006b1e:	464b      	movlt	r3, r9
 8006b20:	46a1      	movlt	r9, r4
 8006b22:	4630      	mov	r0, r6
 8006b24:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006b28:	bfba      	itte	lt
 8006b2a:	461c      	movlt	r4, r3
 8006b2c:	2501      	movlt	r5, #1
 8006b2e:	2500      	movge	r5, #0
 8006b30:	f7ff fcfe 	bl	8006530 <_Balloc>
 8006b34:	4602      	mov	r2, r0
 8006b36:	b918      	cbnz	r0, 8006b40 <__mdiff+0x60>
 8006b38:	4b30      	ldr	r3, [pc, #192]	@ (8006bfc <__mdiff+0x11c>)
 8006b3a:	f240 2145 	movw	r1, #581	@ 0x245
 8006b3e:	e7e3      	b.n	8006b08 <__mdiff+0x28>
 8006b40:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006b44:	6926      	ldr	r6, [r4, #16]
 8006b46:	60c5      	str	r5, [r0, #12]
 8006b48:	f109 0310 	add.w	r3, r9, #16
 8006b4c:	f109 0514 	add.w	r5, r9, #20
 8006b50:	f104 0e14 	add.w	lr, r4, #20
 8006b54:	f100 0b14 	add.w	fp, r0, #20
 8006b58:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006b5c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b60:	9301      	str	r3, [sp, #4]
 8006b62:	46d9      	mov	r9, fp
 8006b64:	f04f 0c00 	mov.w	ip, #0
 8006b68:	9b01      	ldr	r3, [sp, #4]
 8006b6a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b6e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	b281      	uxth	r1, r0
 8006b76:	fa1f f38a 	uxth.w	r3, sl
 8006b7a:	1a5b      	subs	r3, r3, r1
 8006b7c:	0c00      	lsrs	r0, r0, #16
 8006b7e:	4463      	add	r3, ip
 8006b80:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b84:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b8e:	4576      	cmp	r6, lr
 8006b90:	f849 3b04 	str.w	r3, [r9], #4
 8006b94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b98:	d8e6      	bhi.n	8006b68 <__mdiff+0x88>
 8006b9a:	1b33      	subs	r3, r6, r4
 8006b9c:	3b15      	subs	r3, #21
 8006b9e:	f023 0303 	bic.w	r3, r3, #3
 8006ba2:	3415      	adds	r4, #21
 8006ba4:	3304      	adds	r3, #4
 8006ba6:	42a6      	cmp	r6, r4
 8006ba8:	bf38      	it	cc
 8006baa:	2304      	movcc	r3, #4
 8006bac:	441d      	add	r5, r3
 8006bae:	445b      	add	r3, fp
 8006bb0:	461e      	mov	r6, r3
 8006bb2:	462c      	mov	r4, r5
 8006bb4:	4544      	cmp	r4, r8
 8006bb6:	d30e      	bcc.n	8006bd6 <__mdiff+0xf6>
 8006bb8:	f108 0103 	add.w	r1, r8, #3
 8006bbc:	1b49      	subs	r1, r1, r5
 8006bbe:	f021 0103 	bic.w	r1, r1, #3
 8006bc2:	3d03      	subs	r5, #3
 8006bc4:	45a8      	cmp	r8, r5
 8006bc6:	bf38      	it	cc
 8006bc8:	2100      	movcc	r1, #0
 8006bca:	440b      	add	r3, r1
 8006bcc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006bd0:	b191      	cbz	r1, 8006bf8 <__mdiff+0x118>
 8006bd2:	6117      	str	r7, [r2, #16]
 8006bd4:	e79e      	b.n	8006b14 <__mdiff+0x34>
 8006bd6:	f854 1b04 	ldr.w	r1, [r4], #4
 8006bda:	46e6      	mov	lr, ip
 8006bdc:	0c08      	lsrs	r0, r1, #16
 8006bde:	fa1c fc81 	uxtah	ip, ip, r1
 8006be2:	4471      	add	r1, lr
 8006be4:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006be8:	b289      	uxth	r1, r1
 8006bea:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006bee:	f846 1b04 	str.w	r1, [r6], #4
 8006bf2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006bf6:	e7dd      	b.n	8006bb4 <__mdiff+0xd4>
 8006bf8:	3f01      	subs	r7, #1
 8006bfa:	e7e7      	b.n	8006bcc <__mdiff+0xec>
 8006bfc:	08008de5 	.word	0x08008de5
 8006c00:	08008df6 	.word	0x08008df6

08006c04 <__ulp>:
 8006c04:	4b0e      	ldr	r3, [pc, #56]	@ (8006c40 <__ulp+0x3c>)
 8006c06:	400b      	ands	r3, r1
 8006c08:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	dc08      	bgt.n	8006c22 <__ulp+0x1e>
 8006c10:	425b      	negs	r3, r3
 8006c12:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006c16:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006c1a:	da04      	bge.n	8006c26 <__ulp+0x22>
 8006c1c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006c20:	4113      	asrs	r3, r2
 8006c22:	2200      	movs	r2, #0
 8006c24:	e008      	b.n	8006c38 <__ulp+0x34>
 8006c26:	f1a2 0314 	sub.w	r3, r2, #20
 8006c2a:	2b1e      	cmp	r3, #30
 8006c2c:	bfda      	itte	le
 8006c2e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006c32:	40da      	lsrle	r2, r3
 8006c34:	2201      	movgt	r2, #1
 8006c36:	2300      	movs	r3, #0
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4610      	mov	r0, r2
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	7ff00000 	.word	0x7ff00000

08006c44 <__b2d>:
 8006c44:	6902      	ldr	r2, [r0, #16]
 8006c46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c48:	f100 0614 	add.w	r6, r0, #20
 8006c4c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006c50:	4f20      	ldr	r7, [pc, #128]	@ (8006cd4 <__b2d+0x90>)
 8006c52:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006c56:	4620      	mov	r0, r4
 8006c58:	f7ff fd5c 	bl	8006714 <__hi0bits>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b0a      	cmp	r3, #10
 8006c60:	f1c0 0020 	rsb	r0, r0, #32
 8006c64:	f1a2 0504 	sub.w	r5, r2, #4
 8006c68:	6008      	str	r0, [r1, #0]
 8006c6a:	dc13      	bgt.n	8006c94 <__b2d+0x50>
 8006c6c:	42ae      	cmp	r6, r5
 8006c6e:	bf38      	it	cc
 8006c70:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006c74:	f1c3 0c0b 	rsb	ip, r3, #11
 8006c78:	bf28      	it	cs
 8006c7a:	2200      	movcs	r2, #0
 8006c7c:	3315      	adds	r3, #21
 8006c7e:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006c82:	fa04 f303 	lsl.w	r3, r4, r3
 8006c86:	fa22 f20c 	lsr.w	r2, r2, ip
 8006c8a:	ea4e 0107 	orr.w	r1, lr, r7
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	4610      	mov	r0, r2
 8006c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c94:	42ae      	cmp	r6, r5
 8006c96:	bf36      	itet	cc
 8006c98:	f1a2 0508 	subcc.w	r5, r2, #8
 8006c9c:	2200      	movcs	r2, #0
 8006c9e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006ca2:	3b0b      	subs	r3, #11
 8006ca4:	d012      	beq.n	8006ccc <__b2d+0x88>
 8006ca6:	f1c3 0720 	rsb	r7, r3, #32
 8006caa:	fa22 f107 	lsr.w	r1, r2, r7
 8006cae:	409c      	lsls	r4, r3
 8006cb0:	430c      	orrs	r4, r1
 8006cb2:	42b5      	cmp	r5, r6
 8006cb4:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006cb8:	bf8c      	ite	hi
 8006cba:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006cbe:	2400      	movls	r4, #0
 8006cc0:	409a      	lsls	r2, r3
 8006cc2:	40fc      	lsrs	r4, r7
 8006cc4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006cc8:	4322      	orrs	r2, r4
 8006cca:	e7e1      	b.n	8006c90 <__b2d+0x4c>
 8006ccc:	ea44 0107 	orr.w	r1, r4, r7
 8006cd0:	e7de      	b.n	8006c90 <__b2d+0x4c>
 8006cd2:	bf00      	nop
 8006cd4:	3ff00000 	.word	0x3ff00000

08006cd8 <__d2b>:
 8006cd8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006cdc:	2101      	movs	r1, #1
 8006cde:	9e08      	ldr	r6, [sp, #32]
 8006ce0:	4690      	mov	r8, r2
 8006ce2:	4699      	mov	r9, r3
 8006ce4:	f7ff fc24 	bl	8006530 <_Balloc>
 8006ce8:	4604      	mov	r4, r0
 8006cea:	b930      	cbnz	r0, 8006cfa <__d2b+0x22>
 8006cec:	4602      	mov	r2, r0
 8006cee:	4b24      	ldr	r3, [pc, #144]	@ (8006d80 <__d2b+0xa8>)
 8006cf0:	4824      	ldr	r0, [pc, #144]	@ (8006d84 <__d2b+0xac>)
 8006cf2:	f240 310f 	movw	r1, #783	@ 0x30f
 8006cf6:	f001 f985 	bl	8008004 <__assert_func>
 8006cfa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006cfe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d02:	b10d      	cbz	r5, 8006d08 <__d2b+0x30>
 8006d04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d08:	9301      	str	r3, [sp, #4]
 8006d0a:	f1b8 0300 	subs.w	r3, r8, #0
 8006d0e:	d024      	beq.n	8006d5a <__d2b+0x82>
 8006d10:	4668      	mov	r0, sp
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	f7ff fd1d 	bl	8006752 <__lo0bits>
 8006d18:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d1c:	b1d8      	cbz	r0, 8006d56 <__d2b+0x7e>
 8006d1e:	f1c0 0320 	rsb	r3, r0, #32
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	430b      	orrs	r3, r1
 8006d28:	40c2      	lsrs	r2, r0
 8006d2a:	6163      	str	r3, [r4, #20]
 8006d2c:	9201      	str	r2, [sp, #4]
 8006d2e:	9b01      	ldr	r3, [sp, #4]
 8006d30:	61a3      	str	r3, [r4, #24]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	bf0c      	ite	eq
 8006d36:	2201      	moveq	r2, #1
 8006d38:	2202      	movne	r2, #2
 8006d3a:	6122      	str	r2, [r4, #16]
 8006d3c:	b1ad      	cbz	r5, 8006d6a <__d2b+0x92>
 8006d3e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006d42:	4405      	add	r5, r0
 8006d44:	6035      	str	r5, [r6, #0]
 8006d46:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006d4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d4c:	6018      	str	r0, [r3, #0]
 8006d4e:	4620      	mov	r0, r4
 8006d50:	b002      	add	sp, #8
 8006d52:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006d56:	6161      	str	r1, [r4, #20]
 8006d58:	e7e9      	b.n	8006d2e <__d2b+0x56>
 8006d5a:	a801      	add	r0, sp, #4
 8006d5c:	f7ff fcf9 	bl	8006752 <__lo0bits>
 8006d60:	9b01      	ldr	r3, [sp, #4]
 8006d62:	6163      	str	r3, [r4, #20]
 8006d64:	3020      	adds	r0, #32
 8006d66:	2201      	movs	r2, #1
 8006d68:	e7e7      	b.n	8006d3a <__d2b+0x62>
 8006d6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d6e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006d72:	6030      	str	r0, [r6, #0]
 8006d74:	6918      	ldr	r0, [r3, #16]
 8006d76:	f7ff fccd 	bl	8006714 <__hi0bits>
 8006d7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d7e:	e7e4      	b.n	8006d4a <__d2b+0x72>
 8006d80:	08008de5 	.word	0x08008de5
 8006d84:	08008df6 	.word	0x08008df6

08006d88 <__ratio>:
 8006d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	b085      	sub	sp, #20
 8006d8e:	e9cd 1000 	strd	r1, r0, [sp]
 8006d92:	a902      	add	r1, sp, #8
 8006d94:	f7ff ff56 	bl	8006c44 <__b2d>
 8006d98:	468b      	mov	fp, r1
 8006d9a:	4606      	mov	r6, r0
 8006d9c:	460f      	mov	r7, r1
 8006d9e:	9800      	ldr	r0, [sp, #0]
 8006da0:	a903      	add	r1, sp, #12
 8006da2:	f7ff ff4f 	bl	8006c44 <__b2d>
 8006da6:	9b01      	ldr	r3, [sp, #4]
 8006da8:	4689      	mov	r9, r1
 8006daa:	460d      	mov	r5, r1
 8006dac:	6919      	ldr	r1, [r3, #16]
 8006dae:	9b00      	ldr	r3, [sp, #0]
 8006db0:	691b      	ldr	r3, [r3, #16]
 8006db2:	1ac9      	subs	r1, r1, r3
 8006db4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006db8:	1a9b      	subs	r3, r3, r2
 8006dba:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	bfcd      	iteet	gt
 8006dc2:	463a      	movgt	r2, r7
 8006dc4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006dc8:	462a      	movle	r2, r5
 8006dca:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006dce:	bfd8      	it	le
 8006dd0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006dd4:	4604      	mov	r4, r0
 8006dd6:	4622      	mov	r2, r4
 8006dd8:	464b      	mov	r3, r9
 8006dda:	4630      	mov	r0, r6
 8006ddc:	4659      	mov	r1, fp
 8006dde:	f7f9 fd35 	bl	800084c <__aeabi_ddiv>
 8006de2:	b005      	add	sp, #20
 8006de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006de8 <__copybits>:
 8006de8:	3901      	subs	r1, #1
 8006dea:	b570      	push	{r4, r5, r6, lr}
 8006dec:	1149      	asrs	r1, r1, #5
 8006dee:	6914      	ldr	r4, [r2, #16]
 8006df0:	3101      	adds	r1, #1
 8006df2:	f102 0314 	add.w	r3, r2, #20
 8006df6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006dfa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006dfe:	1f05      	subs	r5, r0, #4
 8006e00:	42a3      	cmp	r3, r4
 8006e02:	d30c      	bcc.n	8006e1e <__copybits+0x36>
 8006e04:	1aa3      	subs	r3, r4, r2
 8006e06:	3b11      	subs	r3, #17
 8006e08:	f023 0303 	bic.w	r3, r3, #3
 8006e0c:	3211      	adds	r2, #17
 8006e0e:	42a2      	cmp	r2, r4
 8006e10:	bf88      	it	hi
 8006e12:	2300      	movhi	r3, #0
 8006e14:	4418      	add	r0, r3
 8006e16:	2300      	movs	r3, #0
 8006e18:	4288      	cmp	r0, r1
 8006e1a:	d305      	bcc.n	8006e28 <__copybits+0x40>
 8006e1c:	bd70      	pop	{r4, r5, r6, pc}
 8006e1e:	f853 6b04 	ldr.w	r6, [r3], #4
 8006e22:	f845 6f04 	str.w	r6, [r5, #4]!
 8006e26:	e7eb      	b.n	8006e00 <__copybits+0x18>
 8006e28:	f840 3b04 	str.w	r3, [r0], #4
 8006e2c:	e7f4      	b.n	8006e18 <__copybits+0x30>

08006e2e <__any_on>:
 8006e2e:	f100 0214 	add.w	r2, r0, #20
 8006e32:	6900      	ldr	r0, [r0, #16]
 8006e34:	114b      	asrs	r3, r1, #5
 8006e36:	4298      	cmp	r0, r3
 8006e38:	b510      	push	{r4, lr}
 8006e3a:	db11      	blt.n	8006e60 <__any_on+0x32>
 8006e3c:	dd0a      	ble.n	8006e54 <__any_on+0x26>
 8006e3e:	f011 011f 	ands.w	r1, r1, #31
 8006e42:	d007      	beq.n	8006e54 <__any_on+0x26>
 8006e44:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006e48:	fa24 f001 	lsr.w	r0, r4, r1
 8006e4c:	fa00 f101 	lsl.w	r1, r0, r1
 8006e50:	428c      	cmp	r4, r1
 8006e52:	d10b      	bne.n	8006e6c <__any_on+0x3e>
 8006e54:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d803      	bhi.n	8006e64 <__any_on+0x36>
 8006e5c:	2000      	movs	r0, #0
 8006e5e:	bd10      	pop	{r4, pc}
 8006e60:	4603      	mov	r3, r0
 8006e62:	e7f7      	b.n	8006e54 <__any_on+0x26>
 8006e64:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e68:	2900      	cmp	r1, #0
 8006e6a:	d0f5      	beq.n	8006e58 <__any_on+0x2a>
 8006e6c:	2001      	movs	r0, #1
 8006e6e:	e7f6      	b.n	8006e5e <__any_on+0x30>

08006e70 <sulp>:
 8006e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e74:	460f      	mov	r7, r1
 8006e76:	4690      	mov	r8, r2
 8006e78:	f7ff fec4 	bl	8006c04 <__ulp>
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	460d      	mov	r5, r1
 8006e80:	f1b8 0f00 	cmp.w	r8, #0
 8006e84:	d011      	beq.n	8006eaa <sulp+0x3a>
 8006e86:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006e8a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	dd0b      	ble.n	8006eaa <sulp+0x3a>
 8006e92:	051b      	lsls	r3, r3, #20
 8006e94:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006e98:	2400      	movs	r4, #0
 8006e9a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006e9e:	4622      	mov	r2, r4
 8006ea0:	462b      	mov	r3, r5
 8006ea2:	f7f9 fba9 	bl	80005f8 <__aeabi_dmul>
 8006ea6:	4604      	mov	r4, r0
 8006ea8:	460d      	mov	r5, r1
 8006eaa:	4620      	mov	r0, r4
 8006eac:	4629      	mov	r1, r5
 8006eae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eb2:	0000      	movs	r0, r0
 8006eb4:	0000      	movs	r0, r0
	...

08006eb8 <_strtod_l>:
 8006eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ebc:	b09f      	sub	sp, #124	@ 0x7c
 8006ebe:	460c      	mov	r4, r1
 8006ec0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	921a      	str	r2, [sp, #104]	@ 0x68
 8006ec6:	9005      	str	r0, [sp, #20]
 8006ec8:	f04f 0a00 	mov.w	sl, #0
 8006ecc:	f04f 0b00 	mov.w	fp, #0
 8006ed0:	460a      	mov	r2, r1
 8006ed2:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ed4:	7811      	ldrb	r1, [r2, #0]
 8006ed6:	292b      	cmp	r1, #43	@ 0x2b
 8006ed8:	d048      	beq.n	8006f6c <_strtod_l+0xb4>
 8006eda:	d836      	bhi.n	8006f4a <_strtod_l+0x92>
 8006edc:	290d      	cmp	r1, #13
 8006ede:	d830      	bhi.n	8006f42 <_strtod_l+0x8a>
 8006ee0:	2908      	cmp	r1, #8
 8006ee2:	d830      	bhi.n	8006f46 <_strtod_l+0x8e>
 8006ee4:	2900      	cmp	r1, #0
 8006ee6:	d039      	beq.n	8006f5c <_strtod_l+0xa4>
 8006ee8:	2200      	movs	r2, #0
 8006eea:	920e      	str	r2, [sp, #56]	@ 0x38
 8006eec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006eee:	782a      	ldrb	r2, [r5, #0]
 8006ef0:	2a30      	cmp	r2, #48	@ 0x30
 8006ef2:	f040 80b0 	bne.w	8007056 <_strtod_l+0x19e>
 8006ef6:	786a      	ldrb	r2, [r5, #1]
 8006ef8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006efc:	2a58      	cmp	r2, #88	@ 0x58
 8006efe:	d16c      	bne.n	8006fda <_strtod_l+0x122>
 8006f00:	9302      	str	r3, [sp, #8]
 8006f02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f04:	9301      	str	r3, [sp, #4]
 8006f06:	ab1a      	add	r3, sp, #104	@ 0x68
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	4a8e      	ldr	r2, [pc, #568]	@ (8007144 <_strtod_l+0x28c>)
 8006f0c:	9805      	ldr	r0, [sp, #20]
 8006f0e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006f10:	a919      	add	r1, sp, #100	@ 0x64
 8006f12:	f001 f911 	bl	8008138 <__gethex>
 8006f16:	f010 060f 	ands.w	r6, r0, #15
 8006f1a:	4604      	mov	r4, r0
 8006f1c:	d005      	beq.n	8006f2a <_strtod_l+0x72>
 8006f1e:	2e06      	cmp	r6, #6
 8006f20:	d126      	bne.n	8006f70 <_strtod_l+0xb8>
 8006f22:	3501      	adds	r5, #1
 8006f24:	2300      	movs	r3, #0
 8006f26:	9519      	str	r5, [sp, #100]	@ 0x64
 8006f28:	930e      	str	r3, [sp, #56]	@ 0x38
 8006f2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f040 857e 	bne.w	8007a2e <_strtod_l+0xb76>
 8006f32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f34:	b1bb      	cbz	r3, 8006f66 <_strtod_l+0xae>
 8006f36:	4650      	mov	r0, sl
 8006f38:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006f3c:	b01f      	add	sp, #124	@ 0x7c
 8006f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f42:	2920      	cmp	r1, #32
 8006f44:	d1d0      	bne.n	8006ee8 <_strtod_l+0x30>
 8006f46:	3201      	adds	r2, #1
 8006f48:	e7c3      	b.n	8006ed2 <_strtod_l+0x1a>
 8006f4a:	292d      	cmp	r1, #45	@ 0x2d
 8006f4c:	d1cc      	bne.n	8006ee8 <_strtod_l+0x30>
 8006f4e:	2101      	movs	r1, #1
 8006f50:	910e      	str	r1, [sp, #56]	@ 0x38
 8006f52:	1c51      	adds	r1, r2, #1
 8006f54:	9119      	str	r1, [sp, #100]	@ 0x64
 8006f56:	7852      	ldrb	r2, [r2, #1]
 8006f58:	2a00      	cmp	r2, #0
 8006f5a:	d1c7      	bne.n	8006eec <_strtod_l+0x34>
 8006f5c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f5e:	9419      	str	r4, [sp, #100]	@ 0x64
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f040 8562 	bne.w	8007a2a <_strtod_l+0xb72>
 8006f66:	4650      	mov	r0, sl
 8006f68:	4659      	mov	r1, fp
 8006f6a:	e7e7      	b.n	8006f3c <_strtod_l+0x84>
 8006f6c:	2100      	movs	r1, #0
 8006f6e:	e7ef      	b.n	8006f50 <_strtod_l+0x98>
 8006f70:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006f72:	b13a      	cbz	r2, 8006f84 <_strtod_l+0xcc>
 8006f74:	2135      	movs	r1, #53	@ 0x35
 8006f76:	a81c      	add	r0, sp, #112	@ 0x70
 8006f78:	f7ff ff36 	bl	8006de8 <__copybits>
 8006f7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f7e:	9805      	ldr	r0, [sp, #20]
 8006f80:	f7ff fb16 	bl	80065b0 <_Bfree>
 8006f84:	3e01      	subs	r6, #1
 8006f86:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006f88:	2e04      	cmp	r6, #4
 8006f8a:	d806      	bhi.n	8006f9a <_strtod_l+0xe2>
 8006f8c:	e8df f006 	tbb	[pc, r6]
 8006f90:	201d0314 	.word	0x201d0314
 8006f94:	14          	.byte	0x14
 8006f95:	00          	.byte	0x00
 8006f96:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006f9a:	05e1      	lsls	r1, r4, #23
 8006f9c:	bf48      	it	mi
 8006f9e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006fa2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006fa6:	0d1b      	lsrs	r3, r3, #20
 8006fa8:	051b      	lsls	r3, r3, #20
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d1bd      	bne.n	8006f2a <_strtod_l+0x72>
 8006fae:	f7fe fb33 	bl	8005618 <__errno>
 8006fb2:	2322      	movs	r3, #34	@ 0x22
 8006fb4:	6003      	str	r3, [r0, #0]
 8006fb6:	e7b8      	b.n	8006f2a <_strtod_l+0x72>
 8006fb8:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006fbc:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006fc0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006fc4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006fc8:	e7e7      	b.n	8006f9a <_strtod_l+0xe2>
 8006fca:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007148 <_strtod_l+0x290>
 8006fce:	e7e4      	b.n	8006f9a <_strtod_l+0xe2>
 8006fd0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006fd4:	f04f 3aff 	mov.w	sl, #4294967295
 8006fd8:	e7df      	b.n	8006f9a <_strtod_l+0xe2>
 8006fda:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006fdc:	1c5a      	adds	r2, r3, #1
 8006fde:	9219      	str	r2, [sp, #100]	@ 0x64
 8006fe0:	785b      	ldrb	r3, [r3, #1]
 8006fe2:	2b30      	cmp	r3, #48	@ 0x30
 8006fe4:	d0f9      	beq.n	8006fda <_strtod_l+0x122>
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d09f      	beq.n	8006f2a <_strtod_l+0x72>
 8006fea:	2301      	movs	r3, #1
 8006fec:	2700      	movs	r7, #0
 8006fee:	9308      	str	r3, [sp, #32]
 8006ff0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ff2:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ff4:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006ff6:	46b9      	mov	r9, r7
 8006ff8:	220a      	movs	r2, #10
 8006ffa:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006ffc:	7805      	ldrb	r5, [r0, #0]
 8006ffe:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007002:	b2d9      	uxtb	r1, r3
 8007004:	2909      	cmp	r1, #9
 8007006:	d928      	bls.n	800705a <_strtod_l+0x1a2>
 8007008:	4950      	ldr	r1, [pc, #320]	@ (800714c <_strtod_l+0x294>)
 800700a:	2201      	movs	r2, #1
 800700c:	f000 ffc4 	bl	8007f98 <strncmp>
 8007010:	2800      	cmp	r0, #0
 8007012:	d032      	beq.n	800707a <_strtod_l+0x1c2>
 8007014:	2000      	movs	r0, #0
 8007016:	462a      	mov	r2, r5
 8007018:	900a      	str	r0, [sp, #40]	@ 0x28
 800701a:	464d      	mov	r5, r9
 800701c:	4603      	mov	r3, r0
 800701e:	2a65      	cmp	r2, #101	@ 0x65
 8007020:	d001      	beq.n	8007026 <_strtod_l+0x16e>
 8007022:	2a45      	cmp	r2, #69	@ 0x45
 8007024:	d114      	bne.n	8007050 <_strtod_l+0x198>
 8007026:	b91d      	cbnz	r5, 8007030 <_strtod_l+0x178>
 8007028:	9a08      	ldr	r2, [sp, #32]
 800702a:	4302      	orrs	r2, r0
 800702c:	d096      	beq.n	8006f5c <_strtod_l+0xa4>
 800702e:	2500      	movs	r5, #0
 8007030:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007032:	1c62      	adds	r2, r4, #1
 8007034:	9219      	str	r2, [sp, #100]	@ 0x64
 8007036:	7862      	ldrb	r2, [r4, #1]
 8007038:	2a2b      	cmp	r2, #43	@ 0x2b
 800703a:	d07a      	beq.n	8007132 <_strtod_l+0x27a>
 800703c:	2a2d      	cmp	r2, #45	@ 0x2d
 800703e:	d07e      	beq.n	800713e <_strtod_l+0x286>
 8007040:	f04f 0c00 	mov.w	ip, #0
 8007044:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007048:	2909      	cmp	r1, #9
 800704a:	f240 8085 	bls.w	8007158 <_strtod_l+0x2a0>
 800704e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007050:	f04f 0800 	mov.w	r8, #0
 8007054:	e0a5      	b.n	80071a2 <_strtod_l+0x2ea>
 8007056:	2300      	movs	r3, #0
 8007058:	e7c8      	b.n	8006fec <_strtod_l+0x134>
 800705a:	f1b9 0f08 	cmp.w	r9, #8
 800705e:	bfd8      	it	le
 8007060:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007062:	f100 0001 	add.w	r0, r0, #1
 8007066:	bfda      	itte	le
 8007068:	fb02 3301 	mlale	r3, r2, r1, r3
 800706c:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800706e:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007072:	f109 0901 	add.w	r9, r9, #1
 8007076:	9019      	str	r0, [sp, #100]	@ 0x64
 8007078:	e7bf      	b.n	8006ffa <_strtod_l+0x142>
 800707a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800707c:	1c5a      	adds	r2, r3, #1
 800707e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007080:	785a      	ldrb	r2, [r3, #1]
 8007082:	f1b9 0f00 	cmp.w	r9, #0
 8007086:	d03b      	beq.n	8007100 <_strtod_l+0x248>
 8007088:	900a      	str	r0, [sp, #40]	@ 0x28
 800708a:	464d      	mov	r5, r9
 800708c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007090:	2b09      	cmp	r3, #9
 8007092:	d912      	bls.n	80070ba <_strtod_l+0x202>
 8007094:	2301      	movs	r3, #1
 8007096:	e7c2      	b.n	800701e <_strtod_l+0x166>
 8007098:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800709a:	1c5a      	adds	r2, r3, #1
 800709c:	9219      	str	r2, [sp, #100]	@ 0x64
 800709e:	785a      	ldrb	r2, [r3, #1]
 80070a0:	3001      	adds	r0, #1
 80070a2:	2a30      	cmp	r2, #48	@ 0x30
 80070a4:	d0f8      	beq.n	8007098 <_strtod_l+0x1e0>
 80070a6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80070aa:	2b08      	cmp	r3, #8
 80070ac:	f200 84c4 	bhi.w	8007a38 <_strtod_l+0xb80>
 80070b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070b2:	900a      	str	r0, [sp, #40]	@ 0x28
 80070b4:	2000      	movs	r0, #0
 80070b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80070b8:	4605      	mov	r5, r0
 80070ba:	3a30      	subs	r2, #48	@ 0x30
 80070bc:	f100 0301 	add.w	r3, r0, #1
 80070c0:	d018      	beq.n	80070f4 <_strtod_l+0x23c>
 80070c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80070c4:	4419      	add	r1, r3
 80070c6:	910a      	str	r1, [sp, #40]	@ 0x28
 80070c8:	462e      	mov	r6, r5
 80070ca:	f04f 0e0a 	mov.w	lr, #10
 80070ce:	1c71      	adds	r1, r6, #1
 80070d0:	eba1 0c05 	sub.w	ip, r1, r5
 80070d4:	4563      	cmp	r3, ip
 80070d6:	dc15      	bgt.n	8007104 <_strtod_l+0x24c>
 80070d8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80070dc:	182b      	adds	r3, r5, r0
 80070de:	2b08      	cmp	r3, #8
 80070e0:	f105 0501 	add.w	r5, r5, #1
 80070e4:	4405      	add	r5, r0
 80070e6:	dc1a      	bgt.n	800711e <_strtod_l+0x266>
 80070e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070ea:	230a      	movs	r3, #10
 80070ec:	fb03 2301 	mla	r3, r3, r1, r2
 80070f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070f2:	2300      	movs	r3, #0
 80070f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80070f6:	1c51      	adds	r1, r2, #1
 80070f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80070fa:	7852      	ldrb	r2, [r2, #1]
 80070fc:	4618      	mov	r0, r3
 80070fe:	e7c5      	b.n	800708c <_strtod_l+0x1d4>
 8007100:	4648      	mov	r0, r9
 8007102:	e7ce      	b.n	80070a2 <_strtod_l+0x1ea>
 8007104:	2e08      	cmp	r6, #8
 8007106:	dc05      	bgt.n	8007114 <_strtod_l+0x25c>
 8007108:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800710a:	fb0e f606 	mul.w	r6, lr, r6
 800710e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007110:	460e      	mov	r6, r1
 8007112:	e7dc      	b.n	80070ce <_strtod_l+0x216>
 8007114:	2910      	cmp	r1, #16
 8007116:	bfd8      	it	le
 8007118:	fb0e f707 	mulle.w	r7, lr, r7
 800711c:	e7f8      	b.n	8007110 <_strtod_l+0x258>
 800711e:	2b0f      	cmp	r3, #15
 8007120:	bfdc      	itt	le
 8007122:	230a      	movle	r3, #10
 8007124:	fb03 2707 	mlale	r7, r3, r7, r2
 8007128:	e7e3      	b.n	80070f2 <_strtod_l+0x23a>
 800712a:	2300      	movs	r3, #0
 800712c:	930a      	str	r3, [sp, #40]	@ 0x28
 800712e:	2301      	movs	r3, #1
 8007130:	e77a      	b.n	8007028 <_strtod_l+0x170>
 8007132:	f04f 0c00 	mov.w	ip, #0
 8007136:	1ca2      	adds	r2, r4, #2
 8007138:	9219      	str	r2, [sp, #100]	@ 0x64
 800713a:	78a2      	ldrb	r2, [r4, #2]
 800713c:	e782      	b.n	8007044 <_strtod_l+0x18c>
 800713e:	f04f 0c01 	mov.w	ip, #1
 8007142:	e7f8      	b.n	8007136 <_strtod_l+0x27e>
 8007144:	0800901c 	.word	0x0800901c
 8007148:	7ff00000 	.word	0x7ff00000
 800714c:	08008e4f 	.word	0x08008e4f
 8007150:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007152:	1c51      	adds	r1, r2, #1
 8007154:	9119      	str	r1, [sp, #100]	@ 0x64
 8007156:	7852      	ldrb	r2, [r2, #1]
 8007158:	2a30      	cmp	r2, #48	@ 0x30
 800715a:	d0f9      	beq.n	8007150 <_strtod_l+0x298>
 800715c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007160:	2908      	cmp	r1, #8
 8007162:	f63f af75 	bhi.w	8007050 <_strtod_l+0x198>
 8007166:	3a30      	subs	r2, #48	@ 0x30
 8007168:	9209      	str	r2, [sp, #36]	@ 0x24
 800716a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800716c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800716e:	f04f 080a 	mov.w	r8, #10
 8007172:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007174:	1c56      	adds	r6, r2, #1
 8007176:	9619      	str	r6, [sp, #100]	@ 0x64
 8007178:	7852      	ldrb	r2, [r2, #1]
 800717a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800717e:	f1be 0f09 	cmp.w	lr, #9
 8007182:	d939      	bls.n	80071f8 <_strtod_l+0x340>
 8007184:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007186:	1a76      	subs	r6, r6, r1
 8007188:	2e08      	cmp	r6, #8
 800718a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800718e:	dc03      	bgt.n	8007198 <_strtod_l+0x2e0>
 8007190:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007192:	4588      	cmp	r8, r1
 8007194:	bfa8      	it	ge
 8007196:	4688      	movge	r8, r1
 8007198:	f1bc 0f00 	cmp.w	ip, #0
 800719c:	d001      	beq.n	80071a2 <_strtod_l+0x2ea>
 800719e:	f1c8 0800 	rsb	r8, r8, #0
 80071a2:	2d00      	cmp	r5, #0
 80071a4:	d14e      	bne.n	8007244 <_strtod_l+0x38c>
 80071a6:	9908      	ldr	r1, [sp, #32]
 80071a8:	4308      	orrs	r0, r1
 80071aa:	f47f aebe 	bne.w	8006f2a <_strtod_l+0x72>
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f47f aed4 	bne.w	8006f5c <_strtod_l+0xa4>
 80071b4:	2a69      	cmp	r2, #105	@ 0x69
 80071b6:	d028      	beq.n	800720a <_strtod_l+0x352>
 80071b8:	dc25      	bgt.n	8007206 <_strtod_l+0x34e>
 80071ba:	2a49      	cmp	r2, #73	@ 0x49
 80071bc:	d025      	beq.n	800720a <_strtod_l+0x352>
 80071be:	2a4e      	cmp	r2, #78	@ 0x4e
 80071c0:	f47f aecc 	bne.w	8006f5c <_strtod_l+0xa4>
 80071c4:	4999      	ldr	r1, [pc, #612]	@ (800742c <_strtod_l+0x574>)
 80071c6:	a819      	add	r0, sp, #100	@ 0x64
 80071c8:	f001 f9d8 	bl	800857c <__match>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	f43f aec5 	beq.w	8006f5c <_strtod_l+0xa4>
 80071d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	2b28      	cmp	r3, #40	@ 0x28
 80071d8:	d12e      	bne.n	8007238 <_strtod_l+0x380>
 80071da:	4995      	ldr	r1, [pc, #596]	@ (8007430 <_strtod_l+0x578>)
 80071dc:	aa1c      	add	r2, sp, #112	@ 0x70
 80071de:	a819      	add	r0, sp, #100	@ 0x64
 80071e0:	f001 f9e0 	bl	80085a4 <__hexnan>
 80071e4:	2805      	cmp	r0, #5
 80071e6:	d127      	bne.n	8007238 <_strtod_l+0x380>
 80071e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80071ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80071ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80071f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80071f6:	e698      	b.n	8006f2a <_strtod_l+0x72>
 80071f8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071fa:	fb08 2101 	mla	r1, r8, r1, r2
 80071fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007202:	9209      	str	r2, [sp, #36]	@ 0x24
 8007204:	e7b5      	b.n	8007172 <_strtod_l+0x2ba>
 8007206:	2a6e      	cmp	r2, #110	@ 0x6e
 8007208:	e7da      	b.n	80071c0 <_strtod_l+0x308>
 800720a:	498a      	ldr	r1, [pc, #552]	@ (8007434 <_strtod_l+0x57c>)
 800720c:	a819      	add	r0, sp, #100	@ 0x64
 800720e:	f001 f9b5 	bl	800857c <__match>
 8007212:	2800      	cmp	r0, #0
 8007214:	f43f aea2 	beq.w	8006f5c <_strtod_l+0xa4>
 8007218:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800721a:	4987      	ldr	r1, [pc, #540]	@ (8007438 <_strtod_l+0x580>)
 800721c:	3b01      	subs	r3, #1
 800721e:	a819      	add	r0, sp, #100	@ 0x64
 8007220:	9319      	str	r3, [sp, #100]	@ 0x64
 8007222:	f001 f9ab 	bl	800857c <__match>
 8007226:	b910      	cbnz	r0, 800722e <_strtod_l+0x376>
 8007228:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800722a:	3301      	adds	r3, #1
 800722c:	9319      	str	r3, [sp, #100]	@ 0x64
 800722e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800743c <_strtod_l+0x584>
 8007232:	f04f 0a00 	mov.w	sl, #0
 8007236:	e678      	b.n	8006f2a <_strtod_l+0x72>
 8007238:	4881      	ldr	r0, [pc, #516]	@ (8007440 <_strtod_l+0x588>)
 800723a:	f000 fedd 	bl	8007ff8 <nan>
 800723e:	4682      	mov	sl, r0
 8007240:	468b      	mov	fp, r1
 8007242:	e672      	b.n	8006f2a <_strtod_l+0x72>
 8007244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007246:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007248:	eba8 0303 	sub.w	r3, r8, r3
 800724c:	f1b9 0f00 	cmp.w	r9, #0
 8007250:	bf08      	it	eq
 8007252:	46a9      	moveq	r9, r5
 8007254:	2d10      	cmp	r5, #16
 8007256:	9309      	str	r3, [sp, #36]	@ 0x24
 8007258:	462c      	mov	r4, r5
 800725a:	bfa8      	it	ge
 800725c:	2410      	movge	r4, #16
 800725e:	f7f9 f951 	bl	8000504 <__aeabi_ui2d>
 8007262:	2d09      	cmp	r5, #9
 8007264:	4682      	mov	sl, r0
 8007266:	468b      	mov	fp, r1
 8007268:	dc11      	bgt.n	800728e <_strtod_l+0x3d6>
 800726a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726c:	2b00      	cmp	r3, #0
 800726e:	f43f ae5c 	beq.w	8006f2a <_strtod_l+0x72>
 8007272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007274:	dd76      	ble.n	8007364 <_strtod_l+0x4ac>
 8007276:	2b16      	cmp	r3, #22
 8007278:	dc5d      	bgt.n	8007336 <_strtod_l+0x47e>
 800727a:	4972      	ldr	r1, [pc, #456]	@ (8007444 <_strtod_l+0x58c>)
 800727c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007280:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007284:	4652      	mov	r2, sl
 8007286:	465b      	mov	r3, fp
 8007288:	f7f9 f9b6 	bl	80005f8 <__aeabi_dmul>
 800728c:	e7d7      	b.n	800723e <_strtod_l+0x386>
 800728e:	4b6d      	ldr	r3, [pc, #436]	@ (8007444 <_strtod_l+0x58c>)
 8007290:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007294:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007298:	f7f9 f9ae 	bl	80005f8 <__aeabi_dmul>
 800729c:	4682      	mov	sl, r0
 800729e:	4638      	mov	r0, r7
 80072a0:	468b      	mov	fp, r1
 80072a2:	f7f9 f92f 	bl	8000504 <__aeabi_ui2d>
 80072a6:	4602      	mov	r2, r0
 80072a8:	460b      	mov	r3, r1
 80072aa:	4650      	mov	r0, sl
 80072ac:	4659      	mov	r1, fp
 80072ae:	f7f8 ffed 	bl	800028c <__adddf3>
 80072b2:	2d0f      	cmp	r5, #15
 80072b4:	4682      	mov	sl, r0
 80072b6:	468b      	mov	fp, r1
 80072b8:	ddd7      	ble.n	800726a <_strtod_l+0x3b2>
 80072ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072bc:	1b2c      	subs	r4, r5, r4
 80072be:	441c      	add	r4, r3
 80072c0:	2c00      	cmp	r4, #0
 80072c2:	f340 8093 	ble.w	80073ec <_strtod_l+0x534>
 80072c6:	f014 030f 	ands.w	r3, r4, #15
 80072ca:	d00a      	beq.n	80072e2 <_strtod_l+0x42a>
 80072cc:	495d      	ldr	r1, [pc, #372]	@ (8007444 <_strtod_l+0x58c>)
 80072ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80072d2:	4652      	mov	r2, sl
 80072d4:	465b      	mov	r3, fp
 80072d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072da:	f7f9 f98d 	bl	80005f8 <__aeabi_dmul>
 80072de:	4682      	mov	sl, r0
 80072e0:	468b      	mov	fp, r1
 80072e2:	f034 040f 	bics.w	r4, r4, #15
 80072e6:	d073      	beq.n	80073d0 <_strtod_l+0x518>
 80072e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80072ec:	dd49      	ble.n	8007382 <_strtod_l+0x4ca>
 80072ee:	2400      	movs	r4, #0
 80072f0:	46a0      	mov	r8, r4
 80072f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80072f4:	46a1      	mov	r9, r4
 80072f6:	9a05      	ldr	r2, [sp, #20]
 80072f8:	f8df b140 	ldr.w	fp, [pc, #320]	@ 800743c <_strtod_l+0x584>
 80072fc:	2322      	movs	r3, #34	@ 0x22
 80072fe:	6013      	str	r3, [r2, #0]
 8007300:	f04f 0a00 	mov.w	sl, #0
 8007304:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007306:	2b00      	cmp	r3, #0
 8007308:	f43f ae0f 	beq.w	8006f2a <_strtod_l+0x72>
 800730c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800730e:	9805      	ldr	r0, [sp, #20]
 8007310:	f7ff f94e 	bl	80065b0 <_Bfree>
 8007314:	9805      	ldr	r0, [sp, #20]
 8007316:	4649      	mov	r1, r9
 8007318:	f7ff f94a 	bl	80065b0 <_Bfree>
 800731c:	9805      	ldr	r0, [sp, #20]
 800731e:	4641      	mov	r1, r8
 8007320:	f7ff f946 	bl	80065b0 <_Bfree>
 8007324:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007326:	9805      	ldr	r0, [sp, #20]
 8007328:	f7ff f942 	bl	80065b0 <_Bfree>
 800732c:	9805      	ldr	r0, [sp, #20]
 800732e:	4621      	mov	r1, r4
 8007330:	f7ff f93e 	bl	80065b0 <_Bfree>
 8007334:	e5f9      	b.n	8006f2a <_strtod_l+0x72>
 8007336:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007338:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800733c:	4293      	cmp	r3, r2
 800733e:	dbbc      	blt.n	80072ba <_strtod_l+0x402>
 8007340:	4c40      	ldr	r4, [pc, #256]	@ (8007444 <_strtod_l+0x58c>)
 8007342:	f1c5 050f 	rsb	r5, r5, #15
 8007346:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800734a:	4652      	mov	r2, sl
 800734c:	465b      	mov	r3, fp
 800734e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007352:	f7f9 f951 	bl	80005f8 <__aeabi_dmul>
 8007356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007358:	1b5d      	subs	r5, r3, r5
 800735a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800735e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007362:	e791      	b.n	8007288 <_strtod_l+0x3d0>
 8007364:	3316      	adds	r3, #22
 8007366:	dba8      	blt.n	80072ba <_strtod_l+0x402>
 8007368:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800736a:	eba3 0808 	sub.w	r8, r3, r8
 800736e:	4b35      	ldr	r3, [pc, #212]	@ (8007444 <_strtod_l+0x58c>)
 8007370:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007374:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007378:	4650      	mov	r0, sl
 800737a:	4659      	mov	r1, fp
 800737c:	f7f9 fa66 	bl	800084c <__aeabi_ddiv>
 8007380:	e75d      	b.n	800723e <_strtod_l+0x386>
 8007382:	2300      	movs	r3, #0
 8007384:	4f30      	ldr	r7, [pc, #192]	@ (8007448 <_strtod_l+0x590>)
 8007386:	1124      	asrs	r4, r4, #4
 8007388:	4650      	mov	r0, sl
 800738a:	4659      	mov	r1, fp
 800738c:	461e      	mov	r6, r3
 800738e:	2c01      	cmp	r4, #1
 8007390:	dc21      	bgt.n	80073d6 <_strtod_l+0x51e>
 8007392:	b10b      	cbz	r3, 8007398 <_strtod_l+0x4e0>
 8007394:	4682      	mov	sl, r0
 8007396:	468b      	mov	fp, r1
 8007398:	492b      	ldr	r1, [pc, #172]	@ (8007448 <_strtod_l+0x590>)
 800739a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800739e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80073a2:	4652      	mov	r2, sl
 80073a4:	465b      	mov	r3, fp
 80073a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073aa:	f7f9 f925 	bl	80005f8 <__aeabi_dmul>
 80073ae:	4b23      	ldr	r3, [pc, #140]	@ (800743c <_strtod_l+0x584>)
 80073b0:	460a      	mov	r2, r1
 80073b2:	400b      	ands	r3, r1
 80073b4:	4925      	ldr	r1, [pc, #148]	@ (800744c <_strtod_l+0x594>)
 80073b6:	428b      	cmp	r3, r1
 80073b8:	4682      	mov	sl, r0
 80073ba:	d898      	bhi.n	80072ee <_strtod_l+0x436>
 80073bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80073c0:	428b      	cmp	r3, r1
 80073c2:	bf86      	itte	hi
 80073c4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007450 <_strtod_l+0x598>
 80073c8:	f04f 3aff 	movhi.w	sl, #4294967295
 80073cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80073d0:	2300      	movs	r3, #0
 80073d2:	9308      	str	r3, [sp, #32]
 80073d4:	e076      	b.n	80074c4 <_strtod_l+0x60c>
 80073d6:	07e2      	lsls	r2, r4, #31
 80073d8:	d504      	bpl.n	80073e4 <_strtod_l+0x52c>
 80073da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073de:	f7f9 f90b 	bl	80005f8 <__aeabi_dmul>
 80073e2:	2301      	movs	r3, #1
 80073e4:	3601      	adds	r6, #1
 80073e6:	1064      	asrs	r4, r4, #1
 80073e8:	3708      	adds	r7, #8
 80073ea:	e7d0      	b.n	800738e <_strtod_l+0x4d6>
 80073ec:	d0f0      	beq.n	80073d0 <_strtod_l+0x518>
 80073ee:	4264      	negs	r4, r4
 80073f0:	f014 020f 	ands.w	r2, r4, #15
 80073f4:	d00a      	beq.n	800740c <_strtod_l+0x554>
 80073f6:	4b13      	ldr	r3, [pc, #76]	@ (8007444 <_strtod_l+0x58c>)
 80073f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073fc:	4650      	mov	r0, sl
 80073fe:	4659      	mov	r1, fp
 8007400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007404:	f7f9 fa22 	bl	800084c <__aeabi_ddiv>
 8007408:	4682      	mov	sl, r0
 800740a:	468b      	mov	fp, r1
 800740c:	1124      	asrs	r4, r4, #4
 800740e:	d0df      	beq.n	80073d0 <_strtod_l+0x518>
 8007410:	2c1f      	cmp	r4, #31
 8007412:	dd1f      	ble.n	8007454 <_strtod_l+0x59c>
 8007414:	2400      	movs	r4, #0
 8007416:	46a0      	mov	r8, r4
 8007418:	940b      	str	r4, [sp, #44]	@ 0x2c
 800741a:	46a1      	mov	r9, r4
 800741c:	9a05      	ldr	r2, [sp, #20]
 800741e:	2322      	movs	r3, #34	@ 0x22
 8007420:	f04f 0a00 	mov.w	sl, #0
 8007424:	f04f 0b00 	mov.w	fp, #0
 8007428:	6013      	str	r3, [r2, #0]
 800742a:	e76b      	b.n	8007304 <_strtod_l+0x44c>
 800742c:	08008d3d 	.word	0x08008d3d
 8007430:	08009008 	.word	0x08009008
 8007434:	08008d35 	.word	0x08008d35
 8007438:	08008d6c 	.word	0x08008d6c
 800743c:	7ff00000 	.word	0x7ff00000
 8007440:	08008ea5 	.word	0x08008ea5
 8007444:	08008f40 	.word	0x08008f40
 8007448:	08008f18 	.word	0x08008f18
 800744c:	7ca00000 	.word	0x7ca00000
 8007450:	7fefffff 	.word	0x7fefffff
 8007454:	f014 0310 	ands.w	r3, r4, #16
 8007458:	bf18      	it	ne
 800745a:	236a      	movne	r3, #106	@ 0x6a
 800745c:	4e78      	ldr	r6, [pc, #480]	@ (8007640 <_strtod_l+0x788>)
 800745e:	9308      	str	r3, [sp, #32]
 8007460:	4650      	mov	r0, sl
 8007462:	4659      	mov	r1, fp
 8007464:	2300      	movs	r3, #0
 8007466:	07e7      	lsls	r7, r4, #31
 8007468:	d504      	bpl.n	8007474 <_strtod_l+0x5bc>
 800746a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800746e:	f7f9 f8c3 	bl	80005f8 <__aeabi_dmul>
 8007472:	2301      	movs	r3, #1
 8007474:	1064      	asrs	r4, r4, #1
 8007476:	f106 0608 	add.w	r6, r6, #8
 800747a:	d1f4      	bne.n	8007466 <_strtod_l+0x5ae>
 800747c:	b10b      	cbz	r3, 8007482 <_strtod_l+0x5ca>
 800747e:	4682      	mov	sl, r0
 8007480:	468b      	mov	fp, r1
 8007482:	9b08      	ldr	r3, [sp, #32]
 8007484:	b1b3      	cbz	r3, 80074b4 <_strtod_l+0x5fc>
 8007486:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800748a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800748e:	2b00      	cmp	r3, #0
 8007490:	4659      	mov	r1, fp
 8007492:	dd0f      	ble.n	80074b4 <_strtod_l+0x5fc>
 8007494:	2b1f      	cmp	r3, #31
 8007496:	dd58      	ble.n	800754a <_strtod_l+0x692>
 8007498:	2b34      	cmp	r3, #52	@ 0x34
 800749a:	bfde      	ittt	le
 800749c:	f04f 33ff 	movle.w	r3, #4294967295
 80074a0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80074a4:	4093      	lslle	r3, r2
 80074a6:	f04f 0a00 	mov.w	sl, #0
 80074aa:	bfcc      	ite	gt
 80074ac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80074b0:	ea03 0b01 	andle.w	fp, r3, r1
 80074b4:	2200      	movs	r2, #0
 80074b6:	2300      	movs	r3, #0
 80074b8:	4650      	mov	r0, sl
 80074ba:	4659      	mov	r1, fp
 80074bc:	f7f9 fb04 	bl	8000ac8 <__aeabi_dcmpeq>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	d1a7      	bne.n	8007414 <_strtod_l+0x55c>
 80074c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80074ca:	9805      	ldr	r0, [sp, #20]
 80074cc:	462b      	mov	r3, r5
 80074ce:	464a      	mov	r2, r9
 80074d0:	f7ff f8d6 	bl	8006680 <__s2b>
 80074d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80074d6:	2800      	cmp	r0, #0
 80074d8:	f43f af09 	beq.w	80072ee <_strtod_l+0x436>
 80074dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074e0:	2a00      	cmp	r2, #0
 80074e2:	eba3 0308 	sub.w	r3, r3, r8
 80074e6:	bfa8      	it	ge
 80074e8:	2300      	movge	r3, #0
 80074ea:	9312      	str	r3, [sp, #72]	@ 0x48
 80074ec:	2400      	movs	r4, #0
 80074ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80074f2:	9316      	str	r3, [sp, #88]	@ 0x58
 80074f4:	46a0      	mov	r8, r4
 80074f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074f8:	9805      	ldr	r0, [sp, #20]
 80074fa:	6859      	ldr	r1, [r3, #4]
 80074fc:	f7ff f818 	bl	8006530 <_Balloc>
 8007500:	4681      	mov	r9, r0
 8007502:	2800      	cmp	r0, #0
 8007504:	f43f aef7 	beq.w	80072f6 <_strtod_l+0x43e>
 8007508:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800750a:	691a      	ldr	r2, [r3, #16]
 800750c:	3202      	adds	r2, #2
 800750e:	f103 010c 	add.w	r1, r3, #12
 8007512:	0092      	lsls	r2, r2, #2
 8007514:	300c      	adds	r0, #12
 8007516:	f000 fd61 	bl	8007fdc <memcpy>
 800751a:	ab1c      	add	r3, sp, #112	@ 0x70
 800751c:	9301      	str	r3, [sp, #4]
 800751e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	9805      	ldr	r0, [sp, #20]
 8007524:	4652      	mov	r2, sl
 8007526:	465b      	mov	r3, fp
 8007528:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800752c:	f7ff fbd4 	bl	8006cd8 <__d2b>
 8007530:	901a      	str	r0, [sp, #104]	@ 0x68
 8007532:	2800      	cmp	r0, #0
 8007534:	f43f aedf 	beq.w	80072f6 <_strtod_l+0x43e>
 8007538:	9805      	ldr	r0, [sp, #20]
 800753a:	2101      	movs	r1, #1
 800753c:	f7ff f936 	bl	80067ac <__i2b>
 8007540:	4680      	mov	r8, r0
 8007542:	b948      	cbnz	r0, 8007558 <_strtod_l+0x6a0>
 8007544:	f04f 0800 	mov.w	r8, #0
 8007548:	e6d5      	b.n	80072f6 <_strtod_l+0x43e>
 800754a:	f04f 32ff 	mov.w	r2, #4294967295
 800754e:	fa02 f303 	lsl.w	r3, r2, r3
 8007552:	ea03 0a0a 	and.w	sl, r3, sl
 8007556:	e7ad      	b.n	80074b4 <_strtod_l+0x5fc>
 8007558:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800755a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800755c:	2d00      	cmp	r5, #0
 800755e:	bfab      	itete	ge
 8007560:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007562:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007564:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007566:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007568:	bfac      	ite	ge
 800756a:	18ef      	addge	r7, r5, r3
 800756c:	1b5e      	sublt	r6, r3, r5
 800756e:	9b08      	ldr	r3, [sp, #32]
 8007570:	1aed      	subs	r5, r5, r3
 8007572:	4415      	add	r5, r2
 8007574:	4b33      	ldr	r3, [pc, #204]	@ (8007644 <_strtod_l+0x78c>)
 8007576:	3d01      	subs	r5, #1
 8007578:	429d      	cmp	r5, r3
 800757a:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800757e:	da50      	bge.n	8007622 <_strtod_l+0x76a>
 8007580:	1b5b      	subs	r3, r3, r5
 8007582:	2b1f      	cmp	r3, #31
 8007584:	eba2 0203 	sub.w	r2, r2, r3
 8007588:	f04f 0101 	mov.w	r1, #1
 800758c:	dc3d      	bgt.n	800760a <_strtod_l+0x752>
 800758e:	fa01 f303 	lsl.w	r3, r1, r3
 8007592:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007594:	2300      	movs	r3, #0
 8007596:	9310      	str	r3, [sp, #64]	@ 0x40
 8007598:	18bd      	adds	r5, r7, r2
 800759a:	9b08      	ldr	r3, [sp, #32]
 800759c:	42af      	cmp	r7, r5
 800759e:	4416      	add	r6, r2
 80075a0:	441e      	add	r6, r3
 80075a2:	463b      	mov	r3, r7
 80075a4:	bfa8      	it	ge
 80075a6:	462b      	movge	r3, r5
 80075a8:	42b3      	cmp	r3, r6
 80075aa:	bfa8      	it	ge
 80075ac:	4633      	movge	r3, r6
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	bfc2      	ittt	gt
 80075b2:	1aed      	subgt	r5, r5, r3
 80075b4:	1af6      	subgt	r6, r6, r3
 80075b6:	1aff      	subgt	r7, r7, r3
 80075b8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	dd16      	ble.n	80075ec <_strtod_l+0x734>
 80075be:	4641      	mov	r1, r8
 80075c0:	9805      	ldr	r0, [sp, #20]
 80075c2:	461a      	mov	r2, r3
 80075c4:	f7ff f9aa 	bl	800691c <__pow5mult>
 80075c8:	4680      	mov	r8, r0
 80075ca:	2800      	cmp	r0, #0
 80075cc:	d0ba      	beq.n	8007544 <_strtod_l+0x68c>
 80075ce:	4601      	mov	r1, r0
 80075d0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80075d2:	9805      	ldr	r0, [sp, #20]
 80075d4:	f7ff f900 	bl	80067d8 <__multiply>
 80075d8:	900a      	str	r0, [sp, #40]	@ 0x28
 80075da:	2800      	cmp	r0, #0
 80075dc:	f43f ae8b 	beq.w	80072f6 <_strtod_l+0x43e>
 80075e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075e2:	9805      	ldr	r0, [sp, #20]
 80075e4:	f7fe ffe4 	bl	80065b0 <_Bfree>
 80075e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80075ec:	2d00      	cmp	r5, #0
 80075ee:	dc1d      	bgt.n	800762c <_strtod_l+0x774>
 80075f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	dd28      	ble.n	8007648 <_strtod_l+0x790>
 80075f6:	4649      	mov	r1, r9
 80075f8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80075fa:	9805      	ldr	r0, [sp, #20]
 80075fc:	f7ff f98e 	bl	800691c <__pow5mult>
 8007600:	4681      	mov	r9, r0
 8007602:	bb08      	cbnz	r0, 8007648 <_strtod_l+0x790>
 8007604:	f04f 0900 	mov.w	r9, #0
 8007608:	e675      	b.n	80072f6 <_strtod_l+0x43e>
 800760a:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800760e:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007612:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007616:	35e2      	adds	r5, #226	@ 0xe2
 8007618:	fa01 f305 	lsl.w	r3, r1, r5
 800761c:	9310      	str	r3, [sp, #64]	@ 0x40
 800761e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007620:	e7ba      	b.n	8007598 <_strtod_l+0x6e0>
 8007622:	2300      	movs	r3, #0
 8007624:	9310      	str	r3, [sp, #64]	@ 0x40
 8007626:	2301      	movs	r3, #1
 8007628:	9313      	str	r3, [sp, #76]	@ 0x4c
 800762a:	e7b5      	b.n	8007598 <_strtod_l+0x6e0>
 800762c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800762e:	9805      	ldr	r0, [sp, #20]
 8007630:	462a      	mov	r2, r5
 8007632:	f7ff f9cd 	bl	80069d0 <__lshift>
 8007636:	901a      	str	r0, [sp, #104]	@ 0x68
 8007638:	2800      	cmp	r0, #0
 800763a:	d1d9      	bne.n	80075f0 <_strtod_l+0x738>
 800763c:	e65b      	b.n	80072f6 <_strtod_l+0x43e>
 800763e:	bf00      	nop
 8007640:	08009030 	.word	0x08009030
 8007644:	fffffc02 	.word	0xfffffc02
 8007648:	2e00      	cmp	r6, #0
 800764a:	dd07      	ble.n	800765c <_strtod_l+0x7a4>
 800764c:	4649      	mov	r1, r9
 800764e:	9805      	ldr	r0, [sp, #20]
 8007650:	4632      	mov	r2, r6
 8007652:	f7ff f9bd 	bl	80069d0 <__lshift>
 8007656:	4681      	mov	r9, r0
 8007658:	2800      	cmp	r0, #0
 800765a:	d0d3      	beq.n	8007604 <_strtod_l+0x74c>
 800765c:	2f00      	cmp	r7, #0
 800765e:	dd08      	ble.n	8007672 <_strtod_l+0x7ba>
 8007660:	4641      	mov	r1, r8
 8007662:	9805      	ldr	r0, [sp, #20]
 8007664:	463a      	mov	r2, r7
 8007666:	f7ff f9b3 	bl	80069d0 <__lshift>
 800766a:	4680      	mov	r8, r0
 800766c:	2800      	cmp	r0, #0
 800766e:	f43f ae42 	beq.w	80072f6 <_strtod_l+0x43e>
 8007672:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007674:	9805      	ldr	r0, [sp, #20]
 8007676:	464a      	mov	r2, r9
 8007678:	f7ff fa32 	bl	8006ae0 <__mdiff>
 800767c:	4604      	mov	r4, r0
 800767e:	2800      	cmp	r0, #0
 8007680:	f43f ae39 	beq.w	80072f6 <_strtod_l+0x43e>
 8007684:	68c3      	ldr	r3, [r0, #12]
 8007686:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007688:	2300      	movs	r3, #0
 800768a:	60c3      	str	r3, [r0, #12]
 800768c:	4641      	mov	r1, r8
 800768e:	f7ff fa0b 	bl	8006aa8 <__mcmp>
 8007692:	2800      	cmp	r0, #0
 8007694:	da3d      	bge.n	8007712 <_strtod_l+0x85a>
 8007696:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007698:	ea53 030a 	orrs.w	r3, r3, sl
 800769c:	d163      	bne.n	8007766 <_strtod_l+0x8ae>
 800769e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d15f      	bne.n	8007766 <_strtod_l+0x8ae>
 80076a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80076aa:	0d1b      	lsrs	r3, r3, #20
 80076ac:	051b      	lsls	r3, r3, #20
 80076ae:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80076b2:	d958      	bls.n	8007766 <_strtod_l+0x8ae>
 80076b4:	6963      	ldr	r3, [r4, #20]
 80076b6:	b913      	cbnz	r3, 80076be <_strtod_l+0x806>
 80076b8:	6923      	ldr	r3, [r4, #16]
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	dd53      	ble.n	8007766 <_strtod_l+0x8ae>
 80076be:	4621      	mov	r1, r4
 80076c0:	2201      	movs	r2, #1
 80076c2:	9805      	ldr	r0, [sp, #20]
 80076c4:	f7ff f984 	bl	80069d0 <__lshift>
 80076c8:	4641      	mov	r1, r8
 80076ca:	4604      	mov	r4, r0
 80076cc:	f7ff f9ec 	bl	8006aa8 <__mcmp>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	dd48      	ble.n	8007766 <_strtod_l+0x8ae>
 80076d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80076d8:	9a08      	ldr	r2, [sp, #32]
 80076da:	0d1b      	lsrs	r3, r3, #20
 80076dc:	051b      	lsls	r3, r3, #20
 80076de:	2a00      	cmp	r2, #0
 80076e0:	d062      	beq.n	80077a8 <_strtod_l+0x8f0>
 80076e2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80076e6:	d85f      	bhi.n	80077a8 <_strtod_l+0x8f0>
 80076e8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80076ec:	f67f ae96 	bls.w	800741c <_strtod_l+0x564>
 80076f0:	4ba3      	ldr	r3, [pc, #652]	@ (8007980 <_strtod_l+0xac8>)
 80076f2:	4650      	mov	r0, sl
 80076f4:	4659      	mov	r1, fp
 80076f6:	2200      	movs	r2, #0
 80076f8:	f7f8 ff7e 	bl	80005f8 <__aeabi_dmul>
 80076fc:	4ba1      	ldr	r3, [pc, #644]	@ (8007984 <_strtod_l+0xacc>)
 80076fe:	400b      	ands	r3, r1
 8007700:	4682      	mov	sl, r0
 8007702:	468b      	mov	fp, r1
 8007704:	2b00      	cmp	r3, #0
 8007706:	f47f ae01 	bne.w	800730c <_strtod_l+0x454>
 800770a:	9a05      	ldr	r2, [sp, #20]
 800770c:	2322      	movs	r3, #34	@ 0x22
 800770e:	6013      	str	r3, [r2, #0]
 8007710:	e5fc      	b.n	800730c <_strtod_l+0x454>
 8007712:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007716:	d165      	bne.n	80077e4 <_strtod_l+0x92c>
 8007718:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800771a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800771e:	b35a      	cbz	r2, 8007778 <_strtod_l+0x8c0>
 8007720:	4a99      	ldr	r2, [pc, #612]	@ (8007988 <_strtod_l+0xad0>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d12b      	bne.n	800777e <_strtod_l+0x8c6>
 8007726:	9b08      	ldr	r3, [sp, #32]
 8007728:	4651      	mov	r1, sl
 800772a:	b303      	cbz	r3, 800776e <_strtod_l+0x8b6>
 800772c:	4b95      	ldr	r3, [pc, #596]	@ (8007984 <_strtod_l+0xacc>)
 800772e:	465a      	mov	r2, fp
 8007730:	4013      	ands	r3, r2
 8007732:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007736:	f04f 32ff 	mov.w	r2, #4294967295
 800773a:	d81b      	bhi.n	8007774 <_strtod_l+0x8bc>
 800773c:	0d1b      	lsrs	r3, r3, #20
 800773e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007742:	fa02 f303 	lsl.w	r3, r2, r3
 8007746:	4299      	cmp	r1, r3
 8007748:	d119      	bne.n	800777e <_strtod_l+0x8c6>
 800774a:	4b90      	ldr	r3, [pc, #576]	@ (800798c <_strtod_l+0xad4>)
 800774c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800774e:	429a      	cmp	r2, r3
 8007750:	d102      	bne.n	8007758 <_strtod_l+0x8a0>
 8007752:	3101      	adds	r1, #1
 8007754:	f43f adcf 	beq.w	80072f6 <_strtod_l+0x43e>
 8007758:	4b8a      	ldr	r3, [pc, #552]	@ (8007984 <_strtod_l+0xacc>)
 800775a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800775c:	401a      	ands	r2, r3
 800775e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007762:	f04f 0a00 	mov.w	sl, #0
 8007766:	9b08      	ldr	r3, [sp, #32]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d1c1      	bne.n	80076f0 <_strtod_l+0x838>
 800776c:	e5ce      	b.n	800730c <_strtod_l+0x454>
 800776e:	f04f 33ff 	mov.w	r3, #4294967295
 8007772:	e7e8      	b.n	8007746 <_strtod_l+0x88e>
 8007774:	4613      	mov	r3, r2
 8007776:	e7e6      	b.n	8007746 <_strtod_l+0x88e>
 8007778:	ea53 030a 	orrs.w	r3, r3, sl
 800777c:	d0aa      	beq.n	80076d4 <_strtod_l+0x81c>
 800777e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007780:	b1db      	cbz	r3, 80077ba <_strtod_l+0x902>
 8007782:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007784:	4213      	tst	r3, r2
 8007786:	d0ee      	beq.n	8007766 <_strtod_l+0x8ae>
 8007788:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800778a:	9a08      	ldr	r2, [sp, #32]
 800778c:	4650      	mov	r0, sl
 800778e:	4659      	mov	r1, fp
 8007790:	b1bb      	cbz	r3, 80077c2 <_strtod_l+0x90a>
 8007792:	f7ff fb6d 	bl	8006e70 <sulp>
 8007796:	4602      	mov	r2, r0
 8007798:	460b      	mov	r3, r1
 800779a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800779e:	f7f8 fd75 	bl	800028c <__adddf3>
 80077a2:	4682      	mov	sl, r0
 80077a4:	468b      	mov	fp, r1
 80077a6:	e7de      	b.n	8007766 <_strtod_l+0x8ae>
 80077a8:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80077ac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80077b0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80077b4:	f04f 3aff 	mov.w	sl, #4294967295
 80077b8:	e7d5      	b.n	8007766 <_strtod_l+0x8ae>
 80077ba:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80077bc:	ea13 0f0a 	tst.w	r3, sl
 80077c0:	e7e1      	b.n	8007786 <_strtod_l+0x8ce>
 80077c2:	f7ff fb55 	bl	8006e70 <sulp>
 80077c6:	4602      	mov	r2, r0
 80077c8:	460b      	mov	r3, r1
 80077ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077ce:	f7f8 fd5b 	bl	8000288 <__aeabi_dsub>
 80077d2:	2200      	movs	r2, #0
 80077d4:	2300      	movs	r3, #0
 80077d6:	4682      	mov	sl, r0
 80077d8:	468b      	mov	fp, r1
 80077da:	f7f9 f975 	bl	8000ac8 <__aeabi_dcmpeq>
 80077de:	2800      	cmp	r0, #0
 80077e0:	d0c1      	beq.n	8007766 <_strtod_l+0x8ae>
 80077e2:	e61b      	b.n	800741c <_strtod_l+0x564>
 80077e4:	4641      	mov	r1, r8
 80077e6:	4620      	mov	r0, r4
 80077e8:	f7ff face 	bl	8006d88 <__ratio>
 80077ec:	2200      	movs	r2, #0
 80077ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80077f2:	4606      	mov	r6, r0
 80077f4:	460f      	mov	r7, r1
 80077f6:	f7f9 f97b 	bl	8000af0 <__aeabi_dcmple>
 80077fa:	2800      	cmp	r0, #0
 80077fc:	d06d      	beq.n	80078da <_strtod_l+0xa22>
 80077fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007800:	2b00      	cmp	r3, #0
 8007802:	d178      	bne.n	80078f6 <_strtod_l+0xa3e>
 8007804:	f1ba 0f00 	cmp.w	sl, #0
 8007808:	d156      	bne.n	80078b8 <_strtod_l+0xa00>
 800780a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800780c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007810:	2b00      	cmp	r3, #0
 8007812:	d158      	bne.n	80078c6 <_strtod_l+0xa0e>
 8007814:	4b5e      	ldr	r3, [pc, #376]	@ (8007990 <_strtod_l+0xad8>)
 8007816:	2200      	movs	r2, #0
 8007818:	4630      	mov	r0, r6
 800781a:	4639      	mov	r1, r7
 800781c:	f7f9 f95e 	bl	8000adc <__aeabi_dcmplt>
 8007820:	2800      	cmp	r0, #0
 8007822:	d157      	bne.n	80078d4 <_strtod_l+0xa1c>
 8007824:	4630      	mov	r0, r6
 8007826:	4639      	mov	r1, r7
 8007828:	4b5a      	ldr	r3, [pc, #360]	@ (8007994 <_strtod_l+0xadc>)
 800782a:	2200      	movs	r2, #0
 800782c:	f7f8 fee4 	bl	80005f8 <__aeabi_dmul>
 8007830:	4606      	mov	r6, r0
 8007832:	460f      	mov	r7, r1
 8007834:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007838:	9606      	str	r6, [sp, #24]
 800783a:	9307      	str	r3, [sp, #28]
 800783c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007840:	4d50      	ldr	r5, [pc, #320]	@ (8007984 <_strtod_l+0xacc>)
 8007842:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007846:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007848:	401d      	ands	r5, r3
 800784a:	4b53      	ldr	r3, [pc, #332]	@ (8007998 <_strtod_l+0xae0>)
 800784c:	429d      	cmp	r5, r3
 800784e:	f040 80a9 	bne.w	80079a4 <_strtod_l+0xaec>
 8007852:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007854:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007858:	4650      	mov	r0, sl
 800785a:	4659      	mov	r1, fp
 800785c:	f7ff f9d2 	bl	8006c04 <__ulp>
 8007860:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007864:	f7f8 fec8 	bl	80005f8 <__aeabi_dmul>
 8007868:	4652      	mov	r2, sl
 800786a:	465b      	mov	r3, fp
 800786c:	f7f8 fd0e 	bl	800028c <__adddf3>
 8007870:	460b      	mov	r3, r1
 8007872:	4944      	ldr	r1, [pc, #272]	@ (8007984 <_strtod_l+0xacc>)
 8007874:	4a49      	ldr	r2, [pc, #292]	@ (800799c <_strtod_l+0xae4>)
 8007876:	4019      	ands	r1, r3
 8007878:	4291      	cmp	r1, r2
 800787a:	4682      	mov	sl, r0
 800787c:	d942      	bls.n	8007904 <_strtod_l+0xa4c>
 800787e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007880:	4b42      	ldr	r3, [pc, #264]	@ (800798c <_strtod_l+0xad4>)
 8007882:	429a      	cmp	r2, r3
 8007884:	d103      	bne.n	800788e <_strtod_l+0x9d6>
 8007886:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007888:	3301      	adds	r3, #1
 800788a:	f43f ad34 	beq.w	80072f6 <_strtod_l+0x43e>
 800788e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800798c <_strtod_l+0xad4>
 8007892:	f04f 3aff 	mov.w	sl, #4294967295
 8007896:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007898:	9805      	ldr	r0, [sp, #20]
 800789a:	f7fe fe89 	bl	80065b0 <_Bfree>
 800789e:	9805      	ldr	r0, [sp, #20]
 80078a0:	4649      	mov	r1, r9
 80078a2:	f7fe fe85 	bl	80065b0 <_Bfree>
 80078a6:	9805      	ldr	r0, [sp, #20]
 80078a8:	4641      	mov	r1, r8
 80078aa:	f7fe fe81 	bl	80065b0 <_Bfree>
 80078ae:	9805      	ldr	r0, [sp, #20]
 80078b0:	4621      	mov	r1, r4
 80078b2:	f7fe fe7d 	bl	80065b0 <_Bfree>
 80078b6:	e61e      	b.n	80074f6 <_strtod_l+0x63e>
 80078b8:	f1ba 0f01 	cmp.w	sl, #1
 80078bc:	d103      	bne.n	80078c6 <_strtod_l+0xa0e>
 80078be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f43f adab 	beq.w	800741c <_strtod_l+0x564>
 80078c6:	4b36      	ldr	r3, [pc, #216]	@ (80079a0 <_strtod_l+0xae8>)
 80078c8:	4f31      	ldr	r7, [pc, #196]	@ (8007990 <_strtod_l+0xad8>)
 80078ca:	2200      	movs	r2, #0
 80078cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80078d0:	2600      	movs	r6, #0
 80078d2:	e7b3      	b.n	800783c <_strtod_l+0x984>
 80078d4:	4f2f      	ldr	r7, [pc, #188]	@ (8007994 <_strtod_l+0xadc>)
 80078d6:	2600      	movs	r6, #0
 80078d8:	e7ac      	b.n	8007834 <_strtod_l+0x97c>
 80078da:	4b2e      	ldr	r3, [pc, #184]	@ (8007994 <_strtod_l+0xadc>)
 80078dc:	4630      	mov	r0, r6
 80078de:	4639      	mov	r1, r7
 80078e0:	2200      	movs	r2, #0
 80078e2:	f7f8 fe89 	bl	80005f8 <__aeabi_dmul>
 80078e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078e8:	4606      	mov	r6, r0
 80078ea:	460f      	mov	r7, r1
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d0a1      	beq.n	8007834 <_strtod_l+0x97c>
 80078f0:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80078f4:	e7a2      	b.n	800783c <_strtod_l+0x984>
 80078f6:	4b26      	ldr	r3, [pc, #152]	@ (8007990 <_strtod_l+0xad8>)
 80078f8:	2200      	movs	r2, #0
 80078fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80078fe:	4616      	mov	r6, r2
 8007900:	461f      	mov	r7, r3
 8007902:	e79b      	b.n	800783c <_strtod_l+0x984>
 8007904:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007908:	9b08      	ldr	r3, [sp, #32]
 800790a:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1c1      	bne.n	8007896 <_strtod_l+0x9de>
 8007912:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007916:	0d1b      	lsrs	r3, r3, #20
 8007918:	051b      	lsls	r3, r3, #20
 800791a:	429d      	cmp	r5, r3
 800791c:	d1bb      	bne.n	8007896 <_strtod_l+0x9de>
 800791e:	4630      	mov	r0, r6
 8007920:	4639      	mov	r1, r7
 8007922:	f7f9 fc27 	bl	8001174 <__aeabi_d2lz>
 8007926:	f7f8 fe39 	bl	800059c <__aeabi_l2d>
 800792a:	4602      	mov	r2, r0
 800792c:	460b      	mov	r3, r1
 800792e:	4630      	mov	r0, r6
 8007930:	4639      	mov	r1, r7
 8007932:	f7f8 fca9 	bl	8000288 <__aeabi_dsub>
 8007936:	460b      	mov	r3, r1
 8007938:	4602      	mov	r2, r0
 800793a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800793e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007942:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007944:	ea46 060a 	orr.w	r6, r6, sl
 8007948:	431e      	orrs	r6, r3
 800794a:	d068      	beq.n	8007a1e <_strtod_l+0xb66>
 800794c:	a308      	add	r3, pc, #32	@ (adr r3, 8007970 <_strtod_l+0xab8>)
 800794e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007952:	f7f9 f8c3 	bl	8000adc <__aeabi_dcmplt>
 8007956:	2800      	cmp	r0, #0
 8007958:	f47f acd8 	bne.w	800730c <_strtod_l+0x454>
 800795c:	a306      	add	r3, pc, #24	@ (adr r3, 8007978 <_strtod_l+0xac0>)
 800795e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007962:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007966:	f7f9 f8d7 	bl	8000b18 <__aeabi_dcmpgt>
 800796a:	2800      	cmp	r0, #0
 800796c:	d093      	beq.n	8007896 <_strtod_l+0x9de>
 800796e:	e4cd      	b.n	800730c <_strtod_l+0x454>
 8007970:	94a03595 	.word	0x94a03595
 8007974:	3fdfffff 	.word	0x3fdfffff
 8007978:	35afe535 	.word	0x35afe535
 800797c:	3fe00000 	.word	0x3fe00000
 8007980:	39500000 	.word	0x39500000
 8007984:	7ff00000 	.word	0x7ff00000
 8007988:	000fffff 	.word	0x000fffff
 800798c:	7fefffff 	.word	0x7fefffff
 8007990:	3ff00000 	.word	0x3ff00000
 8007994:	3fe00000 	.word	0x3fe00000
 8007998:	7fe00000 	.word	0x7fe00000
 800799c:	7c9fffff 	.word	0x7c9fffff
 80079a0:	bff00000 	.word	0xbff00000
 80079a4:	9b08      	ldr	r3, [sp, #32]
 80079a6:	b323      	cbz	r3, 80079f2 <_strtod_l+0xb3a>
 80079a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80079ac:	d821      	bhi.n	80079f2 <_strtod_l+0xb3a>
 80079ae:	a328      	add	r3, pc, #160	@ (adr r3, 8007a50 <_strtod_l+0xb98>)
 80079b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b4:	4630      	mov	r0, r6
 80079b6:	4639      	mov	r1, r7
 80079b8:	f7f9 f89a 	bl	8000af0 <__aeabi_dcmple>
 80079bc:	b1a0      	cbz	r0, 80079e8 <_strtod_l+0xb30>
 80079be:	4639      	mov	r1, r7
 80079c0:	4630      	mov	r0, r6
 80079c2:	f7f9 f8f1 	bl	8000ba8 <__aeabi_d2uiz>
 80079c6:	2801      	cmp	r0, #1
 80079c8:	bf38      	it	cc
 80079ca:	2001      	movcc	r0, #1
 80079cc:	f7f8 fd9a 	bl	8000504 <__aeabi_ui2d>
 80079d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079d2:	4606      	mov	r6, r0
 80079d4:	460f      	mov	r7, r1
 80079d6:	b9fb      	cbnz	r3, 8007a18 <_strtod_l+0xb60>
 80079d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80079dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80079de:	9315      	str	r3, [sp, #84]	@ 0x54
 80079e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80079e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80079e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80079ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80079ee:	1b5b      	subs	r3, r3, r5
 80079f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80079f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80079fa:	f7ff f903 	bl	8006c04 <__ulp>
 80079fe:	4602      	mov	r2, r0
 8007a00:	460b      	mov	r3, r1
 8007a02:	4650      	mov	r0, sl
 8007a04:	4659      	mov	r1, fp
 8007a06:	f7f8 fdf7 	bl	80005f8 <__aeabi_dmul>
 8007a0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007a0e:	f7f8 fc3d 	bl	800028c <__adddf3>
 8007a12:	4682      	mov	sl, r0
 8007a14:	468b      	mov	fp, r1
 8007a16:	e777      	b.n	8007908 <_strtod_l+0xa50>
 8007a18:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007a1c:	e7e0      	b.n	80079e0 <_strtod_l+0xb28>
 8007a1e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007a58 <_strtod_l+0xba0>)
 8007a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a24:	f7f9 f85a 	bl	8000adc <__aeabi_dcmplt>
 8007a28:	e79f      	b.n	800796a <_strtod_l+0xab2>
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a2e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007a30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a32:	6013      	str	r3, [r2, #0]
 8007a34:	f7ff ba7d 	b.w	8006f32 <_strtod_l+0x7a>
 8007a38:	2a65      	cmp	r2, #101	@ 0x65
 8007a3a:	f43f ab76 	beq.w	800712a <_strtod_l+0x272>
 8007a3e:	2a45      	cmp	r2, #69	@ 0x45
 8007a40:	f43f ab73 	beq.w	800712a <_strtod_l+0x272>
 8007a44:	2301      	movs	r3, #1
 8007a46:	f7ff bbae 	b.w	80071a6 <_strtod_l+0x2ee>
 8007a4a:	bf00      	nop
 8007a4c:	f3af 8000 	nop.w
 8007a50:	ffc00000 	.word	0xffc00000
 8007a54:	41dfffff 	.word	0x41dfffff
 8007a58:	94a03595 	.word	0x94a03595
 8007a5c:	3fcfffff 	.word	0x3fcfffff

08007a60 <_strtod_r>:
 8007a60:	4b01      	ldr	r3, [pc, #4]	@ (8007a68 <_strtod_r+0x8>)
 8007a62:	f7ff ba29 	b.w	8006eb8 <_strtod_l>
 8007a66:	bf00      	nop
 8007a68:	20000068 	.word	0x20000068

08007a6c <_strtol_l.isra.0>:
 8007a6c:	2b24      	cmp	r3, #36	@ 0x24
 8007a6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a72:	4686      	mov	lr, r0
 8007a74:	4690      	mov	r8, r2
 8007a76:	d801      	bhi.n	8007a7c <_strtol_l.isra.0+0x10>
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d106      	bne.n	8007a8a <_strtol_l.isra.0+0x1e>
 8007a7c:	f7fd fdcc 	bl	8005618 <__errno>
 8007a80:	2316      	movs	r3, #22
 8007a82:	6003      	str	r3, [r0, #0]
 8007a84:	2000      	movs	r0, #0
 8007a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a8a:	4834      	ldr	r0, [pc, #208]	@ (8007b5c <_strtol_l.isra.0+0xf0>)
 8007a8c:	460d      	mov	r5, r1
 8007a8e:	462a      	mov	r2, r5
 8007a90:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a94:	5d06      	ldrb	r6, [r0, r4]
 8007a96:	f016 0608 	ands.w	r6, r6, #8
 8007a9a:	d1f8      	bne.n	8007a8e <_strtol_l.isra.0+0x22>
 8007a9c:	2c2d      	cmp	r4, #45	@ 0x2d
 8007a9e:	d110      	bne.n	8007ac2 <_strtol_l.isra.0+0x56>
 8007aa0:	782c      	ldrb	r4, [r5, #0]
 8007aa2:	2601      	movs	r6, #1
 8007aa4:	1c95      	adds	r5, r2, #2
 8007aa6:	f033 0210 	bics.w	r2, r3, #16
 8007aaa:	d115      	bne.n	8007ad8 <_strtol_l.isra.0+0x6c>
 8007aac:	2c30      	cmp	r4, #48	@ 0x30
 8007aae:	d10d      	bne.n	8007acc <_strtol_l.isra.0+0x60>
 8007ab0:	782a      	ldrb	r2, [r5, #0]
 8007ab2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007ab6:	2a58      	cmp	r2, #88	@ 0x58
 8007ab8:	d108      	bne.n	8007acc <_strtol_l.isra.0+0x60>
 8007aba:	786c      	ldrb	r4, [r5, #1]
 8007abc:	3502      	adds	r5, #2
 8007abe:	2310      	movs	r3, #16
 8007ac0:	e00a      	b.n	8007ad8 <_strtol_l.isra.0+0x6c>
 8007ac2:	2c2b      	cmp	r4, #43	@ 0x2b
 8007ac4:	bf04      	itt	eq
 8007ac6:	782c      	ldrbeq	r4, [r5, #0]
 8007ac8:	1c95      	addeq	r5, r2, #2
 8007aca:	e7ec      	b.n	8007aa6 <_strtol_l.isra.0+0x3a>
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1f6      	bne.n	8007abe <_strtol_l.isra.0+0x52>
 8007ad0:	2c30      	cmp	r4, #48	@ 0x30
 8007ad2:	bf14      	ite	ne
 8007ad4:	230a      	movne	r3, #10
 8007ad6:	2308      	moveq	r3, #8
 8007ad8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007adc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	fbbc f9f3 	udiv	r9, ip, r3
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	fb03 ca19 	mls	sl, r3, r9, ip
 8007aec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007af0:	2f09      	cmp	r7, #9
 8007af2:	d80f      	bhi.n	8007b14 <_strtol_l.isra.0+0xa8>
 8007af4:	463c      	mov	r4, r7
 8007af6:	42a3      	cmp	r3, r4
 8007af8:	dd1b      	ble.n	8007b32 <_strtol_l.isra.0+0xc6>
 8007afa:	1c57      	adds	r7, r2, #1
 8007afc:	d007      	beq.n	8007b0e <_strtol_l.isra.0+0xa2>
 8007afe:	4581      	cmp	r9, r0
 8007b00:	d314      	bcc.n	8007b2c <_strtol_l.isra.0+0xc0>
 8007b02:	d101      	bne.n	8007b08 <_strtol_l.isra.0+0x9c>
 8007b04:	45a2      	cmp	sl, r4
 8007b06:	db11      	blt.n	8007b2c <_strtol_l.isra.0+0xc0>
 8007b08:	fb00 4003 	mla	r0, r0, r3, r4
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b12:	e7eb      	b.n	8007aec <_strtol_l.isra.0+0x80>
 8007b14:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007b18:	2f19      	cmp	r7, #25
 8007b1a:	d801      	bhi.n	8007b20 <_strtol_l.isra.0+0xb4>
 8007b1c:	3c37      	subs	r4, #55	@ 0x37
 8007b1e:	e7ea      	b.n	8007af6 <_strtol_l.isra.0+0x8a>
 8007b20:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007b24:	2f19      	cmp	r7, #25
 8007b26:	d804      	bhi.n	8007b32 <_strtol_l.isra.0+0xc6>
 8007b28:	3c57      	subs	r4, #87	@ 0x57
 8007b2a:	e7e4      	b.n	8007af6 <_strtol_l.isra.0+0x8a>
 8007b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b30:	e7ed      	b.n	8007b0e <_strtol_l.isra.0+0xa2>
 8007b32:	1c53      	adds	r3, r2, #1
 8007b34:	d108      	bne.n	8007b48 <_strtol_l.isra.0+0xdc>
 8007b36:	2322      	movs	r3, #34	@ 0x22
 8007b38:	f8ce 3000 	str.w	r3, [lr]
 8007b3c:	4660      	mov	r0, ip
 8007b3e:	f1b8 0f00 	cmp.w	r8, #0
 8007b42:	d0a0      	beq.n	8007a86 <_strtol_l.isra.0+0x1a>
 8007b44:	1e69      	subs	r1, r5, #1
 8007b46:	e006      	b.n	8007b56 <_strtol_l.isra.0+0xea>
 8007b48:	b106      	cbz	r6, 8007b4c <_strtol_l.isra.0+0xe0>
 8007b4a:	4240      	negs	r0, r0
 8007b4c:	f1b8 0f00 	cmp.w	r8, #0
 8007b50:	d099      	beq.n	8007a86 <_strtol_l.isra.0+0x1a>
 8007b52:	2a00      	cmp	r2, #0
 8007b54:	d1f6      	bne.n	8007b44 <_strtol_l.isra.0+0xd8>
 8007b56:	f8c8 1000 	str.w	r1, [r8]
 8007b5a:	e794      	b.n	8007a86 <_strtol_l.isra.0+0x1a>
 8007b5c:	08009059 	.word	0x08009059

08007b60 <_strtol_r>:
 8007b60:	f7ff bf84 	b.w	8007a6c <_strtol_l.isra.0>

08007b64 <__ssputs_r>:
 8007b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b68:	688e      	ldr	r6, [r1, #8]
 8007b6a:	461f      	mov	r7, r3
 8007b6c:	42be      	cmp	r6, r7
 8007b6e:	680b      	ldr	r3, [r1, #0]
 8007b70:	4682      	mov	sl, r0
 8007b72:	460c      	mov	r4, r1
 8007b74:	4690      	mov	r8, r2
 8007b76:	d82d      	bhi.n	8007bd4 <__ssputs_r+0x70>
 8007b78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007b80:	d026      	beq.n	8007bd0 <__ssputs_r+0x6c>
 8007b82:	6965      	ldr	r5, [r4, #20]
 8007b84:	6909      	ldr	r1, [r1, #16]
 8007b86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b8a:	eba3 0901 	sub.w	r9, r3, r1
 8007b8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b92:	1c7b      	adds	r3, r7, #1
 8007b94:	444b      	add	r3, r9
 8007b96:	106d      	asrs	r5, r5, #1
 8007b98:	429d      	cmp	r5, r3
 8007b9a:	bf38      	it	cc
 8007b9c:	461d      	movcc	r5, r3
 8007b9e:	0553      	lsls	r3, r2, #21
 8007ba0:	d527      	bpl.n	8007bf2 <__ssputs_r+0x8e>
 8007ba2:	4629      	mov	r1, r5
 8007ba4:	f7fe fc38 	bl	8006418 <_malloc_r>
 8007ba8:	4606      	mov	r6, r0
 8007baa:	b360      	cbz	r0, 8007c06 <__ssputs_r+0xa2>
 8007bac:	6921      	ldr	r1, [r4, #16]
 8007bae:	464a      	mov	r2, r9
 8007bb0:	f000 fa14 	bl	8007fdc <memcpy>
 8007bb4:	89a3      	ldrh	r3, [r4, #12]
 8007bb6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007bba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bbe:	81a3      	strh	r3, [r4, #12]
 8007bc0:	6126      	str	r6, [r4, #16]
 8007bc2:	6165      	str	r5, [r4, #20]
 8007bc4:	444e      	add	r6, r9
 8007bc6:	eba5 0509 	sub.w	r5, r5, r9
 8007bca:	6026      	str	r6, [r4, #0]
 8007bcc:	60a5      	str	r5, [r4, #8]
 8007bce:	463e      	mov	r6, r7
 8007bd0:	42be      	cmp	r6, r7
 8007bd2:	d900      	bls.n	8007bd6 <__ssputs_r+0x72>
 8007bd4:	463e      	mov	r6, r7
 8007bd6:	6820      	ldr	r0, [r4, #0]
 8007bd8:	4632      	mov	r2, r6
 8007bda:	4641      	mov	r1, r8
 8007bdc:	f000 f9c2 	bl	8007f64 <memmove>
 8007be0:	68a3      	ldr	r3, [r4, #8]
 8007be2:	1b9b      	subs	r3, r3, r6
 8007be4:	60a3      	str	r3, [r4, #8]
 8007be6:	6823      	ldr	r3, [r4, #0]
 8007be8:	4433      	add	r3, r6
 8007bea:	6023      	str	r3, [r4, #0]
 8007bec:	2000      	movs	r0, #0
 8007bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bf2:	462a      	mov	r2, r5
 8007bf4:	f000 fd83 	bl	80086fe <_realloc_r>
 8007bf8:	4606      	mov	r6, r0
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	d1e0      	bne.n	8007bc0 <__ssputs_r+0x5c>
 8007bfe:	6921      	ldr	r1, [r4, #16]
 8007c00:	4650      	mov	r0, sl
 8007c02:	f7fe fb95 	bl	8006330 <_free_r>
 8007c06:	230c      	movs	r3, #12
 8007c08:	f8ca 3000 	str.w	r3, [sl]
 8007c0c:	89a3      	ldrh	r3, [r4, #12]
 8007c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c12:	81a3      	strh	r3, [r4, #12]
 8007c14:	f04f 30ff 	mov.w	r0, #4294967295
 8007c18:	e7e9      	b.n	8007bee <__ssputs_r+0x8a>
	...

08007c1c <_svfiprintf_r>:
 8007c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c20:	4698      	mov	r8, r3
 8007c22:	898b      	ldrh	r3, [r1, #12]
 8007c24:	061b      	lsls	r3, r3, #24
 8007c26:	b09d      	sub	sp, #116	@ 0x74
 8007c28:	4607      	mov	r7, r0
 8007c2a:	460d      	mov	r5, r1
 8007c2c:	4614      	mov	r4, r2
 8007c2e:	d510      	bpl.n	8007c52 <_svfiprintf_r+0x36>
 8007c30:	690b      	ldr	r3, [r1, #16]
 8007c32:	b973      	cbnz	r3, 8007c52 <_svfiprintf_r+0x36>
 8007c34:	2140      	movs	r1, #64	@ 0x40
 8007c36:	f7fe fbef 	bl	8006418 <_malloc_r>
 8007c3a:	6028      	str	r0, [r5, #0]
 8007c3c:	6128      	str	r0, [r5, #16]
 8007c3e:	b930      	cbnz	r0, 8007c4e <_svfiprintf_r+0x32>
 8007c40:	230c      	movs	r3, #12
 8007c42:	603b      	str	r3, [r7, #0]
 8007c44:	f04f 30ff 	mov.w	r0, #4294967295
 8007c48:	b01d      	add	sp, #116	@ 0x74
 8007c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c4e:	2340      	movs	r3, #64	@ 0x40
 8007c50:	616b      	str	r3, [r5, #20]
 8007c52:	2300      	movs	r3, #0
 8007c54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c56:	2320      	movs	r3, #32
 8007c58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c60:	2330      	movs	r3, #48	@ 0x30
 8007c62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007e00 <_svfiprintf_r+0x1e4>
 8007c66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c6a:	f04f 0901 	mov.w	r9, #1
 8007c6e:	4623      	mov	r3, r4
 8007c70:	469a      	mov	sl, r3
 8007c72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c76:	b10a      	cbz	r2, 8007c7c <_svfiprintf_r+0x60>
 8007c78:	2a25      	cmp	r2, #37	@ 0x25
 8007c7a:	d1f9      	bne.n	8007c70 <_svfiprintf_r+0x54>
 8007c7c:	ebba 0b04 	subs.w	fp, sl, r4
 8007c80:	d00b      	beq.n	8007c9a <_svfiprintf_r+0x7e>
 8007c82:	465b      	mov	r3, fp
 8007c84:	4622      	mov	r2, r4
 8007c86:	4629      	mov	r1, r5
 8007c88:	4638      	mov	r0, r7
 8007c8a:	f7ff ff6b 	bl	8007b64 <__ssputs_r>
 8007c8e:	3001      	adds	r0, #1
 8007c90:	f000 80a7 	beq.w	8007de2 <_svfiprintf_r+0x1c6>
 8007c94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c96:	445a      	add	r2, fp
 8007c98:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c9a:	f89a 3000 	ldrb.w	r3, [sl]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f000 809f 	beq.w	8007de2 <_svfiprintf_r+0x1c6>
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8007caa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cae:	f10a 0a01 	add.w	sl, sl, #1
 8007cb2:	9304      	str	r3, [sp, #16]
 8007cb4:	9307      	str	r3, [sp, #28]
 8007cb6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cba:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cbc:	4654      	mov	r4, sl
 8007cbe:	2205      	movs	r2, #5
 8007cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc4:	484e      	ldr	r0, [pc, #312]	@ (8007e00 <_svfiprintf_r+0x1e4>)
 8007cc6:	f7f8 fa83 	bl	80001d0 <memchr>
 8007cca:	9a04      	ldr	r2, [sp, #16]
 8007ccc:	b9d8      	cbnz	r0, 8007d06 <_svfiprintf_r+0xea>
 8007cce:	06d0      	lsls	r0, r2, #27
 8007cd0:	bf44      	itt	mi
 8007cd2:	2320      	movmi	r3, #32
 8007cd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cd8:	0711      	lsls	r1, r2, #28
 8007cda:	bf44      	itt	mi
 8007cdc:	232b      	movmi	r3, #43	@ 0x2b
 8007cde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ce2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ce8:	d015      	beq.n	8007d16 <_svfiprintf_r+0xfa>
 8007cea:	9a07      	ldr	r2, [sp, #28]
 8007cec:	4654      	mov	r4, sl
 8007cee:	2000      	movs	r0, #0
 8007cf0:	f04f 0c0a 	mov.w	ip, #10
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cfa:	3b30      	subs	r3, #48	@ 0x30
 8007cfc:	2b09      	cmp	r3, #9
 8007cfe:	d94b      	bls.n	8007d98 <_svfiprintf_r+0x17c>
 8007d00:	b1b0      	cbz	r0, 8007d30 <_svfiprintf_r+0x114>
 8007d02:	9207      	str	r2, [sp, #28]
 8007d04:	e014      	b.n	8007d30 <_svfiprintf_r+0x114>
 8007d06:	eba0 0308 	sub.w	r3, r0, r8
 8007d0a:	fa09 f303 	lsl.w	r3, r9, r3
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	9304      	str	r3, [sp, #16]
 8007d12:	46a2      	mov	sl, r4
 8007d14:	e7d2      	b.n	8007cbc <_svfiprintf_r+0xa0>
 8007d16:	9b03      	ldr	r3, [sp, #12]
 8007d18:	1d19      	adds	r1, r3, #4
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	9103      	str	r1, [sp, #12]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	bfbb      	ittet	lt
 8007d22:	425b      	neglt	r3, r3
 8007d24:	f042 0202 	orrlt.w	r2, r2, #2
 8007d28:	9307      	strge	r3, [sp, #28]
 8007d2a:	9307      	strlt	r3, [sp, #28]
 8007d2c:	bfb8      	it	lt
 8007d2e:	9204      	strlt	r2, [sp, #16]
 8007d30:	7823      	ldrb	r3, [r4, #0]
 8007d32:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d34:	d10a      	bne.n	8007d4c <_svfiprintf_r+0x130>
 8007d36:	7863      	ldrb	r3, [r4, #1]
 8007d38:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d3a:	d132      	bne.n	8007da2 <_svfiprintf_r+0x186>
 8007d3c:	9b03      	ldr	r3, [sp, #12]
 8007d3e:	1d1a      	adds	r2, r3, #4
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	9203      	str	r2, [sp, #12]
 8007d44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d48:	3402      	adds	r4, #2
 8007d4a:	9305      	str	r3, [sp, #20]
 8007d4c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007e04 <_svfiprintf_r+0x1e8>
 8007d50:	7821      	ldrb	r1, [r4, #0]
 8007d52:	2203      	movs	r2, #3
 8007d54:	4650      	mov	r0, sl
 8007d56:	f7f8 fa3b 	bl	80001d0 <memchr>
 8007d5a:	b138      	cbz	r0, 8007d6c <_svfiprintf_r+0x150>
 8007d5c:	9b04      	ldr	r3, [sp, #16]
 8007d5e:	eba0 000a 	sub.w	r0, r0, sl
 8007d62:	2240      	movs	r2, #64	@ 0x40
 8007d64:	4082      	lsls	r2, r0
 8007d66:	4313      	orrs	r3, r2
 8007d68:	3401      	adds	r4, #1
 8007d6a:	9304      	str	r3, [sp, #16]
 8007d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d70:	4825      	ldr	r0, [pc, #148]	@ (8007e08 <_svfiprintf_r+0x1ec>)
 8007d72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d76:	2206      	movs	r2, #6
 8007d78:	f7f8 fa2a 	bl	80001d0 <memchr>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	d036      	beq.n	8007dee <_svfiprintf_r+0x1d2>
 8007d80:	4b22      	ldr	r3, [pc, #136]	@ (8007e0c <_svfiprintf_r+0x1f0>)
 8007d82:	bb1b      	cbnz	r3, 8007dcc <_svfiprintf_r+0x1b0>
 8007d84:	9b03      	ldr	r3, [sp, #12]
 8007d86:	3307      	adds	r3, #7
 8007d88:	f023 0307 	bic.w	r3, r3, #7
 8007d8c:	3308      	adds	r3, #8
 8007d8e:	9303      	str	r3, [sp, #12]
 8007d90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d92:	4433      	add	r3, r6
 8007d94:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d96:	e76a      	b.n	8007c6e <_svfiprintf_r+0x52>
 8007d98:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d9c:	460c      	mov	r4, r1
 8007d9e:	2001      	movs	r0, #1
 8007da0:	e7a8      	b.n	8007cf4 <_svfiprintf_r+0xd8>
 8007da2:	2300      	movs	r3, #0
 8007da4:	3401      	adds	r4, #1
 8007da6:	9305      	str	r3, [sp, #20]
 8007da8:	4619      	mov	r1, r3
 8007daa:	f04f 0c0a 	mov.w	ip, #10
 8007dae:	4620      	mov	r0, r4
 8007db0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007db4:	3a30      	subs	r2, #48	@ 0x30
 8007db6:	2a09      	cmp	r2, #9
 8007db8:	d903      	bls.n	8007dc2 <_svfiprintf_r+0x1a6>
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d0c6      	beq.n	8007d4c <_svfiprintf_r+0x130>
 8007dbe:	9105      	str	r1, [sp, #20]
 8007dc0:	e7c4      	b.n	8007d4c <_svfiprintf_r+0x130>
 8007dc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e7f0      	b.n	8007dae <_svfiprintf_r+0x192>
 8007dcc:	ab03      	add	r3, sp, #12
 8007dce:	9300      	str	r3, [sp, #0]
 8007dd0:	462a      	mov	r2, r5
 8007dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8007e10 <_svfiprintf_r+0x1f4>)
 8007dd4:	a904      	add	r1, sp, #16
 8007dd6:	4638      	mov	r0, r7
 8007dd8:	f7fc fce4 	bl	80047a4 <_printf_float>
 8007ddc:	1c42      	adds	r2, r0, #1
 8007dde:	4606      	mov	r6, r0
 8007de0:	d1d6      	bne.n	8007d90 <_svfiprintf_r+0x174>
 8007de2:	89ab      	ldrh	r3, [r5, #12]
 8007de4:	065b      	lsls	r3, r3, #25
 8007de6:	f53f af2d 	bmi.w	8007c44 <_svfiprintf_r+0x28>
 8007dea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007dec:	e72c      	b.n	8007c48 <_svfiprintf_r+0x2c>
 8007dee:	ab03      	add	r3, sp, #12
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	462a      	mov	r2, r5
 8007df4:	4b06      	ldr	r3, [pc, #24]	@ (8007e10 <_svfiprintf_r+0x1f4>)
 8007df6:	a904      	add	r1, sp, #16
 8007df8:	4638      	mov	r0, r7
 8007dfa:	f7fc ff6d 	bl	8004cd8 <_printf_i>
 8007dfe:	e7ed      	b.n	8007ddc <_svfiprintf_r+0x1c0>
 8007e00:	08008e51 	.word	0x08008e51
 8007e04:	08008e57 	.word	0x08008e57
 8007e08:	08008e5b 	.word	0x08008e5b
 8007e0c:	080047a5 	.word	0x080047a5
 8007e10:	08007b65 	.word	0x08007b65

08007e14 <__sflush_r>:
 8007e14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1a:	0716      	lsls	r6, r2, #28
 8007e1c:	4605      	mov	r5, r0
 8007e1e:	460c      	mov	r4, r1
 8007e20:	d454      	bmi.n	8007ecc <__sflush_r+0xb8>
 8007e22:	684b      	ldr	r3, [r1, #4]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	dc02      	bgt.n	8007e2e <__sflush_r+0x1a>
 8007e28:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	dd48      	ble.n	8007ec0 <__sflush_r+0xac>
 8007e2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e30:	2e00      	cmp	r6, #0
 8007e32:	d045      	beq.n	8007ec0 <__sflush_r+0xac>
 8007e34:	2300      	movs	r3, #0
 8007e36:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e3a:	682f      	ldr	r7, [r5, #0]
 8007e3c:	6a21      	ldr	r1, [r4, #32]
 8007e3e:	602b      	str	r3, [r5, #0]
 8007e40:	d030      	beq.n	8007ea4 <__sflush_r+0x90>
 8007e42:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e44:	89a3      	ldrh	r3, [r4, #12]
 8007e46:	0759      	lsls	r1, r3, #29
 8007e48:	d505      	bpl.n	8007e56 <__sflush_r+0x42>
 8007e4a:	6863      	ldr	r3, [r4, #4]
 8007e4c:	1ad2      	subs	r2, r2, r3
 8007e4e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e50:	b10b      	cbz	r3, 8007e56 <__sflush_r+0x42>
 8007e52:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e54:	1ad2      	subs	r2, r2, r3
 8007e56:	2300      	movs	r3, #0
 8007e58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e5a:	6a21      	ldr	r1, [r4, #32]
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	47b0      	blx	r6
 8007e60:	1c43      	adds	r3, r0, #1
 8007e62:	89a3      	ldrh	r3, [r4, #12]
 8007e64:	d106      	bne.n	8007e74 <__sflush_r+0x60>
 8007e66:	6829      	ldr	r1, [r5, #0]
 8007e68:	291d      	cmp	r1, #29
 8007e6a:	d82b      	bhi.n	8007ec4 <__sflush_r+0xb0>
 8007e6c:	4a28      	ldr	r2, [pc, #160]	@ (8007f10 <__sflush_r+0xfc>)
 8007e6e:	40ca      	lsrs	r2, r1
 8007e70:	07d6      	lsls	r6, r2, #31
 8007e72:	d527      	bpl.n	8007ec4 <__sflush_r+0xb0>
 8007e74:	2200      	movs	r2, #0
 8007e76:	6062      	str	r2, [r4, #4]
 8007e78:	04d9      	lsls	r1, r3, #19
 8007e7a:	6922      	ldr	r2, [r4, #16]
 8007e7c:	6022      	str	r2, [r4, #0]
 8007e7e:	d504      	bpl.n	8007e8a <__sflush_r+0x76>
 8007e80:	1c42      	adds	r2, r0, #1
 8007e82:	d101      	bne.n	8007e88 <__sflush_r+0x74>
 8007e84:	682b      	ldr	r3, [r5, #0]
 8007e86:	b903      	cbnz	r3, 8007e8a <__sflush_r+0x76>
 8007e88:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e8a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e8c:	602f      	str	r7, [r5, #0]
 8007e8e:	b1b9      	cbz	r1, 8007ec0 <__sflush_r+0xac>
 8007e90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e94:	4299      	cmp	r1, r3
 8007e96:	d002      	beq.n	8007e9e <__sflush_r+0x8a>
 8007e98:	4628      	mov	r0, r5
 8007e9a:	f7fe fa49 	bl	8006330 <_free_r>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ea2:	e00d      	b.n	8007ec0 <__sflush_r+0xac>
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	47b0      	blx	r6
 8007eaa:	4602      	mov	r2, r0
 8007eac:	1c50      	adds	r0, r2, #1
 8007eae:	d1c9      	bne.n	8007e44 <__sflush_r+0x30>
 8007eb0:	682b      	ldr	r3, [r5, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d0c6      	beq.n	8007e44 <__sflush_r+0x30>
 8007eb6:	2b1d      	cmp	r3, #29
 8007eb8:	d001      	beq.n	8007ebe <__sflush_r+0xaa>
 8007eba:	2b16      	cmp	r3, #22
 8007ebc:	d11d      	bne.n	8007efa <__sflush_r+0xe6>
 8007ebe:	602f      	str	r7, [r5, #0]
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	e021      	b.n	8007f08 <__sflush_r+0xf4>
 8007ec4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ec8:	b21b      	sxth	r3, r3
 8007eca:	e01a      	b.n	8007f02 <__sflush_r+0xee>
 8007ecc:	690f      	ldr	r7, [r1, #16]
 8007ece:	2f00      	cmp	r7, #0
 8007ed0:	d0f6      	beq.n	8007ec0 <__sflush_r+0xac>
 8007ed2:	0793      	lsls	r3, r2, #30
 8007ed4:	680e      	ldr	r6, [r1, #0]
 8007ed6:	bf08      	it	eq
 8007ed8:	694b      	ldreq	r3, [r1, #20]
 8007eda:	600f      	str	r7, [r1, #0]
 8007edc:	bf18      	it	ne
 8007ede:	2300      	movne	r3, #0
 8007ee0:	1bf6      	subs	r6, r6, r7
 8007ee2:	608b      	str	r3, [r1, #8]
 8007ee4:	2e00      	cmp	r6, #0
 8007ee6:	ddeb      	ble.n	8007ec0 <__sflush_r+0xac>
 8007ee8:	6a21      	ldr	r1, [r4, #32]
 8007eea:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007eee:	4633      	mov	r3, r6
 8007ef0:	463a      	mov	r2, r7
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	47e0      	blx	ip
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	dc07      	bgt.n	8007f0a <__sflush_r+0xf6>
 8007efa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f02:	81a3      	strh	r3, [r4, #12]
 8007f04:	f04f 30ff 	mov.w	r0, #4294967295
 8007f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f0a:	4407      	add	r7, r0
 8007f0c:	1a36      	subs	r6, r6, r0
 8007f0e:	e7e9      	b.n	8007ee4 <__sflush_r+0xd0>
 8007f10:	20400001 	.word	0x20400001

08007f14 <_fflush_r>:
 8007f14:	b538      	push	{r3, r4, r5, lr}
 8007f16:	690b      	ldr	r3, [r1, #16]
 8007f18:	4605      	mov	r5, r0
 8007f1a:	460c      	mov	r4, r1
 8007f1c:	b913      	cbnz	r3, 8007f24 <_fflush_r+0x10>
 8007f1e:	2500      	movs	r5, #0
 8007f20:	4628      	mov	r0, r5
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
 8007f24:	b118      	cbz	r0, 8007f2e <_fflush_r+0x1a>
 8007f26:	6a03      	ldr	r3, [r0, #32]
 8007f28:	b90b      	cbnz	r3, 8007f2e <_fflush_r+0x1a>
 8007f2a:	f7fd fa87 	bl	800543c <__sinit>
 8007f2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d0f3      	beq.n	8007f1e <_fflush_r+0xa>
 8007f36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f38:	07d0      	lsls	r0, r2, #31
 8007f3a:	d404      	bmi.n	8007f46 <_fflush_r+0x32>
 8007f3c:	0599      	lsls	r1, r3, #22
 8007f3e:	d402      	bmi.n	8007f46 <_fflush_r+0x32>
 8007f40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f42:	f7fd fb94 	bl	800566e <__retarget_lock_acquire_recursive>
 8007f46:	4628      	mov	r0, r5
 8007f48:	4621      	mov	r1, r4
 8007f4a:	f7ff ff63 	bl	8007e14 <__sflush_r>
 8007f4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f50:	07da      	lsls	r2, r3, #31
 8007f52:	4605      	mov	r5, r0
 8007f54:	d4e4      	bmi.n	8007f20 <_fflush_r+0xc>
 8007f56:	89a3      	ldrh	r3, [r4, #12]
 8007f58:	059b      	lsls	r3, r3, #22
 8007f5a:	d4e1      	bmi.n	8007f20 <_fflush_r+0xc>
 8007f5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f5e:	f7fd fb87 	bl	8005670 <__retarget_lock_release_recursive>
 8007f62:	e7dd      	b.n	8007f20 <_fflush_r+0xc>

08007f64 <memmove>:
 8007f64:	4288      	cmp	r0, r1
 8007f66:	b510      	push	{r4, lr}
 8007f68:	eb01 0402 	add.w	r4, r1, r2
 8007f6c:	d902      	bls.n	8007f74 <memmove+0x10>
 8007f6e:	4284      	cmp	r4, r0
 8007f70:	4623      	mov	r3, r4
 8007f72:	d807      	bhi.n	8007f84 <memmove+0x20>
 8007f74:	1e43      	subs	r3, r0, #1
 8007f76:	42a1      	cmp	r1, r4
 8007f78:	d008      	beq.n	8007f8c <memmove+0x28>
 8007f7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f82:	e7f8      	b.n	8007f76 <memmove+0x12>
 8007f84:	4402      	add	r2, r0
 8007f86:	4601      	mov	r1, r0
 8007f88:	428a      	cmp	r2, r1
 8007f8a:	d100      	bne.n	8007f8e <memmove+0x2a>
 8007f8c:	bd10      	pop	{r4, pc}
 8007f8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f96:	e7f7      	b.n	8007f88 <memmove+0x24>

08007f98 <strncmp>:
 8007f98:	b510      	push	{r4, lr}
 8007f9a:	b16a      	cbz	r2, 8007fb8 <strncmp+0x20>
 8007f9c:	3901      	subs	r1, #1
 8007f9e:	1884      	adds	r4, r0, r2
 8007fa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fa4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d103      	bne.n	8007fb4 <strncmp+0x1c>
 8007fac:	42a0      	cmp	r0, r4
 8007fae:	d001      	beq.n	8007fb4 <strncmp+0x1c>
 8007fb0:	2a00      	cmp	r2, #0
 8007fb2:	d1f5      	bne.n	8007fa0 <strncmp+0x8>
 8007fb4:	1ad0      	subs	r0, r2, r3
 8007fb6:	bd10      	pop	{r4, pc}
 8007fb8:	4610      	mov	r0, r2
 8007fba:	e7fc      	b.n	8007fb6 <strncmp+0x1e>

08007fbc <_sbrk_r>:
 8007fbc:	b538      	push	{r3, r4, r5, lr}
 8007fbe:	4d06      	ldr	r5, [pc, #24]	@ (8007fd8 <_sbrk_r+0x1c>)
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	4608      	mov	r0, r1
 8007fc6:	602b      	str	r3, [r5, #0]
 8007fc8:	f7f9 fd36 	bl	8001a38 <_sbrk>
 8007fcc:	1c43      	adds	r3, r0, #1
 8007fce:	d102      	bne.n	8007fd6 <_sbrk_r+0x1a>
 8007fd0:	682b      	ldr	r3, [r5, #0]
 8007fd2:	b103      	cbz	r3, 8007fd6 <_sbrk_r+0x1a>
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	bd38      	pop	{r3, r4, r5, pc}
 8007fd8:	200003c4 	.word	0x200003c4

08007fdc <memcpy>:
 8007fdc:	440a      	add	r2, r1
 8007fde:	4291      	cmp	r1, r2
 8007fe0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007fe4:	d100      	bne.n	8007fe8 <memcpy+0xc>
 8007fe6:	4770      	bx	lr
 8007fe8:	b510      	push	{r4, lr}
 8007fea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ff2:	4291      	cmp	r1, r2
 8007ff4:	d1f9      	bne.n	8007fea <memcpy+0xe>
 8007ff6:	bd10      	pop	{r4, pc}

08007ff8 <nan>:
 8007ff8:	4901      	ldr	r1, [pc, #4]	@ (8008000 <nan+0x8>)
 8007ffa:	2000      	movs	r0, #0
 8007ffc:	4770      	bx	lr
 8007ffe:	bf00      	nop
 8008000:	7ff80000 	.word	0x7ff80000

08008004 <__assert_func>:
 8008004:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008006:	4614      	mov	r4, r2
 8008008:	461a      	mov	r2, r3
 800800a:	4b09      	ldr	r3, [pc, #36]	@ (8008030 <__assert_func+0x2c>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4605      	mov	r5, r0
 8008010:	68d8      	ldr	r0, [r3, #12]
 8008012:	b14c      	cbz	r4, 8008028 <__assert_func+0x24>
 8008014:	4b07      	ldr	r3, [pc, #28]	@ (8008034 <__assert_func+0x30>)
 8008016:	9100      	str	r1, [sp, #0]
 8008018:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800801c:	4906      	ldr	r1, [pc, #24]	@ (8008038 <__assert_func+0x34>)
 800801e:	462b      	mov	r3, r5
 8008020:	f000 fba8 	bl	8008774 <fiprintf>
 8008024:	f000 fbb8 	bl	8008798 <abort>
 8008028:	4b04      	ldr	r3, [pc, #16]	@ (800803c <__assert_func+0x38>)
 800802a:	461c      	mov	r4, r3
 800802c:	e7f3      	b.n	8008016 <__assert_func+0x12>
 800802e:	bf00      	nop
 8008030:	20000018 	.word	0x20000018
 8008034:	08008e6a 	.word	0x08008e6a
 8008038:	08008e77 	.word	0x08008e77
 800803c:	08008ea5 	.word	0x08008ea5

08008040 <_calloc_r>:
 8008040:	b570      	push	{r4, r5, r6, lr}
 8008042:	fba1 5402 	umull	r5, r4, r1, r2
 8008046:	b934      	cbnz	r4, 8008056 <_calloc_r+0x16>
 8008048:	4629      	mov	r1, r5
 800804a:	f7fe f9e5 	bl	8006418 <_malloc_r>
 800804e:	4606      	mov	r6, r0
 8008050:	b928      	cbnz	r0, 800805e <_calloc_r+0x1e>
 8008052:	4630      	mov	r0, r6
 8008054:	bd70      	pop	{r4, r5, r6, pc}
 8008056:	220c      	movs	r2, #12
 8008058:	6002      	str	r2, [r0, #0]
 800805a:	2600      	movs	r6, #0
 800805c:	e7f9      	b.n	8008052 <_calloc_r+0x12>
 800805e:	462a      	mov	r2, r5
 8008060:	4621      	mov	r1, r4
 8008062:	f7fd fa86 	bl	8005572 <memset>
 8008066:	e7f4      	b.n	8008052 <_calloc_r+0x12>

08008068 <rshift>:
 8008068:	6903      	ldr	r3, [r0, #16]
 800806a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800806e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008072:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008076:	f100 0414 	add.w	r4, r0, #20
 800807a:	dd45      	ble.n	8008108 <rshift+0xa0>
 800807c:	f011 011f 	ands.w	r1, r1, #31
 8008080:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008084:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008088:	d10c      	bne.n	80080a4 <rshift+0x3c>
 800808a:	f100 0710 	add.w	r7, r0, #16
 800808e:	4629      	mov	r1, r5
 8008090:	42b1      	cmp	r1, r6
 8008092:	d334      	bcc.n	80080fe <rshift+0x96>
 8008094:	1a9b      	subs	r3, r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	1eea      	subs	r2, r5, #3
 800809a:	4296      	cmp	r6, r2
 800809c:	bf38      	it	cc
 800809e:	2300      	movcc	r3, #0
 80080a0:	4423      	add	r3, r4
 80080a2:	e015      	b.n	80080d0 <rshift+0x68>
 80080a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80080a8:	f1c1 0820 	rsb	r8, r1, #32
 80080ac:	40cf      	lsrs	r7, r1
 80080ae:	f105 0e04 	add.w	lr, r5, #4
 80080b2:	46a1      	mov	r9, r4
 80080b4:	4576      	cmp	r6, lr
 80080b6:	46f4      	mov	ip, lr
 80080b8:	d815      	bhi.n	80080e6 <rshift+0x7e>
 80080ba:	1a9a      	subs	r2, r3, r2
 80080bc:	0092      	lsls	r2, r2, #2
 80080be:	3a04      	subs	r2, #4
 80080c0:	3501      	adds	r5, #1
 80080c2:	42ae      	cmp	r6, r5
 80080c4:	bf38      	it	cc
 80080c6:	2200      	movcc	r2, #0
 80080c8:	18a3      	adds	r3, r4, r2
 80080ca:	50a7      	str	r7, [r4, r2]
 80080cc:	b107      	cbz	r7, 80080d0 <rshift+0x68>
 80080ce:	3304      	adds	r3, #4
 80080d0:	1b1a      	subs	r2, r3, r4
 80080d2:	42a3      	cmp	r3, r4
 80080d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80080d8:	bf08      	it	eq
 80080da:	2300      	moveq	r3, #0
 80080dc:	6102      	str	r2, [r0, #16]
 80080de:	bf08      	it	eq
 80080e0:	6143      	streq	r3, [r0, #20]
 80080e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080e6:	f8dc c000 	ldr.w	ip, [ip]
 80080ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80080ee:	ea4c 0707 	orr.w	r7, ip, r7
 80080f2:	f849 7b04 	str.w	r7, [r9], #4
 80080f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80080fa:	40cf      	lsrs	r7, r1
 80080fc:	e7da      	b.n	80080b4 <rshift+0x4c>
 80080fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8008102:	f847 cf04 	str.w	ip, [r7, #4]!
 8008106:	e7c3      	b.n	8008090 <rshift+0x28>
 8008108:	4623      	mov	r3, r4
 800810a:	e7e1      	b.n	80080d0 <rshift+0x68>

0800810c <__hexdig_fun>:
 800810c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008110:	2b09      	cmp	r3, #9
 8008112:	d802      	bhi.n	800811a <__hexdig_fun+0xe>
 8008114:	3820      	subs	r0, #32
 8008116:	b2c0      	uxtb	r0, r0
 8008118:	4770      	bx	lr
 800811a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800811e:	2b05      	cmp	r3, #5
 8008120:	d801      	bhi.n	8008126 <__hexdig_fun+0x1a>
 8008122:	3847      	subs	r0, #71	@ 0x47
 8008124:	e7f7      	b.n	8008116 <__hexdig_fun+0xa>
 8008126:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800812a:	2b05      	cmp	r3, #5
 800812c:	d801      	bhi.n	8008132 <__hexdig_fun+0x26>
 800812e:	3827      	subs	r0, #39	@ 0x27
 8008130:	e7f1      	b.n	8008116 <__hexdig_fun+0xa>
 8008132:	2000      	movs	r0, #0
 8008134:	4770      	bx	lr
	...

08008138 <__gethex>:
 8008138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800813c:	b085      	sub	sp, #20
 800813e:	468a      	mov	sl, r1
 8008140:	9302      	str	r3, [sp, #8]
 8008142:	680b      	ldr	r3, [r1, #0]
 8008144:	9001      	str	r0, [sp, #4]
 8008146:	4690      	mov	r8, r2
 8008148:	1c9c      	adds	r4, r3, #2
 800814a:	46a1      	mov	r9, r4
 800814c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008150:	2830      	cmp	r0, #48	@ 0x30
 8008152:	d0fa      	beq.n	800814a <__gethex+0x12>
 8008154:	eba9 0303 	sub.w	r3, r9, r3
 8008158:	f1a3 0b02 	sub.w	fp, r3, #2
 800815c:	f7ff ffd6 	bl	800810c <__hexdig_fun>
 8008160:	4605      	mov	r5, r0
 8008162:	2800      	cmp	r0, #0
 8008164:	d168      	bne.n	8008238 <__gethex+0x100>
 8008166:	49a0      	ldr	r1, [pc, #640]	@ (80083e8 <__gethex+0x2b0>)
 8008168:	2201      	movs	r2, #1
 800816a:	4648      	mov	r0, r9
 800816c:	f7ff ff14 	bl	8007f98 <strncmp>
 8008170:	4607      	mov	r7, r0
 8008172:	2800      	cmp	r0, #0
 8008174:	d167      	bne.n	8008246 <__gethex+0x10e>
 8008176:	f899 0001 	ldrb.w	r0, [r9, #1]
 800817a:	4626      	mov	r6, r4
 800817c:	f7ff ffc6 	bl	800810c <__hexdig_fun>
 8008180:	2800      	cmp	r0, #0
 8008182:	d062      	beq.n	800824a <__gethex+0x112>
 8008184:	4623      	mov	r3, r4
 8008186:	7818      	ldrb	r0, [r3, #0]
 8008188:	2830      	cmp	r0, #48	@ 0x30
 800818a:	4699      	mov	r9, r3
 800818c:	f103 0301 	add.w	r3, r3, #1
 8008190:	d0f9      	beq.n	8008186 <__gethex+0x4e>
 8008192:	f7ff ffbb 	bl	800810c <__hexdig_fun>
 8008196:	fab0 f580 	clz	r5, r0
 800819a:	096d      	lsrs	r5, r5, #5
 800819c:	f04f 0b01 	mov.w	fp, #1
 80081a0:	464a      	mov	r2, r9
 80081a2:	4616      	mov	r6, r2
 80081a4:	3201      	adds	r2, #1
 80081a6:	7830      	ldrb	r0, [r6, #0]
 80081a8:	f7ff ffb0 	bl	800810c <__hexdig_fun>
 80081ac:	2800      	cmp	r0, #0
 80081ae:	d1f8      	bne.n	80081a2 <__gethex+0x6a>
 80081b0:	498d      	ldr	r1, [pc, #564]	@ (80083e8 <__gethex+0x2b0>)
 80081b2:	2201      	movs	r2, #1
 80081b4:	4630      	mov	r0, r6
 80081b6:	f7ff feef 	bl	8007f98 <strncmp>
 80081ba:	2800      	cmp	r0, #0
 80081bc:	d13f      	bne.n	800823e <__gethex+0x106>
 80081be:	b944      	cbnz	r4, 80081d2 <__gethex+0x9a>
 80081c0:	1c74      	adds	r4, r6, #1
 80081c2:	4622      	mov	r2, r4
 80081c4:	4616      	mov	r6, r2
 80081c6:	3201      	adds	r2, #1
 80081c8:	7830      	ldrb	r0, [r6, #0]
 80081ca:	f7ff ff9f 	bl	800810c <__hexdig_fun>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	d1f8      	bne.n	80081c4 <__gethex+0x8c>
 80081d2:	1ba4      	subs	r4, r4, r6
 80081d4:	00a7      	lsls	r7, r4, #2
 80081d6:	7833      	ldrb	r3, [r6, #0]
 80081d8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80081dc:	2b50      	cmp	r3, #80	@ 0x50
 80081de:	d13e      	bne.n	800825e <__gethex+0x126>
 80081e0:	7873      	ldrb	r3, [r6, #1]
 80081e2:	2b2b      	cmp	r3, #43	@ 0x2b
 80081e4:	d033      	beq.n	800824e <__gethex+0x116>
 80081e6:	2b2d      	cmp	r3, #45	@ 0x2d
 80081e8:	d034      	beq.n	8008254 <__gethex+0x11c>
 80081ea:	1c71      	adds	r1, r6, #1
 80081ec:	2400      	movs	r4, #0
 80081ee:	7808      	ldrb	r0, [r1, #0]
 80081f0:	f7ff ff8c 	bl	800810c <__hexdig_fun>
 80081f4:	1e43      	subs	r3, r0, #1
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	2b18      	cmp	r3, #24
 80081fa:	d830      	bhi.n	800825e <__gethex+0x126>
 80081fc:	f1a0 0210 	sub.w	r2, r0, #16
 8008200:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008204:	f7ff ff82 	bl	800810c <__hexdig_fun>
 8008208:	f100 3cff 	add.w	ip, r0, #4294967295
 800820c:	fa5f fc8c 	uxtb.w	ip, ip
 8008210:	f1bc 0f18 	cmp.w	ip, #24
 8008214:	f04f 030a 	mov.w	r3, #10
 8008218:	d91e      	bls.n	8008258 <__gethex+0x120>
 800821a:	b104      	cbz	r4, 800821e <__gethex+0xe6>
 800821c:	4252      	negs	r2, r2
 800821e:	4417      	add	r7, r2
 8008220:	f8ca 1000 	str.w	r1, [sl]
 8008224:	b1ed      	cbz	r5, 8008262 <__gethex+0x12a>
 8008226:	f1bb 0f00 	cmp.w	fp, #0
 800822a:	bf0c      	ite	eq
 800822c:	2506      	moveq	r5, #6
 800822e:	2500      	movne	r5, #0
 8008230:	4628      	mov	r0, r5
 8008232:	b005      	add	sp, #20
 8008234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008238:	2500      	movs	r5, #0
 800823a:	462c      	mov	r4, r5
 800823c:	e7b0      	b.n	80081a0 <__gethex+0x68>
 800823e:	2c00      	cmp	r4, #0
 8008240:	d1c7      	bne.n	80081d2 <__gethex+0x9a>
 8008242:	4627      	mov	r7, r4
 8008244:	e7c7      	b.n	80081d6 <__gethex+0x9e>
 8008246:	464e      	mov	r6, r9
 8008248:	462f      	mov	r7, r5
 800824a:	2501      	movs	r5, #1
 800824c:	e7c3      	b.n	80081d6 <__gethex+0x9e>
 800824e:	2400      	movs	r4, #0
 8008250:	1cb1      	adds	r1, r6, #2
 8008252:	e7cc      	b.n	80081ee <__gethex+0xb6>
 8008254:	2401      	movs	r4, #1
 8008256:	e7fb      	b.n	8008250 <__gethex+0x118>
 8008258:	fb03 0002 	mla	r0, r3, r2, r0
 800825c:	e7ce      	b.n	80081fc <__gethex+0xc4>
 800825e:	4631      	mov	r1, r6
 8008260:	e7de      	b.n	8008220 <__gethex+0xe8>
 8008262:	eba6 0309 	sub.w	r3, r6, r9
 8008266:	3b01      	subs	r3, #1
 8008268:	4629      	mov	r1, r5
 800826a:	2b07      	cmp	r3, #7
 800826c:	dc0a      	bgt.n	8008284 <__gethex+0x14c>
 800826e:	9801      	ldr	r0, [sp, #4]
 8008270:	f7fe f95e 	bl	8006530 <_Balloc>
 8008274:	4604      	mov	r4, r0
 8008276:	b940      	cbnz	r0, 800828a <__gethex+0x152>
 8008278:	4b5c      	ldr	r3, [pc, #368]	@ (80083ec <__gethex+0x2b4>)
 800827a:	4602      	mov	r2, r0
 800827c:	21e4      	movs	r1, #228	@ 0xe4
 800827e:	485c      	ldr	r0, [pc, #368]	@ (80083f0 <__gethex+0x2b8>)
 8008280:	f7ff fec0 	bl	8008004 <__assert_func>
 8008284:	3101      	adds	r1, #1
 8008286:	105b      	asrs	r3, r3, #1
 8008288:	e7ef      	b.n	800826a <__gethex+0x132>
 800828a:	f100 0a14 	add.w	sl, r0, #20
 800828e:	2300      	movs	r3, #0
 8008290:	4655      	mov	r5, sl
 8008292:	469b      	mov	fp, r3
 8008294:	45b1      	cmp	r9, r6
 8008296:	d337      	bcc.n	8008308 <__gethex+0x1d0>
 8008298:	f845 bb04 	str.w	fp, [r5], #4
 800829c:	eba5 050a 	sub.w	r5, r5, sl
 80082a0:	10ad      	asrs	r5, r5, #2
 80082a2:	6125      	str	r5, [r4, #16]
 80082a4:	4658      	mov	r0, fp
 80082a6:	f7fe fa35 	bl	8006714 <__hi0bits>
 80082aa:	016d      	lsls	r5, r5, #5
 80082ac:	f8d8 6000 	ldr.w	r6, [r8]
 80082b0:	1a2d      	subs	r5, r5, r0
 80082b2:	42b5      	cmp	r5, r6
 80082b4:	dd54      	ble.n	8008360 <__gethex+0x228>
 80082b6:	1bad      	subs	r5, r5, r6
 80082b8:	4629      	mov	r1, r5
 80082ba:	4620      	mov	r0, r4
 80082bc:	f7fe fdb7 	bl	8006e2e <__any_on>
 80082c0:	4681      	mov	r9, r0
 80082c2:	b178      	cbz	r0, 80082e4 <__gethex+0x1ac>
 80082c4:	1e6b      	subs	r3, r5, #1
 80082c6:	1159      	asrs	r1, r3, #5
 80082c8:	f003 021f 	and.w	r2, r3, #31
 80082cc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80082d0:	f04f 0901 	mov.w	r9, #1
 80082d4:	fa09 f202 	lsl.w	r2, r9, r2
 80082d8:	420a      	tst	r2, r1
 80082da:	d003      	beq.n	80082e4 <__gethex+0x1ac>
 80082dc:	454b      	cmp	r3, r9
 80082de:	dc36      	bgt.n	800834e <__gethex+0x216>
 80082e0:	f04f 0902 	mov.w	r9, #2
 80082e4:	4629      	mov	r1, r5
 80082e6:	4620      	mov	r0, r4
 80082e8:	f7ff febe 	bl	8008068 <rshift>
 80082ec:	442f      	add	r7, r5
 80082ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80082f2:	42bb      	cmp	r3, r7
 80082f4:	da42      	bge.n	800837c <__gethex+0x244>
 80082f6:	9801      	ldr	r0, [sp, #4]
 80082f8:	4621      	mov	r1, r4
 80082fa:	f7fe f959 	bl	80065b0 <_Bfree>
 80082fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008300:	2300      	movs	r3, #0
 8008302:	6013      	str	r3, [r2, #0]
 8008304:	25a3      	movs	r5, #163	@ 0xa3
 8008306:	e793      	b.n	8008230 <__gethex+0xf8>
 8008308:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800830c:	2a2e      	cmp	r2, #46	@ 0x2e
 800830e:	d012      	beq.n	8008336 <__gethex+0x1fe>
 8008310:	2b20      	cmp	r3, #32
 8008312:	d104      	bne.n	800831e <__gethex+0x1e6>
 8008314:	f845 bb04 	str.w	fp, [r5], #4
 8008318:	f04f 0b00 	mov.w	fp, #0
 800831c:	465b      	mov	r3, fp
 800831e:	7830      	ldrb	r0, [r6, #0]
 8008320:	9303      	str	r3, [sp, #12]
 8008322:	f7ff fef3 	bl	800810c <__hexdig_fun>
 8008326:	9b03      	ldr	r3, [sp, #12]
 8008328:	f000 000f 	and.w	r0, r0, #15
 800832c:	4098      	lsls	r0, r3
 800832e:	ea4b 0b00 	orr.w	fp, fp, r0
 8008332:	3304      	adds	r3, #4
 8008334:	e7ae      	b.n	8008294 <__gethex+0x15c>
 8008336:	45b1      	cmp	r9, r6
 8008338:	d8ea      	bhi.n	8008310 <__gethex+0x1d8>
 800833a:	492b      	ldr	r1, [pc, #172]	@ (80083e8 <__gethex+0x2b0>)
 800833c:	9303      	str	r3, [sp, #12]
 800833e:	2201      	movs	r2, #1
 8008340:	4630      	mov	r0, r6
 8008342:	f7ff fe29 	bl	8007f98 <strncmp>
 8008346:	9b03      	ldr	r3, [sp, #12]
 8008348:	2800      	cmp	r0, #0
 800834a:	d1e1      	bne.n	8008310 <__gethex+0x1d8>
 800834c:	e7a2      	b.n	8008294 <__gethex+0x15c>
 800834e:	1ea9      	subs	r1, r5, #2
 8008350:	4620      	mov	r0, r4
 8008352:	f7fe fd6c 	bl	8006e2e <__any_on>
 8008356:	2800      	cmp	r0, #0
 8008358:	d0c2      	beq.n	80082e0 <__gethex+0x1a8>
 800835a:	f04f 0903 	mov.w	r9, #3
 800835e:	e7c1      	b.n	80082e4 <__gethex+0x1ac>
 8008360:	da09      	bge.n	8008376 <__gethex+0x23e>
 8008362:	1b75      	subs	r5, r6, r5
 8008364:	4621      	mov	r1, r4
 8008366:	9801      	ldr	r0, [sp, #4]
 8008368:	462a      	mov	r2, r5
 800836a:	f7fe fb31 	bl	80069d0 <__lshift>
 800836e:	1b7f      	subs	r7, r7, r5
 8008370:	4604      	mov	r4, r0
 8008372:	f100 0a14 	add.w	sl, r0, #20
 8008376:	f04f 0900 	mov.w	r9, #0
 800837a:	e7b8      	b.n	80082ee <__gethex+0x1b6>
 800837c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008380:	42bd      	cmp	r5, r7
 8008382:	dd6f      	ble.n	8008464 <__gethex+0x32c>
 8008384:	1bed      	subs	r5, r5, r7
 8008386:	42ae      	cmp	r6, r5
 8008388:	dc34      	bgt.n	80083f4 <__gethex+0x2bc>
 800838a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800838e:	2b02      	cmp	r3, #2
 8008390:	d022      	beq.n	80083d8 <__gethex+0x2a0>
 8008392:	2b03      	cmp	r3, #3
 8008394:	d024      	beq.n	80083e0 <__gethex+0x2a8>
 8008396:	2b01      	cmp	r3, #1
 8008398:	d115      	bne.n	80083c6 <__gethex+0x28e>
 800839a:	42ae      	cmp	r6, r5
 800839c:	d113      	bne.n	80083c6 <__gethex+0x28e>
 800839e:	2e01      	cmp	r6, #1
 80083a0:	d10b      	bne.n	80083ba <__gethex+0x282>
 80083a2:	9a02      	ldr	r2, [sp, #8]
 80083a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80083a8:	6013      	str	r3, [r2, #0]
 80083aa:	2301      	movs	r3, #1
 80083ac:	6123      	str	r3, [r4, #16]
 80083ae:	f8ca 3000 	str.w	r3, [sl]
 80083b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083b4:	2562      	movs	r5, #98	@ 0x62
 80083b6:	601c      	str	r4, [r3, #0]
 80083b8:	e73a      	b.n	8008230 <__gethex+0xf8>
 80083ba:	1e71      	subs	r1, r6, #1
 80083bc:	4620      	mov	r0, r4
 80083be:	f7fe fd36 	bl	8006e2e <__any_on>
 80083c2:	2800      	cmp	r0, #0
 80083c4:	d1ed      	bne.n	80083a2 <__gethex+0x26a>
 80083c6:	9801      	ldr	r0, [sp, #4]
 80083c8:	4621      	mov	r1, r4
 80083ca:	f7fe f8f1 	bl	80065b0 <_Bfree>
 80083ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083d0:	2300      	movs	r3, #0
 80083d2:	6013      	str	r3, [r2, #0]
 80083d4:	2550      	movs	r5, #80	@ 0x50
 80083d6:	e72b      	b.n	8008230 <__gethex+0xf8>
 80083d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d1f3      	bne.n	80083c6 <__gethex+0x28e>
 80083de:	e7e0      	b.n	80083a2 <__gethex+0x26a>
 80083e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d1dd      	bne.n	80083a2 <__gethex+0x26a>
 80083e6:	e7ee      	b.n	80083c6 <__gethex+0x28e>
 80083e8:	08008e4f 	.word	0x08008e4f
 80083ec:	08008de5 	.word	0x08008de5
 80083f0:	08008ea6 	.word	0x08008ea6
 80083f4:	1e6f      	subs	r7, r5, #1
 80083f6:	f1b9 0f00 	cmp.w	r9, #0
 80083fa:	d130      	bne.n	800845e <__gethex+0x326>
 80083fc:	b127      	cbz	r7, 8008408 <__gethex+0x2d0>
 80083fe:	4639      	mov	r1, r7
 8008400:	4620      	mov	r0, r4
 8008402:	f7fe fd14 	bl	8006e2e <__any_on>
 8008406:	4681      	mov	r9, r0
 8008408:	117a      	asrs	r2, r7, #5
 800840a:	2301      	movs	r3, #1
 800840c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008410:	f007 071f 	and.w	r7, r7, #31
 8008414:	40bb      	lsls	r3, r7
 8008416:	4213      	tst	r3, r2
 8008418:	4629      	mov	r1, r5
 800841a:	4620      	mov	r0, r4
 800841c:	bf18      	it	ne
 800841e:	f049 0902 	orrne.w	r9, r9, #2
 8008422:	f7ff fe21 	bl	8008068 <rshift>
 8008426:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800842a:	1b76      	subs	r6, r6, r5
 800842c:	2502      	movs	r5, #2
 800842e:	f1b9 0f00 	cmp.w	r9, #0
 8008432:	d047      	beq.n	80084c4 <__gethex+0x38c>
 8008434:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008438:	2b02      	cmp	r3, #2
 800843a:	d015      	beq.n	8008468 <__gethex+0x330>
 800843c:	2b03      	cmp	r3, #3
 800843e:	d017      	beq.n	8008470 <__gethex+0x338>
 8008440:	2b01      	cmp	r3, #1
 8008442:	d109      	bne.n	8008458 <__gethex+0x320>
 8008444:	f019 0f02 	tst.w	r9, #2
 8008448:	d006      	beq.n	8008458 <__gethex+0x320>
 800844a:	f8da 3000 	ldr.w	r3, [sl]
 800844e:	ea49 0903 	orr.w	r9, r9, r3
 8008452:	f019 0f01 	tst.w	r9, #1
 8008456:	d10e      	bne.n	8008476 <__gethex+0x33e>
 8008458:	f045 0510 	orr.w	r5, r5, #16
 800845c:	e032      	b.n	80084c4 <__gethex+0x38c>
 800845e:	f04f 0901 	mov.w	r9, #1
 8008462:	e7d1      	b.n	8008408 <__gethex+0x2d0>
 8008464:	2501      	movs	r5, #1
 8008466:	e7e2      	b.n	800842e <__gethex+0x2f6>
 8008468:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800846a:	f1c3 0301 	rsb	r3, r3, #1
 800846e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008470:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008472:	2b00      	cmp	r3, #0
 8008474:	d0f0      	beq.n	8008458 <__gethex+0x320>
 8008476:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800847a:	f104 0314 	add.w	r3, r4, #20
 800847e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008482:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008486:	f04f 0c00 	mov.w	ip, #0
 800848a:	4618      	mov	r0, r3
 800848c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008490:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008494:	d01b      	beq.n	80084ce <__gethex+0x396>
 8008496:	3201      	adds	r2, #1
 8008498:	6002      	str	r2, [r0, #0]
 800849a:	2d02      	cmp	r5, #2
 800849c:	f104 0314 	add.w	r3, r4, #20
 80084a0:	d13c      	bne.n	800851c <__gethex+0x3e4>
 80084a2:	f8d8 2000 	ldr.w	r2, [r8]
 80084a6:	3a01      	subs	r2, #1
 80084a8:	42b2      	cmp	r2, r6
 80084aa:	d109      	bne.n	80084c0 <__gethex+0x388>
 80084ac:	1171      	asrs	r1, r6, #5
 80084ae:	2201      	movs	r2, #1
 80084b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80084b4:	f006 061f 	and.w	r6, r6, #31
 80084b8:	fa02 f606 	lsl.w	r6, r2, r6
 80084bc:	421e      	tst	r6, r3
 80084be:	d13a      	bne.n	8008536 <__gethex+0x3fe>
 80084c0:	f045 0520 	orr.w	r5, r5, #32
 80084c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084c6:	601c      	str	r4, [r3, #0]
 80084c8:	9b02      	ldr	r3, [sp, #8]
 80084ca:	601f      	str	r7, [r3, #0]
 80084cc:	e6b0      	b.n	8008230 <__gethex+0xf8>
 80084ce:	4299      	cmp	r1, r3
 80084d0:	f843 cc04 	str.w	ip, [r3, #-4]
 80084d4:	d8d9      	bhi.n	800848a <__gethex+0x352>
 80084d6:	68a3      	ldr	r3, [r4, #8]
 80084d8:	459b      	cmp	fp, r3
 80084da:	db17      	blt.n	800850c <__gethex+0x3d4>
 80084dc:	6861      	ldr	r1, [r4, #4]
 80084de:	9801      	ldr	r0, [sp, #4]
 80084e0:	3101      	adds	r1, #1
 80084e2:	f7fe f825 	bl	8006530 <_Balloc>
 80084e6:	4681      	mov	r9, r0
 80084e8:	b918      	cbnz	r0, 80084f2 <__gethex+0x3ba>
 80084ea:	4b1a      	ldr	r3, [pc, #104]	@ (8008554 <__gethex+0x41c>)
 80084ec:	4602      	mov	r2, r0
 80084ee:	2184      	movs	r1, #132	@ 0x84
 80084f0:	e6c5      	b.n	800827e <__gethex+0x146>
 80084f2:	6922      	ldr	r2, [r4, #16]
 80084f4:	3202      	adds	r2, #2
 80084f6:	f104 010c 	add.w	r1, r4, #12
 80084fa:	0092      	lsls	r2, r2, #2
 80084fc:	300c      	adds	r0, #12
 80084fe:	f7ff fd6d 	bl	8007fdc <memcpy>
 8008502:	4621      	mov	r1, r4
 8008504:	9801      	ldr	r0, [sp, #4]
 8008506:	f7fe f853 	bl	80065b0 <_Bfree>
 800850a:	464c      	mov	r4, r9
 800850c:	6923      	ldr	r3, [r4, #16]
 800850e:	1c5a      	adds	r2, r3, #1
 8008510:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008514:	6122      	str	r2, [r4, #16]
 8008516:	2201      	movs	r2, #1
 8008518:	615a      	str	r2, [r3, #20]
 800851a:	e7be      	b.n	800849a <__gethex+0x362>
 800851c:	6922      	ldr	r2, [r4, #16]
 800851e:	455a      	cmp	r2, fp
 8008520:	dd0b      	ble.n	800853a <__gethex+0x402>
 8008522:	2101      	movs	r1, #1
 8008524:	4620      	mov	r0, r4
 8008526:	f7ff fd9f 	bl	8008068 <rshift>
 800852a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800852e:	3701      	adds	r7, #1
 8008530:	42bb      	cmp	r3, r7
 8008532:	f6ff aee0 	blt.w	80082f6 <__gethex+0x1be>
 8008536:	2501      	movs	r5, #1
 8008538:	e7c2      	b.n	80084c0 <__gethex+0x388>
 800853a:	f016 061f 	ands.w	r6, r6, #31
 800853e:	d0fa      	beq.n	8008536 <__gethex+0x3fe>
 8008540:	4453      	add	r3, sl
 8008542:	f1c6 0620 	rsb	r6, r6, #32
 8008546:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800854a:	f7fe f8e3 	bl	8006714 <__hi0bits>
 800854e:	42b0      	cmp	r0, r6
 8008550:	dbe7      	blt.n	8008522 <__gethex+0x3ea>
 8008552:	e7f0      	b.n	8008536 <__gethex+0x3fe>
 8008554:	08008de5 	.word	0x08008de5

08008558 <L_shift>:
 8008558:	f1c2 0208 	rsb	r2, r2, #8
 800855c:	0092      	lsls	r2, r2, #2
 800855e:	b570      	push	{r4, r5, r6, lr}
 8008560:	f1c2 0620 	rsb	r6, r2, #32
 8008564:	6843      	ldr	r3, [r0, #4]
 8008566:	6804      	ldr	r4, [r0, #0]
 8008568:	fa03 f506 	lsl.w	r5, r3, r6
 800856c:	432c      	orrs	r4, r5
 800856e:	40d3      	lsrs	r3, r2
 8008570:	6004      	str	r4, [r0, #0]
 8008572:	f840 3f04 	str.w	r3, [r0, #4]!
 8008576:	4288      	cmp	r0, r1
 8008578:	d3f4      	bcc.n	8008564 <L_shift+0xc>
 800857a:	bd70      	pop	{r4, r5, r6, pc}

0800857c <__match>:
 800857c:	b530      	push	{r4, r5, lr}
 800857e:	6803      	ldr	r3, [r0, #0]
 8008580:	3301      	adds	r3, #1
 8008582:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008586:	b914      	cbnz	r4, 800858e <__match+0x12>
 8008588:	6003      	str	r3, [r0, #0]
 800858a:	2001      	movs	r0, #1
 800858c:	bd30      	pop	{r4, r5, pc}
 800858e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008592:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008596:	2d19      	cmp	r5, #25
 8008598:	bf98      	it	ls
 800859a:	3220      	addls	r2, #32
 800859c:	42a2      	cmp	r2, r4
 800859e:	d0f0      	beq.n	8008582 <__match+0x6>
 80085a0:	2000      	movs	r0, #0
 80085a2:	e7f3      	b.n	800858c <__match+0x10>

080085a4 <__hexnan>:
 80085a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a8:	680b      	ldr	r3, [r1, #0]
 80085aa:	6801      	ldr	r1, [r0, #0]
 80085ac:	115e      	asrs	r6, r3, #5
 80085ae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80085b2:	f013 031f 	ands.w	r3, r3, #31
 80085b6:	b087      	sub	sp, #28
 80085b8:	bf18      	it	ne
 80085ba:	3604      	addne	r6, #4
 80085bc:	2500      	movs	r5, #0
 80085be:	1f37      	subs	r7, r6, #4
 80085c0:	4682      	mov	sl, r0
 80085c2:	4690      	mov	r8, r2
 80085c4:	9301      	str	r3, [sp, #4]
 80085c6:	f846 5c04 	str.w	r5, [r6, #-4]
 80085ca:	46b9      	mov	r9, r7
 80085cc:	463c      	mov	r4, r7
 80085ce:	9502      	str	r5, [sp, #8]
 80085d0:	46ab      	mov	fp, r5
 80085d2:	784a      	ldrb	r2, [r1, #1]
 80085d4:	1c4b      	adds	r3, r1, #1
 80085d6:	9303      	str	r3, [sp, #12]
 80085d8:	b342      	cbz	r2, 800862c <__hexnan+0x88>
 80085da:	4610      	mov	r0, r2
 80085dc:	9105      	str	r1, [sp, #20]
 80085de:	9204      	str	r2, [sp, #16]
 80085e0:	f7ff fd94 	bl	800810c <__hexdig_fun>
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d151      	bne.n	800868c <__hexnan+0xe8>
 80085e8:	9a04      	ldr	r2, [sp, #16]
 80085ea:	9905      	ldr	r1, [sp, #20]
 80085ec:	2a20      	cmp	r2, #32
 80085ee:	d818      	bhi.n	8008622 <__hexnan+0x7e>
 80085f0:	9b02      	ldr	r3, [sp, #8]
 80085f2:	459b      	cmp	fp, r3
 80085f4:	dd13      	ble.n	800861e <__hexnan+0x7a>
 80085f6:	454c      	cmp	r4, r9
 80085f8:	d206      	bcs.n	8008608 <__hexnan+0x64>
 80085fa:	2d07      	cmp	r5, #7
 80085fc:	dc04      	bgt.n	8008608 <__hexnan+0x64>
 80085fe:	462a      	mov	r2, r5
 8008600:	4649      	mov	r1, r9
 8008602:	4620      	mov	r0, r4
 8008604:	f7ff ffa8 	bl	8008558 <L_shift>
 8008608:	4544      	cmp	r4, r8
 800860a:	d952      	bls.n	80086b2 <__hexnan+0x10e>
 800860c:	2300      	movs	r3, #0
 800860e:	f1a4 0904 	sub.w	r9, r4, #4
 8008612:	f844 3c04 	str.w	r3, [r4, #-4]
 8008616:	f8cd b008 	str.w	fp, [sp, #8]
 800861a:	464c      	mov	r4, r9
 800861c:	461d      	mov	r5, r3
 800861e:	9903      	ldr	r1, [sp, #12]
 8008620:	e7d7      	b.n	80085d2 <__hexnan+0x2e>
 8008622:	2a29      	cmp	r2, #41	@ 0x29
 8008624:	d157      	bne.n	80086d6 <__hexnan+0x132>
 8008626:	3102      	adds	r1, #2
 8008628:	f8ca 1000 	str.w	r1, [sl]
 800862c:	f1bb 0f00 	cmp.w	fp, #0
 8008630:	d051      	beq.n	80086d6 <__hexnan+0x132>
 8008632:	454c      	cmp	r4, r9
 8008634:	d206      	bcs.n	8008644 <__hexnan+0xa0>
 8008636:	2d07      	cmp	r5, #7
 8008638:	dc04      	bgt.n	8008644 <__hexnan+0xa0>
 800863a:	462a      	mov	r2, r5
 800863c:	4649      	mov	r1, r9
 800863e:	4620      	mov	r0, r4
 8008640:	f7ff ff8a 	bl	8008558 <L_shift>
 8008644:	4544      	cmp	r4, r8
 8008646:	d936      	bls.n	80086b6 <__hexnan+0x112>
 8008648:	f1a8 0204 	sub.w	r2, r8, #4
 800864c:	4623      	mov	r3, r4
 800864e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008652:	f842 1f04 	str.w	r1, [r2, #4]!
 8008656:	429f      	cmp	r7, r3
 8008658:	d2f9      	bcs.n	800864e <__hexnan+0xaa>
 800865a:	1b3b      	subs	r3, r7, r4
 800865c:	f023 0303 	bic.w	r3, r3, #3
 8008660:	3304      	adds	r3, #4
 8008662:	3401      	adds	r4, #1
 8008664:	3e03      	subs	r6, #3
 8008666:	42b4      	cmp	r4, r6
 8008668:	bf88      	it	hi
 800866a:	2304      	movhi	r3, #4
 800866c:	4443      	add	r3, r8
 800866e:	2200      	movs	r2, #0
 8008670:	f843 2b04 	str.w	r2, [r3], #4
 8008674:	429f      	cmp	r7, r3
 8008676:	d2fb      	bcs.n	8008670 <__hexnan+0xcc>
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	b91b      	cbnz	r3, 8008684 <__hexnan+0xe0>
 800867c:	4547      	cmp	r7, r8
 800867e:	d128      	bne.n	80086d2 <__hexnan+0x12e>
 8008680:	2301      	movs	r3, #1
 8008682:	603b      	str	r3, [r7, #0]
 8008684:	2005      	movs	r0, #5
 8008686:	b007      	add	sp, #28
 8008688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800868c:	3501      	adds	r5, #1
 800868e:	2d08      	cmp	r5, #8
 8008690:	f10b 0b01 	add.w	fp, fp, #1
 8008694:	dd06      	ble.n	80086a4 <__hexnan+0x100>
 8008696:	4544      	cmp	r4, r8
 8008698:	d9c1      	bls.n	800861e <__hexnan+0x7a>
 800869a:	2300      	movs	r3, #0
 800869c:	f844 3c04 	str.w	r3, [r4, #-4]
 80086a0:	2501      	movs	r5, #1
 80086a2:	3c04      	subs	r4, #4
 80086a4:	6822      	ldr	r2, [r4, #0]
 80086a6:	f000 000f 	and.w	r0, r0, #15
 80086aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80086ae:	6020      	str	r0, [r4, #0]
 80086b0:	e7b5      	b.n	800861e <__hexnan+0x7a>
 80086b2:	2508      	movs	r5, #8
 80086b4:	e7b3      	b.n	800861e <__hexnan+0x7a>
 80086b6:	9b01      	ldr	r3, [sp, #4]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d0dd      	beq.n	8008678 <__hexnan+0xd4>
 80086bc:	f1c3 0320 	rsb	r3, r3, #32
 80086c0:	f04f 32ff 	mov.w	r2, #4294967295
 80086c4:	40da      	lsrs	r2, r3
 80086c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80086ca:	4013      	ands	r3, r2
 80086cc:	f846 3c04 	str.w	r3, [r6, #-4]
 80086d0:	e7d2      	b.n	8008678 <__hexnan+0xd4>
 80086d2:	3f04      	subs	r7, #4
 80086d4:	e7d0      	b.n	8008678 <__hexnan+0xd4>
 80086d6:	2004      	movs	r0, #4
 80086d8:	e7d5      	b.n	8008686 <__hexnan+0xe2>

080086da <__ascii_mbtowc>:
 80086da:	b082      	sub	sp, #8
 80086dc:	b901      	cbnz	r1, 80086e0 <__ascii_mbtowc+0x6>
 80086de:	a901      	add	r1, sp, #4
 80086e0:	b142      	cbz	r2, 80086f4 <__ascii_mbtowc+0x1a>
 80086e2:	b14b      	cbz	r3, 80086f8 <__ascii_mbtowc+0x1e>
 80086e4:	7813      	ldrb	r3, [r2, #0]
 80086e6:	600b      	str	r3, [r1, #0]
 80086e8:	7812      	ldrb	r2, [r2, #0]
 80086ea:	1e10      	subs	r0, r2, #0
 80086ec:	bf18      	it	ne
 80086ee:	2001      	movne	r0, #1
 80086f0:	b002      	add	sp, #8
 80086f2:	4770      	bx	lr
 80086f4:	4610      	mov	r0, r2
 80086f6:	e7fb      	b.n	80086f0 <__ascii_mbtowc+0x16>
 80086f8:	f06f 0001 	mvn.w	r0, #1
 80086fc:	e7f8      	b.n	80086f0 <__ascii_mbtowc+0x16>

080086fe <_realloc_r>:
 80086fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008702:	4607      	mov	r7, r0
 8008704:	4614      	mov	r4, r2
 8008706:	460d      	mov	r5, r1
 8008708:	b921      	cbnz	r1, 8008714 <_realloc_r+0x16>
 800870a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800870e:	4611      	mov	r1, r2
 8008710:	f7fd be82 	b.w	8006418 <_malloc_r>
 8008714:	b92a      	cbnz	r2, 8008722 <_realloc_r+0x24>
 8008716:	f7fd fe0b 	bl	8006330 <_free_r>
 800871a:	4625      	mov	r5, r4
 800871c:	4628      	mov	r0, r5
 800871e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008722:	f000 f840 	bl	80087a6 <_malloc_usable_size_r>
 8008726:	4284      	cmp	r4, r0
 8008728:	4606      	mov	r6, r0
 800872a:	d802      	bhi.n	8008732 <_realloc_r+0x34>
 800872c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008730:	d8f4      	bhi.n	800871c <_realloc_r+0x1e>
 8008732:	4621      	mov	r1, r4
 8008734:	4638      	mov	r0, r7
 8008736:	f7fd fe6f 	bl	8006418 <_malloc_r>
 800873a:	4680      	mov	r8, r0
 800873c:	b908      	cbnz	r0, 8008742 <_realloc_r+0x44>
 800873e:	4645      	mov	r5, r8
 8008740:	e7ec      	b.n	800871c <_realloc_r+0x1e>
 8008742:	42b4      	cmp	r4, r6
 8008744:	4622      	mov	r2, r4
 8008746:	4629      	mov	r1, r5
 8008748:	bf28      	it	cs
 800874a:	4632      	movcs	r2, r6
 800874c:	f7ff fc46 	bl	8007fdc <memcpy>
 8008750:	4629      	mov	r1, r5
 8008752:	4638      	mov	r0, r7
 8008754:	f7fd fdec 	bl	8006330 <_free_r>
 8008758:	e7f1      	b.n	800873e <_realloc_r+0x40>

0800875a <__ascii_wctomb>:
 800875a:	4603      	mov	r3, r0
 800875c:	4608      	mov	r0, r1
 800875e:	b141      	cbz	r1, 8008772 <__ascii_wctomb+0x18>
 8008760:	2aff      	cmp	r2, #255	@ 0xff
 8008762:	d904      	bls.n	800876e <__ascii_wctomb+0x14>
 8008764:	228a      	movs	r2, #138	@ 0x8a
 8008766:	601a      	str	r2, [r3, #0]
 8008768:	f04f 30ff 	mov.w	r0, #4294967295
 800876c:	4770      	bx	lr
 800876e:	700a      	strb	r2, [r1, #0]
 8008770:	2001      	movs	r0, #1
 8008772:	4770      	bx	lr

08008774 <fiprintf>:
 8008774:	b40e      	push	{r1, r2, r3}
 8008776:	b503      	push	{r0, r1, lr}
 8008778:	4601      	mov	r1, r0
 800877a:	ab03      	add	r3, sp, #12
 800877c:	4805      	ldr	r0, [pc, #20]	@ (8008794 <fiprintf+0x20>)
 800877e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008782:	6800      	ldr	r0, [r0, #0]
 8008784:	9301      	str	r3, [sp, #4]
 8008786:	f000 f83d 	bl	8008804 <_vfiprintf_r>
 800878a:	b002      	add	sp, #8
 800878c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008790:	b003      	add	sp, #12
 8008792:	4770      	bx	lr
 8008794:	20000018 	.word	0x20000018

08008798 <abort>:
 8008798:	b508      	push	{r3, lr}
 800879a:	2006      	movs	r0, #6
 800879c:	f000 fa06 	bl	8008bac <raise>
 80087a0:	2001      	movs	r0, #1
 80087a2:	f7f9 f8d4 	bl	800194e <_exit>

080087a6 <_malloc_usable_size_r>:
 80087a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087aa:	1f18      	subs	r0, r3, #4
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	bfbc      	itt	lt
 80087b0:	580b      	ldrlt	r3, [r1, r0]
 80087b2:	18c0      	addlt	r0, r0, r3
 80087b4:	4770      	bx	lr

080087b6 <__sfputc_r>:
 80087b6:	6893      	ldr	r3, [r2, #8]
 80087b8:	3b01      	subs	r3, #1
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	b410      	push	{r4}
 80087be:	6093      	str	r3, [r2, #8]
 80087c0:	da07      	bge.n	80087d2 <__sfputc_r+0x1c>
 80087c2:	6994      	ldr	r4, [r2, #24]
 80087c4:	42a3      	cmp	r3, r4
 80087c6:	db01      	blt.n	80087cc <__sfputc_r+0x16>
 80087c8:	290a      	cmp	r1, #10
 80087ca:	d102      	bne.n	80087d2 <__sfputc_r+0x1c>
 80087cc:	bc10      	pop	{r4}
 80087ce:	f000 b931 	b.w	8008a34 <__swbuf_r>
 80087d2:	6813      	ldr	r3, [r2, #0]
 80087d4:	1c58      	adds	r0, r3, #1
 80087d6:	6010      	str	r0, [r2, #0]
 80087d8:	7019      	strb	r1, [r3, #0]
 80087da:	4608      	mov	r0, r1
 80087dc:	bc10      	pop	{r4}
 80087de:	4770      	bx	lr

080087e0 <__sfputs_r>:
 80087e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e2:	4606      	mov	r6, r0
 80087e4:	460f      	mov	r7, r1
 80087e6:	4614      	mov	r4, r2
 80087e8:	18d5      	adds	r5, r2, r3
 80087ea:	42ac      	cmp	r4, r5
 80087ec:	d101      	bne.n	80087f2 <__sfputs_r+0x12>
 80087ee:	2000      	movs	r0, #0
 80087f0:	e007      	b.n	8008802 <__sfputs_r+0x22>
 80087f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087f6:	463a      	mov	r2, r7
 80087f8:	4630      	mov	r0, r6
 80087fa:	f7ff ffdc 	bl	80087b6 <__sfputc_r>
 80087fe:	1c43      	adds	r3, r0, #1
 8008800:	d1f3      	bne.n	80087ea <__sfputs_r+0xa>
 8008802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008804 <_vfiprintf_r>:
 8008804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008808:	460d      	mov	r5, r1
 800880a:	b09d      	sub	sp, #116	@ 0x74
 800880c:	4614      	mov	r4, r2
 800880e:	4698      	mov	r8, r3
 8008810:	4606      	mov	r6, r0
 8008812:	b118      	cbz	r0, 800881c <_vfiprintf_r+0x18>
 8008814:	6a03      	ldr	r3, [r0, #32]
 8008816:	b90b      	cbnz	r3, 800881c <_vfiprintf_r+0x18>
 8008818:	f7fc fe10 	bl	800543c <__sinit>
 800881c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800881e:	07d9      	lsls	r1, r3, #31
 8008820:	d405      	bmi.n	800882e <_vfiprintf_r+0x2a>
 8008822:	89ab      	ldrh	r3, [r5, #12]
 8008824:	059a      	lsls	r2, r3, #22
 8008826:	d402      	bmi.n	800882e <_vfiprintf_r+0x2a>
 8008828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800882a:	f7fc ff20 	bl	800566e <__retarget_lock_acquire_recursive>
 800882e:	89ab      	ldrh	r3, [r5, #12]
 8008830:	071b      	lsls	r3, r3, #28
 8008832:	d501      	bpl.n	8008838 <_vfiprintf_r+0x34>
 8008834:	692b      	ldr	r3, [r5, #16]
 8008836:	b99b      	cbnz	r3, 8008860 <_vfiprintf_r+0x5c>
 8008838:	4629      	mov	r1, r5
 800883a:	4630      	mov	r0, r6
 800883c:	f000 f938 	bl	8008ab0 <__swsetup_r>
 8008840:	b170      	cbz	r0, 8008860 <_vfiprintf_r+0x5c>
 8008842:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008844:	07dc      	lsls	r4, r3, #31
 8008846:	d504      	bpl.n	8008852 <_vfiprintf_r+0x4e>
 8008848:	f04f 30ff 	mov.w	r0, #4294967295
 800884c:	b01d      	add	sp, #116	@ 0x74
 800884e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008852:	89ab      	ldrh	r3, [r5, #12]
 8008854:	0598      	lsls	r0, r3, #22
 8008856:	d4f7      	bmi.n	8008848 <_vfiprintf_r+0x44>
 8008858:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800885a:	f7fc ff09 	bl	8005670 <__retarget_lock_release_recursive>
 800885e:	e7f3      	b.n	8008848 <_vfiprintf_r+0x44>
 8008860:	2300      	movs	r3, #0
 8008862:	9309      	str	r3, [sp, #36]	@ 0x24
 8008864:	2320      	movs	r3, #32
 8008866:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800886a:	f8cd 800c 	str.w	r8, [sp, #12]
 800886e:	2330      	movs	r3, #48	@ 0x30
 8008870:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008a20 <_vfiprintf_r+0x21c>
 8008874:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008878:	f04f 0901 	mov.w	r9, #1
 800887c:	4623      	mov	r3, r4
 800887e:	469a      	mov	sl, r3
 8008880:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008884:	b10a      	cbz	r2, 800888a <_vfiprintf_r+0x86>
 8008886:	2a25      	cmp	r2, #37	@ 0x25
 8008888:	d1f9      	bne.n	800887e <_vfiprintf_r+0x7a>
 800888a:	ebba 0b04 	subs.w	fp, sl, r4
 800888e:	d00b      	beq.n	80088a8 <_vfiprintf_r+0xa4>
 8008890:	465b      	mov	r3, fp
 8008892:	4622      	mov	r2, r4
 8008894:	4629      	mov	r1, r5
 8008896:	4630      	mov	r0, r6
 8008898:	f7ff ffa2 	bl	80087e0 <__sfputs_r>
 800889c:	3001      	adds	r0, #1
 800889e:	f000 80a7 	beq.w	80089f0 <_vfiprintf_r+0x1ec>
 80088a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088a4:	445a      	add	r2, fp
 80088a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80088a8:	f89a 3000 	ldrb.w	r3, [sl]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 809f 	beq.w	80089f0 <_vfiprintf_r+0x1ec>
 80088b2:	2300      	movs	r3, #0
 80088b4:	f04f 32ff 	mov.w	r2, #4294967295
 80088b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088bc:	f10a 0a01 	add.w	sl, sl, #1
 80088c0:	9304      	str	r3, [sp, #16]
 80088c2:	9307      	str	r3, [sp, #28]
 80088c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80088c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80088ca:	4654      	mov	r4, sl
 80088cc:	2205      	movs	r2, #5
 80088ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088d2:	4853      	ldr	r0, [pc, #332]	@ (8008a20 <_vfiprintf_r+0x21c>)
 80088d4:	f7f7 fc7c 	bl	80001d0 <memchr>
 80088d8:	9a04      	ldr	r2, [sp, #16]
 80088da:	b9d8      	cbnz	r0, 8008914 <_vfiprintf_r+0x110>
 80088dc:	06d1      	lsls	r1, r2, #27
 80088de:	bf44      	itt	mi
 80088e0:	2320      	movmi	r3, #32
 80088e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088e6:	0713      	lsls	r3, r2, #28
 80088e8:	bf44      	itt	mi
 80088ea:	232b      	movmi	r3, #43	@ 0x2b
 80088ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088f0:	f89a 3000 	ldrb.w	r3, [sl]
 80088f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80088f6:	d015      	beq.n	8008924 <_vfiprintf_r+0x120>
 80088f8:	9a07      	ldr	r2, [sp, #28]
 80088fa:	4654      	mov	r4, sl
 80088fc:	2000      	movs	r0, #0
 80088fe:	f04f 0c0a 	mov.w	ip, #10
 8008902:	4621      	mov	r1, r4
 8008904:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008908:	3b30      	subs	r3, #48	@ 0x30
 800890a:	2b09      	cmp	r3, #9
 800890c:	d94b      	bls.n	80089a6 <_vfiprintf_r+0x1a2>
 800890e:	b1b0      	cbz	r0, 800893e <_vfiprintf_r+0x13a>
 8008910:	9207      	str	r2, [sp, #28]
 8008912:	e014      	b.n	800893e <_vfiprintf_r+0x13a>
 8008914:	eba0 0308 	sub.w	r3, r0, r8
 8008918:	fa09 f303 	lsl.w	r3, r9, r3
 800891c:	4313      	orrs	r3, r2
 800891e:	9304      	str	r3, [sp, #16]
 8008920:	46a2      	mov	sl, r4
 8008922:	e7d2      	b.n	80088ca <_vfiprintf_r+0xc6>
 8008924:	9b03      	ldr	r3, [sp, #12]
 8008926:	1d19      	adds	r1, r3, #4
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	9103      	str	r1, [sp, #12]
 800892c:	2b00      	cmp	r3, #0
 800892e:	bfbb      	ittet	lt
 8008930:	425b      	neglt	r3, r3
 8008932:	f042 0202 	orrlt.w	r2, r2, #2
 8008936:	9307      	strge	r3, [sp, #28]
 8008938:	9307      	strlt	r3, [sp, #28]
 800893a:	bfb8      	it	lt
 800893c:	9204      	strlt	r2, [sp, #16]
 800893e:	7823      	ldrb	r3, [r4, #0]
 8008940:	2b2e      	cmp	r3, #46	@ 0x2e
 8008942:	d10a      	bne.n	800895a <_vfiprintf_r+0x156>
 8008944:	7863      	ldrb	r3, [r4, #1]
 8008946:	2b2a      	cmp	r3, #42	@ 0x2a
 8008948:	d132      	bne.n	80089b0 <_vfiprintf_r+0x1ac>
 800894a:	9b03      	ldr	r3, [sp, #12]
 800894c:	1d1a      	adds	r2, r3, #4
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	9203      	str	r2, [sp, #12]
 8008952:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008956:	3402      	adds	r4, #2
 8008958:	9305      	str	r3, [sp, #20]
 800895a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008a24 <_vfiprintf_r+0x220>
 800895e:	7821      	ldrb	r1, [r4, #0]
 8008960:	2203      	movs	r2, #3
 8008962:	4650      	mov	r0, sl
 8008964:	f7f7 fc34 	bl	80001d0 <memchr>
 8008968:	b138      	cbz	r0, 800897a <_vfiprintf_r+0x176>
 800896a:	9b04      	ldr	r3, [sp, #16]
 800896c:	eba0 000a 	sub.w	r0, r0, sl
 8008970:	2240      	movs	r2, #64	@ 0x40
 8008972:	4082      	lsls	r2, r0
 8008974:	4313      	orrs	r3, r2
 8008976:	3401      	adds	r4, #1
 8008978:	9304      	str	r3, [sp, #16]
 800897a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800897e:	482a      	ldr	r0, [pc, #168]	@ (8008a28 <_vfiprintf_r+0x224>)
 8008980:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008984:	2206      	movs	r2, #6
 8008986:	f7f7 fc23 	bl	80001d0 <memchr>
 800898a:	2800      	cmp	r0, #0
 800898c:	d03f      	beq.n	8008a0e <_vfiprintf_r+0x20a>
 800898e:	4b27      	ldr	r3, [pc, #156]	@ (8008a2c <_vfiprintf_r+0x228>)
 8008990:	bb1b      	cbnz	r3, 80089da <_vfiprintf_r+0x1d6>
 8008992:	9b03      	ldr	r3, [sp, #12]
 8008994:	3307      	adds	r3, #7
 8008996:	f023 0307 	bic.w	r3, r3, #7
 800899a:	3308      	adds	r3, #8
 800899c:	9303      	str	r3, [sp, #12]
 800899e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089a0:	443b      	add	r3, r7
 80089a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80089a4:	e76a      	b.n	800887c <_vfiprintf_r+0x78>
 80089a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80089aa:	460c      	mov	r4, r1
 80089ac:	2001      	movs	r0, #1
 80089ae:	e7a8      	b.n	8008902 <_vfiprintf_r+0xfe>
 80089b0:	2300      	movs	r3, #0
 80089b2:	3401      	adds	r4, #1
 80089b4:	9305      	str	r3, [sp, #20]
 80089b6:	4619      	mov	r1, r3
 80089b8:	f04f 0c0a 	mov.w	ip, #10
 80089bc:	4620      	mov	r0, r4
 80089be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089c2:	3a30      	subs	r2, #48	@ 0x30
 80089c4:	2a09      	cmp	r2, #9
 80089c6:	d903      	bls.n	80089d0 <_vfiprintf_r+0x1cc>
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d0c6      	beq.n	800895a <_vfiprintf_r+0x156>
 80089cc:	9105      	str	r1, [sp, #20]
 80089ce:	e7c4      	b.n	800895a <_vfiprintf_r+0x156>
 80089d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80089d4:	4604      	mov	r4, r0
 80089d6:	2301      	movs	r3, #1
 80089d8:	e7f0      	b.n	80089bc <_vfiprintf_r+0x1b8>
 80089da:	ab03      	add	r3, sp, #12
 80089dc:	9300      	str	r3, [sp, #0]
 80089de:	462a      	mov	r2, r5
 80089e0:	4b13      	ldr	r3, [pc, #76]	@ (8008a30 <_vfiprintf_r+0x22c>)
 80089e2:	a904      	add	r1, sp, #16
 80089e4:	4630      	mov	r0, r6
 80089e6:	f7fb fedd 	bl	80047a4 <_printf_float>
 80089ea:	4607      	mov	r7, r0
 80089ec:	1c78      	adds	r0, r7, #1
 80089ee:	d1d6      	bne.n	800899e <_vfiprintf_r+0x19a>
 80089f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089f2:	07d9      	lsls	r1, r3, #31
 80089f4:	d405      	bmi.n	8008a02 <_vfiprintf_r+0x1fe>
 80089f6:	89ab      	ldrh	r3, [r5, #12]
 80089f8:	059a      	lsls	r2, r3, #22
 80089fa:	d402      	bmi.n	8008a02 <_vfiprintf_r+0x1fe>
 80089fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089fe:	f7fc fe37 	bl	8005670 <__retarget_lock_release_recursive>
 8008a02:	89ab      	ldrh	r3, [r5, #12]
 8008a04:	065b      	lsls	r3, r3, #25
 8008a06:	f53f af1f 	bmi.w	8008848 <_vfiprintf_r+0x44>
 8008a0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a0c:	e71e      	b.n	800884c <_vfiprintf_r+0x48>
 8008a0e:	ab03      	add	r3, sp, #12
 8008a10:	9300      	str	r3, [sp, #0]
 8008a12:	462a      	mov	r2, r5
 8008a14:	4b06      	ldr	r3, [pc, #24]	@ (8008a30 <_vfiprintf_r+0x22c>)
 8008a16:	a904      	add	r1, sp, #16
 8008a18:	4630      	mov	r0, r6
 8008a1a:	f7fc f95d 	bl	8004cd8 <_printf_i>
 8008a1e:	e7e4      	b.n	80089ea <_vfiprintf_r+0x1e6>
 8008a20:	08008e51 	.word	0x08008e51
 8008a24:	08008e57 	.word	0x08008e57
 8008a28:	08008e5b 	.word	0x08008e5b
 8008a2c:	080047a5 	.word	0x080047a5
 8008a30:	080087e1 	.word	0x080087e1

08008a34 <__swbuf_r>:
 8008a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a36:	460e      	mov	r6, r1
 8008a38:	4614      	mov	r4, r2
 8008a3a:	4605      	mov	r5, r0
 8008a3c:	b118      	cbz	r0, 8008a46 <__swbuf_r+0x12>
 8008a3e:	6a03      	ldr	r3, [r0, #32]
 8008a40:	b90b      	cbnz	r3, 8008a46 <__swbuf_r+0x12>
 8008a42:	f7fc fcfb 	bl	800543c <__sinit>
 8008a46:	69a3      	ldr	r3, [r4, #24]
 8008a48:	60a3      	str	r3, [r4, #8]
 8008a4a:	89a3      	ldrh	r3, [r4, #12]
 8008a4c:	071a      	lsls	r2, r3, #28
 8008a4e:	d501      	bpl.n	8008a54 <__swbuf_r+0x20>
 8008a50:	6923      	ldr	r3, [r4, #16]
 8008a52:	b943      	cbnz	r3, 8008a66 <__swbuf_r+0x32>
 8008a54:	4621      	mov	r1, r4
 8008a56:	4628      	mov	r0, r5
 8008a58:	f000 f82a 	bl	8008ab0 <__swsetup_r>
 8008a5c:	b118      	cbz	r0, 8008a66 <__swbuf_r+0x32>
 8008a5e:	f04f 37ff 	mov.w	r7, #4294967295
 8008a62:	4638      	mov	r0, r7
 8008a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a66:	6823      	ldr	r3, [r4, #0]
 8008a68:	6922      	ldr	r2, [r4, #16]
 8008a6a:	1a98      	subs	r0, r3, r2
 8008a6c:	6963      	ldr	r3, [r4, #20]
 8008a6e:	b2f6      	uxtb	r6, r6
 8008a70:	4283      	cmp	r3, r0
 8008a72:	4637      	mov	r7, r6
 8008a74:	dc05      	bgt.n	8008a82 <__swbuf_r+0x4e>
 8008a76:	4621      	mov	r1, r4
 8008a78:	4628      	mov	r0, r5
 8008a7a:	f7ff fa4b 	bl	8007f14 <_fflush_r>
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	d1ed      	bne.n	8008a5e <__swbuf_r+0x2a>
 8008a82:	68a3      	ldr	r3, [r4, #8]
 8008a84:	3b01      	subs	r3, #1
 8008a86:	60a3      	str	r3, [r4, #8]
 8008a88:	6823      	ldr	r3, [r4, #0]
 8008a8a:	1c5a      	adds	r2, r3, #1
 8008a8c:	6022      	str	r2, [r4, #0]
 8008a8e:	701e      	strb	r6, [r3, #0]
 8008a90:	6962      	ldr	r2, [r4, #20]
 8008a92:	1c43      	adds	r3, r0, #1
 8008a94:	429a      	cmp	r2, r3
 8008a96:	d004      	beq.n	8008aa2 <__swbuf_r+0x6e>
 8008a98:	89a3      	ldrh	r3, [r4, #12]
 8008a9a:	07db      	lsls	r3, r3, #31
 8008a9c:	d5e1      	bpl.n	8008a62 <__swbuf_r+0x2e>
 8008a9e:	2e0a      	cmp	r6, #10
 8008aa0:	d1df      	bne.n	8008a62 <__swbuf_r+0x2e>
 8008aa2:	4621      	mov	r1, r4
 8008aa4:	4628      	mov	r0, r5
 8008aa6:	f7ff fa35 	bl	8007f14 <_fflush_r>
 8008aaa:	2800      	cmp	r0, #0
 8008aac:	d0d9      	beq.n	8008a62 <__swbuf_r+0x2e>
 8008aae:	e7d6      	b.n	8008a5e <__swbuf_r+0x2a>

08008ab0 <__swsetup_r>:
 8008ab0:	b538      	push	{r3, r4, r5, lr}
 8008ab2:	4b29      	ldr	r3, [pc, #164]	@ (8008b58 <__swsetup_r+0xa8>)
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	6818      	ldr	r0, [r3, #0]
 8008ab8:	460c      	mov	r4, r1
 8008aba:	b118      	cbz	r0, 8008ac4 <__swsetup_r+0x14>
 8008abc:	6a03      	ldr	r3, [r0, #32]
 8008abe:	b90b      	cbnz	r3, 8008ac4 <__swsetup_r+0x14>
 8008ac0:	f7fc fcbc 	bl	800543c <__sinit>
 8008ac4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ac8:	0719      	lsls	r1, r3, #28
 8008aca:	d422      	bmi.n	8008b12 <__swsetup_r+0x62>
 8008acc:	06da      	lsls	r2, r3, #27
 8008ace:	d407      	bmi.n	8008ae0 <__swsetup_r+0x30>
 8008ad0:	2209      	movs	r2, #9
 8008ad2:	602a      	str	r2, [r5, #0]
 8008ad4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ad8:	81a3      	strh	r3, [r4, #12]
 8008ada:	f04f 30ff 	mov.w	r0, #4294967295
 8008ade:	e033      	b.n	8008b48 <__swsetup_r+0x98>
 8008ae0:	0758      	lsls	r0, r3, #29
 8008ae2:	d512      	bpl.n	8008b0a <__swsetup_r+0x5a>
 8008ae4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ae6:	b141      	cbz	r1, 8008afa <__swsetup_r+0x4a>
 8008ae8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008aec:	4299      	cmp	r1, r3
 8008aee:	d002      	beq.n	8008af6 <__swsetup_r+0x46>
 8008af0:	4628      	mov	r0, r5
 8008af2:	f7fd fc1d 	bl	8006330 <_free_r>
 8008af6:	2300      	movs	r3, #0
 8008af8:	6363      	str	r3, [r4, #52]	@ 0x34
 8008afa:	89a3      	ldrh	r3, [r4, #12]
 8008afc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008b00:	81a3      	strh	r3, [r4, #12]
 8008b02:	2300      	movs	r3, #0
 8008b04:	6063      	str	r3, [r4, #4]
 8008b06:	6923      	ldr	r3, [r4, #16]
 8008b08:	6023      	str	r3, [r4, #0]
 8008b0a:	89a3      	ldrh	r3, [r4, #12]
 8008b0c:	f043 0308 	orr.w	r3, r3, #8
 8008b10:	81a3      	strh	r3, [r4, #12]
 8008b12:	6923      	ldr	r3, [r4, #16]
 8008b14:	b94b      	cbnz	r3, 8008b2a <__swsetup_r+0x7a>
 8008b16:	89a3      	ldrh	r3, [r4, #12]
 8008b18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008b1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b20:	d003      	beq.n	8008b2a <__swsetup_r+0x7a>
 8008b22:	4621      	mov	r1, r4
 8008b24:	4628      	mov	r0, r5
 8008b26:	f000 f883 	bl	8008c30 <__smakebuf_r>
 8008b2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b2e:	f013 0201 	ands.w	r2, r3, #1
 8008b32:	d00a      	beq.n	8008b4a <__swsetup_r+0x9a>
 8008b34:	2200      	movs	r2, #0
 8008b36:	60a2      	str	r2, [r4, #8]
 8008b38:	6962      	ldr	r2, [r4, #20]
 8008b3a:	4252      	negs	r2, r2
 8008b3c:	61a2      	str	r2, [r4, #24]
 8008b3e:	6922      	ldr	r2, [r4, #16]
 8008b40:	b942      	cbnz	r2, 8008b54 <__swsetup_r+0xa4>
 8008b42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b46:	d1c5      	bne.n	8008ad4 <__swsetup_r+0x24>
 8008b48:	bd38      	pop	{r3, r4, r5, pc}
 8008b4a:	0799      	lsls	r1, r3, #30
 8008b4c:	bf58      	it	pl
 8008b4e:	6962      	ldrpl	r2, [r4, #20]
 8008b50:	60a2      	str	r2, [r4, #8]
 8008b52:	e7f4      	b.n	8008b3e <__swsetup_r+0x8e>
 8008b54:	2000      	movs	r0, #0
 8008b56:	e7f7      	b.n	8008b48 <__swsetup_r+0x98>
 8008b58:	20000018 	.word	0x20000018

08008b5c <_raise_r>:
 8008b5c:	291f      	cmp	r1, #31
 8008b5e:	b538      	push	{r3, r4, r5, lr}
 8008b60:	4605      	mov	r5, r0
 8008b62:	460c      	mov	r4, r1
 8008b64:	d904      	bls.n	8008b70 <_raise_r+0x14>
 8008b66:	2316      	movs	r3, #22
 8008b68:	6003      	str	r3, [r0, #0]
 8008b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b6e:	bd38      	pop	{r3, r4, r5, pc}
 8008b70:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008b72:	b112      	cbz	r2, 8008b7a <_raise_r+0x1e>
 8008b74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b78:	b94b      	cbnz	r3, 8008b8e <_raise_r+0x32>
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	f000 f830 	bl	8008be0 <_getpid_r>
 8008b80:	4622      	mov	r2, r4
 8008b82:	4601      	mov	r1, r0
 8008b84:	4628      	mov	r0, r5
 8008b86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b8a:	f000 b817 	b.w	8008bbc <_kill_r>
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d00a      	beq.n	8008ba8 <_raise_r+0x4c>
 8008b92:	1c59      	adds	r1, r3, #1
 8008b94:	d103      	bne.n	8008b9e <_raise_r+0x42>
 8008b96:	2316      	movs	r3, #22
 8008b98:	6003      	str	r3, [r0, #0]
 8008b9a:	2001      	movs	r0, #1
 8008b9c:	e7e7      	b.n	8008b6e <_raise_r+0x12>
 8008b9e:	2100      	movs	r1, #0
 8008ba0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008ba4:	4620      	mov	r0, r4
 8008ba6:	4798      	blx	r3
 8008ba8:	2000      	movs	r0, #0
 8008baa:	e7e0      	b.n	8008b6e <_raise_r+0x12>

08008bac <raise>:
 8008bac:	4b02      	ldr	r3, [pc, #8]	@ (8008bb8 <raise+0xc>)
 8008bae:	4601      	mov	r1, r0
 8008bb0:	6818      	ldr	r0, [r3, #0]
 8008bb2:	f7ff bfd3 	b.w	8008b5c <_raise_r>
 8008bb6:	bf00      	nop
 8008bb8:	20000018 	.word	0x20000018

08008bbc <_kill_r>:
 8008bbc:	b538      	push	{r3, r4, r5, lr}
 8008bbe:	4d07      	ldr	r5, [pc, #28]	@ (8008bdc <_kill_r+0x20>)
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	4604      	mov	r4, r0
 8008bc4:	4608      	mov	r0, r1
 8008bc6:	4611      	mov	r1, r2
 8008bc8:	602b      	str	r3, [r5, #0]
 8008bca:	f7f8 feb0 	bl	800192e <_kill>
 8008bce:	1c43      	adds	r3, r0, #1
 8008bd0:	d102      	bne.n	8008bd8 <_kill_r+0x1c>
 8008bd2:	682b      	ldr	r3, [r5, #0]
 8008bd4:	b103      	cbz	r3, 8008bd8 <_kill_r+0x1c>
 8008bd6:	6023      	str	r3, [r4, #0]
 8008bd8:	bd38      	pop	{r3, r4, r5, pc}
 8008bda:	bf00      	nop
 8008bdc:	200003c4 	.word	0x200003c4

08008be0 <_getpid_r>:
 8008be0:	f7f8 be9e 	b.w	8001920 <_getpid>

08008be4 <__swhatbuf_r>:
 8008be4:	b570      	push	{r4, r5, r6, lr}
 8008be6:	460c      	mov	r4, r1
 8008be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bec:	2900      	cmp	r1, #0
 8008bee:	b096      	sub	sp, #88	@ 0x58
 8008bf0:	4615      	mov	r5, r2
 8008bf2:	461e      	mov	r6, r3
 8008bf4:	da0d      	bge.n	8008c12 <__swhatbuf_r+0x2e>
 8008bf6:	89a3      	ldrh	r3, [r4, #12]
 8008bf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008bfc:	f04f 0100 	mov.w	r1, #0
 8008c00:	bf14      	ite	ne
 8008c02:	2340      	movne	r3, #64	@ 0x40
 8008c04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008c08:	2000      	movs	r0, #0
 8008c0a:	6031      	str	r1, [r6, #0]
 8008c0c:	602b      	str	r3, [r5, #0]
 8008c0e:	b016      	add	sp, #88	@ 0x58
 8008c10:	bd70      	pop	{r4, r5, r6, pc}
 8008c12:	466a      	mov	r2, sp
 8008c14:	f000 f848 	bl	8008ca8 <_fstat_r>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	dbec      	blt.n	8008bf6 <__swhatbuf_r+0x12>
 8008c1c:	9901      	ldr	r1, [sp, #4]
 8008c1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008c22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008c26:	4259      	negs	r1, r3
 8008c28:	4159      	adcs	r1, r3
 8008c2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c2e:	e7eb      	b.n	8008c08 <__swhatbuf_r+0x24>

08008c30 <__smakebuf_r>:
 8008c30:	898b      	ldrh	r3, [r1, #12]
 8008c32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c34:	079d      	lsls	r5, r3, #30
 8008c36:	4606      	mov	r6, r0
 8008c38:	460c      	mov	r4, r1
 8008c3a:	d507      	bpl.n	8008c4c <__smakebuf_r+0x1c>
 8008c3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008c40:	6023      	str	r3, [r4, #0]
 8008c42:	6123      	str	r3, [r4, #16]
 8008c44:	2301      	movs	r3, #1
 8008c46:	6163      	str	r3, [r4, #20]
 8008c48:	b003      	add	sp, #12
 8008c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c4c:	ab01      	add	r3, sp, #4
 8008c4e:	466a      	mov	r2, sp
 8008c50:	f7ff ffc8 	bl	8008be4 <__swhatbuf_r>
 8008c54:	9f00      	ldr	r7, [sp, #0]
 8008c56:	4605      	mov	r5, r0
 8008c58:	4639      	mov	r1, r7
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	f7fd fbdc 	bl	8006418 <_malloc_r>
 8008c60:	b948      	cbnz	r0, 8008c76 <__smakebuf_r+0x46>
 8008c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c66:	059a      	lsls	r2, r3, #22
 8008c68:	d4ee      	bmi.n	8008c48 <__smakebuf_r+0x18>
 8008c6a:	f023 0303 	bic.w	r3, r3, #3
 8008c6e:	f043 0302 	orr.w	r3, r3, #2
 8008c72:	81a3      	strh	r3, [r4, #12]
 8008c74:	e7e2      	b.n	8008c3c <__smakebuf_r+0xc>
 8008c76:	89a3      	ldrh	r3, [r4, #12]
 8008c78:	6020      	str	r0, [r4, #0]
 8008c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c7e:	81a3      	strh	r3, [r4, #12]
 8008c80:	9b01      	ldr	r3, [sp, #4]
 8008c82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008c86:	b15b      	cbz	r3, 8008ca0 <__smakebuf_r+0x70>
 8008c88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c8c:	4630      	mov	r0, r6
 8008c8e:	f000 f81d 	bl	8008ccc <_isatty_r>
 8008c92:	b128      	cbz	r0, 8008ca0 <__smakebuf_r+0x70>
 8008c94:	89a3      	ldrh	r3, [r4, #12]
 8008c96:	f023 0303 	bic.w	r3, r3, #3
 8008c9a:	f043 0301 	orr.w	r3, r3, #1
 8008c9e:	81a3      	strh	r3, [r4, #12]
 8008ca0:	89a3      	ldrh	r3, [r4, #12]
 8008ca2:	431d      	orrs	r5, r3
 8008ca4:	81a5      	strh	r5, [r4, #12]
 8008ca6:	e7cf      	b.n	8008c48 <__smakebuf_r+0x18>

08008ca8 <_fstat_r>:
 8008ca8:	b538      	push	{r3, r4, r5, lr}
 8008caa:	4d07      	ldr	r5, [pc, #28]	@ (8008cc8 <_fstat_r+0x20>)
 8008cac:	2300      	movs	r3, #0
 8008cae:	4604      	mov	r4, r0
 8008cb0:	4608      	mov	r0, r1
 8008cb2:	4611      	mov	r1, r2
 8008cb4:	602b      	str	r3, [r5, #0]
 8008cb6:	f7f8 fe99 	bl	80019ec <_fstat>
 8008cba:	1c43      	adds	r3, r0, #1
 8008cbc:	d102      	bne.n	8008cc4 <_fstat_r+0x1c>
 8008cbe:	682b      	ldr	r3, [r5, #0]
 8008cc0:	b103      	cbz	r3, 8008cc4 <_fstat_r+0x1c>
 8008cc2:	6023      	str	r3, [r4, #0]
 8008cc4:	bd38      	pop	{r3, r4, r5, pc}
 8008cc6:	bf00      	nop
 8008cc8:	200003c4 	.word	0x200003c4

08008ccc <_isatty_r>:
 8008ccc:	b538      	push	{r3, r4, r5, lr}
 8008cce:	4d06      	ldr	r5, [pc, #24]	@ (8008ce8 <_isatty_r+0x1c>)
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	4604      	mov	r4, r0
 8008cd4:	4608      	mov	r0, r1
 8008cd6:	602b      	str	r3, [r5, #0]
 8008cd8:	f7f8 fe97 	bl	8001a0a <_isatty>
 8008cdc:	1c43      	adds	r3, r0, #1
 8008cde:	d102      	bne.n	8008ce6 <_isatty_r+0x1a>
 8008ce0:	682b      	ldr	r3, [r5, #0]
 8008ce2:	b103      	cbz	r3, 8008ce6 <_isatty_r+0x1a>
 8008ce4:	6023      	str	r3, [r4, #0]
 8008ce6:	bd38      	pop	{r3, r4, r5, pc}
 8008ce8:	200003c4 	.word	0x200003c4

08008cec <_init>:
 8008cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cee:	bf00      	nop
 8008cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cf2:	bc08      	pop	{r3}
 8008cf4:	469e      	mov	lr, r3
 8008cf6:	4770      	bx	lr

08008cf8 <_fini>:
 8008cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cfa:	bf00      	nop
 8008cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cfe:	bc08      	pop	{r3}
 8008d00:	469e      	mov	lr, r3
 8008d02:	4770      	bx	lr
