

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.485 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_BFLYs_LOOP  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     4|       -|       -|    -|
|Expression       |        -|     -|       0|     566|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|      28|       4|    -|
|Multiplexer      |        -|     -|       -|      96|    -|
|Register         |        -|     -|     469|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     497|     794|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_23s_15s_37_4_1_U59  |mul_mul_23s_15s_37_4_1  |    i0 * i1|
    |mul_mul_23s_15s_37_4_1_U60  |mul_mul_23s_15s_37_4_1  |    i0 * i1|
    |mul_mul_23s_15s_37_4_1_U61  |mul_mul_23s_15s_37_4_1  |    i0 * i1|
    |mul_mul_23s_15s_37_4_1_U62  |mul_mul_23s_15s_37_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    +------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |               Memory               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |twiddleObj_twiddleTable_M_imag_V_U  |fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_1bkb  |        0|  28|   4|    0|    16|   14|     1|          224|
    +------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                               |                                                                                  |        0|  28|   4|    0|    16|   14|     1|          224|
    +------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |bflyOutData_M_imag_V_0_fu_382_p2            |         +|   0|  0|  30|          23|          23|
    |complexExpMulOut_M_real_V_0_fu_370_p2       |         +|   0|  0|  30|          23|          23|
    |imag_out_V_fu_581_p2                        |         +|   0|  0|  31|          24|          24|
    |index_cos_V_fu_234_p2                       |         +|   0|  0|  13|           6|           6|
    |k_3_fu_189_p2                               |         +|   0|  0|  39|          32|           2|
    |k_fu_342_p2                                 |         +|   0|  0|  39|          32|           1|
    |r_V_4_fu_438_p2                             |         +|   0|  0|  30|          23|          23|
    |r_V_5_fu_448_p2                             |         +|   0|  0|  30|          23|          23|
    |lut_index_imag_V_1_fu_272_p2                |         -|   0|  0|  12|           1|           4|
    |lut_index_real_V_1_fu_323_p2                |         -|   0|  0|  12|           1|           4|
    |p_Val2_4_fu_470_p2                          |         -|   0|  0|  21|           1|          14|
    |p_Val2_6_fu_503_p2                          |         -|   0|  0|  21|           1|          14|
    |r_V_3_fu_418_p2                             |         -|   0|  0|  42|           1|          35|
    |r_V_fu_395_p2                               |         -|   0|  0|  42|           1|          35|
    |real_out_V_fu_557_p2                        |         -|   0|  0|  31|          24|          24|
    |ap_block_state2_pp0_stage0_iter0            |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4            |       and|   0|  0|   2|           1|           1|
    |ap_condition_178                            |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_104_p3                     |       and|   0|  0|   2|           1|           0|
    |icmp_ln1049_1_fu_262_p2                     |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln1049_2_fu_307_p2                     |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1049_3_fu_313_p2                     |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln1049_fu_256_p2                       |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln151_fu_358_p2                        |      icmp|   0|  0|  17|          27|           1|
    |ap_block_pp0_stage0_01001                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                             |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_imag_fu_454_p2    |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_real_V_fu_487_p2  |        or|   0|  0|   2|           1|           1|
    |lut_index_imag_V_2_fu_278_p3                |    select|   0|  0|   4|           1|           4|
    |lut_index_real_V_2_fu_329_p3                |    select|   0|  0|   4|           1|           4|
    |p_Val2_s_fu_513_p3                          |    select|   0|  0|  15|           1|          15|
    |temp_out_cos_V_fu_491_p3                    |    select|   0|  0|  15|           1|          15|
    |temp_out_sin_V_2_fu_480_p3                  |    select|   0|  0|  15|           1|          15|
    |temp_out_sin_V_fu_458_p3                    |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                               |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0| 566|         282|         350|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  14|          3|    1|          3|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_k9_phi_fu_169_p6   |  14|          3|   32|         96|
    |ap_phi_mux_k_1_phi_fu_182_p4  |  14|          3|   32|         96|
    |fftOutData_local_blk_n        |   9|          2|    1|          2|
    |k9_reg_165                    |   9|          2|   32|         64|
    |p_fftInData_reOrdered_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  96|         21|  102|        269|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |X_of_ns_M_imag_V_0_reg_654            |  22|   0|   22|          0|
    |X_of_ns_M_imag_V_1_reg_665            |  22|   0|   22|          0|
    |X_of_ns_M_real_V_0_reg_649            |  22|   0|   22|          0|
    |X_of_ns_M_real_V_1_reg_659            |  22|   0|   22|          0|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |bflyOutData_M_imag_V_0_reg_725        |  23|   0|   23|          0|
    |complexExpMulOut_M_real_V_0_reg_720   |  23|   0|   23|          0|
    |icmp_ln1049_1_reg_681                 |   1|   0|    1|          0|
    |icmp_ln1049_2_reg_696                 |   1|   0|    1|          0|
    |icmp_ln1049_3_reg_701                 |   1|   0|    1|          0|
    |icmp_ln1049_reg_676                   |   1|   0|    1|          0|
    |icmp_ln151_reg_716                    |   1|   0|    1|          0|
    |k9_reg_165                            |  32|   0|   32|          0|
    |k_reg_711                             |  32|   0|   32|          0|
    |output_negate_control_imag_reg_671    |   1|   0|    1|          0|
    |output_negate_control_real_V_reg_691  |   1|   0|    1|          0|
    |tmp_reg_645                           |   1|   0|    1|          0|
    |bflyOutData_M_imag_V_0_reg_725        |  64|  32|   23|          0|
    |complexExpMulOut_M_real_V_0_reg_720   |  64|  32|   23|          0|
    |icmp_ln151_reg_716                    |  64|  32|    1|          0|
    |tmp_reg_645                           |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 469| 128|  261|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                                                                                                       Source Object                                                                                                       |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > >|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > >|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > >|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > >|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > >|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > >|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > >|  return value|
|p_fftInData_reOrdered_dout     |   in|  128|     ap_fifo|                                                                                                                                                                                                      p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                                                                      p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_read     |  out|    1|     ap_fifo|                                                                                                                                                                                                      p_fftInData_reOrdered|       pointer|
|fftOutData_local_din           |  out|  128|     ap_fifo|                                                                                                                                                                                                           fftOutData_local|       pointer|
|fftOutData_local_full_n        |   in|    1|     ap_fifo|                                                                                                                                                                                                           fftOutData_local|       pointer|
|fftOutData_local_write         |  out|    1|     ap_fifo|                                                                                                                                                                                                           fftOutData_local|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %p_fftInData_reOrdered, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%br_ln151 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 9 'br' 'br_ln151' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void, i1 1, void"   --->   Operation 10 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%k9 = phi i32 0, void, i32 %k, void, i32 0, void"   --->   Operation 11 'phi' 'k9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void, void %rewind_init"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln151 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 15 'br' 'br_ln151' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %p_fftInData_reOrdered, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:153]   --->   Operation 19 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.01ns)   --->   "%k_3 = add i32 %k9, i32 4294967295" [../fixed/vitis_fft/hls_ssr_fft.hpp:154]   --->   Operation 20 'add' 'k_3' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:155]   --->   Operation 21 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (1.93ns)   --->   "%p_fftInData_reOrdered_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %p_fftInData_reOrdered" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'p_fftInData_reOrdered_read' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i128 %p_fftInData_reOrdered_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %p_fftInData_reOrdered_read, i32 32, i32 53" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %p_fftInData_reOrdered_read, i32 64, i32 85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %p_fftInData_reOrdered_read, i32 96, i32 117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%index_V = trunc i32 %k9"   --->   Operation 27 'trunc' 'index_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%index_cos_V = add i6 %index_V, i6 48"   --->   Operation 28 'add' 'index_cos_V' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 4"   --->   Operation 29 'bitselect' 'index_invert_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 5"   --->   Operation 30 'bitselect' 'output_negate_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln1049 = icmp_eq  i6 %index_V, i6 16"   --->   Operation 31 'icmp' 'icmp_ln1049' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln1049_1 = icmp_eq  i6 %index_V, i6 48"   --->   Operation 32 'icmp' 'icmp_ln1049_1' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lut_index_imag_V = trunc i32 %k9"   --->   Operation 33 'trunc' 'lut_index_imag_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%lut_index_imag_V_1 = sub i4 0, i4 %lut_index_imag_V"   --->   Operation 34 'sub' 'lut_index_imag_V_1' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.39ns)   --->   "%lut_index_imag_V_2 = select i1 %index_invert_control_imag, i4 %lut_index_imag_V_1, i4 %lut_index_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:163]   --->   Operation 35 'select' 'lut_index_imag_V_2' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %lut_index_imag_V_2"   --->   Operation 36 'zext' 'zext_ln573' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_addr = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V, i64 0, i64 %zext_ln573"   --->   Operation 37 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_addr"   --->   Operation 38 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 4"   --->   Operation 39 'bitselect' 'index_invert_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 5"   --->   Operation 40 'bitselect' 'output_negate_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln1049_2 = icmp_eq  i6 %index_cos_V, i6 16"   --->   Operation 41 'icmp' 'icmp_ln1049_2' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln1049_3 = icmp_eq  i6 %index_V, i6 0"   --->   Operation 42 'icmp' 'icmp_ln1049_3' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lut_index_real_V = trunc i6 %index_cos_V"   --->   Operation 43 'trunc' 'lut_index_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.79ns)   --->   "%lut_index_real_V_1 = sub i4 0, i4 %lut_index_real_V"   --->   Operation 44 'sub' 'lut_index_real_V_1' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.39ns)   --->   "%lut_index_real_V_2 = select i1 %index_invert_control_real_V, i4 %lut_index_real_V_1, i4 %lut_index_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:181]   --->   Operation 45 'select' 'lut_index_real_V_2' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i4 %lut_index_real_V_2"   --->   Operation 46 'zext' 'zext_ln573_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_addr_1 = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V, i64 0, i64 %zext_ln573_1"   --->   Operation 47 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_addr_1"   --->   Operation 48 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%k_1 = phi i32 %k9, void, i32 %k_3, void"   --->   Operation 50 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.01ns) (out node of the LUT)   --->   "%k = add i32 %k_1, i32 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 51 'add' 'k' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %k, i32 5, i32 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 52 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.02ns)   --->   "%icmp_ln151 = icmp_slt  i27 %tmp_28, i27 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 53 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void, void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 54 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln189 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 55 'br' 'br_ln189' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i22 %X_of_ns_M_real_V_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 56 'sext' 'sext_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i22 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 57 'sext' 'sext_ln712_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.91ns)   --->   "%complexExpMulOut_M_real_V_0 = add i23 %sext_ln712, i23 %sext_ln712_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 58 'add' 'complexExpMulOut_M_real_V_0' <Predicate = (tmp)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i22 %X_of_ns_M_imag_V_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 59 'sext' 'sext_ln712_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i22 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 60 'sext' 'sext_ln712_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.91ns)   --->   "%bflyOutData_M_imag_V_0 = add i23 %sext_ln712_2, i23 %sext_ln712_3" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 61 'add' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i22.i13, i22 %X_of_ns_M_real_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.02ns)   --->   "%r_V = sub i35 0, i35 %shl_ln" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 63 'sub' 'r_V' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%real1_V_4 = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %r_V, i32 13, i32 34" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 64 'partselect' 'real1_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i22.i13, i22 %X_of_ns_M_imag_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 65 'bitconcatenate' 'shl_ln1171_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.02ns)   --->   "%r_V_3 = sub i35 0, i35 %shl_ln1171_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 66 'sub' 'r_V_3' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%imag2_V_5 = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %r_V_3, i32 13, i32 34" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 67 'partselect' 'imag2_V_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i22 %real1_V_4" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 68 'sext' 'sext_ln1245' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.91ns)   --->   "%r_V_4 = add i23 %sext_ln1245, i23 %sext_ln712_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 69 'add' 'r_V_4' <Predicate = (tmp)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i22 %imag2_V_5" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 70 'sext' 'sext_ln1245_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.91ns)   --->   "%r_V_5 = add i23 %sext_ln1245_1, i23 %sext_ln712_3" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 71 'add' 'r_V_5' <Predicate = (tmp)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_1" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:161]   --->   Operation 72 'or' 'output_saturation_control_imag' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_addr"   --->   Operation 73 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 74 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_sin_V = select i1 %output_saturation_control_imag, i14 8192, i14 %lut_out_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:167]   --->   Operation 74 'select' 'temp_out_sin_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i14 %temp_out_sin_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:166]   --->   Operation 75 'sext' 'sext_ln166' <Predicate = (tmp & output_negate_control_imag)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.83ns)   --->   "%p_Val2_4 = sub i14 0, i14 %temp_out_sin_V"   --->   Operation 76 'sub' 'p_Val2_4' <Predicate = (tmp & !output_negate_control_imag)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln755 = zext i14 %p_Val2_4"   --->   Operation 77 'zext' 'zext_ln755' <Predicate = (tmp & !output_negate_control_imag)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.23ns)   --->   "%temp_out_sin_V_2 = select i1 %output_negate_control_imag, i15 %sext_ln166, i15 %zext_ln755" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:172]   --->   Operation 78 'select' 'temp_out_sin_V_2' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_2, i1 %icmp_ln1049_3" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:179]   --->   Operation 79 'or' 'output_saturation_control_real_V' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_addr_1"   --->   Operation 80 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_cos_V = select i1 %output_saturation_control_real_V, i14 8192, i14 %lut_out_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:184]   --->   Operation 81 'select' 'temp_out_cos_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i14 %temp_out_cos_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:183]   --->   Operation 82 'sext' 'sext_ln183' <Predicate = (tmp & !output_negate_control_real_V)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.83ns)   --->   "%p_Val2_6 = sub i14 0, i14 %temp_out_cos_V"   --->   Operation 83 'sub' 'p_Val2_6' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln755_1 = zext i14 %p_Val2_6"   --->   Operation 84 'zext' 'zext_ln755_1' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.23ns)   --->   "%p_Val2_s = select i1 %output_negate_control_real_V, i15 %zext_ln755_1, i15 %sext_ln183" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:188]   --->   Operation 85 'select' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i23 %r_V_4"   --->   Operation 86 'sext' 'sext_ln1171' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i15 %p_Val2_s"   --->   Operation 87 'sext' 'sext_ln1171_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 88 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 88 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i23 %r_V_5"   --->   Operation 89 'sext' 'sext_ln1171_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i15 %temp_out_sin_V_2"   --->   Operation 90 'sext' 'sext_ln1171_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 91 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_3"   --->   Operation 91 'mul' 'mul_ln1168_1' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_2 = mul i37 %sext_ln1171, i37 %sext_ln1171_3"   --->   Operation 92 'mul' 'mul_ln1168_2' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_3 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 93 'mul' 'mul_ln1168_3' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 94 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 94 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_3"   --->   Operation 95 'mul' 'mul_ln1168_1' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_2 = mul i37 %sext_ln1171, i37 %sext_ln1171_3"   --->   Operation 96 'mul' 'mul_ln1168_2' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_3 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 97 'mul' 'mul_ln1168_3' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 98 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 98 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_3"   --->   Operation 99 'mul' 'mul_ln1168_1' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_2 = mul i37 %sext_ln1171, i37 %sext_ln1171_3"   --->   Operation 100 'mul' 'mul_ln1168_2' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_3 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 101 'mul' 'mul_ln1168_3' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.86>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i23 %complexExpMulOut_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 102 'sext' 'sext_ln712_4' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 103 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 103 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%real1_V = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %mul_ln1168, i32 13, i32 36"   --->   Operation 104 'partselect' 'real1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 105 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_3"   --->   Operation 105 'mul' 'mul_ln1168_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%real2_V = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %mul_ln1168_1, i32 13, i32 36"   --->   Operation 106 'partselect' 'real2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.93ns)   --->   "%real_out_V = sub i24 %real1_V, i24 %real2_V"   --->   Operation 107 'sub' 'real_out_V' <Predicate = (tmp)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_2 = mul i37 %sext_ln1171, i37 %sext_ln1171_3"   --->   Operation 108 'mul' 'mul_ln1168_2' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%imag1_V = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %mul_ln1168_2, i32 13, i32 36"   --->   Operation 109 'partselect' 'imag1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 110 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_3 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 110 'mul' 'mul_ln1168_3' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%imag2_V = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %mul_ln1168_3, i32 13, i32 36"   --->   Operation 111 'partselect' 'imag2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.93ns)   --->   "%imag_out_V = add i24 %imag2_V, i24 %imag1_V"   --->   Operation 112 'add' 'imag_out_V' <Predicate = (tmp)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i23 %bflyOutData_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'sext' 'sext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i24 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i24.i8.i24.i32.i8.i24, i24 %imag_out_V, i8 0, i24 %real_out_V, i32 %zext_ln174, i8 0, i24 %sext_ln712_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'bitconcatenate' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i120 %tmp_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'zext' 'zext_ln174_1' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%return_ln189 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 118 'return' 'return_ln189' <Predicate = (!icmp_ln151)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_fftInData_reOrdered]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                       (specinterface ) [ 0000000]
specinterface_ln0                       (specinterface ) [ 0000000]
br_ln151                                (br            ) [ 0111111]
do_init                                 (phi           ) [ 0011111]
k9                                      (phi           ) [ 0011111]
br_ln0                                  (br            ) [ 0000000]
specmemcore_ln0                         (specmemcore   ) [ 0000000]
specmemcore_ln0                         (specmemcore   ) [ 0000000]
br_ln151                                (br            ) [ 0000000]
specpipeline_ln136                      (specpipeline  ) [ 0000000]
specloopname_ln136                      (specloopname  ) [ 0000000]
tmp                                     (nbreadreq     ) [ 0011111]
br_ln153                                (br            ) [ 0000000]
k_3                                     (add           ) [ 0000000]
br_ln155                                (br            ) [ 0000000]
p_fftInData_reOrdered_read              (read          ) [ 0000000]
X_of_ns_M_real_V_0                      (trunc         ) [ 0011000]
X_of_ns_M_imag_V_0                      (partselect    ) [ 0011000]
X_of_ns_M_real_V_1                      (partselect    ) [ 0011000]
X_of_ns_M_imag_V_1                      (partselect    ) [ 0011000]
index_V                                 (trunc         ) [ 0000000]
index_cos_V                             (add           ) [ 0000000]
index_invert_control_imag               (bitselect     ) [ 0000000]
output_negate_control_imag              (bitselect     ) [ 0011000]
icmp_ln1049                             (icmp          ) [ 0011000]
icmp_ln1049_1                           (icmp          ) [ 0011000]
lut_index_imag_V                        (trunc         ) [ 0000000]
lut_index_imag_V_1                      (sub           ) [ 0000000]
lut_index_imag_V_2                      (select        ) [ 0000000]
zext_ln573                              (zext          ) [ 0000000]
twiddleObj_twiddleTable_M_imag_V_addr   (getelementptr ) [ 0011000]
index_invert_control_real_V             (bitselect     ) [ 0000000]
output_negate_control_real_V            (bitselect     ) [ 0011000]
icmp_ln1049_2                           (icmp          ) [ 0011000]
icmp_ln1049_3                           (icmp          ) [ 0011000]
lut_index_real_V                        (trunc         ) [ 0000000]
lut_index_real_V_1                      (sub           ) [ 0000000]
lut_index_real_V_2                      (select        ) [ 0000000]
zext_ln573_1                            (zext          ) [ 0000000]
twiddleObj_twiddleTable_M_imag_V_addr_1 (getelementptr ) [ 0011000]
br_ln0                                  (br            ) [ 0000000]
k_1                                     (phi           ) [ 0000000]
k                                       (add           ) [ 0111111]
tmp_28                                  (partselect    ) [ 0000000]
icmp_ln151                              (icmp          ) [ 0011111]
br_ln151                                (br            ) [ 0111111]
br_ln189                                (br            ) [ 0111111]
sext_ln712                              (sext          ) [ 0000000]
sext_ln712_1                            (sext          ) [ 0000000]
complexExpMulOut_M_real_V_0             (add           ) [ 0010111]
sext_ln712_2                            (sext          ) [ 0000000]
sext_ln712_3                            (sext          ) [ 0000000]
bflyOutData_M_imag_V_0                  (add           ) [ 0010111]
shl_ln                                  (bitconcatenate) [ 0000000]
r_V                                     (sub           ) [ 0000000]
real1_V_4                               (partselect    ) [ 0000000]
shl_ln1171_1                            (bitconcatenate) [ 0000000]
r_V_3                                   (sub           ) [ 0000000]
imag2_V_5                               (partselect    ) [ 0000000]
sext_ln1245                             (sext          ) [ 0000000]
r_V_4                                   (add           ) [ 0000000]
sext_ln1245_1                           (sext          ) [ 0000000]
r_V_5                                   (add           ) [ 0000000]
output_saturation_control_imag          (or            ) [ 0000000]
lut_out_imag_V                          (load          ) [ 0000000]
temp_out_sin_V                          (select        ) [ 0000000]
sext_ln166                              (sext          ) [ 0000000]
p_Val2_4                                (sub           ) [ 0000000]
zext_ln755                              (zext          ) [ 0000000]
temp_out_sin_V_2                        (select        ) [ 0000000]
output_saturation_control_real_V        (or            ) [ 0000000]
lut_out_real_V                          (load          ) [ 0000000]
temp_out_cos_V                          (select        ) [ 0000000]
sext_ln183                              (sext          ) [ 0000000]
p_Val2_6                                (sub           ) [ 0000000]
zext_ln755_1                            (zext          ) [ 0000000]
p_Val2_s                                (select        ) [ 0000000]
sext_ln1171                             (sext          ) [ 0010111]
sext_ln1171_1                           (sext          ) [ 0010111]
sext_ln1171_2                           (sext          ) [ 0010111]
sext_ln1171_3                           (sext          ) [ 0010111]
sext_ln712_4                            (sext          ) [ 0000000]
mul_ln1168                              (mul           ) [ 0000000]
real1_V                                 (partselect    ) [ 0000000]
mul_ln1168_1                            (mul           ) [ 0000000]
real2_V                                 (partselect    ) [ 0000000]
real_out_V                              (sub           ) [ 0000000]
mul_ln1168_2                            (mul           ) [ 0000000]
imag1_V                                 (partselect    ) [ 0000000]
mul_ln1168_3                            (mul           ) [ 0000000]
imag2_V                                 (partselect    ) [ 0000000]
imag_out_V                              (add           ) [ 0000000]
sext_ln174                              (sext          ) [ 0000000]
zext_ln174                              (zext          ) [ 0000000]
tmp_2                                   (bitconcatenate) [ 0000000]
zext_ln174_1                            (zext          ) [ 0000000]
write_ln174                             (write         ) [ 0000000]
return_ln189                            (return        ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_fftInData_reOrdered">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_reOrdered"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="twiddleObj_twiddleTable_M_imag_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i22.i13"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i24.i8.i24.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_nbreadreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_fftInData_reOrdered_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_fftInData_reOrdered_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln174_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="120" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="twiddleObj_twiddleTable_M_imag_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddleObj_twiddleTable_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="14" slack="0"/>
<pin id="140" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_out_imag_V/2 lut_out_real_V/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="twiddleObj_twiddleTable_M_imag_V_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddleObj_twiddleTable_M_imag_V_addr_1/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="do_init_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="do_init_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="k9_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k9 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="k9_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="1" slack="0"/>
<pin id="175" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k9/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="k_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="k_1_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="k_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="X_of_ns_M_real_V_0_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="0"/>
<pin id="198" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="X_of_ns_M_real_V_0/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="X_of_ns_M_imag_V_0_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="22" slack="0"/>
<pin id="202" dir="0" index="1" bw="128" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_imag_V_0/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="X_of_ns_M_real_V_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="0"/>
<pin id="212" dir="0" index="1" bw="128" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="0" index="3" bw="8" slack="0"/>
<pin id="215" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_real_V_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="X_of_ns_M_imag_V_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="22" slack="0"/>
<pin id="222" dir="0" index="1" bw="128" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="8" slack="0"/>
<pin id="225" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_imag_V_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="index_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="index_V/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="index_cos_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="index_invert_control_imag_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="output_negate_control_imag_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_imag/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln1049_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln1049_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="lut_index_imag_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_imag_V/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="lut_index_imag_V_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="lut_index_imag_V_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln573_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="index_invert_control_real_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="output_negate_control_real_V_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln1049_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_2/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln1049_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_3/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="lut_index_real_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="lut_index_real_V_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="lut_index_real_V_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_2/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln573_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="k_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_28_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="27" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="0" index="3" bw="6" slack="0"/>
<pin id="353" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln151_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="27" slack="0"/>
<pin id="360" dir="0" index="1" bw="27" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln712_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="22" slack="1"/>
<pin id="366" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln712_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="22" slack="1"/>
<pin id="369" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="complexExpMulOut_M_real_V_0_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="22" slack="0"/>
<pin id="372" dir="0" index="1" bw="22" slack="0"/>
<pin id="373" dir="1" index="2" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="complexExpMulOut_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln712_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="22" slack="1"/>
<pin id="378" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_2/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln712_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="22" slack="1"/>
<pin id="381" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_3/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bflyOutData_M_imag_V_0_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="22" slack="0"/>
<pin id="384" dir="0" index="1" bw="22" slack="0"/>
<pin id="385" dir="1" index="2" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bflyOutData_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="35" slack="0"/>
<pin id="390" dir="0" index="1" bw="22" slack="1"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="35" slack="0"/>
<pin id="398" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="real1_V_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="22" slack="0"/>
<pin id="403" dir="0" index="1" bw="35" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real1_V_4/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln1171_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="35" slack="0"/>
<pin id="413" dir="0" index="1" bw="22" slack="1"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="r_V_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="35" slack="0"/>
<pin id="421" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_3/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="imag2_V_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="22" slack="0"/>
<pin id="426" dir="0" index="1" bw="35" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag2_V_5/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln1245_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="22" slack="0"/>
<pin id="436" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_V_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="22" slack="0"/>
<pin id="440" dir="0" index="1" bw="22" slack="0"/>
<pin id="441" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln1245_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="22" slack="0"/>
<pin id="446" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_1/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="r_V_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="22" slack="0"/>
<pin id="450" dir="0" index="1" bw="22" slack="0"/>
<pin id="451" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="output_saturation_control_imag_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="1" slack="1"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="temp_out_sin_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="14" slack="0"/>
<pin id="461" dir="0" index="2" bw="14" slack="0"/>
<pin id="462" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln166_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Val2_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="14" slack="0"/>
<pin id="473" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln755_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="14" slack="0"/>
<pin id="478" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln755/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="temp_out_sin_V_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="15" slack="0"/>
<pin id="483" dir="0" index="2" bw="15" slack="0"/>
<pin id="484" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V_2/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="output_saturation_control_real_V_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="1" slack="1"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="temp_out_cos_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="14" slack="0"/>
<pin id="494" dir="0" index="2" bw="14" slack="0"/>
<pin id="495" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln183_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_Val2_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="14" slack="0"/>
<pin id="506" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln755_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="0"/>
<pin id="511" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln755_1/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Val2_s_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="15" slack="0"/>
<pin id="516" dir="0" index="2" bw="15" slack="0"/>
<pin id="517" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln1171_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="23" slack="0"/>
<pin id="522" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln1171_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="15" slack="0"/>
<pin id="526" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln1171_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="23" slack="0"/>
<pin id="530" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln1171_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="0"/>
<pin id="534" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln712_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="23" slack="3"/>
<pin id="538" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_4/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="real1_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="24" slack="0"/>
<pin id="541" dir="0" index="1" bw="37" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="0" index="3" bw="7" slack="0"/>
<pin id="544" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real1_V/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="real2_V_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="24" slack="0"/>
<pin id="550" dir="0" index="1" bw="37" slack="0"/>
<pin id="551" dir="0" index="2" bw="5" slack="0"/>
<pin id="552" dir="0" index="3" bw="7" slack="0"/>
<pin id="553" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real2_V/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="real_out_V_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="24" slack="0"/>
<pin id="559" dir="0" index="1" bw="24" slack="0"/>
<pin id="560" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="real_out_V/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="imag1_V_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="24" slack="0"/>
<pin id="565" dir="0" index="1" bw="37" slack="0"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="0" index="3" bw="7" slack="0"/>
<pin id="568" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag1_V/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="imag2_V_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="24" slack="0"/>
<pin id="574" dir="0" index="1" bw="37" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="0" index="3" bw="7" slack="0"/>
<pin id="577" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag2_V/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="imag_out_V_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="24" slack="0"/>
<pin id="583" dir="0" index="1" bw="24" slack="0"/>
<pin id="584" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="imag_out_V/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln174_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="23" slack="3"/>
<pin id="589" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln174_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="23" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="120" slack="0"/>
<pin id="596" dir="0" index="1" bw="24" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="0" index="3" bw="24" slack="0"/>
<pin id="599" dir="0" index="4" bw="24" slack="0"/>
<pin id="600" dir="0" index="5" bw="1" slack="0"/>
<pin id="601" dir="0" index="6" bw="23" slack="0"/>
<pin id="602" dir="1" index="7" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln174_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="120" slack="0"/>
<pin id="612" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="return_ln189_fu_615">
<pin_list>
<pin id="616" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln189/6 "/>
</bind>
</comp>

<comp id="617" class="1007" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="23" slack="0"/>
<pin id="619" dir="0" index="1" bw="15" slack="0"/>
<pin id="620" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/3 "/>
</bind>
</comp>

<comp id="624" class="1007" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="23" slack="0"/>
<pin id="626" dir="0" index="1" bw="15" slack="0"/>
<pin id="627" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_1/3 "/>
</bind>
</comp>

<comp id="631" class="1007" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="23" slack="0"/>
<pin id="633" dir="0" index="1" bw="15" slack="0"/>
<pin id="634" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_2/3 "/>
</bind>
</comp>

<comp id="638" class="1007" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="23" slack="0"/>
<pin id="640" dir="0" index="1" bw="15" slack="0"/>
<pin id="641" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_3/3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="649" class="1005" name="X_of_ns_M_real_V_0_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="22" slack="1"/>
<pin id="651" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_real_V_0 "/>
</bind>
</comp>

<comp id="654" class="1005" name="X_of_ns_M_imag_V_0_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="22" slack="1"/>
<pin id="656" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_imag_V_0 "/>
</bind>
</comp>

<comp id="659" class="1005" name="X_of_ns_M_real_V_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="22" slack="1"/>
<pin id="661" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_real_V_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="X_of_ns_M_imag_V_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="22" slack="1"/>
<pin id="667" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_imag_V_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="output_negate_control_imag_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_negate_control_imag "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln1049_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln1049_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="twiddleObj_twiddleTable_M_imag_V_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="1"/>
<pin id="688" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="twiddleObj_twiddleTable_M_imag_V_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="output_negate_control_real_V_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_negate_control_real_V "/>
</bind>
</comp>

<comp id="696" class="1005" name="icmp_ln1049_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="icmp_ln1049_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="twiddleObj_twiddleTable_M_imag_V_addr_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="1"/>
<pin id="708" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="twiddleObj_twiddleTable_M_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="k_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="716" class="1005" name="icmp_ln151_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="720" class="1005" name="complexExpMulOut_M_real_V_0_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="23" slack="3"/>
<pin id="722" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="complexExpMulOut_M_real_V_0 "/>
</bind>
</comp>

<comp id="725" class="1005" name="bflyOutData_M_imag_V_0_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="23" slack="3"/>
<pin id="727" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="bflyOutData_M_imag_V_0 "/>
</bind>
</comp>

<comp id="730" class="1005" name="sext_ln1171_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="37" slack="1"/>
<pin id="732" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="736" class="1005" name="sext_ln1171_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="37" slack="1"/>
<pin id="738" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="sext_ln1171_2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="37" slack="1"/>
<pin id="744" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_2 "/>
</bind>
</comp>

<comp id="748" class="1005" name="sext_ln1171_3_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="37" slack="1"/>
<pin id="750" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="102" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="125" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="188"><net_src comp="169" pin="6"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="169" pin="6"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="199"><net_src comp="112" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="112" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="112" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="112" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="169" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="169" pin="6"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="169" pin="6"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="230" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="230" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="169" pin="6"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="240" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="268" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="234" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="234" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="234" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="230" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="234" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="291" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="319" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="346"><net_src comp="182" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="362"><net_src comp="348" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="76" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="78" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="80" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="84" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="86" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="88" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="416"><net_src comp="78" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="82" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="411" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="84" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="86" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="437"><net_src comp="401" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="367" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="424" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="379" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="90" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="132" pin="7"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="92" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="458" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="466" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="90" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="132" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="92" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="491" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="499" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="523"><net_src comp="438" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="513" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="448" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="480" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="545"><net_src comp="94" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="547"><net_src comp="96" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="94" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="556"><net_src comp="96" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="539" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="548" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="569"><net_src comp="94" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="571"><net_src comp="96" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="578"><net_src comp="94" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="86" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="96" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="572" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="563" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="603"><net_src comp="98" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="581" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="100" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="557" pin="2"/><net_sink comp="594" pin=3"/></net>

<net id="607"><net_src comp="590" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="608"><net_src comp="100" pin="0"/><net_sink comp="594" pin=5"/></net>

<net id="609"><net_src comp="536" pin="1"/><net_sink comp="594" pin=6"/></net>

<net id="613"><net_src comp="594" pin="7"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="621"><net_src comp="520" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="524" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="617" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="628"><net_src comp="528" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="532" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="624" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="635"><net_src comp="520" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="532" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="631" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="642"><net_src comp="528" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="524" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="638" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="648"><net_src comp="104" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="196" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="657"><net_src comp="200" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="662"><net_src comp="210" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="668"><net_src comp="220" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="674"><net_src comp="248" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="679"><net_src comp="256" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="684"><net_src comp="262" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="689"><net_src comp="125" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="694"><net_src comp="299" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="699"><net_src comp="307" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="704"><net_src comp="313" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="709"><net_src comp="142" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="714"><net_src comp="342" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="719"><net_src comp="358" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="370" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="728"><net_src comp="382" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="733"><net_src comp="520" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="739"><net_src comp="524" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="745"><net_src comp="528" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="751"><net_src comp="532" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="631" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_fftInData_reOrdered | {}
	Port: fftOutData_local | {6 }
	Port: twiddleObj_twiddleTable_M_imag_V | {}
 - Input state : 
	Port: fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > > : p_fftInData_reOrdered | {2 }
	Port: fftStageKernelS2S<64, 2, 1, 1, 0, 6, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> > > : twiddleObj_twiddleTable_M_imag_V | {2 3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		k_3 : 1
		index_V : 1
		index_cos_V : 2
		index_invert_control_imag : 1
		output_negate_control_imag : 1
		icmp_ln1049 : 2
		icmp_ln1049_1 : 2
		lut_index_imag_V : 1
		lut_index_imag_V_1 : 2
		lut_index_imag_V_2 : 3
		zext_ln573 : 4
		twiddleObj_twiddleTable_M_imag_V_addr : 5
		lut_out_imag_V : 6
		index_invert_control_real_V : 3
		output_negate_control_real_V : 3
		icmp_ln1049_2 : 3
		icmp_ln1049_3 : 2
		lut_index_real_V : 3
		lut_index_real_V_1 : 4
		lut_index_real_V_2 : 5
		zext_ln573_1 : 6
		twiddleObj_twiddleTable_M_imag_V_addr_1 : 7
		lut_out_real_V : 8
		k_1 : 2
		k : 3
		tmp_28 : 4
		icmp_ln151 : 5
		br_ln151 : 6
	State 3
		complexExpMulOut_M_real_V_0 : 1
		bflyOutData_M_imag_V_0 : 1
		r_V : 1
		real1_V_4 : 2
		r_V_3 : 1
		imag2_V_5 : 2
		sext_ln1245 : 3
		r_V_4 : 4
		sext_ln1245_1 : 3
		r_V_5 : 4
		temp_out_sin_V : 1
		sext_ln166 : 2
		p_Val2_4 : 2
		zext_ln755 : 3
		temp_out_sin_V_2 : 4
		temp_out_cos_V : 1
		sext_ln183 : 2
		p_Val2_6 : 2
		zext_ln755_1 : 3
		p_Val2_s : 4
		sext_ln1171 : 5
		sext_ln1171_1 : 5
		mul_ln1168 : 6
		sext_ln1171_2 : 5
		sext_ln1171_3 : 5
		mul_ln1168_1 : 6
		mul_ln1168_2 : 6
		mul_ln1168_3 : 6
	State 4
	State 5
	State 6
		real1_V : 1
		real2_V : 1
		real_out_V : 2
		imag1_V : 1
		imag2_V : 1
		imag_out_V : 2
		zext_ln174 : 1
		tmp_2 : 3
		zext_ln174_1 : 4
		write_ln174 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                k_3_fu_189               |    0    |    0    |    39   |
|          |            index_cos_V_fu_234           |    0    |    0    |    13   |
|          |                 k_fu_342                |    0    |    0    |    39   |
|    add   |    complexExpMulOut_M_real_V_0_fu_370   |    0    |    0    |    29   |
|          |      bflyOutData_M_imag_V_0_fu_382      |    0    |    0    |    29   |
|          |               r_V_4_fu_438              |    0    |    0    |    29   |
|          |               r_V_5_fu_448              |    0    |    0    |    29   |
|          |            imag_out_V_fu_581            |    0    |    0    |    31   |
|----------|-----------------------------------------|---------|---------|---------|
|          |        lut_index_imag_V_1_fu_272        |    0    |    0    |    12   |
|          |        lut_index_real_V_1_fu_323        |    0    |    0    |    12   |
|          |                r_V_fu_395               |    0    |    0    |    42   |
|    sub   |               r_V_3_fu_418              |    0    |    0    |    42   |
|          |             p_Val2_4_fu_470             |    0    |    0    |    21   |
|          |             p_Val2_6_fu_503             |    0    |    0    |    21   |
|          |            real_out_V_fu_557            |    0    |    0    |    31   |
|----------|-----------------------------------------|---------|---------|---------|
|          |        lut_index_imag_V_2_fu_278        |    0    |    0    |    4    |
|          |        lut_index_real_V_2_fu_329        |    0    |    0    |    4    |
|  select  |          temp_out_sin_V_fu_458          |    0    |    0    |    14   |
|          |         temp_out_sin_V_2_fu_480         |    0    |    0    |    15   |
|          |          temp_out_cos_V_fu_491          |    0    |    0    |    14   |
|          |             p_Val2_s_fu_513             |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            icmp_ln1049_fu_256           |    0    |    0    |    10   |
|          |           icmp_ln1049_1_fu_262          |    0    |    0    |    10   |
|   icmp   |           icmp_ln1049_2_fu_307          |    0    |    0    |    10   |
|          |           icmp_ln1049_3_fu_313          |    0    |    0    |    10   |
|          |            icmp_ln151_fu_358            |    0    |    0    |    17   |
|----------|-----------------------------------------|---------|---------|---------|
|    or    |  output_saturation_control_imag_fu_454  |    0    |    0    |    2    |
|          | output_saturation_control_real_V_fu_487 |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_617               |    1    |    0    |    0    |
|    mul   |                grp_fu_624               |    1    |    0    |    0    |
|          |                grp_fu_631               |    1    |    0    |    0    |
|          |                grp_fu_638               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| nbreadreq|           tmp_nbreadreq_fu_104          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |  p_fftInData_reOrdered_read_read_fu_112 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |         write_ln174_write_fu_118        |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        X_of_ns_M_real_V_0_fu_196        |    0    |    0    |    0    |
|   trunc  |              index_V_fu_230             |    0    |    0    |    0    |
|          |         lut_index_imag_V_fu_268         |    0    |    0    |    0    |
|          |         lut_index_real_V_fu_319         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        X_of_ns_M_imag_V_0_fu_200        |    0    |    0    |    0    |
|          |        X_of_ns_M_real_V_1_fu_210        |    0    |    0    |    0    |
|          |        X_of_ns_M_imag_V_1_fu_220        |    0    |    0    |    0    |
|          |              tmp_28_fu_348              |    0    |    0    |    0    |
|partselect|             real1_V_4_fu_401            |    0    |    0    |    0    |
|          |             imag2_V_5_fu_424            |    0    |    0    |    0    |
|          |              real1_V_fu_539             |    0    |    0    |    0    |
|          |              real2_V_fu_548             |    0    |    0    |    0    |
|          |              imag1_V_fu_563             |    0    |    0    |    0    |
|          |              imag2_V_fu_572             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |     index_invert_control_imag_fu_240    |    0    |    0    |    0    |
| bitselect|    output_negate_control_imag_fu_248    |    0    |    0    |    0    |
|          |    index_invert_control_real_V_fu_291   |    0    |    0    |    0    |
|          |   output_negate_control_real_V_fu_299   |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            zext_ln573_fu_286            |    0    |    0    |    0    |
|          |           zext_ln573_1_fu_337           |    0    |    0    |    0    |
|   zext   |            zext_ln755_fu_476            |    0    |    0    |    0    |
|          |           zext_ln755_1_fu_509           |    0    |    0    |    0    |
|          |            zext_ln174_fu_590            |    0    |    0    |    0    |
|          |           zext_ln174_1_fu_610           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            sext_ln712_fu_364            |    0    |    0    |    0    |
|          |           sext_ln712_1_fu_367           |    0    |    0    |    0    |
|          |           sext_ln712_2_fu_376           |    0    |    0    |    0    |
|          |           sext_ln712_3_fu_379           |    0    |    0    |    0    |
|          |            sext_ln1245_fu_434           |    0    |    0    |    0    |
|          |           sext_ln1245_1_fu_444          |    0    |    0    |    0    |
|   sext   |            sext_ln166_fu_466            |    0    |    0    |    0    |
|          |            sext_ln183_fu_499            |    0    |    0    |    0    |
|          |            sext_ln1171_fu_520           |    0    |    0    |    0    |
|          |           sext_ln1171_1_fu_524          |    0    |    0    |    0    |
|          |           sext_ln1171_2_fu_528          |    0    |    0    |    0    |
|          |           sext_ln1171_3_fu_532          |    0    |    0    |    0    |
|          |           sext_ln712_4_fu_536           |    0    |    0    |    0    |
|          |            sext_ln174_fu_587            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              shl_ln_fu_388              |    0    |    0    |    0    |
|bitconcatenate|           shl_ln1171_1_fu_411           |    0    |    0    |    0    |
|          |               tmp_2_fu_594              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|  return  |           return_ln189_fu_615           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    4    |    0    |   546   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------+--------+
|                                               |   FF   |
+-----------------------------------------------+--------+
|           X_of_ns_M_imag_V_0_reg_654          |   22   |
|           X_of_ns_M_imag_V_1_reg_665          |   22   |
|           X_of_ns_M_real_V_0_reg_649          |   22   |
|           X_of_ns_M_real_V_1_reg_659          |   22   |
|         bflyOutData_M_imag_V_0_reg_725        |   23   |
|      complexExpMulOut_M_real_V_0_reg_720      |   23   |
|                do_init_reg_150                |    1   |
|             icmp_ln1049_1_reg_681             |    1   |
|             icmp_ln1049_2_reg_696             |    1   |
|             icmp_ln1049_3_reg_701             |    1   |
|              icmp_ln1049_reg_676              |    1   |
|               icmp_ln151_reg_716              |    1   |
|                   k9_reg_165                  |   32   |
|                  k_1_reg_179                  |   32   |
|                   k_reg_711                   |   32   |
|       output_negate_control_imag_reg_671      |    1   |
|      output_negate_control_real_V_reg_691     |    1   |
|             sext_ln1171_1_reg_736             |   37   |
|             sext_ln1171_2_reg_742             |   37   |
|             sext_ln1171_3_reg_748             |   37   |
|              sext_ln1171_reg_730              |   37   |
|                  tmp_reg_645                  |    1   |
|twiddleObj_twiddleTable_M_imag_V_addr_1_reg_706|    4   |
| twiddleObj_twiddleTable_M_imag_V_addr_reg_686 |    4   |
+-----------------------------------------------+--------+
|                     Total                     |   395  |
+-----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_617    |  p0  |   2  |  23  |   46   ||    9    |
|     grp_fu_617    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_624    |  p0  |   2  |  23  |   46   ||    9    |
|     grp_fu_624    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_631    |  p0  |   2  |  23  |   46   ||    9    |
|     grp_fu_631    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_638    |  p0  |   2  |  23  |   46   ||    9    |
|     grp_fu_638    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  ||   4.27  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   546  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   90   |
|  Register |    -   |    -   |   395  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   395  |   636  |
+-----------+--------+--------+--------+--------+
