Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/3130104385/Rtype/SingCPU/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to D:/3130104385/Rtype/SingCPU/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: single_cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "single_cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "single_cpu"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : single_cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : single_cpu.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "single_signext.v" in library work
Compiling verilog file "single_pc_plus_4.v" in library work
Module <single_signext> compiled
Compiling verilog file "single_pc.v" in library work
Module <single_pc_plus_4> compiled
Compiling verilog file "single_mux.v" in library work
Module <single_pc> compiled
Compiling verilog file "single_gpr.v" in library work
Module <single_mux> compiled
Compiling verilog file "single_ctrl.v" in library work
Module <single_gpr> compiled
Compiling verilog file "single_ALU.v" in library work
Module <single_ctrl> compiled
Compiling verilog file "single_add.v" in library work
Module <single_ALU> compiled
Compiling verilog file "./Memory.v" in library work
Module <single_add> compiled
Compiling verilog file "./InstructionMem.v" in library work
Module <Memory> compiled
Compiling verilog file "anti.v" in library work
Module <InstructionMem> compiled
Compiling verilog file "ALUctrl.v" in library work
Module <anti> compiled
Compiling verilog file "single_cpu.v" in library work
Module <ALUctrl> compiled
Module <single_cpu> compiled
No errors in compilation
Analysis of file <"single_cpu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <single_cpu> in library <work>.

Analyzing hierarchy for module <anti> in library <work>.

Analyzing hierarchy for module <single_pc> in library <work> with parameters.
	N = "00000000000000000000000000001001"

Analyzing hierarchy for module <single_pc_plus_4> in library <work> with parameters.
	N = "00000000000000000000000000001001"

Analyzing hierarchy for module <single_ctrl> in library <work>.

Analyzing hierarchy for module <single_mux> in library <work> with parameters.
	N = "00000000000000000000000000000101"

Analyzing hierarchy for module <single_gpr> in library <work>.

Analyzing hierarchy for module <single_signext> in library <work>.

Analyzing hierarchy for module <single_mux> in library <work> with parameters.
	N = "00000000000000000000000000100000"

Analyzing hierarchy for module <ALUctrl> in library <work>.

Analyzing hierarchy for module <single_ALU> in library <work> with parameters.
	one = "00000000000000000000000000000001"
	zero_0 = "00000000000000000000000000000000"

Analyzing hierarchy for module <single_add> in library <work>.

Analyzing hierarchy for module <single_mux> in library <work> with parameters.
	N = "00000000000000000000000000001001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <single_cpu>.
Module <single_cpu> is correct for synthesis.
 
Analyzing module <anti> in library <work>.
Module <anti> is correct for synthesis.
 
Analyzing module <single_pc> in library <work>.
	N = 32'sb00000000000000000000000000001001
Module <single_pc> is correct for synthesis.
 
Analyzing module <single_pc_plus_4> in library <work>.
	N = 32'sb00000000000000000000000000001001
Module <single_pc_plus_4> is correct for synthesis.
 
Analyzing module <single_ctrl> in library <work>.
Module <single_ctrl> is correct for synthesis.
 
Analyzing module <single_mux.1> in library <work>.
	N = 32'sb00000000000000000000000000000101
Module <single_mux.1> is correct for synthesis.
 
Analyzing module <single_gpr> in library <work>.
Module <single_gpr> is correct for synthesis.
 
Analyzing module <single_signext> in library <work>.
Module <single_signext> is correct for synthesis.
 
Analyzing module <single_mux.2> in library <work>.
	N = 32'sb00000000000000000000000000100000
Module <single_mux.2> is correct for synthesis.
 
Analyzing module <ALUctrl> in library <work>.
Module <ALUctrl> is correct for synthesis.
 
Analyzing module <single_ALU> in library <work>.
	one = 32'b00000000000000000000000000000001
	zero_0 = 32'b00000000000000000000000000000000
Module <single_ALU> is correct for synthesis.
 
Analyzing module <single_add> in library <work>.
Module <single_add> is correct for synthesis.
 
Analyzing module <single_mux.3> in library <work>.
	N = 32'sb00000000000000000000000000001001
Module <single_mux.3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <anti>.
    Related source file is "anti.v".
    Found 4-bit register for signal <button_out>.
    Found 4-bit register for signal <btn_temp>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 30.
    Found 4-bit comparator not equal for signal <counter$cmp_ne0000> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <anti> synthesized.


Synthesizing Unit <single_pc>.
    Related source file is "single_pc.v".
    Found 9-bit register for signal <t_pc>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <single_pc> synthesized.


Synthesizing Unit <single_pc_plus_4>.
    Related source file is "single_pc_plus_4.v".
    Found 9-bit adder for signal <o_pc>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <single_pc_plus_4> synthesized.


Synthesizing Unit <single_ctrl>.
    Related source file is "single_ctrl.v".
Unit <single_ctrl> synthesized.


Synthesizing Unit <single_mux_1>.
    Related source file is "single_mux.v".
Unit <single_mux_1> synthesized.


Synthesizing Unit <single_gpr>.
    Related source file is "single_gpr.v".
    Found 32-bit 32-to-1 multiplexer for signal <o_op1>.
    Found 32-bit 32-to-1 multiplexer for signal <o_op2>.
    Found 32-bit 32-to-1 multiplexer for signal <o_op3>.
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <single_gpr> synthesized.


Synthesizing Unit <single_signext>.
    Related source file is "single_signext.v".
Unit <single_signext> synthesized.


Synthesizing Unit <single_mux_2>.
    Related source file is "single_mux.v".
Unit <single_mux_2> synthesized.


Synthesizing Unit <ALUctrl>.
    Related source file is "ALUctrl.v".
WARNING:Xst:647 - Input <func> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 3-bit latch for signal <ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit 3-to-1 multiplexer for signal <ctrl$mux0000>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <ALUctrl> synthesized.


Synthesizing Unit <single_ALU>.
    Related source file is "single_ALU.v".
    Found 32-bit 8-to-1 multiplexer for signal <result>.
    Found 32-bit adder for signal <result_add>.
    Found 32-bit comparator less for signal <result_slt$cmp_lt0000> created at line 35.
    Found 32-bit subtractor for signal <result_sub>.
    Found 32-bit xor2 for signal <result_xor>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <single_ALU> synthesized.


Synthesizing Unit <single_add>.
    Related source file is "single_add.v".
    Found 32-bit adder for signal <o_out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <single_add> synthesized.


Synthesizing Unit <single_mux_3>.
    Related source file is "single_mux.v".
Unit <single_mux_3> synthesized.


Synthesizing Unit <single_cpu>.
    Related source file is "single_cpu.v".
WARNING:Xst:647 - Input <switch<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <mem_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <j<25:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <button_out<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <segment$mux0000> created at line 119.
    Found 4-bit register for signal <anode>.
    Found 8-bit register for signal <segment>.
    Found 1-of-4 decoder for signal <anode$mux0000> created at line 100.
    Found 32-bit up counter for signal <cnt>.
    Found 4-bit register for signal <code>.
    Found 4-bit 4-to-1 multiplexer for signal <code$mux0000> created at line 100.
    Found 16-bit up counter for signal <count>.
    Found 16-bit 4-to-1 multiplexer for signal <display>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <single_cpu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 38
 32-bit register                                       : 32
 4-bit register                                        : 4
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 3
 32-bit comparator less                                : 2
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 7
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 3-to-1 multiplexer                              : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.
Reading core <InstructionMem.ngc>.
Reading core <Memory.ngc>.
Loading core <InstructionMem> for timing and area information for instance <m>.
Loading core <Memory> for timing and area information for instance <m2>.

Synthesizing (advanced) Unit <single_cpu>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_segment_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <single_cpu> synthesized (advanced).
WARNING:Xst:2677 - Node <button_out_2> of sequential type is unconnected in block <anti_jitter>.
WARNING:Xst:2677 - Node <button_out_3> of sequential type is unconnected in block <anti_jitter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 1057
 Flip-Flops                                            : 1057
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 3
 32-bit comparator less                                : 2
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 7
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 3-to-1 multiplexer                              : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <anti_jitter/button_out_3> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <anti_jitter/button_out_2> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:1710 - FF/Latch <segment_7> (without init value) has a constant value of 1 in block <single_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c/ctrl_1> (without init value) has a constant value of 1 in block <single_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c/ctrl_0> (without init value) has a constant value of 0 in block <single_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cnt_16> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_17> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_18> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_19> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_20> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_21> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_22> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_23> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_24> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_28> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_29> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_30> of sequential type is unconnected in block <single_cpu>.
WARNING:Xst:2677 - Node <cnt_31> of sequential type is unconnected in block <single_cpu>.

Optimizing unit <single_cpu> ...
WARNING:Xst:1294 - Latch <c/ctrl_2> is equivalent to a wire in block <single_cpu>.
WARNING:Xst:1294 - Latch <c/ctrl_2> is equivalent to a wire in block <single_cpu>.

Optimizing unit <single_pc> ...

Optimizing unit <single_gpr> ...

Optimizing unit <single_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block single_cpu, actual ratio is 82.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1118
 Flip-Flops                                            : 1118

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : single_cpu.ngr
Top Level Output File Name         : single_cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 3872
#      BUF                         : 3
#      GND                         : 3
#      INV                         : 75
#      LUT1                        : 64
#      LUT2                        : 31
#      LUT3                        : 1575
#      LUT4                        : 260
#      LUT4_D                      : 1
#      MUXCY                       : 151
#      MUXF5                       : 859
#      MUXF6                       : 423
#      MUXF7                       : 196
#      MUXF8                       : 96
#      VCC                         : 3
#      XORCY                       : 132
# FlipFlops/Latches                : 1118
#      FD                          : 48
#      FD_1                        : 9
#      FDCE                        : 32
#      FDE                         : 994
#      FDRE                        : 32
#      FDS                         : 3
# RAMS                             : 2
#      RAMB16_S36                  : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 29
#      IBUF                        : 11
#      IBUFG                       : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     1549  out of   1920    80%  
 Number of Slice Flip Flops:           1118  out of   3840    29%  
 Number of 4 input LUTs:               2006  out of   3840    52%  
 Number of IOs:                          30
 Number of bonded IOBs:                  29  out of    173    16%  
 Number of BRAMs:                         2  out of     12    16%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iclk                               | IBUFG+BUFG             | 69    |
anti_jitter/button_out_01          | BUFG                   | 1049  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------+------------------------+-------+
Control Signal                                      | Buffer(FF name)        | Load  |
----------------------------------------------------+------------------------+-------+
anti_jitter/button_out_1(anti_jitter/button_out_1:Q)| NONE(RegFile/mem_0_3)  | 32    |
----------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 29.742ns (Maximum Frequency: 33.622MHz)
   Minimum input arrival time before clock: 12.720ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iclk'
  Clock period: 18.969ns (frequency: 52.718MHz)
  Total number of paths / destination ports: 15039 / 132
-------------------------------------------------------------------------
Delay:               18.969ns (Levels of Logic = 40)
  Source:            anti_jitter/button_out_1 (FF)
  Destination:       code_0 (FF)
  Source Clock:      iclk rising
  Destination Clock: iclk rising

  Data Path: anti_jitter/button_out_1 to code_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             77   0.720   2.306  anti_jitter/button_out_1 (anti_jitter/button_out_1)
     LUT4_D:I1->O        128   0.551   2.598  cALUsrc/S<0>1 (N1)
     LUT4:I1->O            2   0.551   0.000  alu/Madd_result_add_lut<0> (alu/Madd_result_add_lut<0>)
     MUXCY:S->O            1   0.500   0.000  alu/Madd_result_add_cy<0> (alu/Madd_result_add_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<1> (alu/Madd_result_add_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<2> (alu/Madd_result_add_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<3> (alu/Madd_result_add_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<4> (alu/Madd_result_add_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<5> (alu/Madd_result_add_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<6> (alu/Madd_result_add_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<7> (alu/Madd_result_add_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<8> (alu/Madd_result_add_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<9> (alu/Madd_result_add_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<10> (alu/Madd_result_add_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<11> (alu/Madd_result_add_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<12> (alu/Madd_result_add_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<13> (alu/Madd_result_add_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<14> (alu/Madd_result_add_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<15> (alu/Madd_result_add_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<16> (alu/Madd_result_add_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<17> (alu/Madd_result_add_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<18> (alu/Madd_result_add_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<19> (alu/Madd_result_add_cy<19>)
     XORCY:CI->O           1   0.904   0.801  alu/Madd_result_add_xor<20> (alu/result_add<20>)
     INV:I->O              1   0.551   0.000  alu/Mmux_result_5251_INV_0 (alu/Mmux_result_525)
     MUXF5:I1->O           1   0.360   0.000  alu/Mmux_result_4_f5_11 (alu/Mmux_result_4_f512)
     MUXF6:I0->O           2   0.342   1.216  alu/Mmux_result_2_f6_11 (alu/result<20>1)
     LUT4:I0->O            1   0.551   0.000  isBranch_wg_lut<1> (isBranch_wg_lut<1>)
     MUXCY:S->O            1   0.500   0.000  isBranch_wg_cy<1> (isBranch_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<2> (isBranch_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<3> (isBranch_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<4> (isBranch_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<5> (isBranch_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<6> (isBranch_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<7> (isBranch_wg_cy<7>)
     MUXCY:CI->O           9   0.303   1.124  isBranch_wg_cy<8> (isBranch)
     MUXF5:S->O            2   0.621   1.072  jump/S<8> (pc<8>)
     LUT3:I1->O            1   0.551   0.000  Mmux_code_mux0000_61 (Mmux_code_mux0000_61)
     MUXF5:I1->O           1   0.360   0.000  Mmux_code_mux0000_5_f5 (Mmux_code_mux0000_5_f5)
     MUXF6:I0->O           1   0.342   0.000  Mmux_code_mux0000_3_f6 (Mmux_code_mux0000_3_f6)
     MUXF7:I1->O           1   0.342   0.000  Mmux_code_mux0000_2_f7 (code_mux0000<0>)
     FD:D                      0.203          code_0
    ----------------------------------------
    Total                     18.969ns (9.852ns logic, 9.117ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'anti_jitter/button_out_01'
  Clock period: 29.742ns (frequency: 33.622MHz)
  Total number of paths / destination ports: 4235541 / 1049
-------------------------------------------------------------------------
Delay:               14.871ns (Levels of Logic = 40)
  Source:            RegFile/mem_0_0 (FF)
  Destination:       pc_reg/t_pc_8 (FF)
  Source Clock:      anti_jitter/button_out_01 rising
  Destination Clock: anti_jitter/button_out_01 falling

  Data Path: RegFile/mem_0_0 to pc_reg/t_pc_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   1.102  RegFile/mem_0_0 (RegFile/mem_0_0)
     LUT3:I1->O            1   0.551   0.000  RegFile/Mmux_o_op1_10 (RegFile/Mmux_o_op1_10)
     MUXF5:I0->O           1   0.360   0.000  RegFile/Mmux_o_op1_8_f5 (RegFile/Mmux_o_op1_8_f5)
     MUXF6:I0->O           1   0.342   0.000  RegFile/Mmux_o_op1_6_f6 (RegFile/Mmux_o_op1_6_f6)
     MUXF7:I0->O           1   0.342   0.000  RegFile/Mmux_o_op1_4_f7 (RegFile/Mmux_o_op1_4_f7)
     MUXF8:I0->O           4   0.342   0.985  RegFile/Mmux_o_op1_2_f8 (Rdata1<0>)
     LUT4:I2->O            2   0.551   0.000  alu/Madd_result_add_lut<0> (alu/Madd_result_add_lut<0>)
     MUXCY:S->O            1   0.500   0.000  alu/Madd_result_add_cy<0> (alu/Madd_result_add_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<1> (alu/Madd_result_add_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<2> (alu/Madd_result_add_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<3> (alu/Madd_result_add_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<4> (alu/Madd_result_add_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<5> (alu/Madd_result_add_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<6> (alu/Madd_result_add_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<7> (alu/Madd_result_add_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<8> (alu/Madd_result_add_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<9> (alu/Madd_result_add_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<10> (alu/Madd_result_add_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<11> (alu/Madd_result_add_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<12> (alu/Madd_result_add_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<13> (alu/Madd_result_add_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<14> (alu/Madd_result_add_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<15> (alu/Madd_result_add_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<16> (alu/Madd_result_add_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<17> (alu/Madd_result_add_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<18> (alu/Madd_result_add_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  alu/Madd_result_add_cy<19> (alu/Madd_result_add_cy<19>)
     XORCY:CI->O           1   0.904   0.801  alu/Madd_result_add_xor<20> (alu/result_add<20>)
     INV:I->O              1   0.551   0.000  alu/Mmux_result_5251_INV_0 (alu/Mmux_result_525)
     MUXF5:I1->O           1   0.360   0.000  alu/Mmux_result_4_f5_11 (alu/Mmux_result_4_f512)
     MUXF6:I0->O           2   0.342   1.216  alu/Mmux_result_2_f6_11 (alu/result<20>1)
     LUT4:I0->O            1   0.551   0.000  isBranch_wg_lut<1> (isBranch_wg_lut<1>)
     MUXCY:S->O            1   0.500   0.000  isBranch_wg_cy<1> (isBranch_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<2> (isBranch_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<3> (isBranch_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<4> (isBranch_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<5> (isBranch_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<6> (isBranch_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  isBranch_wg_cy<7> (isBranch_wg_cy<7>)
     MUXCY:CI->O           9   0.303   1.124  isBranch_wg_cy<8> (isBranch)
     MUXF5:S->O            2   0.621   0.000  jump/S<8> (pc<8>)
     FD_1:D                    0.203          pc_reg/t_pc_8
    ----------------------------------------
    Total                     14.871ns (9.643ns logic, 5.228ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iclk'
  Total number of paths / destination ports: 1182 / 44
-------------------------------------------------------------------------
Offset:              12.720ns (Levels of Logic = 11)
  Source:            switch<0> (PAD)
  Destination:       code_0 (FF)
  Destination Clock: iclk rising

  Data Path: switch<0> to code_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.821   3.136  switch_0_IBUF (switch_0_IBUF)
     BUF:I->O            257   0.551   3.481  switch_0_IBUF_1 (switch_0_IBUF_1)
     LUT3:I0->O            1   0.551   0.000  RegFile/Mmux_o_op3_991 (RegFile/Mmux_o_op3_991)
     MUXF5:I1->O           1   0.360   0.000  RegFile/Mmux_o_op3_8_f5_21 (RegFile/Mmux_o_op3_8_f522)
     MUXF6:I0->O           1   0.342   0.000  RegFile/Mmux_o_op3_6_f6_21 (RegFile/Mmux_o_op3_6_f622)
     MUXF7:I0->O           1   0.342   0.000  RegFile/Mmux_o_op3_4_f7_21 (RegFile/Mmux_o_op3_4_f722)
     MUXF8:I0->O           1   0.342   0.996  RegFile/Mmux_o_op3_2_f8_21 (R_data<2>)
     LUT3:I1->O            1   0.551   0.000  Mmux_code_mux0000_82 (Mmux_code_mux0000_82)
     MUXF5:I0->O           1   0.360   0.000  Mmux_code_mux0000_6_f5_1 (Mmux_code_mux0000_6_f52)
     MUXF6:I0->O           1   0.342   0.000  Mmux_code_mux0000_4_f6_1 (Mmux_code_mux0000_4_f62)
     MUXF7:I0->O           1   0.342   0.000  Mmux_code_mux0000_2_f7_1 (code_mux0000<2>)
     FD:D                      0.203          code_2
    ----------------------------------------
    Total                     12.720ns (5.107ns logic, 7.613ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iclk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            anode_3 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      iclk rising

  Data Path: anode_3 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.801  anode_3 (anode_3)
     OBUF:I->O                 5.644          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.54 secs
 
--> 

Total memory usage is 214468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    3 (   0 filtered)

