# ğŸ‘‹ Hey, I'm Justin Gahona

ğŸ“ **Electrical Engineering @ Texas Tech University**  
ğŸ† **SDE Program** | Texas Instruments Sponsored  
ğŸ” Focus: RTL Design â€¢ Verification 

---

## ğŸ§  Technical Skills
- **Languages**: Verilog, SystemVerilog, Embedded C, Python
- **Tools**: Icarus Verilog, GTKWave, Code Composer Studio, VS Code, Git
- **Interests**: RTL Design, Digital Logic Verification, Embedded Systems

---

## ğŸ“‚ Featured Projects

### ğŸ”¹ [16-bit Divider in Verilog](https://github.com/Gahona06/Verilog-16bit-divider)
Multi-cycle divider using FSM and shift-subtract logic. Modularized into control, datapath, and wrapper.

### ğŸ”¹ [8-bit ALU](https://github.com/Gahona06/verilog-8bit-ALU)
Modular arithmetic and logic unit with individual logic blocks and full testbenches.

---

## ğŸ“« Connect With Me
- ğŸ“ Based in **Lubbock, TX**
- ğŸ”— [LinkedIn](https://linkedin.com/in/justin-gahona)


<!--
**Gahona06/Gahona06** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
