

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Apr 11 15:44:32 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        assignment7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.540|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         4|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (tmp_1)
	3  / (!tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %y_V), !map !44"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i24]* %c_V), !map !48"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24 %x_V), !map !54"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_V_read = call i24 @_ssdm_op_Read.ap_none.i24(i24 %x_V)" [firFixed.cpp:3]   --->   Operation 11 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %y_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firFixed.cpp:4]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i24]* %c_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firFixed.cpp:5]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24 %x_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firFixed.cpp:6]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0" [firFixed.cpp:13]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i48 [ 0, %codeRepl ], [ %acc_V, %_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ]"   --->   Operation 16 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i3 [ 3, %codeRepl ], [ %i_1, %_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i, i32 2)" [firFixed.cpp:13]   --->   Operation 18 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %1" [firFixed.cpp:13]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.13ns)   --->   "%tmp_2 = icmp eq i3 %i, 0" [firFixed.cpp:16]   --->   Operation 21 'icmp' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %2, label %_ifconv" [firFixed.cpp:16]   --->   Operation 22 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i3 %i to i2" [firFixed.cpp:20]   --->   Operation 23 'trunc' 'tmp_3' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i24 %x_V_read, i24* @shift_reg_V_0, align 16" [firFixed.cpp:18]   --->   Operation 24 'store' <Predicate = (!tmp_1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = zext i3 %i to i64" [firFixed.cpp:24]   --->   Operation 25 'zext' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr [4 x i24]* %c_V, i64 0, i64 %tmp_6" [firFixed.cpp:24]   --->   Operation 26 'getelementptr' 'c_V_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%c_V_load = load i24* %c_V_addr, align 4" [firFixed.cpp:24]   --->   Operation 27 'load' 'c_V_load' <Predicate = (!tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, -1" [firFixed.cpp:13]   --->   Operation 28 'add' 'i_1' <Predicate = (!tmp_1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_V_2_load = load i24* @shift_reg_V_2, align 4" [firFixed.cpp:20]   --->   Operation 29 'load' 'shift_reg_V_2_load' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_V_0_load = load i24* @shift_reg_V_0, align 4" [firFixed.cpp:20]   --->   Operation 30 'load' 'shift_reg_V_0_load' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_V_1_load = load i24* @shift_reg_V_1, align 4" [firFixed.cpp:20]   --->   Operation 31 'load' 'shift_reg_V_1_load' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %tmp_3, 1" [firFixed.cpp:20]   --->   Operation 32 'icmp' 'sel_tmp' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node current_data_V)   --->   "%sel_tmp1 = select i1 %sel_tmp, i24 %shift_reg_V_0_load, i24 %shift_reg_V_2_load" [firFixed.cpp:20]   --->   Operation 33 'select' 'sel_tmp1' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.95ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_3, -2" [firFixed.cpp:20]   --->   Operation 34 'icmp' 'sel_tmp2' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.69ns) (out node of the LUT)   --->   "%current_data_V = select i1 %sel_tmp2, i24 %shift_reg_V_1_load, i24 %sel_tmp1" [firFixed.cpp:20]   --->   Operation 35 'select' 'current_data_V' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.13ns)   --->   "switch i2 %tmp_3, label %branch3 [
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [firFixed.cpp:21]   --->   Operation 36 'switch' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 1.13>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "store i24 %current_data_V, i24* @shift_reg_V_2, align 4" [firFixed.cpp:21]   --->   Operation 37 'store' <Predicate = (!tmp_2 & tmp_3 == 2)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "store i24 %current_data_V, i24* @shift_reg_V_1, align 4" [firFixed.cpp:21]   --->   Operation 38 'store' <Predicate = (!tmp_2 & tmp_3 == 1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i"   --->   Operation 39 'br' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [firFixed.cpp:19]   --->   Operation 40 'br' <Predicate = (!tmp_1 & tmp_2)> <Delay = 1.76>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%c_V_load = load i24* %c_V_addr, align 4" [firFixed.cpp:24]   --->   Operation 41 'load' 'c_V_load' <Predicate = (!tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 6.54>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_s = phi i24 [ %x_V_read, %2 ], [ %current_data_V, %branch3 ]"   --->   Operation 42 'phi' 'p_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%r_V = sext i24 %p_s to i48" [firFixed.cpp:24]   --->   Operation 43 'sext' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = sext i24 %c_V_load to i48" [firFixed.cpp:24]   --->   Operation 44 'sext' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (6.54ns)   --->   "%r_V_2 = mul nsw i48 %tmp_8, %r_V" [firFixed.cpp:24]   --->   Operation 45 'mul' 'r_V_2' <Predicate = (!tmp_1)> <Delay = 6.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [firFixed.cpp:13]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firFixed.cpp:14]   --->   Operation 47 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %branch3" [firFixed.cpp:21]   --->   Operation 48 'br' <Predicate = (!tmp_2 & tmp_3 == 2)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %branch3" [firFixed.cpp:21]   --->   Operation 49 'br' <Predicate = (!tmp_2 & tmp_3 == 1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (3.10ns)   --->   "%acc_V = add i48 %p_Val2_s, %r_V_2" [firFixed.cpp:24]   --->   Operation 50 'add' 'acc_V' <Predicate = (!tmp_1)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [firFixed.cpp:25]   --->   Operation 51 'specregionend' 'empty_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [firFixed.cpp:13]   --->   Operation 52 'br' <Predicate = (!tmp_1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i48P(i48* %y_V, i48 %p_Val2_s)" [firFixed.cpp:26]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [firFixed.cpp:27]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc.V') with incoming values : ('acc.V', firFixed.cpp:24) [17]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firFixed.cpp:13) [18]  (0 ns)
	'getelementptr' operation ('c_V_addr', firFixed.cpp:24) [52]  (0 ns)
	'load' operation ('c_V_load', firFixed.cpp:24) on array 'c_V' [53]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('c_V_load', firFixed.cpp:24) on array 'c_V' [53]  (2.32 ns)

 <State 4>: 6.54ns
The critical path consists of the following:
	'phi' operation ('current_data.V') with incoming values : ('x_V_read', firFixed.cpp:3) ('current_data.V', firFixed.cpp:20) [49]  (0 ns)
	'mul' operation ('r.V', firFixed.cpp:24) [55]  (6.54 ns)

 <State 5>: 3.1ns
The critical path consists of the following:
	'add' operation ('acc.V', firFixed.cpp:24) [56]  (3.1 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
