# SPDX-FileCopyrightText: 2023 Serdar SayÄ±n <https://serdarsayin.com>
#
# SPDX-License-Identifier: Apache-2.0

all: sim

# Set full path to the shared obj that ld links against as default.
# I am not planning to rewrite ISS parts to support old libstdc++ versions.
# Other solutions seemed to be convoluted.
# You may also choose to link against the one distributed with Vivado Suite. 
# CXX 20 is required.

SVLIB_DEF      = -sv_lib $(basename $(notdir $(SVDPI)))

# My version string is as follows:
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Tool Version Limit: 2022.10

define compile_uvm_template
$(BUILD_DIR)COMPILE_$(1): $(BUILD_DIR)COMPILE_RTL $($(1)_FLIST) $($(1)_DIR) $(INSTR_FEED) | $(BUILD_DIR)
	xvlog -sv -f $($(1)_FLIST) -L uvm
	touch $(BUILD_DIR)COMPILE_$(1)
endef

define xelab_uvm_template
$(SCRIPT_DIR)$(1): $(BUILD_DIR)COMPILE_$(shell echo '$(1)' | tr '[:lower:]' '[:upper:]') | $(SVDPI) $(SCRIPT_DIR)
	$(4) xelab $(2) $(3) -relax -s $(1) $(5) -a
	mv axsim.sh $(SCRIPT_DIR)$(1)
endef


run: run_uvm_top run_uvm_bfm run_riscv_decoder

sim: $(SIM_TARGETS)

$(SCRIPT_DIR)top: $(RTL_FLIST) | firmware $(SCRIPT_DIR)
	xvlog -sv -f $^ -define DEBUG=1 $(EXTRAPARAMS)
	xvlog -sv $(TB_DIR)tb_top_level.sv
	echo "#!/bin/sh" > $@ 
	echo "xelab tb_top_level -relax -s tb_fpga_top -R" >> $@
	chmod +x $@


run_uvm_top: $(SCRIPT_DIR)uvm_top | sim
	./$^ -testplusarg UVM_TESTNAME=top_test \
		-testplusarg UVM_VERBOSITY=$(UVM_VERBOSITY) \
		-testplusarg UVM_CONFIG_DB_TRACE -R

run_uvm_bfm: $(SCRIPT_DIR)uvm_bfm | sim
	./$^ -testplusarg UVM_TESTNAME=bfm_test \
		-testplusarg UVM_VERBOSITY=$(UVM_VERBOSITY) \
		-testplusarg UVM_CONFIG_DB_TRACE -R

run_riscv_decoder: $(SCRIPT_DIR)riscv_decoder | sim
	LD_PRELOAD=$(SOLIB_STDCXX) LD_LIBRARY_PATH=$(PROJECT_ROOT) ./$^ \
		-testplusarg UVM_TESTNAME=riscv_decoder_from_file_test \
		-testplusarg UVM_VERBOSITY=$(UVM_VERBOSITY) \
		-testplusarg UVM_CONFIG_DB_TRACE -R


#lib_vivado: $(DECODER_SRCS) $(EXPORTER_SRCS) $(DISAS_SRCS)
#	xsc $(DECODER_SRCS) $(EXPORTER_SRCS) $(DISAS_SRCS) --gcc_compile_options $(DECODER_INC) --gcc_compile_options $(COMMON_INC) --gcc_compile_options $(DISAS_INC) -cppversion 20

$(foreach target,$(UVM_TARGETS),$(eval $(call compile_uvm_template,$(target))))

$(eval $(call xelab_uvm_template,uvm_bfm,bfm_untimed_tb,bfm_hdl_th,,,))
$(eval $(call xelab_uvm_template,uvm_top,top_tb,top_th,,,))
$(eval $(call xelab_uvm_template,riscv_decoder,tb_riscv_decoder,,LD_PRELOAD=$(SOLIB_STDCXX),$(SVLIB_DEF)))

$(BUILD_DIR)COMPILE_RTL: $(RTL_FLIST) | $(BUILD_DIR)
	xvlog -sv -f $^ -L uvm -define DEBUG=1 $(EXTRAPARAMS)
	touch $@


