

================================================================
== Vivado HLS Report for 'calcOrientationHist'
================================================================
* Date:           Wed Dec  5 18:30:09 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|         1|          -|          -|    40|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        64|          2|          2|     ?|    yes   |
        |- Loop 3     |  108|  108|         4|          3|          3|    36|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 64
  * Pipeline-1: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 2
  Pipeline-0 : II = 2, D = 64, States = { 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
  Pipeline-1 : II = 3, D = 4, States = { 86 87 88 89 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	16  / (!exitcond2)
	17  / (exitcond2)
17 --> 
	83  / (tmp_510)
	82  / (!tmp_510 & !or_cond_213)
	18  / (!tmp_510 & or_cond_213)
18 --> 
	82  / (tmp_529)
	19  / (!tmp_529)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	18  / true
82 --> 
	17  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	90  / (exitcond)
	87  / (!exitcond)
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	86  / true
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.31>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sigma_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sigma_V)"   --->   Operation 91 'read' 'sigma_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temphist_V = alloca [40 x i32], align 4" [./sift.h:334]   --->   Operation 92 'alloca' 'temphist_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%r_V = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %sigma_V_read, i1 false)" [./sift.h:333]   --->   Operation 93 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i33 %r_V to i65" [./sift.h:333]   --->   Operation 94 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%OP2_V_23_cast = sext i32 %sigma_V_read to i65" [./sift.h:333]   --->   Operation 95 'sext' 'OP2_V_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (4.98ns)   --->   "%p_Val2_s = mul i65 %OP2_V_23_cast, %OP1_V_cast" [./sift.h:333]   --->   Operation 96 'mul' 'p_Val2_s' <Predicate = true> <Delay = 4.98> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = trunc i65 %p_Val2_s to i64" [./sift.h:333]   --->   Operation 97 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.33ns)   --->   "%tmp_s = icmp eq i65 %p_Val2_s, 0" [./sift.h:333]   --->   Operation 98 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_s, i32 64)" [./sift.h:333]   --->   Operation 99 'bitselect' 'is_neg' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.40>
ST_2 : Operation 100 [1/1] (1.72ns)   --->   "%tmp_649_cast = sub i64 0, %tmp" [./sift.h:333]   --->   Operation 100 'sub' 'tmp_649_cast' <Predicate = (is_neg & !tmp_s)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.52ns)   --->   "%p_Val2_158 = select i1 %is_neg, i64 %tmp_649_cast, i64 %tmp" [./sift.h:333]   --->   Operation 101 'select' 'p_Val2_158' <Predicate = (!tmp_s)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_386 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_158, i32 32, i32 63)" [./sift.h:333]   --->   Operation 102 'partselect' 'tmp_386' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i32 %tmp_386 to i64" [./sift.h:333]   --->   Operation 103 'zext' 'p_Result_42' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (2.00ns)   --->   "%tmp_490 = call i64 @llvm.ctlz.i64(i64 %p_Result_42, i1 true) nounwind" [./sift.h:333]   --->   Operation 104 'ctlz' 'tmp_490' <Predicate = (!tmp_s)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_1237 = trunc i64 %tmp_490 to i32" [./sift.h:333]   --->   Operation 105 'trunc' 'tmp_1237' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.31ns)   --->   "%tmp_491 = icmp eq i32 %tmp_386, 0" [./sift.h:333]   --->   Operation 106 'icmp' 'tmp_491' <Predicate = (!tmp_s)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_158, i32 31, i32 0)" [./sift.h:333]   --->   Operation 107 'partselect' 'p_Result_s' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_187 = call i64 @llvm.part.set.i64.i32(i64 -1, i32 %p_Result_s, i32 63, i32 32)" [./sift.h:333]   --->   Operation 108 'partset' 'p_Result_187' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.00ns)   --->   "%tmp_492 = call i64 @llvm.ctlz.i64(i64 %p_Result_187, i1 true) nounwind" [./sift.h:333]   --->   Operation 109 'ctlz' 'tmp_492' <Predicate = (!tmp_s)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1238 = trunc i64 %tmp_492 to i32" [./sift.h:333]   --->   Operation 110 'trunc' 'tmp_1238' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.57ns)   --->   "%NZeros = add nsw i32 %tmp_1237, %tmp_1238" [./sift.h:333]   --->   Operation 111 'add' 'NZeros' <Predicate = (!tmp_s)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node msb_idx)   --->   "%num_zeros = select i1 %tmp_491, i32 %NZeros, i32 %tmp_1237" [./sift.h:333]   --->   Operation 112 'select' 'num_zeros' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.57ns) (out node of the LUT)   --->   "%msb_idx = sub nsw i32 95, %num_zeros" [./sift.h:333]   --->   Operation 113 'sub' 'msb_idx' <Predicate = (!tmp_s)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_1239 = trunc i32 %msb_idx to i31" [./sift.h:333]   --->   Operation 114 'trunc' 'tmp_1239' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1240 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [./sift.h:333]   --->   Operation 115 'bitselect' 'tmp_1240' <Predicate = (!tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_165_cast = zext i64 %p_Val2_158 to i96" [./sift.h:333]   --->   Operation 116 'zext' 'p_Val2_165_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.44ns)   --->   "%msb_idx_6 = select i1 %tmp_1240, i31 0, i31 %tmp_1239" [./sift.h:333]   --->   Operation 117 'select' 'msb_idx_6' <Predicate = (!tmp_s)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1241 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_6, i32 5, i32 30)" [./sift.h:333]   --->   Operation 118 'partselect' 'tmp_1241' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.28ns)   --->   "%icmp = icmp eq i26 %tmp_1241, 0" [./sift.h:333]   --->   Operation 119 'icmp' 'icmp' <Predicate = (!tmp_s)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_50)   --->   "%tmp32_V = trunc i64 %p_Val2_158 to i32" [./sift.h:333]   --->   Operation 120 'trunc' 'tmp32_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.55ns)   --->   "%tmp_493 = sub i31 31, %msb_idx_6" [./sift.h:333]   --->   Operation 121 'sub' 'tmp_493' <Predicate = (!tmp_s)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_50)   --->   "%tmp_654_cast = zext i31 %tmp_493 to i32" [./sift.h:333]   --->   Operation 122 'zext' 'tmp_654_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_50)   --->   "%tmp32_V_48 = shl i32 %tmp32_V, %tmp_654_cast" [./sift.h:333]   --->   Operation 123 'shl' 'tmp32_V_48' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1243 = trunc i31 %msb_idx_6 to i7" [./sift.h:333]   --->   Operation 124 'trunc' 'tmp_1243' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.30ns)   --->   "%tmp_1244 = icmp ult i31 %msb_idx_6, 31" [./sift.h:333]   --->   Operation 125 'icmp' 'tmp_1244' <Predicate = (!tmp_s)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.23ns)   --->   "%tmp_1245 = add i7 -31, %tmp_1243" [./sift.h:333]   --->   Operation 126 'add' 'tmp_1245' <Predicate = (!tmp_s)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_49)   --->   "%tmp_1246 = call i96 @llvm.part.select.i96(i96 %p_Val2_165_cast, i32 95, i32 0)" [./sift.h:333]   --->   Operation 127 'partselect' 'tmp_1246' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "%tmp_1247 = sub i7 -2, %tmp_1243" [./sift.h:333]   --->   Operation 128 'sub' 'tmp_1247' <Predicate = (!tmp_s)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_49)   --->   "%tmp_1248 = select i1 %tmp_1244, i96 %tmp_1246, i96 %p_Val2_165_cast" [./sift.h:333]   --->   Operation 129 'select' 'tmp_1248' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_49)   --->   "%tmp_1249 = select i1 %tmp_1244, i7 %tmp_1247, i7 %tmp_1245" [./sift.h:333]   --->   Operation 130 'select' 'tmp_1249' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_49)   --->   "%tmp_1250 = zext i7 %tmp_1249 to i96" [./sift.h:333]   --->   Operation 131 'zext' 'tmp_1250' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_49)   --->   "%tmp_1251 = lshr i96 %tmp_1248, %tmp_1250" [./sift.h:333]   --->   Operation 132 'lshr' 'tmp_1251' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (2.22ns) (out node of the LUT)   --->   "%tmp32_V_49 = trunc i96 %tmp_1251 to i32" [./sift.h:333]   --->   Operation 133 'trunc' 'tmp32_V_49' <Predicate = (!tmp_s)> <Delay = 2.22>
ST_3 : Operation 134 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_50 = select i1 %icmp, i32 %tmp32_V_48, i32 %tmp32_V_49" [./sift.h:333]   --->   Operation 134 'select' 'tmp32_V_50' <Predicate = (!tmp_s)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 135 [2/2] (8.28ns)   --->   "%f_16 = uitofp i32 %tmp32_V_50 to float" [./sift.h:333]   --->   Operation 135 'uitofp' 'f_16' <Predicate = (!tmp_s)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 136 [1/2] (8.28ns)   --->   "%f_16 = uitofp i32 %tmp32_V_50 to float" [./sift.h:333]   --->   Operation 136 'uitofp' 'f_16' <Predicate = (!tmp_s)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp32_V_71 = bitcast float %f_16 to i32" [./sift.h:333]   --->   Operation 137 'bitcast' 'tmp32_V_71' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_71, i32 23, i32 30)" [./sift.h:333]   --->   Operation 138 'partselect' 'p_Result_44' <Predicate = (!tmp_s)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.72>
ST_6 : Operation 139 [1/1] (0.98ns)   --->   "%tmp_494 = icmp ne i8 %p_Result_44, -98" [./sift.h:333]   --->   Operation 139 'icmp' 'tmp_494' <Predicate = (!tmp_s)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_64_trunc)   --->   "%tmp_1253 = trunc i32 %msb_idx to i8" [./sift.h:333]   --->   Operation 140 'trunc' 'tmp_1253' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_64_trunc)   --->   "%tmp83_cast_cast = select i1 %tmp_494, i8 96, i8 95" [./sift.h:333]   --->   Operation 141 'select' 'tmp83_cast_cast' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_64_trunc = add i8 %tmp_1253, %tmp83_cast_cast" [./sift.h:333]   --->   Operation 142 'add' 'p_Repl2_64_trunc' <Predicate = (!tmp_s)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_495 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_64_trunc)" [./sift.h:333]   --->   Operation 143 'bitconcatenate' 'tmp_495' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_188 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_71, i9 %tmp_495, i32 23, i32 31)" [./sift.h:333]   --->   Operation 144 'partset' 'p_Result_188' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_188 to float" [./sift.h:333]   --->   Operation 145 'bitcast' 'f' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.45ns)   --->   "%p_03_i8 = select i1 %tmp_s, float 0.000000e+00, float %f" [./sift.h:333]   --->   Operation 146 'select' 'p_03_i8' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.34>
ST_7 : Operation 147 [7/7] (8.34ns)   --->   "%v_assign = fdiv float -1.000000e+00, %p_03_i8" [./sift.h:333]   --->   Operation 147 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.34>
ST_8 : Operation 148 [6/7] (8.34ns)   --->   "%v_assign = fdiv float -1.000000e+00, %p_03_i8" [./sift.h:333]   --->   Operation 148 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.34>
ST_9 : Operation 149 [5/7] (8.34ns)   --->   "%v_assign = fdiv float -1.000000e+00, %p_03_i8" [./sift.h:333]   --->   Operation 149 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.34>
ST_10 : Operation 150 [4/7] (8.34ns)   --->   "%v_assign = fdiv float -1.000000e+00, %p_03_i8" [./sift.h:333]   --->   Operation 150 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.34>
ST_11 : Operation 151 [3/7] (8.34ns)   --->   "%v_assign = fdiv float -1.000000e+00, %p_03_i8" [./sift.h:333]   --->   Operation 151 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.34>
ST_12 : Operation 152 [2/7] (8.34ns)   --->   "%v_assign = fdiv float -1.000000e+00, %p_03_i8" [./sift.h:333]   --->   Operation 152 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.34>
ST_13 : Operation 153 [1/7] (8.34ns)   --->   "%v_assign = fdiv float -1.000000e+00, %p_03_i8" [./sift.h:333]   --->   Operation 153 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.99>
ST_14 : Operation 154 [1/1] (2.65ns)   --->   "%d_assign_s = fpext float %v_assign to double" [./sift.h:333]   --->   Operation 154 'fpext' 'd_assign_s' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_s to i64" [./sift.h:333]   --->   Operation 155 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1254 = trunc i64 %ireg_V to i63" [./sift.h:333]   --->   Operation 156 'trunc' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./sift.h:333]   --->   Operation 157 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./sift.h:333]   --->   Operation 158 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_1256 = trunc i64 %ireg_V to i52" [./sift.h:333]   --->   Operation 159 'trunc' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.33ns)   --->   "%tmp_498 = icmp eq i63 %tmp_1254, 0" [./sift.h:333]   --->   Operation 160 'icmp' 'tmp_498' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.12>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%radius_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %radius)"   --->   Operation 161 'read' 'radius_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%c0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c0)"   --->   Operation 162 'read' 'c0_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%r0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r0)"   --->   Operation 163 'read' 'r0_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%img_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_cols_read)"   --->   Operation 164 'read' 'img_cols_read_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%img_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_rows_read)"   --->   Operation 165 'read' 'img_rows_read_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%img_val_V_offset_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_val_V_offset)"   --->   Operation 166 'read' 'img_val_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_496 = zext i11 %exp_tmp_V to i12" [./sift.h:333]   --->   Operation 167 'zext' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_497 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1256)" [./sift.h:333]   --->   Operation 168 'bitconcatenate' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_189 = zext i53 %tmp_497 to i54" [./sift.h:333]   --->   Operation 169 'zext' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.67ns)   --->   "%man_V_21 = sub i54 0, %p_Result_189" [./sift.h:333]   --->   Operation 170 'sub' 'man_V_21' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.53ns)   --->   "%man_V_22 = select i1 %isneg, i54 %man_V_21, i54 %p_Result_189" [./sift.h:333]   --->   Operation 171 'select' 'man_V_22' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_496" [./sift.h:333]   --->   Operation 172 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (1.11ns)   --->   "%tmp_499 = icmp sgt i12 %F2, 16" [./sift.h:333]   --->   Operation 173 'icmp' 'tmp_499' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (1.26ns)   --->   "%tmp_500 = add i12 -16, %F2" [./sift.h:333]   --->   Operation 174 'add' 'tmp_500' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (1.26ns)   --->   "%tmp_501 = sub i12 16, %F2" [./sift.h:333]   --->   Operation 175 'sub' 'tmp_501' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_499, i12 %tmp_500, i12 %tmp_501" [./sift.h:333]   --->   Operation 176 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [./sift.h:333]   --->   Operation 177 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (1.11ns)   --->   "%tmp_502 = icmp eq i12 %F2, 16" [./sift.h:333]   --->   Operation 178 'icmp' 'tmp_502' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1257 = trunc i54 %man_V_22 to i32" [./sift.h:333]   --->   Operation 179 'trunc' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (1.11ns)   --->   "%tmp_503 = icmp ult i12 %sh_amt, 54" [./sift.h:333]   --->   Operation 180 'icmp' 'tmp_503' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1258 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./sift.h:333]   --->   Operation 181 'partselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.94ns)   --->   "%icmp11 = icmp eq i7 %tmp_1258, 0" [./sift.h:333]   --->   Operation 182 'icmp' 'icmp11' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_504 = zext i32 %sh_amt_cast to i54" [./sift.h:333]   --->   Operation 183 'zext' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_505 = ashr i54 %man_V_22, %tmp_504" [./sift.h:333]   --->   Operation 184 'ashr' 'tmp_505' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_1259 = trunc i54 %tmp_505 to i32" [./sift.h:333]   --->   Operation 185 'trunc' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%p_078_s = select i1 %isneg, i32 -1, i32 0" [./sift.h:333]   --->   Operation 186 'select' 'p_078_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_506 = shl i32 %tmp_1257, %sh_amt_cast" [./sift.h:333]   --->   Operation 187 'shl' 'tmp_506' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp60 = xor i1 %tmp_498, true" [./sift.h:333]   --->   Operation 188 'xor' 'sel_tmp60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp61 = and i1 %tmp_502, %sel_tmp60" [./sift.h:333]   --->   Operation 189 'and' 'sel_tmp61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.46ns)   --->   "%sel_tmp65_demorgan = or i1 %tmp_498, %tmp_502" [./sift.h:333]   --->   Operation 190 'or' 'sel_tmp65_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp66)   --->   "%sel_tmp65 = xor i1 %sel_tmp65_demorgan, true" [./sift.h:333]   --->   Operation 191 'xor' 'sel_tmp65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp66 = and i1 %tmp_499, %sel_tmp65" [./sift.h:333]   --->   Operation 192 'and' 'sel_tmp66' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp68)   --->   "%sel_tmp67 = xor i1 %tmp_503, true" [./sift.h:333]   --->   Operation 193 'xor' 'sel_tmp67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp68 = and i1 %sel_tmp66, %sel_tmp67" [./sift.h:333]   --->   Operation 194 'and' 'sel_tmp68' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp74 = and i1 %sel_tmp66, %tmp_503" [./sift.h:333]   --->   Operation 195 'and' 'sel_tmp74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp81)   --->   "%sel_tmp80_demorgan = or i1 %sel_tmp65_demorgan, %tmp_499" [./sift.h:333]   --->   Operation 196 'or' 'sel_tmp80_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp81)   --->   "%sel_tmp80 = xor i1 %sel_tmp80_demorgan, true" [./sift.h:333]   --->   Operation 197 'xor' 'sel_tmp80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp81 = and i1 %icmp11, %sel_tmp80" [./sift.h:333]   --->   Operation 198 'and' 'sel_tmp81' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp81, i32 %tmp_506, i32 %tmp_1259" [./sift.h:333]   --->   Operation 199 'select' 'newSel' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp81, %sel_tmp74" [./sift.h:333]   --->   Operation 200 'or' 'or_cond' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel20 = select i1 %sel_tmp68, i32 %p_078_s, i32 %tmp_1257" [./sift.h:333]   --->   Operation 201 'select' 'newSel20' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%or_cond7 = or i1 %sel_tmp68, %sel_tmp61" [./sift.h:333]   --->   Operation 202 'or' 'or_cond7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node expf_scale_V)   --->   "%newSel21 = select i1 %or_cond, i32 %newSel, i32 %newSel20" [./sift.h:333]   --->   Operation 203 'select' 'newSel21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond8 = or i1 %or_cond, %or_cond7" [./sift.h:333]   --->   Operation 204 'or' 'or_cond8' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (0.45ns) (out node of the LUT)   --->   "%expf_scale_V = select i1 %or_cond8, i32 %newSel21, i32 0" [./sift.h:333]   --->   Operation 205 'select' 'expf_scale_V' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (0.97ns)   --->   "br label %.preheader" [./sift.h:338]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.97>

State 16 <SV = 15> <Delay = 1.99>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_12, %0 ], [ 0, %.preheader.preheader_ifconv ]"   --->   Operation 207 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.90ns)   --->   "%exitcond2 = icmp eq i6 %i, -24" [./sift.h:338]   --->   Operation 208 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 209 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (1.18ns)   --->   "%i_12 = add i6 %i, 1" [./sift.h:338]   --->   Operation 210 'add' 'i_12' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %1, label %0" [./sift.h:338]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_509 = zext i6 %i to i64" [./sift.h:339]   --->   Operation 212 'zext' 'tmp_509' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%temphist_V_addr = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_509" [./sift.h:339]   --->   Operation 213 'getelementptr' 'temphist_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.99ns)   --->   "store i32 0, i32* %temphist_V_addr, align 4" [./sift.h:339]   --->   Operation 214 'store' <Predicate = (!exitcond2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader" [./sift.h:338]   --->   Operation 215 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (1.57ns)   --->   "%i_15 = sub nsw i32 0, %radius_read" [./sift.h:346]   --->   Operation 216 'sub' 'i_15' <Predicate = (exitcond2)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (1.57ns)   --->   "%tmp_507 = add nsw i32 -1, %img_rows_read_2" [./sift.h:348]   --->   Operation 217 'add' 'tmp_507' <Predicate = (exitcond2)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (1.57ns)   --->   "%tmp_508 = add nsw i32 -1, %img_cols_read_2" [./sift.h:355]   --->   Operation 218 'add' 'tmp_508' <Predicate = (exitcond2)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %expf_scale_V to i64" [./sift.h:365]   --->   Operation 219 'sext' 'OP2_V' <Predicate = (exitcond2)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_1260 = trunc i32 %img_val_V_offset_rea to i3"   --->   Operation 220 'trunc' 'tmp_1260' <Predicate = (exitcond2)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.97ns)   --->   "br label %2" [./sift.h:346]   --->   Operation 221 'br' <Predicate = (exitcond2)> <Delay = 0.97>

State 17 <SV = 16> <Delay = 5.02>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ %i_15, %1 ], [ %i_14, %.loopexit ]"   --->   Operation 222 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (1.31ns)   --->   "%tmp_510 = icmp sgt i32 %i1, %radius_read" [./sift.h:346]   --->   Operation 223 'icmp' 'tmp_510' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp_510, label %7, label %3" [./sift.h:346]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (1.57ns)   --->   "%r = add nsw i32 %i1, %r0_read" [./sift.h:347]   --->   Operation 225 'add' 'r' <Predicate = (!tmp_510)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (1.31ns)   --->   "%tmp_511 = icmp sgt i32 %r, 0" [./sift.h:348]   --->   Operation 226 'icmp' 'tmp_511' <Predicate = (!tmp_510)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (1.31ns)   --->   "%tmp_512 = icmp slt i32 %r, %tmp_507" [./sift.h:348]   --->   Operation 227 'icmp' 'tmp_512' <Predicate = (!tmp_510)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (0.46ns)   --->   "%or_cond_213 = and i1 %tmp_511, %tmp_512" [./sift.h:348]   --->   Operation 228 'and' 'or_cond_213' <Predicate = (!tmp_510)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %or_cond_213, label %4, label %.loopexit" [./sift.h:348]   --->   Operation 229 'br' <Predicate = (!tmp_510)> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_1261 = trunc i32 %r to i10" [./sift.h:347]   --->   Operation 230 'trunc' 'tmp_1261' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_264_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1261, i8 0)" [./sift.h:359]   --->   Operation 231 'bitconcatenate' 'tmp_264_cast' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_1262 = trunc i32 %r to i10" [./sift.h:359]   --->   Operation 232 'trunc' 'tmp_1262' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (1.27ns)   --->   "%tmp_1263 = add i10 1, %tmp_1262" [./sift.h:359]   --->   Operation 233 'add' 'tmp_1263' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_266_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1263, i8 0)" [./sift.h:359]   --->   Operation 234 'bitconcatenate' 'tmp_266_cast' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_1264 = trunc i32 %r to i10" [./sift.h:359]   --->   Operation 235 'trunc' 'tmp_1264' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (1.27ns)   --->   "%tmp_1265 = add i10 -1, %tmp_1264" [./sift.h:359]   --->   Operation 236 'add' 'tmp_1265' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_268_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1265, i8 0)" [./sift.h:365]   --->   Operation 237 'bitconcatenate' 'tmp_268_cast' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (5.02ns)   --->   "%tmp_513 = mul nsw i32 %i1, %i1" [./sift.h:365]   --->   Operation 238 'mul' 'tmp_513' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.97ns)   --->   "br label %5" [./sift.h:351]   --->   Operation 239 'br' <Predicate = (!tmp_510 & or_cond_213)> <Delay = 0.97>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%temphist_V_addr_1 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 36" [./sift.h:374]   --->   Operation 240 'getelementptr' 'temphist_V_addr_1' <Predicate = (tmp_510)> <Delay = 0.00>
ST_17 : Operation 241 [2/2] (1.99ns)   --->   "%temphist_V_load = load i32* %temphist_V_addr_1, align 16" [./sift.h:374]   --->   Operation 241 'load' 'temphist_V_load' <Predicate = (tmp_510)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%temphist_V_addr_3 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 37" [./sift.h:375]   --->   Operation 242 'getelementptr' 'temphist_V_addr_3' <Predicate = (tmp_510)> <Delay = 0.00>
ST_17 : Operation 243 [2/2] (1.99ns)   --->   "%temphist_V_load_1 = load i32* %temphist_V_addr_3, align 4" [./sift.h:375]   --->   Operation 243 'load' 'temphist_V_load_1' <Predicate = (tmp_510)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 18 <SV = 17> <Delay = 6.59>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%j6 = phi i32 [ %i_15, %4 ], [ %j_6, %._crit_edge ]"   --->   Operation 244 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (1.31ns)   --->   "%tmp_529 = icmp sgt i32 %j6, %radius_read" [./sift.h:351]   --->   Operation 245 'icmp' 'tmp_529' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %tmp_529, label %.loopexit.loopexit, label %6" [./sift.h:351]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_530 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str57)" [./sift.h:351]   --->   Operation 247 'specregionbegin' 'tmp_530' <Predicate = (!tmp_529)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:353]   --->   Operation 248 'specpipeline' <Predicate = (!tmp_529)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (1.57ns)   --->   "%c = add nsw i32 %j6, %c0_read" [./sift.h:354]   --->   Operation 249 'add' 'c' <Predicate = (!tmp_529)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (1.31ns)   --->   "%tmp_531 = icmp sgt i32 %c, 0" [./sift.h:355]   --->   Operation 250 'icmp' 'tmp_531' <Predicate = (!tmp_529)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (1.31ns)   --->   "%tmp_532 = icmp slt i32 %c, %tmp_508" [./sift.h:355]   --->   Operation 251 'icmp' 'tmp_532' <Predicate = (!tmp_529)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.46ns)   --->   "%or_cond4 = and i1 %tmp_531, %tmp_532" [./sift.h:355]   --->   Operation 252 'and' 'or_cond4' <Predicate = (!tmp_529)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %or_cond4, label %_ifconv, label %._crit_edge" [./sift.h:355]   --->   Operation 253 'br' <Predicate = (!tmp_529)> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_1266 = trunc i32 %c to i18" [./sift.h:358]   --->   Operation 254 'trunc' 'tmp_1266' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_1267 = add i18 1, %tmp_1266" [./sift.h:358]   --->   Operation 255 'add' 'tmp_1267' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 256 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_269 = add i18 %tmp_264_cast, %tmp_1267" [./sift.h:359]   --->   Operation 256 'add' 'tmp_269' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_269_cast = sext i18 %tmp_269 to i64" [./sift.h:359]   --->   Operation 257 'sext' 'tmp_269_cast' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%img_0_val_V_addr = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_269_cast" [./sift.h:359]   --->   Operation 258 'getelementptr' 'img_0_val_V_addr' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%img_1_val_V_addr = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_269_cast" [./sift.h:359]   --->   Operation 259 'getelementptr' 'img_1_val_V_addr' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%img_2_val_V_addr = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_269_cast" [./sift.h:359]   --->   Operation 260 'getelementptr' 'img_2_val_V_addr' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%img_3_val_V_addr = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_269_cast" [./sift.h:359]   --->   Operation 261 'getelementptr' 'img_3_val_V_addr' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%img_4_val_V_addr = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_269_cast" [./sift.h:359]   --->   Operation 262 'getelementptr' 'img_4_val_V_addr' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%img_5_val_V_addr301 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_269_cast" [./sift.h:359]   --->   Operation 263 'getelementptr' 'img_5_val_V_addr301' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_1268 = trunc i32 %c to i18" [./sift.h:358]   --->   Operation 264 'trunc' 'tmp_1268' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_1269 = add i18 -1, %tmp_1268" [./sift.h:358]   --->   Operation 265 'add' 'tmp_1269' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 266 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_270 = add i18 %tmp_264_cast, %tmp_1269" [./sift.h:359]   --->   Operation 266 'add' 'tmp_270' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_270_cast = zext i18 %tmp_270 to i64" [./sift.h:359]   --->   Operation 267 'zext' 'tmp_270_cast' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%img_0_val_V_addr_4 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_270_cast" [./sift.h:359]   --->   Operation 268 'getelementptr' 'img_0_val_V_addr_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%img_1_val_V_addr_4 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_270_cast" [./sift.h:359]   --->   Operation 269 'getelementptr' 'img_1_val_V_addr_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%img_2_val_V_addr_4 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_270_cast" [./sift.h:359]   --->   Operation 270 'getelementptr' 'img_2_val_V_addr_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%img_3_val_V_addr_4 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_270_cast" [./sift.h:359]   --->   Operation 271 'getelementptr' 'img_3_val_V_addr_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%img_4_val_V_addr_4 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_270_cast" [./sift.h:359]   --->   Operation 272 'getelementptr' 'img_4_val_V_addr_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%img_5_val_V_addr = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_270_cast" [./sift.h:359]   --->   Operation 273 'getelementptr' 'img_5_val_V_addr' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 274 [2/2] (1.99ns)   --->   "%img_0_val_V_load = load i32* %img_0_val_V_addr, align 4" [./sift.h:359]   --->   Operation 274 'load' 'img_0_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 275 [2/2] (1.99ns)   --->   "%img_1_val_V_load = load i26* %img_1_val_V_addr, align 4" [./sift.h:359]   --->   Operation 275 'load' 'img_1_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 276 [2/2] (1.99ns)   --->   "%img_2_val_V_load = load i26* %img_2_val_V_addr, align 4" [./sift.h:359]   --->   Operation 276 'load' 'img_2_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 277 [2/2] (1.99ns)   --->   "%img_3_val_V_load = load i26* %img_3_val_V_addr, align 4" [./sift.h:359]   --->   Operation 277 'load' 'img_3_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 278 [2/2] (1.99ns)   --->   "%img_4_val_V_load = load i26* %img_4_val_V_addr, align 4" [./sift.h:359]   --->   Operation 278 'load' 'img_4_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 279 [2/2] (1.99ns)   --->   "%img_5_val_V_load302 = load i26* %img_5_val_V_addr301, align 4" [./sift.h:359]   --->   Operation 279 'load' 'img_5_val_V_load302' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 280 [2/2] (1.99ns)   --->   "%img_0_val_V_load_4 = load i32* %img_0_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 280 'load' 'img_0_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 281 [2/2] (1.99ns)   --->   "%img_1_val_V_load_4 = load i26* %img_1_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 281 'load' 'img_1_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 282 [2/2] (1.99ns)   --->   "%img_2_val_V_load_4 = load i26* %img_2_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 282 'load' 'img_2_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 283 [2/2] (1.99ns)   --->   "%img_3_val_V_load_4 = load i26* %img_3_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 283 'load' 'img_3_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 284 [2/2] (1.99ns)   --->   "%img_4_val_V_load_4 = load i26* %img_4_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 284 'load' 'img_4_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 285 [2/2] (1.99ns)   --->   "%img_5_val_V_load = load i26* %img_5_val_V_addr, align 4" [./sift.h:359]   --->   Operation 285 'load' 'img_5_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_1270 = trunc i32 %c to i18" [./sift.h:354]   --->   Operation 286 'trunc' 'tmp_1270' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (5.02ns)   --->   "%tmp_557 = mul nsw i32 %j6, %j6" [./sift.h:365]   --->   Operation 287 'mul' 'tmp_557' <Predicate = (!tmp_529 & or_cond4)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/1] (1.57ns)   --->   "%i_op_assign = add nsw i32 %tmp_557, %tmp_513" [./sift.h:365]   --->   Operation 288 'add' 'i_op_assign' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (1.57ns)   --->   "%j_6 = add nsw i32 %j6, 1" [./sift.h:351]   --->   Operation 289 'add' 'j_6' <Predicate = (!tmp_529)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "br label %5" [./sift.h:351]   --->   Operation 290 'br' <Predicate = (!tmp_529)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.35>
ST_19 : Operation 291 [1/2] (1.99ns)   --->   "%img_0_val_V_load = load i32* %img_0_val_V_addr, align 4" [./sift.h:359]   --->   Operation 291 'load' 'img_0_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 292 [1/2] (1.99ns)   --->   "%img_1_val_V_load = load i26* %img_1_val_V_addr, align 4" [./sift.h:359]   --->   Operation 292 'load' 'img_1_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%extLd = sext i26 %img_1_val_V_load to i32" [./sift.h:359]   --->   Operation 293 'sext' 'extLd' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 294 [1/2] (1.99ns)   --->   "%img_2_val_V_load = load i26* %img_2_val_V_addr, align 4" [./sift.h:359]   --->   Operation 294 'load' 'img_2_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%extLd20 = sext i26 %img_2_val_V_load to i32" [./sift.h:359]   --->   Operation 295 'sext' 'extLd20' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 296 [1/2] (1.99ns)   --->   "%img_3_val_V_load = load i26* %img_3_val_V_addr, align 4" [./sift.h:359]   --->   Operation 296 'load' 'img_3_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%extLd21 = sext i26 %img_3_val_V_load to i32" [./sift.h:359]   --->   Operation 297 'sext' 'extLd21' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 298 [1/2] (1.99ns)   --->   "%img_4_val_V_load = load i26* %img_4_val_V_addr, align 4" [./sift.h:359]   --->   Operation 298 'load' 'img_4_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%extLd22 = sext i26 %img_4_val_V_load to i32" [./sift.h:359]   --->   Operation 299 'sext' 'extLd22' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 300 [1/2] (1.99ns)   --->   "%img_5_val_V_load302 = load i26* %img_5_val_V_addr301, align 4" [./sift.h:359]   --->   Operation 300 'load' 'img_5_val_V_load302' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%extLd23 = sext i26 %img_5_val_V_load302 to i32" [./sift.h:359]   --->   Operation 301 'sext' 'extLd23' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (1.13ns)   --->   "%p_Val2_111 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load, i32 %extLd, i32 %extLd20, i32 %extLd21, i32 %extLd22, i32 %extLd23, i3 %tmp_1260)" [./sift.h:359]   --->   Operation 302 'mux' 'p_Val2_111' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/2] (1.99ns)   --->   "%img_0_val_V_load_4 = load i32* %img_0_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 303 'load' 'img_0_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 304 [1/2] (1.99ns)   --->   "%img_1_val_V_load_4 = load i26* %img_1_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 304 'load' 'img_1_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%extLd24 = sext i26 %img_1_val_V_load_4 to i32" [./sift.h:359]   --->   Operation 305 'sext' 'extLd24' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 306 [1/2] (1.99ns)   --->   "%img_2_val_V_load_4 = load i26* %img_2_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 306 'load' 'img_2_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%extLd25 = sext i26 %img_2_val_V_load_4 to i32" [./sift.h:359]   --->   Operation 307 'sext' 'extLd25' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 308 [1/2] (1.99ns)   --->   "%img_3_val_V_load_4 = load i26* %img_3_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 308 'load' 'img_3_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%extLd26 = sext i26 %img_3_val_V_load_4 to i32" [./sift.h:359]   --->   Operation 309 'sext' 'extLd26' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 310 [1/2] (1.99ns)   --->   "%img_4_val_V_load_4 = load i26* %img_4_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 310 'load' 'img_4_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%extLd27 = sext i26 %img_4_val_V_load_4 to i32" [./sift.h:359]   --->   Operation 311 'sext' 'extLd27' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 312 [1/2] (1.99ns)   --->   "%img_5_val_V_load = load i26* %img_5_val_V_addr, align 4" [./sift.h:359]   --->   Operation 312 'load' 'img_5_val_V_load' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%extLd28 = sext i26 %img_5_val_V_load to i32" [./sift.h:359]   --->   Operation 313 'sext' 'extLd28' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (1.13ns)   --->   "%p_Val2_112 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_4, i32 %extLd24, i32 %extLd25, i32 %extLd26, i32 %extLd27, i32 %extLd28, i3 %tmp_1260)" [./sift.h:359]   --->   Operation 314 'mux' 'p_Val2_112' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (1.57ns)   --->   "%p_Val2_113 = sub i32 %p_Val2_111, %p_Val2_112" [./sift.h:358]   --->   Operation 315 'sub' 'p_Val2_113' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (1.28ns)   --->   "%tmp_271 = add i18 %tmp_266_cast, %tmp_1270" [./sift.h:359]   --->   Operation 316 'add' 'tmp_271' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_271_cast = sext i18 %tmp_271 to i64" [./sift.h:359]   --->   Operation 317 'sext' 'tmp_271_cast' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%img_0_val_V_addr_5 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_271_cast" [./sift.h:359]   --->   Operation 318 'getelementptr' 'img_0_val_V_addr_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (1.28ns)   --->   "%tmp_272 = add i18 %tmp_268_cast, %tmp_1270" [./sift.h:365]   --->   Operation 319 'add' 'tmp_272' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_272_cast = zext i18 %tmp_272 to i64" [./sift.h:365]   --->   Operation 320 'zext' 'tmp_272_cast' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%img_0_val_V_addr_6 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_272_cast" [./sift.h:365]   --->   Operation 321 'getelementptr' 'img_0_val_V_addr_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%img_1_val_V_addr_5 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_271_cast" [./sift.h:359]   --->   Operation 322 'getelementptr' 'img_1_val_V_addr_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%img_1_val_V_addr_6 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_272_cast" [./sift.h:365]   --->   Operation 323 'getelementptr' 'img_1_val_V_addr_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%img_2_val_V_addr_5 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_271_cast" [./sift.h:359]   --->   Operation 324 'getelementptr' 'img_2_val_V_addr_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%img_2_val_V_addr_6 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_272_cast" [./sift.h:365]   --->   Operation 325 'getelementptr' 'img_2_val_V_addr_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%img_3_val_V_addr_5 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_271_cast" [./sift.h:359]   --->   Operation 326 'getelementptr' 'img_3_val_V_addr_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%img_3_val_V_addr_6 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_272_cast" [./sift.h:365]   --->   Operation 327 'getelementptr' 'img_3_val_V_addr_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%img_4_val_V_addr_5 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_271_cast" [./sift.h:359]   --->   Operation 328 'getelementptr' 'img_4_val_V_addr_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%img_4_val_V_addr_6 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_272_cast" [./sift.h:365]   --->   Operation 329 'getelementptr' 'img_4_val_V_addr_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%img_5_val_V_addr_4 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_271_cast" [./sift.h:359]   --->   Operation 330 'getelementptr' 'img_5_val_V_addr_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%img_5_val_V_addr_5 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_272_cast" [./sift.h:365]   --->   Operation 331 'getelementptr' 'img_5_val_V_addr_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 332 [2/2] (1.99ns)   --->   "%img_0_val_V_load_5 = load i32* %img_0_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 332 'load' 'img_0_val_V_load_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 333 [2/2] (1.99ns)   --->   "%img_1_val_V_load_5 = load i26* %img_1_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 333 'load' 'img_1_val_V_load_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 334 [2/2] (1.99ns)   --->   "%img_2_val_V_load_5 = load i26* %img_2_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 334 'load' 'img_2_val_V_load_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 335 [2/2] (1.99ns)   --->   "%img_3_val_V_load_5 = load i26* %img_3_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 335 'load' 'img_3_val_V_load_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 336 [2/2] (1.99ns)   --->   "%img_4_val_V_load_5 = load i26* %img_4_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 336 'load' 'img_4_val_V_load_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 337 [2/2] (1.99ns)   --->   "%img_5_val_V_load_4 = load i26* %img_5_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 337 'load' 'img_5_val_V_load_4' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 338 [2/2] (1.99ns)   --->   "%img_0_val_V_load_6 = load i32* %img_0_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 338 'load' 'img_0_val_V_load_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 339 [2/2] (1.99ns)   --->   "%img_1_val_V_load_6 = load i26* %img_1_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 339 'load' 'img_1_val_V_load_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 340 [2/2] (1.99ns)   --->   "%img_2_val_V_load_6 = load i26* %img_2_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 340 'load' 'img_2_val_V_load_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 341 [2/2] (1.99ns)   --->   "%img_3_val_V_load_6 = load i26* %img_3_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 341 'load' 'img_3_val_V_load_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 342 [2/2] (1.99ns)   --->   "%img_4_val_V_load_6 = load i26* %img_4_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 342 'load' 'img_4_val_V_load_6' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 343 [2/2] (1.99ns)   --->   "%img_5_val_V_load_5 = load i26* %img_5_val_V_addr_5, align 4" [./sift.h:365]   --->   Operation 343 'load' 'img_5_val_V_load_5' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_19 : Operation 344 [1/1] (1.31ns)   --->   "%tmp_539 = icmp eq i32 %p_Val2_111, %p_Val2_112" [./sift.h:361]   --->   Operation 344 'icmp' 'tmp_539' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%is_neg_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_113, i32 31)" [./sift.h:361]   --->   Operation 345 'bitselect' 'is_neg_8' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %i_op_assign to i64" [./sift.h:365]   --->   Operation 346 'sext' 'OP1_V' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (5.02ns)   --->   "%p_Val2_104 = mul nsw i64 %OP1_V, %OP2_V" [./sift.h:365]   --->   Operation 347 'mul' 'p_Val2_104' <Predicate = (!tmp_529 & or_cond4)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_1283 = trunc i64 %p_Val2_104 to i63" [./sift.h:365]   --->   Operation 348 'trunc' 'tmp_1283' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (1.33ns)   --->   "%tmp_558 = icmp eq i64 %p_Val2_104, 0" [./sift.h:365]   --->   Operation 349 'icmp' 'tmp_558' <Predicate = (!tmp_529 & or_cond4)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%is_neg_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_104, i32 63)" [./sift.h:365]   --->   Operation 350 'bitselect' 'is_neg_9' <Predicate = (!tmp_529 & or_cond4)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.53>
ST_20 : Operation 351 [1/2] (1.99ns)   --->   "%img_0_val_V_load_5 = load i32* %img_0_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 351 'load' 'img_0_val_V_load_5' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 352 [1/2] (1.99ns)   --->   "%img_1_val_V_load_5 = load i26* %img_1_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 352 'load' 'img_1_val_V_load_5' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "%extLd29 = sext i26 %img_1_val_V_load_5 to i32" [./sift.h:359]   --->   Operation 353 'sext' 'extLd29' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 354 [1/2] (1.99ns)   --->   "%img_2_val_V_load_5 = load i26* %img_2_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 354 'load' 'img_2_val_V_load_5' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%extLd30 = sext i26 %img_2_val_V_load_5 to i32" [./sift.h:359]   --->   Operation 355 'sext' 'extLd30' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 356 [1/2] (1.99ns)   --->   "%img_3_val_V_load_5 = load i26* %img_3_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 356 'load' 'img_3_val_V_load_5' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "%extLd31 = sext i26 %img_3_val_V_load_5 to i32" [./sift.h:359]   --->   Operation 357 'sext' 'extLd31' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 358 [1/2] (1.99ns)   --->   "%img_4_val_V_load_5 = load i26* %img_4_val_V_addr_5, align 4" [./sift.h:359]   --->   Operation 358 'load' 'img_4_val_V_load_5' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 359 [1/1] (0.00ns)   --->   "%extLd32 = sext i26 %img_4_val_V_load_5 to i32" [./sift.h:359]   --->   Operation 359 'sext' 'extLd32' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 360 [1/2] (1.99ns)   --->   "%img_5_val_V_load_4 = load i26* %img_5_val_V_addr_4, align 4" [./sift.h:359]   --->   Operation 360 'load' 'img_5_val_V_load_4' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "%extLd33 = sext i26 %img_5_val_V_load_4 to i32" [./sift.h:359]   --->   Operation 361 'sext' 'extLd33' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 362 [1/1] (1.13ns)   --->   "%p_Val2_114 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_5, i32 %extLd29, i32 %extLd30, i32 %extLd31, i32 %extLd32, i32 %extLd33, i3 %tmp_1260)" [./sift.h:359]   --->   Operation 362 'mux' 'p_Val2_114' <Predicate = (or_cond4)> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/2] (1.99ns)   --->   "%img_0_val_V_load_6 = load i32* %img_0_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 363 'load' 'img_0_val_V_load_6' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 364 [1/2] (1.99ns)   --->   "%img_1_val_V_load_6 = load i26* %img_1_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 364 'load' 'img_1_val_V_load_6' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 365 [1/1] (0.00ns)   --->   "%extLd34 = sext i26 %img_1_val_V_load_6 to i32" [./sift.h:365]   --->   Operation 365 'sext' 'extLd34' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 366 [1/2] (1.99ns)   --->   "%img_2_val_V_load_6 = load i26* %img_2_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 366 'load' 'img_2_val_V_load_6' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%extLd35 = sext i26 %img_2_val_V_load_6 to i32" [./sift.h:365]   --->   Operation 367 'sext' 'extLd35' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 368 [1/2] (1.99ns)   --->   "%img_3_val_V_load_6 = load i26* %img_3_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 368 'load' 'img_3_val_V_load_6' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 369 [1/1] (0.00ns)   --->   "%extLd36 = sext i26 %img_3_val_V_load_6 to i32" [./sift.h:365]   --->   Operation 369 'sext' 'extLd36' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 370 [1/2] (1.99ns)   --->   "%img_4_val_V_load_6 = load i26* %img_4_val_V_addr_6, align 4" [./sift.h:365]   --->   Operation 370 'load' 'img_4_val_V_load_6' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%extLd37 = sext i26 %img_4_val_V_load_6 to i32" [./sift.h:365]   --->   Operation 371 'sext' 'extLd37' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 372 [1/2] (1.99ns)   --->   "%img_5_val_V_load_5 = load i26* %img_5_val_V_addr_5, align 4" [./sift.h:365]   --->   Operation 372 'load' 'img_5_val_V_load_5' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%extLd38 = sext i26 %img_5_val_V_load_5 to i32" [./sift.h:365]   --->   Operation 373 'sext' 'extLd38' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (1.13ns)   --->   "%p_Val2_115 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_6, i32 %extLd34, i32 %extLd35, i32 %extLd36, i32 %extLd37, i32 %extLd38, i3 %tmp_1260)" [./sift.h:365]   --->   Operation 374 'mux' 'p_Val2_115' <Predicate = (or_cond4)> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [1/1] (1.57ns)   --->   "%p_Val2_101 = sub i32 %p_Val2_114, %p_Val2_115" [./sift.h:359]   --->   Operation 375 'sub' 'p_Val2_101' <Predicate = (or_cond4)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_8 = sext i32 %p_Val2_113 to i48" [./sift.h:360]   --->   Operation 376 'sext' 'tmp_8' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 377 [1/1] (5.02ns)   --->   "%tmp_710_cast = mul i48 %tmp_8, %tmp_8" [./sift.h:360]   --->   Operation 377 'mul' 'tmp_710_cast' <Predicate = (or_cond4)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 378 [1/1] (1.31ns)   --->   "%tmp_533 = icmp eq i32 %p_Val2_114, %p_Val2_115" [./sift.h:361]   --->   Operation 378 'icmp' 'tmp_533' <Predicate = (or_cond4)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%is_neg_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_101, i32 31)" [./sift.h:361]   --->   Operation 379 'bitselect' 'is_neg_7' <Predicate = (or_cond4)> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (1.57ns)   --->   "%tmp_540 = sub nsw i32 0, %p_Val2_113" [./sift.h:361]   --->   Operation 380 'sub' 'tmp_540' <Predicate = (or_cond4 & is_neg_8 & !tmp_539)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 381 [1/1] (0.45ns)   --->   "%p_Val2_186 = select i1 %is_neg_8, i32 %tmp_540, i32 %p_Val2_113" [./sift.h:361]   --->   Operation 381 'select' 'p_Val2_186' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_192 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_186, i32 31, i32 0)" [./sift.h:361]   --->   Operation 382 'partselect' 'p_Result_192' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (1.62ns)   --->   "%num_zeros_8 = call i32 @llvm.cttz.i32(i32 %p_Result_192, i1 true) nounwind" [./sift.h:361]   --->   Operation 383 'cttz' 'num_zeros_8' <Predicate = (or_cond4 & !tmp_539)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 384 [1/1] (1.79ns)   --->   "%tmp32_V_58 = shl i32 %p_Val2_186, %num_zeros_8" [./sift.h:361]   --->   Operation 384 'shl' 'tmp32_V_58' <Predicate = (or_cond4 & !tmp_539)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_1274 = trunc i32 %num_zeros_8 to i8" [./sift.h:361]   --->   Operation 385 'trunc' 'tmp_1274' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (1.71ns)   --->   "%tmp_740_cast = sub i63 0, %tmp_1283" [./sift.h:365]   --->   Operation 386 'sub' 'tmp_740_cast' <Predicate = (or_cond4 & is_neg_9 & !tmp_558)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 387 [1/1] (0.52ns)   --->   "%p_Val2_170 = select i1 %is_neg_9, i63 %tmp_740_cast, i63 %tmp_1283" [./sift.h:365]   --->   Operation 387 'select' 'p_Val2_170' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%p_Val2_190_cast = zext i63 %p_Val2_170 to i64" [./sift.h:365]   --->   Operation 388 'zext' 'p_Val2_190_cast' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%p_Result_195 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %p_Val2_190_cast, i32 63, i32 0)" [./sift.h:365]   --->   Operation 389 'partselect' 'p_Result_195' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 390 [1/1] (2.00ns)   --->   "%tmp_559 = call i64 @llvm.cttz.i64(i64 %p_Result_195, i1 true) nounwind" [./sift.h:365]   --->   Operation 390 'cttz' 'tmp_559' <Predicate = (or_cond4 & !tmp_558)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%num_zeros_9 = trunc i64 %tmp_559 to i32" [./sift.h:365]   --->   Operation 391 'trunc' 'num_zeros_9' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_1286 = trunc i64 %tmp_559 to i8" [./sift.h:365]   --->   Operation 392 'trunc' 'tmp_1286' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 393 [1/1] (0.49ns)   --->   "%msb_idx_7 = xor i32 %num_zeros_9, 63" [./sift.h:365]   --->   Operation 393 'xor' 'msb_idx_7' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_1287 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_7, i32 5, i32 31)" [./sift.h:365]   --->   Operation 394 'partselect' 'tmp_1287' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 395 [1/1] (1.29ns)   --->   "%icmp19 = icmp eq i27 %tmp_1287, 0" [./sift.h:365]   --->   Operation 395 'icmp' 'icmp19' <Predicate = (or_cond4 & !tmp_558)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_64)   --->   "%tmp32_V_61 = trunc i63 %p_Val2_170 to i32" [./sift.h:365]   --->   Operation 396 'trunc' 'tmp32_V_61' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 397 [1/1] (1.57ns)   --->   "%tmp_560 = sub nsw i32 31, %msb_idx_7" [./sift.h:365]   --->   Operation 397 'sub' 'tmp_560' <Predicate = (or_cond4 & !tmp_558)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_64)   --->   "%tmp32_V_62 = shl i32 %tmp32_V_61, %tmp_560" [./sift.h:365]   --->   Operation 398 'shl' 'tmp32_V_62' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_1289 = trunc i32 %msb_idx_7 to i6" [./sift.h:365]   --->   Operation 399 'trunc' 'tmp_1289' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (1.18ns)   --->   "%tmp_1290 = add i6 -31, %tmp_1289" [./sift.h:365]   --->   Operation 400 'add' 'tmp_1290' <Predicate = (or_cond4 & !tmp_558)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_64)   --->   "%tmp_1291 = zext i6 %tmp_1290 to i64" [./sift.h:365]   --->   Operation 401 'zext' 'tmp_1291' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_64)   --->   "%tmp_1292 = lshr i64 %p_Val2_190_cast, %tmp_1291" [./sift.h:365]   --->   Operation 402 'lshr' 'tmp_1292' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_64)   --->   "%tmp32_V_63 = trunc i64 %tmp_1292 to i32" [./sift.h:365]   --->   Operation 403 'trunc' 'tmp32_V_63' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_20 : Operation 404 [1/1] (2.21ns) (out node of the LUT)   --->   "%tmp32_V_64 = select i1 %icmp19, i32 %tmp32_V_62, i32 %tmp32_V_63" [./sift.h:365]   --->   Operation 404 'select' 'tmp32_V_64' <Predicate = (or_cond4 & !tmp_558)> <Delay = 2.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.28>
ST_21 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %p_Val2_101 to i48" [./sift.h:360]   --->   Operation 405 'sext' 'tmp_9' <Predicate = (or_cond4)> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (5.02ns)   --->   "%tmp_711_cast = mul i48 %tmp_9, %tmp_9" [./sift.h:360]   --->   Operation 406 'mul' 'tmp_711_cast' <Predicate = (or_cond4)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 407 [1/1] (1.65ns)   --->   "%p_Val2_102 = add i48 %tmp_710_cast, %tmp_711_cast" [./sift.h:360]   --->   Operation 407 'add' 'p_Val2_102' <Predicate = (or_cond4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%this_assign = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_102, i32 16, i32 47)" [./sift.h:360]   --->   Operation 408 'partselect' 'this_assign' <Predicate = (or_cond4)> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (1.57ns)   --->   "%tmp_534 = sub nsw i32 0, %p_Val2_101" [./sift.h:361]   --->   Operation 409 'sub' 'tmp_534' <Predicate = (or_cond4 & is_neg_7 & !tmp_533)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 410 [1/1] (0.45ns)   --->   "%p_Val2_185 = select i1 %is_neg_7, i32 %tmp_534, i32 %p_Val2_101" [./sift.h:361]   --->   Operation 410 'select' 'p_Val2_185' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%p_Result_190 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_185, i32 31, i32 0)" [./sift.h:361]   --->   Operation 411 'partselect' 'p_Result_190' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (1.62ns)   --->   "%num_zeros_7 = call i32 @llvm.cttz.i32(i32 %p_Result_190, i1 true) nounwind" [./sift.h:361]   --->   Operation 412 'cttz' 'num_zeros_7' <Predicate = (or_cond4 & !tmp_533)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 413 [1/1] (1.79ns)   --->   "%tmp32_V_54 = shl i32 %p_Val2_185, %num_zeros_7" [./sift.h:361]   --->   Operation 413 'shl' 'tmp32_V_54' <Predicate = (or_cond4 & !tmp_533)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_1272 = trunc i32 %num_zeros_7 to i8" [./sift.h:361]   --->   Operation 414 'trunc' 'tmp_1272' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00>
ST_21 : Operation 415 [2/2] (8.28ns)   --->   "%f_19 = uitofp i32 %tmp32_V_58 to float" [./sift.h:361]   --->   Operation 415 'uitofp' 'f_19' <Predicate = (or_cond4 & !tmp_539)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 416 [2/2] (8.28ns)   --->   "%f_21 = uitofp i32 %tmp32_V_64 to float" [./sift.h:365]   --->   Operation 416 'uitofp' 'f_21' <Predicate = (or_cond4 & !tmp_558)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.54>
ST_22 : Operation 417 [10/10] (8.54ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 417 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 418 [2/2] (8.28ns)   --->   "%f_17 = uitofp i32 %tmp32_V_54 to float" [./sift.h:361]   --->   Operation 418 'uitofp' 'f_17' <Predicate = (or_cond4 & !tmp_533)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 419 [1/2] (8.28ns)   --->   "%f_19 = uitofp i32 %tmp32_V_58 to float" [./sift.h:361]   --->   Operation 419 'uitofp' 'f_19' <Predicate = (or_cond4 & !tmp_539)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%tmp32_V_73 = bitcast float %f_19 to i32" [./sift.h:361]   --->   Operation 420 'bitcast' 'tmp32_V_73' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (0.00ns)   --->   "%p_Result_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_73, i32 23, i32 30)" [./sift.h:361]   --->   Operation 421 'partselect' 'p_Result_51' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00>
ST_22 : Operation 422 [1/2] (8.28ns)   --->   "%f_21 = uitofp i32 %tmp32_V_64 to float" [./sift.h:365]   --->   Operation 422 'uitofp' 'f_21' <Predicate = (or_cond4 & !tmp_558)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 423 [1/1] (0.00ns)   --->   "%tmp32_V_74 = bitcast float %f_21 to i32" [./sift.h:365]   --->   Operation 423 'bitcast' 'tmp32_V_74' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%p_Result_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_74, i32 23, i32 30)" [./sift.h:365]   --->   Operation 424 'partselect' 'p_Result_55' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 8.71>
ST_23 : Operation 425 [9/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 425 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 426 [1/2] (8.28ns)   --->   "%f_17 = uitofp i32 %tmp32_V_54 to float" [./sift.h:361]   --->   Operation 426 'uitofp' 'f_17' <Predicate = (or_cond4 & !tmp_533)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "%tmp32_V_72 = bitcast float %f_17 to i32" [./sift.h:361]   --->   Operation 427 'bitcast' 'tmp32_V_72' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (0.00ns)   --->   "%p_Result_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_72, i32 23, i32 30)" [./sift.h:361]   --->   Operation 428 'partselect' 'p_Result_48' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00>
ST_23 : Operation 429 [1/1] (0.98ns)   --->   "%tmp_541 = icmp ne i8 %p_Result_51, -98" [./sift.h:361]   --->   Operation 429 'icmp' 'tmp_541' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_542 = sub i8 -114, %tmp_1274" [./sift.h:361]   --->   Operation 430 'sub' 'tmp_542' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_543 = zext i1 %tmp_541 to i8" [./sift.h:361]   --->   Operation 431 'zext' 'tmp_543' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00>
ST_23 : Operation 432 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_70_trunc = add i8 %tmp_542, %tmp_543" [./sift.h:361]   --->   Operation 432 'add' 'p_Repl2_70_trunc' <Predicate = (or_cond4 & !tmp_539)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_544 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_8, i8 %p_Repl2_70_trunc)" [./sift.h:361]   --->   Operation 433 'bitconcatenate' 'tmp_544' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%p_Result_193 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_73, i9 %tmp_544, i32 23, i32 31)" [./sift.h:361]   --->   Operation 434 'partset' 'p_Result_193' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (0.00ns)   --->   "%f_20 = bitcast i32 %p_Result_193 to float" [./sift.h:361]   --->   Operation 435 'bitcast' 'f_20' <Predicate = (or_cond4 & !tmp_539)> <Delay = 0.00>
ST_23 : Operation 436 [1/1] (0.45ns)   --->   "%x_assign = select i1 %tmp_539, float 0.000000e+00, float %f_20" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:5->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 436 'select' 'x_assign' <Predicate = (or_cond4)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 437 [1/1] (0.98ns)   --->   "%tmp_561 = icmp ne i8 %p_Result_55, -98" [./sift.h:365]   --->   Operation 437 'icmp' 'tmp_561' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_562 = sub i8 -82, %tmp_1286" [./sift.h:365]   --->   Operation 438 'sub' 'tmp_562' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_563 = zext i1 %tmp_561 to i8" [./sift.h:365]   --->   Operation 439 'zext' 'tmp_563' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_23 : Operation 440 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_73_trunc = add i8 %tmp_562, %tmp_563" [./sift.h:365]   --->   Operation 440 'add' 'p_Repl2_73_trunc' <Predicate = (or_cond4 & !tmp_558)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_564 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_9, i8 %p_Repl2_73_trunc)" [./sift.h:365]   --->   Operation 441 'bitconcatenate' 'tmp_564' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%p_Result_196 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_74, i9 %tmp_564, i32 23, i32 31)" [./sift.h:365]   --->   Operation 442 'partset' 'p_Result_196' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (0.00ns)   --->   "%f_22 = bitcast i32 %p_Result_196 to float" [./sift.h:365]   --->   Operation 443 'bitcast' 'f_22' <Predicate = (or_cond4 & !tmp_558)> <Delay = 0.00>
ST_23 : Operation 444 [1/1] (0.45ns)   --->   "%x_assign_s = select i1 %tmp_558, float 0.000000e+00, float %f_22" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:365]   --->   Operation 444 'select' 'x_assign_s' <Predicate = (or_cond4)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.71>
ST_24 : Operation 445 [8/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 445 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 446 [1/1] (0.98ns)   --->   "%tmp_535 = icmp ne i8 %p_Result_48, -98" [./sift.h:361]   --->   Operation 446 'icmp' 'tmp_535' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_536 = sub i8 -114, %tmp_1272" [./sift.h:361]   --->   Operation 447 'sub' 'tmp_536' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_537 = zext i1 %tmp_535 to i8" [./sift.h:361]   --->   Operation 448 'zext' 'tmp_537' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00>
ST_24 : Operation 449 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_67_trunc = add i8 %tmp_536, %tmp_537" [./sift.h:361]   --->   Operation 449 'add' 'p_Repl2_67_trunc' <Predicate = (or_cond4 & !tmp_533)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_538 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_7, i8 %p_Repl2_67_trunc)" [./sift.h:361]   --->   Operation 450 'bitconcatenate' 'tmp_538' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%p_Result_191 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_72, i9 %tmp_538, i32 23, i32 31)" [./sift.h:361]   --->   Operation 451 'partset' 'p_Result_191' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%f_18 = bitcast i32 %p_Result_191 to float" [./sift.h:361]   --->   Operation 452 'bitcast' 'f_18' <Predicate = (or_cond4 & !tmp_533)> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (0.45ns)   --->   "%y_assign = select i1 %tmp_533, float 0.000000e+00, float %f_18" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:5->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 453 'select' 'y_assign' <Predicate = (or_cond4)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 454 [31/31] (3.79ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 454 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 455 [7/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 455 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 456 [30/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 456 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 457 [5/5] (8.07ns)   --->   "%v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:365]   --->   Operation 457 'fexp' 'v_assign_6' <Predicate = (or_cond4)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 458 [6/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 458 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 459 [29/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 459 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 460 [4/5] (8.07ns)   --->   "%v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:365]   --->   Operation 460 'fexp' 'v_assign_6' <Predicate = (or_cond4)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 461 [5/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 461 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 462 [28/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 462 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 463 [3/5] (8.07ns)   --->   "%v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:365]   --->   Operation 463 'fexp' 'v_assign_6' <Predicate = (or_cond4)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 464 [4/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 464 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 465 [27/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 465 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 466 [2/5] (8.07ns)   --->   "%v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:365]   --->   Operation 466 'fexp' 'v_assign_6' <Predicate = (or_cond4)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 467 [3/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 467 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 468 [26/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 468 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 469 [1/5] (8.07ns)   --->   "%v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:365]   --->   Operation 469 'fexp' 'v_assign_6' <Predicate = (or_cond4)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 470 [2/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 470 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 471 [25/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 471 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 472 [1/1] (2.65ns)   --->   "%d_assign_4 = fpext float %v_assign_6 to double" [./sift.h:365]   --->   Operation 472 'fpext' 'd_assign_4' <Predicate = (or_cond4)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 473 [1/1] (0.00ns)   --->   "%ireg_V_6 = bitcast double %d_assign_4 to i64" [./sift.h:365]   --->   Operation 473 'bitcast' 'ireg_V_6' <Predicate = (or_cond4)> <Delay = 0.00>
ST_30 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_1294 = trunc i64 %ireg_V_6 to i63" [./sift.h:365]   --->   Operation 474 'trunc' 'tmp_1294' <Predicate = (or_cond4)> <Delay = 0.00>
ST_30 : Operation 475 [1/1] (0.00ns)   --->   "%isneg_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)" [./sift.h:365]   --->   Operation 475 'bitselect' 'isneg_6' <Predicate = (or_cond4)> <Delay = 0.00>
ST_30 : Operation 476 [1/1] (0.00ns)   --->   "%exp_tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)" [./sift.h:365]   --->   Operation 476 'partselect' 'exp_tmp_V_6' <Predicate = (or_cond4)> <Delay = 0.00>
ST_30 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_1296 = trunc i64 %ireg_V_6 to i52" [./sift.h:365]   --->   Operation 477 'trunc' 'tmp_1296' <Predicate = (or_cond4)> <Delay = 0.00>
ST_30 : Operation 478 [1/1] (1.33ns)   --->   "%tmp_567 = icmp eq i63 %tmp_1294, 0" [./sift.h:365]   --->   Operation 478 'icmp' 'tmp_567' <Predicate = (or_cond4)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 479 [1/10] (8.11ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360]   --->   Operation 479 'call' 'agg_result_V_i' <Predicate = (or_cond4)> <Delay = 8.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 480 [24/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 480 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_565 = zext i11 %exp_tmp_V_6 to i12" [./sift.h:365]   --->   Operation 481 'zext' 'tmp_565' <Predicate = (or_cond4)> <Delay = 0.00>
ST_31 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_566 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1296)" [./sift.h:365]   --->   Operation 482 'bitconcatenate' 'tmp_566' <Predicate = (or_cond4)> <Delay = 0.00>
ST_31 : Operation 483 [1/1] (0.00ns)   --->   "%p_Result_197 = zext i53 %tmp_566 to i54" [./sift.h:365]   --->   Operation 483 'zext' 'p_Result_197' <Predicate = (or_cond4)> <Delay = 0.00>
ST_31 : Operation 484 [1/1] (1.67ns)   --->   "%man_V_27 = sub i54 0, %p_Result_197" [./sift.h:365]   --->   Operation 484 'sub' 'man_V_27' <Predicate = (or_cond4 & isneg_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 485 [1/1] (0.53ns)   --->   "%man_V_28 = select i1 %isneg_6, i54 %man_V_27, i54 %p_Result_197" [./sift.h:365]   --->   Operation 485 'select' 'man_V_28' <Predicate = (or_cond4)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 486 [1/1] (1.26ns)   --->   "%F2_6 = sub i12 1075, %tmp_565" [./sift.h:365]   --->   Operation 486 'sub' 'F2_6' <Predicate = (or_cond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 487 [1/1] (1.11ns)   --->   "%tmp_568 = icmp sgt i12 %F2_6, 16" [./sift.h:365]   --->   Operation 487 'icmp' 'tmp_568' <Predicate = (or_cond4)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 488 [1/1] (1.26ns)   --->   "%tmp_569 = add i12 -16, %F2_6" [./sift.h:365]   --->   Operation 488 'add' 'tmp_569' <Predicate = (or_cond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 489 [1/1] (1.26ns)   --->   "%tmp_570 = sub i12 16, %F2_6" [./sift.h:365]   --->   Operation 489 'sub' 'tmp_570' <Predicate = (or_cond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 490 [1/1] (0.55ns)   --->   "%sh_amt_6 = select i1 %tmp_568, i12 %tmp_569, i12 %tmp_570" [./sift.h:365]   --->   Operation 490 'select' 'sh_amt_6' <Predicate = (or_cond4)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 491 [1/1] (0.00ns)   --->   "%sh_amt_6_cast = sext i12 %sh_amt_6 to i32" [./sift.h:365]   --->   Operation 491 'sext' 'sh_amt_6_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_31 : Operation 492 [1/1] (1.11ns)   --->   "%tmp_571 = icmp eq i12 %F2_6, 16" [./sift.h:365]   --->   Operation 492 'icmp' 'tmp_571' <Predicate = (or_cond4)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_1297 = trunc i54 %man_V_28 to i32" [./sift.h:365]   --->   Operation 493 'trunc' 'tmp_1297' <Predicate = (or_cond4)> <Delay = 0.00>
ST_31 : Operation 494 [1/1] (1.11ns)   --->   "%tmp_572 = icmp ult i12 %sh_amt_6, 54" [./sift.h:365]   --->   Operation 494 'icmp' 'tmp_572' <Predicate = (or_cond4)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_1298 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6, i32 5, i32 11)" [./sift.h:365]   --->   Operation 495 'partselect' 'tmp_1298' <Predicate = (or_cond4)> <Delay = 0.00>
ST_31 : Operation 496 [1/1] (0.94ns)   --->   "%icmp22 = icmp eq i7 %tmp_1298, 0" [./sift.h:365]   --->   Operation 496 'icmp' 'icmp22' <Predicate = (or_cond4)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node newSel22)   --->   "%tmp_573 = zext i32 %sh_amt_6_cast to i54" [./sift.h:365]   --->   Operation 497 'zext' 'tmp_573' <Predicate = (or_cond4)> <Delay = 0.00>
ST_31 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node newSel22)   --->   "%tmp_574 = ashr i54 %man_V_28, %tmp_573" [./sift.h:365]   --->   Operation 498 'ashr' 'tmp_574' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node newSel22)   --->   "%tmp_1299 = trunc i54 %tmp_574 to i32" [./sift.h:365]   --->   Operation 499 'trunc' 'tmp_1299' <Predicate = (or_cond4)> <Delay = 0.00>
ST_31 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node newSel23)   --->   "%storemerge = select i1 %isneg_6, i32 -1, i32 0" [./sift.h:365]   --->   Operation 500 'select' 'storemerge' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node newSel22)   --->   "%tmp_575 = shl i32 %tmp_1297, %sh_amt_6_cast" [./sift.h:365]   --->   Operation 501 'shl' 'tmp_575' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp28 = xor i1 %tmp_567, true" [./sift.h:365]   --->   Operation 502 'xor' 'sel_tmp28' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp29 = and i1 %tmp_571, %sel_tmp28" [./sift.h:365]   --->   Operation 503 'and' 'sel_tmp29' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 504 [1/1] (0.46ns)   --->   "%sel_tmp33_demorgan = or i1 %tmp_567, %tmp_571" [./sift.h:365]   --->   Operation 504 'or' 'sel_tmp33_demorgan' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34)   --->   "%sel_tmp33 = xor i1 %sel_tmp33_demorgan, true" [./sift.h:365]   --->   Operation 505 'xor' 'sel_tmp33' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 506 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp34 = and i1 %tmp_568, %sel_tmp33" [./sift.h:365]   --->   Operation 506 'and' 'sel_tmp34' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp36)   --->   "%sel_tmp35 = xor i1 %tmp_572, true" [./sift.h:365]   --->   Operation 507 'xor' 'sel_tmp35' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 508 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp36 = and i1 %sel_tmp34, %sel_tmp35" [./sift.h:365]   --->   Operation 508 'and' 'sel_tmp36' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_cond9)   --->   "%sel_tmp42 = and i1 %sel_tmp34, %tmp_572" [./sift.h:365]   --->   Operation 509 'and' 'sel_tmp42' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp49)   --->   "%sel_tmp48_demorgan = or i1 %sel_tmp33_demorgan, %tmp_568" [./sift.h:365]   --->   Operation 510 'or' 'sel_tmp48_demorgan' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp49)   --->   "%sel_tmp48 = xor i1 %sel_tmp48_demorgan, true" [./sift.h:365]   --->   Operation 511 'xor' 'sel_tmp48' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 512 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp49 = and i1 %icmp22, %sel_tmp48" [./sift.h:365]   --->   Operation 512 'and' 'sel_tmp49' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 513 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel22 = select i1 %sel_tmp49, i32 %tmp_575, i32 %tmp_1299" [./sift.h:365]   --->   Operation 513 'select' 'newSel22' <Predicate = (or_cond4)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 514 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond9 = or i1 %sel_tmp49, %sel_tmp42" [./sift.h:365]   --->   Operation 514 'or' 'or_cond9' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 515 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel23 = select i1 %sel_tmp36, i32 %storemerge, i32 %tmp_1297" [./sift.h:365]   --->   Operation 515 'select' 'newSel23' <Predicate = (or_cond4)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp36, %sel_tmp29" [./sift.h:365]   --->   Operation 516 'or' 'or_cond1' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node W_V)   --->   "%newSel24 = select i1 %or_cond9, i32 %newSel22, i32 %newSel23" [./sift.h:365]   --->   Operation 517 'select' 'newSel24' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 518 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond9, %or_cond1" [./sift.h:365]   --->   Operation 518 'or' 'or_cond2' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 519 [1/1] (0.45ns) (out node of the LUT)   --->   "%W_V = select i1 %or_cond2, i32 %newSel24, i32 0" [./sift.h:365]   --->   Operation 519 'select' 'W_V' <Predicate = (or_cond4)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 520 [23/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 520 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 521 [1/1] (0.00ns)   --->   "%OP1_V_s = sext i32 %W_V to i48" [./sift.h:369]   --->   Operation 521 'sext' 'OP1_V_s' <Predicate = (or_cond4)> <Delay = 0.00>
ST_32 : Operation 522 [1/1] (0.00ns)   --->   "%OP2_V_s = zext i24 %agg_result_V_i to i48" [./sift.h:369]   --->   Operation 522 'zext' 'OP2_V_s' <Predicate = (or_cond4)> <Delay = 0.00>
ST_32 : Operation 523 [1/1] (5.02ns)   --->   "%p_Val2_s_215 = mul i48 %OP1_V_s, %OP2_V_s" [./sift.h:369]   --->   Operation 523 'mul' 'p_Val2_s_215' <Predicate = (or_cond4)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 524 [22/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 524 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 525 [21/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 525 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 526 [20/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 526 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 527 [19/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 527 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 528 [18/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 528 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 529 [17/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 529 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 530 [16/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 530 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 531 [15/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 531 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 532 [14/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 532 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 533 [13/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 533 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 534 [12/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 534 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 535 [11/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 535 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 536 [10/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 536 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 537 [9/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 537 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 538 [8/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 538 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 539 [7/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 539 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 540 [6/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 540 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 541 [5/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 541 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 542 [4/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 542 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 543 [3/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 543 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 544 [2/31] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 544 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 8.28>
ST_54 : Operation 545 [1/31] (0.97ns)   --->   "%tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361]   --->   Operation 545 'call' 'tmp_i_i' <Predicate = (or_cond4)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 546 [2/2] (7.30ns)   --->   "%tmp_545 = fmul float %tmp_i_i, 1.800000e+02" [./sift.h:361]   --->   Operation 546 'fmul' 'tmp_545' <Predicate = (or_cond4)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 547 [1/2] (7.30ns)   --->   "%tmp_545 = fmul float %tmp_i_i, 1.800000e+02" [./sift.h:361]   --->   Operation 547 'fmul' 'tmp_545' <Predicate = (or_cond4)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.34>
ST_56 : Operation 548 [7/7] (8.34ns)   --->   "%v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000" [./sift.h:361]   --->   Operation 548 'fdiv' 'v_assign_5' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.34>
ST_57 : Operation 549 [6/7] (8.34ns)   --->   "%v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000" [./sift.h:361]   --->   Operation 549 'fdiv' 'v_assign_5' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.34>
ST_58 : Operation 550 [5/7] (8.34ns)   --->   "%v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000" [./sift.h:361]   --->   Operation 550 'fdiv' 'v_assign_5' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.34>
ST_59 : Operation 551 [4/7] (8.34ns)   --->   "%v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000" [./sift.h:361]   --->   Operation 551 'fdiv' 'v_assign_5' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.34>
ST_60 : Operation 552 [3/7] (8.34ns)   --->   "%v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000" [./sift.h:361]   --->   Operation 552 'fdiv' 'v_assign_5' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.34>
ST_61 : Operation 553 [2/7] (8.34ns)   --->   "%v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000" [./sift.h:361]   --->   Operation 553 'fdiv' 'v_assign_5' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.34>
ST_62 : Operation 554 [1/7] (8.34ns)   --->   "%v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000" [./sift.h:361]   --->   Operation 554 'fdiv' 'v_assign_5' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.99>
ST_63 : Operation 555 [1/1] (2.65ns)   --->   "%d_assign = fpext float %v_assign_5 to double" [./sift.h:361]   --->   Operation 555 'fpext' 'd_assign' <Predicate = (or_cond4)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 556 [1/1] (0.00ns)   --->   "%ireg_V_5 = bitcast double %d_assign to i64" [./sift.h:361]   --->   Operation 556 'bitcast' 'ireg_V_5' <Predicate = (or_cond4)> <Delay = 0.00>
ST_63 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_1275 = trunc i64 %ireg_V_5 to i63" [./sift.h:361]   --->   Operation 557 'trunc' 'tmp_1275' <Predicate = (or_cond4)> <Delay = 0.00>
ST_63 : Operation 558 [1/1] (0.00ns)   --->   "%isneg_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)" [./sift.h:361]   --->   Operation 558 'bitselect' 'isneg_5' <Predicate = (or_cond4)> <Delay = 0.00>
ST_63 : Operation 559 [1/1] (0.00ns)   --->   "%exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)" [./sift.h:361]   --->   Operation 559 'partselect' 'exp_tmp_V_5' <Predicate = (or_cond4)> <Delay = 0.00>
ST_63 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_1277 = trunc i64 %ireg_V_5 to i52" [./sift.h:361]   --->   Operation 560 'trunc' 'tmp_1277' <Predicate = (or_cond4)> <Delay = 0.00>
ST_63 : Operation 561 [1/1] (1.33ns)   --->   "%tmp_548 = icmp eq i63 %tmp_1275, 0" [./sift.h:361]   --->   Operation 561 'icmp' 'tmp_548' <Predicate = (or_cond4)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.64>
ST_64 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_546 = zext i11 %exp_tmp_V_5 to i12" [./sift.h:361]   --->   Operation 562 'zext' 'tmp_546' <Predicate = (or_cond4)> <Delay = 0.00>
ST_64 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_547 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1277)" [./sift.h:361]   --->   Operation 563 'bitconcatenate' 'tmp_547' <Predicate = (or_cond4)> <Delay = 0.00>
ST_64 : Operation 564 [1/1] (0.00ns)   --->   "%p_Result_194 = zext i53 %tmp_547 to i54" [./sift.h:361]   --->   Operation 564 'zext' 'p_Result_194' <Predicate = (or_cond4)> <Delay = 0.00>
ST_64 : Operation 565 [1/1] (1.67ns)   --->   "%man_V_24 = sub i54 0, %p_Result_194" [./sift.h:361]   --->   Operation 565 'sub' 'man_V_24' <Predicate = (or_cond4 & isneg_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 566 [1/1] (0.53ns)   --->   "%man_V_25 = select i1 %isneg_5, i54 %man_V_24, i54 %p_Result_194" [./sift.h:361]   --->   Operation 566 'select' 'man_V_25' <Predicate = (or_cond4)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 567 [1/1] (1.26ns)   --->   "%F2_5 = sub i12 1075, %tmp_546" [./sift.h:361]   --->   Operation 567 'sub' 'F2_5' <Predicate = (or_cond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 568 [1/1] (1.11ns)   --->   "%tmp_549 = icmp sgt i12 %F2_5, 16" [./sift.h:361]   --->   Operation 568 'icmp' 'tmp_549' <Predicate = (or_cond4)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 569 [1/1] (1.26ns)   --->   "%tmp_550 = add i12 -16, %F2_5" [./sift.h:361]   --->   Operation 569 'add' 'tmp_550' <Predicate = (or_cond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 570 [1/1] (1.26ns)   --->   "%tmp_551 = sub i12 16, %F2_5" [./sift.h:361]   --->   Operation 570 'sub' 'tmp_551' <Predicate = (or_cond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 571 [1/1] (0.55ns)   --->   "%sh_amt_5 = select i1 %tmp_549, i12 %tmp_550, i12 %tmp_551" [./sift.h:361]   --->   Operation 571 'select' 'sh_amt_5' <Predicate = (or_cond4)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 572 [1/1] (0.00ns)   --->   "%sh_amt_5_cast = sext i12 %sh_amt_5 to i32" [./sift.h:361]   --->   Operation 572 'sext' 'sh_amt_5_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_64 : Operation 573 [1/1] (1.11ns)   --->   "%tmp_552 = icmp eq i12 %F2_5, 16" [./sift.h:361]   --->   Operation 573 'icmp' 'tmp_552' <Predicate = (or_cond4)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_1278 = trunc i54 %man_V_25 to i32" [./sift.h:361]   --->   Operation 574 'trunc' 'tmp_1278' <Predicate = (or_cond4)> <Delay = 0.00>
ST_64 : Operation 575 [1/1] (1.11ns)   --->   "%tmp_553 = icmp ult i12 %sh_amt_5, 54" [./sift.h:361]   --->   Operation 575 'icmp' 'tmp_553' <Predicate = (or_cond4)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_1279 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5, i32 5, i32 11)" [./sift.h:361]   --->   Operation 576 'partselect' 'tmp_1279' <Predicate = (or_cond4)> <Delay = 0.00>
ST_64 : Operation 577 [1/1] (0.94ns)   --->   "%icmp14 = icmp eq i7 %tmp_1279, 0" [./sift.h:361]   --->   Operation 577 'icmp' 'icmp14' <Predicate = (or_cond4)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%tmp_554 = zext i32 %sh_amt_5_cast to i54" [./sift.h:361]   --->   Operation 578 'zext' 'tmp_554' <Predicate = (or_cond4)> <Delay = 0.00>
ST_64 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%tmp_555 = ashr i54 %man_V_25, %tmp_554" [./sift.h:361]   --->   Operation 579 'ashr' 'tmp_555' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%tmp_1280 = trunc i54 %tmp_555 to i32" [./sift.h:361]   --->   Operation 580 'trunc' 'tmp_1280' <Predicate = (or_cond4)> <Delay = 0.00>
ST_64 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%storemerge9 = select i1 %isneg_5, i32 -1, i32 0" [./sift.h:361]   --->   Operation 581 'select' 'storemerge9' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%tmp_556 = shl i32 %tmp_1278, %sh_amt_5_cast" [./sift.h:361]   --->   Operation 582 'shl' 'tmp_556' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp2 = xor i1 %tmp_548, true" [./sift.h:361]   --->   Operation 583 'xor' 'sel_tmp2' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp3 = and i1 %tmp_552, %sel_tmp2" [./sift.h:361]   --->   Operation 584 'and' 'sel_tmp3' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i32 %tmp_1278, i32 0" [./sift.h:361]   --->   Operation 585 'select' 'sel_tmp4' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 586 [1/1] (0.46ns)   --->   "%sel_tmp7_demorgan = or i1 %tmp_548, %tmp_552" [./sift.h:361]   --->   Operation 586 'or' 'sel_tmp7_demorgan' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = xor i1 %sel_tmp7_demorgan, true" [./sift.h:361]   --->   Operation 587 'xor' 'sel_tmp7' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 588 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_549, %sel_tmp7" [./sift.h:361]   --->   Operation 588 'and' 'sel_tmp8' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp9 = xor i1 %tmp_553, true" [./sift.h:361]   --->   Operation 589 'xor' 'sel_tmp9' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = and i1 %sel_tmp8, %sel_tmp9" [./sift.h:361]   --->   Operation 590 'and' 'sel_tmp10' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 591 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp11 = select i1 %sel_tmp10, i32 %storemerge9, i32 %sel_tmp4" [./sift.h:361]   --->   Operation 591 'select' 'sel_tmp11' <Predicate = (or_cond4)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = and i1 %sel_tmp8, %tmp_553" [./sift.h:361]   --->   Operation 592 'and' 'sel_tmp16' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 593 [1/1] (2.17ns) (out node of the LUT)   --->   "%sel_tmp17 = select i1 %sel_tmp16, i32 %tmp_1280, i32 %sel_tmp11" [./sift.h:361]   --->   Operation 593 'select' 'sel_tmp17' <Predicate = (or_cond4)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp22_demorgan = or i1 %sel_tmp7_demorgan, %tmp_549" [./sift.h:361]   --->   Operation 594 'or' 'sel_tmp22_demorgan' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp22 = xor i1 %sel_tmp22_demorgan, true" [./sift.h:361]   --->   Operation 595 'xor' 'sel_tmp22' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 596 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp23 = and i1 %icmp14, %sel_tmp22" [./sift.h:361]   --->   Operation 596 'and' 'sel_tmp23' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 597 [1/1] (1.79ns) (out node of the LUT)   --->   "%p_Val2_187 = select i1 %sel_tmp23, i32 %tmp_556, i32 %sel_tmp17" [./sift.h:361]   --->   Operation 597 'select' 'p_Val2_187' <Predicate = (or_cond4)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_1281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_187, i32 31)" [./sift.h:362]   --->   Operation 598 'bitselect' 'tmp_1281' <Predicate = (or_cond4)> <Delay = 0.00>

State 65 <SV = 64> <Delay = 7.45>
ST_65 : Operation 599 [1/1] (1.57ns)   --->   "%Ang_V_2 = add i32 23592960, %p_Val2_187" [./sift.h:363]   --->   Operation 599 'add' 'Ang_V_2' <Predicate = (or_cond4 & tmp_1281)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 600 [1/1] (0.45ns)   --->   "%p_Val2_118 = select i1 %tmp_1281, i32 %Ang_V_2, i32 %p_Val2_187" [./sift.h:362]   --->   Operation 600 'select' 'p_Val2_118' <Predicate = (or_cond4)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_1282 = trunc i32 %p_Val2_118 to i31" [./sift.h:365]   --->   Operation 601 'trunc' 'tmp_1282' <Predicate = (or_cond4)> <Delay = 0.00>
ST_65 : Operation 602 [1/1] (1.31ns)   --->   "%tmp_576 = icmp eq i32 %p_Val2_118, 0" [./sift.h:367]   --->   Operation 602 'icmp' 'tmp_576' <Predicate = (or_cond4)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 603 [1/1] (0.00ns)   --->   "%is_neg_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_118, i32 31)" [./sift.h:367]   --->   Operation 603 'bitselect' 'is_neg_10' <Predicate = (or_cond4)> <Delay = 0.00>
ST_65 : Operation 604 [1/1] (1.55ns)   --->   "%tmp_738_cast = sub i31 0, %tmp_1282" [./sift.h:367]   --->   Operation 604 'sub' 'tmp_738_cast' <Predicate = (or_cond4)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 605 [1/1] (0.44ns)   --->   "%p_Val2_188 = select i1 %is_neg_10, i31 %tmp_738_cast, i31 %tmp_1282" [./sift.h:367]   --->   Operation 605 'select' 'p_Val2_188' <Predicate = (or_cond4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 606 [1/1] (0.00ns)   --->   "%p_Val2_302_cast = zext i31 %p_Val2_188 to i32" [./sift.h:367]   --->   Operation 606 'zext' 'p_Val2_302_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_65 : Operation 607 [1/1] (0.00ns)   --->   "%p_Result_198 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_302_cast, i32 31, i32 0)" [./sift.h:367]   --->   Operation 607 'partselect' 'p_Result_198' <Predicate = (or_cond4)> <Delay = 0.00>
ST_65 : Operation 608 [1/1] (1.62ns)   --->   "%num_zeros_10 = call i32 @llvm.cttz.i32(i32 %p_Result_198, i1 true) nounwind" [./sift.h:367]   --->   Operation 608 'cttz' 'num_zeros_10' <Predicate = (or_cond4)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 609 [1/1] (1.79ns)   --->   "%tmp32_V_68 = shl i32 %p_Val2_302_cast, %num_zeros_10" [./sift.h:367]   --->   Operation 609 'shl' 'tmp32_V_68' <Predicate = (or_cond4)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_1301 = trunc i32 %num_zeros_10 to i8" [./sift.h:367]   --->   Operation 610 'trunc' 'tmp_1301' <Predicate = (or_cond4)> <Delay = 0.00>

State 66 <SV = 65> <Delay = 8.28>
ST_66 : Operation 611 [2/2] (8.28ns)   --->   "%f_23 = uitofp i32 %tmp32_V_68 to float" [./sift.h:367]   --->   Operation 611 'uitofp' 'f_23' <Predicate = (or_cond4 & !tmp_576)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.28>
ST_67 : Operation 612 [1/2] (8.28ns)   --->   "%f_23 = uitofp i32 %tmp32_V_68 to float" [./sift.h:367]   --->   Operation 612 'uitofp' 'f_23' <Predicate = (or_cond4 & !tmp_576)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 613 [1/1] (0.00ns)   --->   "%tmp32_V_75 = bitcast float %f_23 to i32" [./sift.h:367]   --->   Operation 613 'bitcast' 'tmp32_V_75' <Predicate = (or_cond4 & !tmp_576)> <Delay = 0.00>
ST_67 : Operation 614 [1/1] (0.00ns)   --->   "%p_Result_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_75, i32 23, i32 30)" [./sift.h:367]   --->   Operation 614 'partselect' 'p_Result_59' <Predicate = (or_cond4 & !tmp_576)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 2.80>
ST_68 : Operation 615 [1/1] (0.98ns)   --->   "%tmp_577 = icmp ne i8 %p_Result_59, -98" [./sift.h:367]   --->   Operation 615 'icmp' 'tmp_577' <Predicate = (or_cond4 & !tmp_576)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_578 = sub i8 -114, %tmp_1301" [./sift.h:367]   --->   Operation 616 'sub' 'tmp_578' <Predicate = (or_cond4 & !tmp_576)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_579 = zext i1 %tmp_577 to i8" [./sift.h:367]   --->   Operation 617 'zext' 'tmp_579' <Predicate = (or_cond4 & !tmp_576)> <Delay = 0.00>
ST_68 : Operation 618 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_76_trunc = add i8 %tmp_578, %tmp_579" [./sift.h:367]   --->   Operation 618 'add' 'p_Repl2_76_trunc' <Predicate = (or_cond4 & !tmp_576)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_580 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_10, i8 %p_Repl2_76_trunc)" [./sift.h:367]   --->   Operation 619 'bitconcatenate' 'tmp_580' <Predicate = (or_cond4 & !tmp_576)> <Delay = 0.00>
ST_68 : Operation 620 [1/1] (0.00ns)   --->   "%p_Result_199 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_75, i9 %tmp_580, i32 23, i32 31)" [./sift.h:367]   --->   Operation 620 'partset' 'p_Result_199' <Predicate = (or_cond4 & !tmp_576)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 621 [1/1] (0.00ns)   --->   "%f_24 = bitcast i32 %p_Result_199 to float" [./sift.h:367]   --->   Operation 621 'bitcast' 'f_24' <Predicate = (or_cond4 & !tmp_576)> <Delay = 0.00>
ST_69 : Operation 622 [2/2] (7.30ns)   --->   "%phitmp = fmul float %f_24, 3.600000e+01" [./sift.h:367]   --->   Operation 622 'fmul' 'phitmp' <Predicate = (or_cond4 & !tmp_576)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.76>
ST_70 : Operation 623 [1/2] (7.30ns)   --->   "%phitmp = fmul float %f_24, 3.600000e+01" [./sift.h:367]   --->   Operation 623 'fmul' 'phitmp' <Predicate = (or_cond4 & !tmp_576)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 624 [1/1] (0.45ns)   --->   "%p_03_i = select i1 %tmp_576, float 0.000000e+00, float %phitmp" [./sift.h:367]   --->   Operation 624 'select' 'p_03_i' <Predicate = (or_cond4)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.34>
ST_71 : Operation 625 [7/7] (8.34ns)   --->   "%x_assign_70 = fdiv float %p_03_i, 3.600000e+02" [./sift.h:367]   --->   Operation 625 'fdiv' 'x_assign_70' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 8.34>
ST_72 : Operation 626 [6/7] (8.34ns)   --->   "%x_assign_70 = fdiv float %p_03_i, 3.600000e+02" [./sift.h:367]   --->   Operation 626 'fdiv' 'x_assign_70' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 8.34>
ST_73 : Operation 627 [5/7] (8.34ns)   --->   "%x_assign_70 = fdiv float %p_03_i, 3.600000e+02" [./sift.h:367]   --->   Operation 627 'fdiv' 'x_assign_70' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 8.34>
ST_74 : Operation 628 [4/7] (8.34ns)   --->   "%x_assign_70 = fdiv float %p_03_i, 3.600000e+02" [./sift.h:367]   --->   Operation 628 'fdiv' 'x_assign_70' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.34>
ST_75 : Operation 629 [3/7] (8.34ns)   --->   "%x_assign_70 = fdiv float %p_03_i, 3.600000e+02" [./sift.h:367]   --->   Operation 629 'fdiv' 'x_assign_70' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.34>
ST_76 : Operation 630 [2/7] (8.34ns)   --->   "%x_assign_70 = fdiv float %p_03_i, 3.600000e+02" [./sift.h:367]   --->   Operation 630 'fdiv' 'x_assign_70' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.34>
ST_77 : Operation 631 [1/7] (8.34ns)   --->   "%x_assign_70 = fdiv float %p_03_i, 3.600000e+02" [./sift.h:367]   --->   Operation 631 'fdiv' 'x_assign_70' <Predicate = (or_cond4)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.99>
ST_78 : Operation 632 [1/1] (0.00ns)   --->   "%t_V_29 = bitcast float %x_assign_70 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 632 'bitcast' 't_V_29' <Predicate = (or_cond4)> <Delay = 0.00>
ST_78 : Operation 633 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_29, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 633 'partselect' 'loc_V' <Predicate = (or_cond4)> <Delay = 0.00>
ST_78 : Operation 634 [1/1] (0.98ns)   --->   "%tmp_i_i9 = icmp ult i8 %loc_V, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 634 'icmp' 'tmp_i_i9' <Predicate = (or_cond4)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 635 [1/1] (0.98ns)   --->   "%tmp_1685_i_i = icmp ugt i8 %loc_V, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 635 'icmp' 'tmp_1685_i_i' <Predicate = (or_cond4)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 636 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_29, i32 23, i32 27)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 636 'partselect' 'index_V' <Predicate = (or_cond4)> <Delay = 0.00>
ST_78 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_1686_i_i = zext i5 %index_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 637 'zext' 'tmp_1686_i_i' <Predicate = (or_cond4)> <Delay = 0.00>
ST_78 : Operation 638 [1/1] (0.00ns)   --->   "%mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 638 'getelementptr' 'mask_table1_addr' <Predicate = (or_cond4)> <Delay = 0.00>
ST_78 : Operation 639 [2/2] (1.99ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 639 'load' 'mask' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_78 : Operation 640 [1/1] (0.00ns)   --->   "%one_half_table2_addr = getelementptr [32 x i24]* @one_half_table2, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 640 'getelementptr' 'one_half_table2_addr' <Predicate = (or_cond4)> <Delay = 0.00>
ST_78 : Operation 641 [2/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 641 'load' 'one_half' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 79 <SV = 78> <Delay = 8.06>
ST_79 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%p_Result_s_214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_29, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 642 'bitselect' 'p_Result_s_214' <Predicate = (or_cond4 & tmp_i_i9)> <Delay = 0.00>
ST_79 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%p_Result_200 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s_214, i31 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 643 'bitconcatenate' 'p_Result_200' <Predicate = (or_cond4 & tmp_i_i9)> <Delay = 0.00>
ST_79 : Operation 644 [1/2] (1.99ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 644 'load' 'mask' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_79 : Operation 645 [1/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 645 'load' 'one_half' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_79 : Operation 646 [1/1] (0.00ns)   --->   "%one_half_i_i_cast = zext i24 %one_half to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 646 'zext' 'one_half_i_i_cast' <Predicate = (or_cond4 & !tmp_i_i9)> <Delay = 0.00>
ST_79 : Operation 647 [1/1] (1.57ns)   --->   "%p_Val2_121 = add i32 %t_V_29, %one_half_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 647 'add' 'p_Val2_121' <Predicate = (or_cond4 & !tmp_i_i9)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%loc_V_21 = trunc i32 %p_Val2_121 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 648 'trunc' 'loc_V_21' <Predicate = (or_cond4 & !tmp_i_i9)> <Delay = 0.00>
ST_79 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%tmp_1688_i_i = xor i23 %mask, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 649 'xor' 'tmp_1688_i_i' <Predicate = (or_cond4 & !tmp_i_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%xs_sig_V = and i23 %loc_V_21, %tmp_1688_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 650 'and' 'xs_sig_V' <Predicate = (or_cond4 & !tmp_i_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%tmp_392 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_121, i32 23, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 651 'partselect' 'tmp_392' <Predicate = (or_cond4 & !tmp_i_i9)> <Delay = 0.00>
ST_79 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%p_Result_201 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_392, i23 %xs_sig_V)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 652 'bitconcatenate' 'p_Result_201' <Predicate = (or_cond4 & !tmp_i_i9)> <Delay = 0.00>
ST_79 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%sel_tmp52_v = select i1 %tmp_i_i9, i32 %p_Result_200, i32 %p_Result_201" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 653 'select' 'sel_tmp52_v' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 654 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp52 = bitcast i32 %sel_tmp52_v to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 654 'bitcast' 'sel_tmp52' <Predicate = (or_cond4)> <Delay = 0.51>
ST_79 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node x_assign_71)   --->   "%sel_tmp53 = xor i1 %tmp_i_i9, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 655 'xor' 'sel_tmp53' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node x_assign_71)   --->   "%sel_tmp54 = and i1 %tmp_1685_i_i, %sel_tmp53" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367]   --->   Operation 656 'and' 'sel_tmp54' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 657 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_71 = select i1 %sel_tmp54, float %x_assign_70, float %sel_tmp52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 657 'select' 'x_assign_71' <Predicate = (or_cond4)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 658 [1/1] (0.00ns)   --->   "%p_Val2_181 = bitcast float %x_assign_71 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 658 'bitcast' 'p_Val2_181' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 659 [1/1] (0.00ns)   --->   "%p_Result_202 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_181, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 659 'bitselect' 'p_Result_202' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 660 [1/1] (0.00ns)   --->   "%loc_V_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_181, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 660 'partselect' 'loc_V_22' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 661 [1/1] (0.00ns)   --->   "%loc_V_23 = trunc i32 %p_Val2_181 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 661 'trunc' 'loc_V_23' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_23, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 662 'bitconcatenate' 'tmp_1701_i_i_i' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%tmp_1701_i_i_i_cast3 = zext i25 %tmp_1701_i_i_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 663 'zext' 'tmp_1701_i_i_i_cast3' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V_22 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 664 'zext' 'tmp_i_i_i_i_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 665 [1/1] (1.28ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 665 'add' 'sh_assign' <Predicate = (or_cond4)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 666 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 666 'bitselect' 'isNeg' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 667 [1/1] (1.28ns)   --->   "%tmp_1702_i_i_i = sub i8 127, %loc_V_22" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 667 'sub' 'tmp_1702_i_i_i' <Predicate = (or_cond4)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 668 'sext' 'tmp_1702_i_i_i_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 669 [1/1] (0.42ns)   --->   "%sh_assign_7 = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 669 'select' 'sh_assign_7' <Predicate = (or_cond4)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%sh_assign_6_i_i_i_ca = sext i9 %sh_assign_7 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 670 'sext' 'sh_assign_6_i_i_i_ca' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%sh_assign_6_i_i_i_ca_6 = sext i9 %sh_assign_7 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 671 'sext' 'sh_assign_6_i_i_i_ca_6' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 672 'zext' 'tmp_1703_i_i_i' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_6" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 673 'lshr' 'tmp_1704_i_i_i' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast3, %tmp_1703_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 674 'shl' 'tmp_1705_i_i_i' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%tmp_1307 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 675 'bitselect' 'tmp_1307' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%tmp_274 = zext i1 %tmp_1307 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 676 'zext' 'tmp_274' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_125)   --->   "%tmp_275 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 677 'partselect' 'tmp_275' <Predicate = (or_cond4)> <Delay = 0.00>
ST_79 : Operation 678 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_125 = select i1 %isNeg, i32 %tmp_274, i32 %tmp_275" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 678 'select' 'p_Val2_125' <Predicate = (or_cond4)> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.18>
ST_80 : Operation 679 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i = sub i32 0, %p_Val2_125" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 679 'sub' 'p_Val2_i_i_i' <Predicate = (or_cond4 & p_Result_202)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 680 [1/1] (0.45ns)   --->   "%p_Val2_189 = select i1 %p_Result_202, i32 %p_Val2_i_i_i, i32 %p_Val2_125" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367]   --->   Operation 680 'select' 'p_Val2_189' <Predicate = (or_cond4)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 681 [1/1] (1.31ns)   --->   "%tmp_581 = icmp sgt i32 %p_Val2_189, 35" [./sift.h:368]   --->   Operation 681 'icmp' 'tmp_581' <Predicate = (or_cond4)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 682 [1/1] (1.57ns)   --->   "%tmp_582 = add nsw i32 -36, %p_Val2_189" [./sift.h:368]   --->   Operation 682 'add' 'tmp_582' <Predicate = (or_cond4)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node tmp_583)   --->   "%bin_1 = select i1 %tmp_581, i32 %tmp_582, i32 %p_Val2_189" [./sift.h:368]   --->   Operation 683 'select' 'bin_1' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 684 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_583 = add nsw i32 2, %bin_1" [./sift.h:369]   --->   Operation 684 'add' 'tmp_583' <Predicate = (or_cond4)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_584 = sext i32 %tmp_583 to i64" [./sift.h:369]   --->   Operation 685 'sext' 'tmp_584' <Predicate = (or_cond4)> <Delay = 0.00>
ST_80 : Operation 686 [1/1] (0.00ns)   --->   "%temphist_V_addr_14 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_584" [./sift.h:369]   --->   Operation 686 'getelementptr' 'temphist_V_addr_14' <Predicate = (or_cond4)> <Delay = 0.00>
ST_80 : Operation 687 [2/2] (1.99ns)   --->   "%p_Val2_184 = load i32* %temphist_V_addr_14, align 4" [./sift.h:369]   --->   Operation 687 'load' 'p_Val2_184' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 81 <SV = 80> <Delay = 5.65>
ST_81 : Operation 688 [1/2] (1.99ns)   --->   "%p_Val2_184 = load i32* %temphist_V_addr_14, align 4" [./sift.h:369]   --->   Operation 688 'load' 'p_Val2_184' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_81 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_585 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_184, i16 0)" [./sift.h:369]   --->   Operation 689 'bitconcatenate' 'tmp_585' <Predicate = (or_cond4)> <Delay = 0.00>
ST_81 : Operation 690 [1/1] (1.65ns)   --->   "%p_Val2_106 = add i48 %tmp_585, %p_Val2_s_215" [./sift.h:369]   --->   Operation 690 'add' 'p_Val2_106' <Predicate = (or_cond4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_586 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_106, i32 16, i32 47)" [./sift.h:369]   --->   Operation 691 'partselect' 'tmp_586' <Predicate = (or_cond4)> <Delay = 0.00>
ST_81 : Operation 692 [1/1] (1.99ns)   --->   "store i32 %tmp_586, i32* %temphist_V_addr_14, align 4" [./sift.h:369]   --->   Operation 692 'store' <Predicate = (or_cond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_81 : Operation 693 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str57, i32 %tmp_530)" [./sift.h:370]   --->   Operation 693 'specregionend' 'empty' <Predicate = (or_cond4)> <Delay = 0.00>
ST_81 : Operation 694 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./sift.h:370]   --->   Operation 694 'br' <Predicate = (or_cond4)> <Delay = 0.00>

State 82 <SV = 18> <Delay = 1.57>
ST_82 : Operation 695 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 695 'br' <Predicate = (or_cond_213)> <Delay = 0.00>
ST_82 : Operation 696 [1/1] (1.57ns)   --->   "%i_14 = add nsw i32 %i1, 1" [./sift.h:346]   --->   Operation 696 'add' 'i_14' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 697 [1/1] (0.00ns)   --->   "br label %2" [./sift.h:346]   --->   Operation 697 'br' <Predicate = true> <Delay = 0.00>

State 83 <SV = 17> <Delay = 1.99>
ST_83 : Operation 698 [1/2] (1.99ns)   --->   "%temphist_V_load = load i32* %temphist_V_addr_1, align 16" [./sift.h:374]   --->   Operation 698 'load' 'temphist_V_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_83 : Operation 699 [1/2] (1.99ns)   --->   "%temphist_V_load_1 = load i32* %temphist_V_addr_3, align 4" [./sift.h:375]   --->   Operation 699 'load' 'temphist_V_load_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_83 : Operation 700 [1/1] (0.00ns)   --->   "%temphist_V_addr_5 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 2" [./sift.h:376]   --->   Operation 700 'getelementptr' 'temphist_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 701 [2/2] (1.99ns)   --->   "%temphist_V_load_2 = load i32* %temphist_V_addr_5, align 8" [./sift.h:376]   --->   Operation 701 'load' 'temphist_V_load_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_83 : Operation 702 [1/1] (0.00ns)   --->   "%temphist_V_addr_7 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 3" [./sift.h:377]   --->   Operation 702 'getelementptr' 'temphist_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 703 [2/2] (1.99ns)   --->   "%temphist_V_load_3 = load i32* %temphist_V_addr_7, align 4" [./sift.h:377]   --->   Operation 703 'load' 'temphist_V_load_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 84 <SV = 18> <Delay = 1.99>
ST_84 : Operation 704 [1/1] (0.00ns)   --->   "%temphist_V_addr_2 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 0" [./sift.h:374]   --->   Operation 704 'getelementptr' 'temphist_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 705 [1/1] (1.99ns)   --->   "store i32 %temphist_V_load, i32* %temphist_V_addr_2, align 16" [./sift.h:374]   --->   Operation 705 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_84 : Operation 706 [1/1] (0.00ns)   --->   "%temphist_V_addr_4 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 1" [./sift.h:375]   --->   Operation 706 'getelementptr' 'temphist_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 707 [1/1] (1.99ns)   --->   "store i32 %temphist_V_load_1, i32* %temphist_V_addr_4, align 4" [./sift.h:375]   --->   Operation 707 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_84 : Operation 708 [1/2] (1.99ns)   --->   "%temphist_V_load_2 = load i32* %temphist_V_addr_5, align 8" [./sift.h:376]   --->   Operation 708 'load' 'temphist_V_load_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_84 : Operation 709 [1/2] (1.99ns)   --->   "%temphist_V_load_3 = load i32* %temphist_V_addr_7, align 4" [./sift.h:377]   --->   Operation 709 'load' 'temphist_V_load_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 85 <SV = 19> <Delay = 1.99>
ST_85 : Operation 710 [1/1] (0.00ns)   --->   "%temphist_V_addr_6 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 38" [./sift.h:376]   --->   Operation 710 'getelementptr' 'temphist_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 711 [1/1] (1.99ns)   --->   "store i32 %temphist_V_load_2, i32* %temphist_V_addr_6, align 8" [./sift.h:376]   --->   Operation 711 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_85 : Operation 712 [1/1] (0.00ns)   --->   "%temphist_V_addr_8 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 39" [./sift.h:377]   --->   Operation 712 'getelementptr' 'temphist_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 713 [1/1] (1.99ns)   --->   "store i32 %temphist_V_load_3, i32* %temphist_V_addr_8, align 4" [./sift.h:377]   --->   Operation 713 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_85 : Operation 714 [1/1] (0.97ns)   --->   "br label %8" [./sift.h:379]   --->   Operation 714 'br' <Predicate = true> <Delay = 0.97>

State 86 <SV = 20> <Delay = 3.18>
ST_86 : Operation 715 [1/1] (0.00ns)   --->   "%omax_V_write_assign = phi i32 [ 0, %7 ], [ %tmp_1049_omax_V_load, %._crit_edge427 ]" [./sift.h:384]   --->   Operation 715 'phi' 'omax_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 716 [1/1] (0.00ns)   --->   "%i2 = phi i6 [ 2, %7 ], [ %i_13, %._crit_edge427 ]"   --->   Operation 716 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 717 [1/1] (0.90ns)   --->   "%exitcond = icmp eq i6 %i2, -26" [./sift.h:379]   --->   Operation 717 'icmp' 'exitcond' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 718 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 718 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 719 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %._crit_edge427" [./sift.h:379]   --->   Operation 719 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 720 [1/1] (1.18ns)   --->   "%tmp_515 = add i6 %i2, -2" [./sift.h:381]   --->   Operation 720 'add' 'tmp_515' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_516 = zext i6 %tmp_515 to i64" [./sift.h:381]   --->   Operation 721 'zext' 'tmp_516' <Predicate = (!exitcond)> <Delay = 0.00>
ST_86 : Operation 722 [1/1] (1.18ns)   --->   "%tmp_517 = add i6 %i2, 2" [./sift.h:381]   --->   Operation 722 'add' 'tmp_517' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_518 = zext i6 %tmp_517 to i64" [./sift.h:381]   --->   Operation 723 'zext' 'tmp_518' <Predicate = (!exitcond)> <Delay = 0.00>
ST_86 : Operation 724 [1/1] (0.00ns)   --->   "%temphist_V_addr_9 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_516" [./sift.h:381]   --->   Operation 724 'getelementptr' 'temphist_V_addr_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_86 : Operation 725 [2/2] (1.99ns)   --->   "%p_Val2_161 = load i32* %temphist_V_addr_9, align 4" [./sift.h:381]   --->   Operation 725 'load' 'p_Val2_161' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_86 : Operation 726 [1/1] (0.00ns)   --->   "%temphist_V_addr_10 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_518" [./sift.h:381]   --->   Operation 726 'getelementptr' 'temphist_V_addr_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_86 : Operation 727 [2/2] (1.99ns)   --->   "%p_Val2_162 = load i32* %temphist_V_addr_10, align 4" [./sift.h:381]   --->   Operation 727 'load' 'p_Val2_162' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 87 <SV = 21> <Delay = 3.57>
ST_87 : Operation 728 [1/2] (1.99ns)   --->   "%p_Val2_161 = load i32* %temphist_V_addr_9, align 4" [./sift.h:381]   --->   Operation 728 'load' 'p_Val2_161' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_87 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_519 = sext i32 %p_Val2_161 to i33" [./sift.h:381]   --->   Operation 729 'sext' 'tmp_519' <Predicate = (!exitcond)> <Delay = 0.00>
ST_87 : Operation 730 [1/2] (1.99ns)   --->   "%p_Val2_162 = load i32* %temphist_V_addr_10, align 4" [./sift.h:381]   --->   Operation 730 'load' 'p_Val2_162' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_87 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_520 = sext i32 %p_Val2_162 to i33" [./sift.h:381]   --->   Operation 731 'sext' 'tmp_520' <Predicate = (!exitcond)> <Delay = 0.00>
ST_87 : Operation 732 [1/1] (1.57ns)   --->   "%r_V_10 = add nsw i33 %tmp_519, %tmp_520" [./sift.h:381]   --->   Operation 732 'add' 'r_V_10' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 733 [1/1] (1.18ns)   --->   "%tmp_521 = add i6 %i2, -1" [./sift.h:382]   --->   Operation 733 'add' 'tmp_521' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_522 = zext i6 %tmp_521 to i64" [./sift.h:382]   --->   Operation 734 'zext' 'tmp_522' <Predicate = (!exitcond)> <Delay = 0.00>
ST_87 : Operation 735 [1/1] (1.18ns)   --->   "%i_13 = add i6 %i2, 1" [./sift.h:382]   --->   Operation 735 'add' 'i_13' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_523 = zext i6 %i_13 to i64" [./sift.h:382]   --->   Operation 736 'zext' 'tmp_523' <Predicate = (!exitcond)> <Delay = 0.00>
ST_87 : Operation 737 [1/1] (0.00ns)   --->   "%temphist_V_addr_11 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_522" [./sift.h:382]   --->   Operation 737 'getelementptr' 'temphist_V_addr_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_87 : Operation 738 [2/2] (1.99ns)   --->   "%p_Val2_163 = load i32* %temphist_V_addr_11, align 4" [./sift.h:382]   --->   Operation 738 'load' 'p_Val2_163' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_87 : Operation 739 [1/1] (0.00ns)   --->   "%temphist_V_addr_12 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_523" [./sift.h:382]   --->   Operation 739 'getelementptr' 'temphist_V_addr_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_87 : Operation 740 [2/2] (1.99ns)   --->   "%p_Val2_164 = load i32* %temphist_V_addr_12, align 4" [./sift.h:382]   --->   Operation 740 'load' 'p_Val2_164' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 88 <SV = 22> <Delay = 3.57>
ST_88 : Operation 741 [1/2] (1.99ns)   --->   "%p_Val2_163 = load i32* %temphist_V_addr_11, align 4" [./sift.h:382]   --->   Operation 741 'load' 'p_Val2_163' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_88 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_524 = sext i32 %p_Val2_163 to i33" [./sift.h:382]   --->   Operation 742 'sext' 'tmp_524' <Predicate = (!exitcond)> <Delay = 0.00>
ST_88 : Operation 743 [1/2] (1.99ns)   --->   "%p_Val2_164 = load i32* %temphist_V_addr_12, align 4" [./sift.h:382]   --->   Operation 743 'load' 'p_Val2_164' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_88 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_525 = sext i32 %p_Val2_164 to i33" [./sift.h:382]   --->   Operation 744 'sext' 'tmp_525' <Predicate = (!exitcond)> <Delay = 0.00>
ST_88 : Operation 745 [1/1] (1.57ns)   --->   "%r_V_11 = add nsw i33 %tmp_524, %tmp_525" [./sift.h:382]   --->   Operation 745 'add' 'r_V_11' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_526 = zext i6 %i2 to i64" [./sift.h:383]   --->   Operation 746 'zext' 'tmp_526' <Predicate = (!exitcond)> <Delay = 0.00>
ST_88 : Operation 747 [1/1] (0.00ns)   --->   "%temphist_V_addr_13 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_526" [./sift.h:383]   --->   Operation 747 'getelementptr' 'temphist_V_addr_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_88 : Operation 748 [2/2] (1.99ns)   --->   "%temphist_V_load_8 = load i32* %temphist_V_addr_13, align 4" [./sift.h:383]   --->   Operation 748 'load' 'temphist_V_load_8' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 89 <SV = 23> <Delay = 7.97>
ST_89 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_514 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)" [./sift.h:379]   --->   Operation 749 'specregionbegin' 'tmp_514' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 750 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:380]   --->   Operation 750 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 751 [1/1] (0.00ns)   --->   "%p_Val2_108 = call i45 @_ssdm_op_BitConcatenate.i45.i33.i12(i33 %r_V_10, i12 0)" [./sift.h:381]   --->   Operation 751 'bitconcatenate' 'p_Val2_108' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 752 [1/1] (0.00ns)   --->   "%p_Val2_172_cast = sext i45 %p_Val2_108 to i48" [./sift.h:381]   --->   Operation 752 'sext' 'p_Val2_172_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 753 [1/1] (0.00ns)   --->   "%p_Val2_98 = call i47 @_ssdm_op_BitConcatenate.i47.i33.i14(i33 %r_V_11, i14 0)" [./sift.h:382]   --->   Operation 753 'bitconcatenate' 'p_Val2_98' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 754 [1/1] (0.00ns)   --->   "%p_Val2_106_cast = sext i47 %p_Val2_98 to i48" [./sift.h:382]   --->   Operation 754 'sext' 'p_Val2_106_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 755 [1/2] (1.99ns)   --->   "%temphist_V_load_8 = load i32* %temphist_V_addr_13, align 4" [./sift.h:383]   --->   Operation 755 'load' 'temphist_V_load_8' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_89 : Operation 756 [1/1] (0.00ns)   --->   "%p_shl = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %temphist_V_load_8, i15 0)" [./sift.h:383]   --->   Operation 756 'bitconcatenate' 'p_shl' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 757 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i47 %p_shl to i48" [./sift.h:383]   --->   Operation 757 'sext' 'p_shl_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 758 [1/1] (0.00ns)   --->   "%p_shl1 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temphist_V_load_8, i13 0)" [./sift.h:383]   --->   Operation 758 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 759 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i45 %p_shl1 to i48" [./sift.h:383]   --->   Operation 759 'sext' 'p_shl1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 760 [1/1] (1.65ns)   --->   "%p_Val2_109 = sub i48 %p_shl_cast, %p_shl1_cast" [./sift.h:383]   --->   Operation 760 'sub' 'p_Val2_109' <Predicate = (!exitcond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp84 = add i48 %p_Val2_172_cast, %p_Val2_106_cast" [./sift.h:383]   --->   Operation 761 'add' 'tmp84' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 762 [1/1] (2.32ns) (root node of TernaryAdder)   --->   "%p_Val2_110 = add i48 %p_Val2_109, %tmp84" [./sift.h:383]   --->   Operation 762 'add' 'p_Val2_110' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_527 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_110, i32 16, i32 47)" [./sift.h:383]   --->   Operation 763 'partselect' 'tmp_527' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 764 [1/1] (0.00ns)   --->   "%hist_V_addr = getelementptr [36 x i32]* %hist_V, i64 0, i64 %tmp_516" [./sift.h:383]   --->   Operation 764 'getelementptr' 'hist_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 765 [1/1] (1.99ns)   --->   "store i32 %tmp_527, i32* %hist_V_addr, align 4" [./sift.h:383]   --->   Operation 765 'store' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_89 : Operation 766 [1/1] (1.31ns)   --->   "%tmp_528 = icmp sgt i32 %tmp_527, %omax_V_write_assign" [./sift.h:384]   --->   Operation 766 'icmp' 'tmp_528' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 767 [1/1] (0.45ns)   --->   "%tmp_1049_omax_V_load = select i1 %tmp_528, i32 %tmp_527, i32 %omax_V_write_assign" [./sift.h:384]   --->   Operation 767 'select' 'tmp_1049_omax_V_load' <Predicate = (!exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 768 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_514)" [./sift.h:385]   --->   Operation 768 'specregionend' 'empty_216' <Predicate = (!exitcond)> <Delay = 0.00>
ST_89 : Operation 769 [1/1] (0.00ns)   --->   "br label %8" [./sift.h:379]   --->   Operation 769 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 90 <SV = 21> <Delay = 0.00>
ST_90 : Operation 770 [1/1] (0.00ns)   --->   "ret i32 %omax_V_write_assign" [./sift.h:386]   --->   Operation 770 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.32ns
The critical path consists of the following:
	wire read on port 'sigma_V' [17]  (0 ns)
	'mul' operation ('__Val2__', ./sift.h:333) [28]  (4.98 ns)
	'icmp' operation ('tmp_s', ./sift.h:333) [30]  (1.34 ns)

 <State 2>: 7.4ns
The critical path consists of the following:
	'sub' operation ('tmp_649_cast', ./sift.h:333) [32]  (1.72 ns)
	'select' operation ('__Val2__', ./sift.h:333) [33]  (0.526 ns)
	'ctlz' operation ('tmp_492', ./sift.h:333) [42]  (2 ns)
	'add' operation ('NZeros', ./sift.h:333) [44]  (1.58 ns)
	'select' operation ('num_zeros', ./sift.h:333) [45]  (0 ns)
	'sub' operation ('msb_idx', ./sift.h:333) [46]  (1.58 ns)

 <State 3>: 5.77ns
The critical path consists of the following:
	'select' operation ('msb_idx', ./sift.h:333) [49]  (0.446 ns)
	'icmp' operation ('tmp_1244', ./sift.h:333) [57]  (1.31 ns)
	'select' operation ('tmp_1248', ./sift.h:333) [61]  (0 ns)
	'lshr' operation ('tmp_1251', ./sift.h:333) [64]  (0 ns)
	'select' operation ('tmp32.V', ./sift.h:333) [66]  (1.79 ns)

 <State 4>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:333) [67]  (8.29 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:333) [67]  (8.29 ns)

 <State 6>: 2.73ns
The critical path consists of the following:
	'icmp' operation ('tmp_494', ./sift.h:333) [70]  (0.987 ns)
	'select' operation ('tmp83_cast_cast', ./sift.h:333) [72]  (0 ns)
	'add' operation ('p_Repl2_64_trunc', ./sift.h:333) [73]  (1.28 ns)
	'select' operation ('p_03_i8', ./sift.h:333) [77]  (0.457 ns)

 <State 7>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:333) [78]  (8.35 ns)

 <State 8>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:333) [78]  (8.35 ns)

 <State 9>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:333) [78]  (8.35 ns)

 <State 10>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:333) [78]  (8.35 ns)

 <State 11>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:333) [78]  (8.35 ns)

 <State 12>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:333) [78]  (8.35 ns)

 <State 13>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:333) [78]  (8.35 ns)

 <State 14>: 4ns
The critical path consists of the following:
	'fpext' operation ('d', ./sift.h:333) [79]  (2.66 ns)
	'icmp' operation ('tmp_498', ./sift.h:333) [90]  (1.34 ns)

 <State 15>: 7.13ns
The critical path consists of the following:
	'sub' operation ('F2', ./sift.h:333) [91]  (1.27 ns)
	'add' operation ('tmp_500', ./sift.h:333) [93]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:333) [95]  (0.557 ns)
	'icmp' operation ('icmp11', ./sift.h:333) [101]  (0.946 ns)
	'and' operation ('sel_tmp81', ./sift.h:333) [117]  (0.464 ns)
	'select' operation ('newSel', ./sift.h:333) [118]  (2.17 ns)
	'select' operation ('newSel21', ./sift.h:333) [122]  (0 ns)
	'select' operation ('expf_scale.V', ./sift.h:333) [124]  (0.457 ns)

 <State 16>: 2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:338) [127]  (0 ns)
	'getelementptr' operation ('temphist_V_addr', ./sift.h:339) [134]  (0 ns)
	'store' operation (./sift.h:339) of constant 0 on array 'temphist.V', ./sift.h:334 [135]  (2 ns)

 <State 17>: 5.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:346) [145]  (0 ns)
	'mul' operation ('tmp_513', ./sift.h:365) [163]  (5.02 ns)

 <State 18>: 6.6ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('i', ./sift.h:346) ('j', ./sift.h:351) [166]  (0 ns)
	'mul' operation ('tmp_557', ./sift.h:365) [360]  (5.02 ns)
	'add' operation ('i_op', ./sift.h:365) [361]  (1.58 ns)

 <State 19>: 6.35ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ./sift.h:365) [363]  (5.02 ns)
	'icmp' operation ('tmp_558', ./sift.h:365) [365]  (1.33 ns)

 <State 20>: 8.53ns
The critical path consists of the following:
	'sub' operation ('tmp_740_cast', ./sift.h:365) [367]  (1.72 ns)
	'select' operation ('__Val2__', ./sift.h:365) [368]  (0.528 ns)
	'cttz' operation ('tmp_559', ./sift.h:365) [371]  (2 ns)
	'xor' operation ('msb_idx', ./sift.h:365) [374]  (0.498 ns)
	'sub' operation ('tmp_560', ./sift.h:365) [378]  (1.58 ns)
	'shl' operation ('tmp32.V', ./sift.h:365) [379]  (0 ns)
	'select' operation ('tmp32.V', ./sift.h:365) [385]  (2.21 ns)

 <State 21>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:361) [298]  (8.29 ns)

 <State 22>: 8.55ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360) to 'sqrt_fixed<32, 16>' [271]  (8.55 ns)

 <State 23>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360) to 'sqrt_fixed<32, 16>' [271]  (8.72 ns)

 <State 24>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:360) to 'sqrt_fixed<32, 16>' [271]  (8.72 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (8.75 ns)

 <State 54>: 8.28ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:361) to 'atan2_cordic<float>' [310]  (0.978 ns)
	'fmul' operation ('tmp_545', ./sift.h:361) [311]  (7.31 ns)

 <State 55>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_545', ./sift.h:361) [311]  (7.31 ns)

 <State 56>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:361) [312]  (8.35 ns)

 <State 57>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:361) [312]  (8.35 ns)

 <State 58>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:361) [312]  (8.35 ns)

 <State 59>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:361) [312]  (8.35 ns)

 <State 60>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:361) [312]  (8.35 ns)

 <State 61>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:361) [312]  (8.35 ns)

 <State 62>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:361) [312]  (8.35 ns)

 <State 63>: 4ns
The critical path consists of the following:
	'fpext' operation ('d', ./sift.h:361) [313]  (2.66 ns)
	'icmp' operation ('tmp_548', ./sift.h:361) [324]  (1.34 ns)

 <State 64>: 8.64ns
The critical path consists of the following:
	'sub' operation ('F2', ./sift.h:361) [325]  (1.27 ns)
	'add' operation ('tmp_550', ./sift.h:361) [327]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:361) [329]  (0.557 ns)
	'icmp' operation ('tmp_553', ./sift.h:361) [333]  (1.12 ns)
	'xor' operation ('sel_tmp9', ./sift.h:361) [347]  (0 ns)
	'and' operation ('sel_tmp10', ./sift.h:361) [348]  (0 ns)
	'select' operation ('sel_tmp11', ./sift.h:361) [349]  (0.472 ns)
	'select' operation ('sel_tmp17', ./sift.h:361) [351]  (2.17 ns)
	'select' operation ('__Val2__', ./sift.h:361) [355]  (1.79 ns)

 <State 65>: 7.45ns
The critical path consists of the following:
	'add' operation ('Ang.V', ./sift.h:363) [357]  (1.58 ns)
	'select' operation ('__Val2__', ./sift.h:362) [358]  (0.457 ns)
	'sub' operation ('tmp_738_cast', ./sift.h:367) [446]  (1.56 ns)
	'select' operation ('__Val2__', ./sift.h:367) [447]  (0.446 ns)
	'cttz' operation ('num_zeros', ./sift.h:367) [450]  (1.63 ns)
	'shl' operation ('tmp32.V', ./sift.h:367) [451]  (1.79 ns)

 <State 66>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:367) [452]  (8.29 ns)

 <State 67>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:367) [452]  (8.29 ns)

 <State 68>: 2.8ns
The critical path consists of the following:
	'icmp' operation ('tmp_577', ./sift.h:367) [455]  (0.987 ns)
	'add' operation ('p_Repl2_76_trunc', ./sift.h:367) [459]  (1.82 ns)

 <State 69>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('phitmp', ./sift.h:367) [463]  (7.31 ns)

 <State 70>: 7.76ns
The critical path consists of the following:
	'fmul' operation ('phitmp', ./sift.h:367) [463]  (7.31 ns)
	'select' operation ('p_03_i', ./sift.h:367) [464]  (0.457 ns)

 <State 71>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('x', ./sift.h:367) [465]  (8.35 ns)

 <State 72>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('x', ./sift.h:367) [465]  (8.35 ns)

 <State 73>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('x', ./sift.h:367) [465]  (8.35 ns)

 <State 74>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('x', ./sift.h:367) [465]  (8.35 ns)

 <State 75>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('x', ./sift.h:367) [465]  (8.35 ns)

 <State 76>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('x', ./sift.h:367) [465]  (8.35 ns)

 <State 77>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('x', ./sift.h:367) [465]  (8.35 ns)

 <State 78>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('mask_table1_addr', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367) [474]  (0 ns)
	'load' operation ('mask', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367) on array 'mask_table1' [475]  (2 ns)

 <State 79>: 8.07ns
The critical path consists of the following:
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367) on array 'one_half_table2' [477]  (2 ns)
	'add' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367) [479]  (1.58 ns)
	'and' operation ('xs.sig.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:367) [482]  (0 ns)
	'select' operation ('sel_tmp52_v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367) [485]  (0 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367) [489]  (0.464 ns)
	'add' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367) [497]  (1.28 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367) [501]  (0.421 ns)
	'shl' operation ('tmp_1705_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367) [506]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367) [510]  (1.81 ns)

 <State 80>: 7.19ns
The critical path consists of the following:
	'sub' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367) [511]  (1.58 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:367) [512]  (0.457 ns)
	'add' operation ('tmp_582', ./sift.h:368) [514]  (1.58 ns)
	'select' operation ('bin', ./sift.h:368) [515]  (0 ns)
	'add' operation ('tmp_583', ./sift.h:369) [516]  (1.58 ns)
	'getelementptr' operation ('temphist_V_addr_14', ./sift.h:369) [521]  (0 ns)
	'load' operation ('__Val2__', ./sift.h:369) on array 'temphist.V', ./sift.h:334 [522]  (2 ns)

 <State 81>: 5.66ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./sift.h:369) on array 'temphist.V', ./sift.h:334 [522]  (2 ns)
	'add' operation ('__Val2__', ./sift.h:369) [524]  (1.66 ns)
	'store' operation (./sift.h:369) of variable 'tmp_586', ./sift.h:369 on array 'temphist.V', ./sift.h:334 [526]  (2 ns)

 <State 82>: 1.58ns
The critical path consists of the following:
	'add' operation ('i', ./sift.h:346) [535]  (1.58 ns)

 <State 83>: 2ns
The critical path consists of the following:
	'load' operation ('temphist_V_load', ./sift.h:374) on array 'temphist.V', ./sift.h:334 [539]  (2 ns)

 <State 84>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('temphist_V_addr_2', ./sift.h:374) [540]  (0 ns)
	'store' operation (./sift.h:374) of variable 'temphist_V_load', ./sift.h:374 on array 'temphist.V', ./sift.h:334 [541]  (2 ns)

 <State 85>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('temphist_V_addr_6', ./sift.h:376) [548]  (0 ns)
	'store' operation (./sift.h:376) of variable 'temphist_V_load_2', ./sift.h:376 on array 'temphist.V', ./sift.h:334 [549]  (2 ns)

 <State 86>: 3.18ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:382) [557]  (0 ns)
	'add' operation ('tmp_515', ./sift.h:381) [564]  (1.19 ns)
	'getelementptr' operation ('temphist_V_addr_9', ./sift.h:381) [568]  (0 ns)
	'load' operation ('__Val2__', ./sift.h:381) on array 'temphist.V', ./sift.h:334 [569]  (2 ns)

 <State 87>: 3.58ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./sift.h:381) on array 'temphist.V', ./sift.h:334 [569]  (2 ns)
	'add' operation ('r.V', ./sift.h:381) [574]  (1.58 ns)

 <State 88>: 3.58ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./sift.h:382) on array 'temphist.V', ./sift.h:334 [582]  (2 ns)
	'add' operation ('r.V', ./sift.h:382) [587]  (1.58 ns)

 <State 89>: 7.98ns
The critical path consists of the following:
	'load' operation ('temphist_V_load_8', ./sift.h:383) on array 'temphist.V', ./sift.h:334 [592]  (2 ns)
	'sub' operation ('__Val2__', ./sift.h:383) [597]  (1.66 ns)
	'add' operation ('__Val2__', ./sift.h:383) [599]  (2.33 ns)
	'store' operation (./sift.h:383) of variable 'tmp_527', ./sift.h:383 on array 'hist_V' [602]  (2 ns)

 <State 90>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
