// Seed: 4067565243
module module_0 (
    input logic id_0,
    output id_1
);
  type_6(
      1, 1, 1
  );
  logic id_2 = id_0;
  assign id_1[1] = 1'h0;
  logic id_3;
  type_8(
      id_4, id_4, 1
  );
endmodule
