// Seed: 4153057552
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  ;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_11 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input wire id_2,
    output uwire id_3
);
  uwire id_5;
  ;
  assign id_5 = -1'b0 & id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  initial if (1) id_3 <= 1;
  wire id_4;
  id_5 :
  assert property (@(posedge -1) -1'b0)
  else $signed(87);
  ;
  always @(id_4#(.id_3(-1)
  ) - 1 or negedge ~id_4)
  begin : LABEL_0
    while (id_5) begin : LABEL_1
      $clog2(32);
      ;
      id_3 <= id_5;
      SystemTFIdentifier(id_4, SystemTFIdentifier(id_1), id_2);
    end
  end
  parameter  id_6  =  1  ,  id_7  =  id_6  ,  id_8  =  id_2  ,  id_9  =  1  ,  id_10  =  id_1  ,  id_11  =  -1 'b0 ,  id_12  =  1  -  !  id_6  ;
  wire id_13 = id_10;
endmodule
