
STM32L031_HelloCombination.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d58  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08004e18  08004e18  00014e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ec4  08004ec4  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08004ec4  08004ec4  00014ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ecc  08004ecc  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ecc  08004ecc  00014ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ed0  08004ed0  00014ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08004ed4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000018  08004eec  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08004eec  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc6b  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c23  00000000  00000000  0002ccab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac8  00000000  00000000  0002e8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a10  00000000  00000000  0002f398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000112b2  00000000  00000000  0002fda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e310  00000000  00000000  0004105a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a1f1  00000000  00000000  0004f36a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b955b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000281c  00000000  00000000  000b95b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004e00 	.word	0x08004e00

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	08004e00 	.word	0x08004e00

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	1c08      	adds	r0, r1, #0
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f84c 	bl	80004c0 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_lmul>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	0415      	lsls	r5, r2, #16
 8000438:	0c2d      	lsrs	r5, r5, #16
 800043a:	000f      	movs	r7, r1
 800043c:	0001      	movs	r1, r0
 800043e:	002e      	movs	r6, r5
 8000440:	46c6      	mov	lr, r8
 8000442:	4684      	mov	ip, r0
 8000444:	0400      	lsls	r0, r0, #16
 8000446:	0c14      	lsrs	r4, r2, #16
 8000448:	0c00      	lsrs	r0, r0, #16
 800044a:	0c09      	lsrs	r1, r1, #16
 800044c:	4346      	muls	r6, r0
 800044e:	434d      	muls	r5, r1
 8000450:	4360      	muls	r0, r4
 8000452:	4361      	muls	r1, r4
 8000454:	1940      	adds	r0, r0, r5
 8000456:	0c34      	lsrs	r4, r6, #16
 8000458:	1824      	adds	r4, r4, r0
 800045a:	b500      	push	{lr}
 800045c:	42a5      	cmp	r5, r4
 800045e:	d903      	bls.n	8000468 <__aeabi_lmul+0x34>
 8000460:	2080      	movs	r0, #128	; 0x80
 8000462:	0240      	lsls	r0, r0, #9
 8000464:	4680      	mov	r8, r0
 8000466:	4441      	add	r1, r8
 8000468:	0c25      	lsrs	r5, r4, #16
 800046a:	186d      	adds	r5, r5, r1
 800046c:	4661      	mov	r1, ip
 800046e:	4359      	muls	r1, r3
 8000470:	437a      	muls	r2, r7
 8000472:	0430      	lsls	r0, r6, #16
 8000474:	1949      	adds	r1, r1, r5
 8000476:	0424      	lsls	r4, r4, #16
 8000478:	0c00      	lsrs	r0, r0, #16
 800047a:	1820      	adds	r0, r4, r0
 800047c:	1889      	adds	r1, r1, r2
 800047e:	bc80      	pop	{r7}
 8000480:	46b8      	mov	r8, r7
 8000482:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000484 <__aeabi_d2uiz>:
 8000484:	b570      	push	{r4, r5, r6, lr}
 8000486:	2200      	movs	r2, #0
 8000488:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <__aeabi_d2uiz+0x38>)
 800048a:	0004      	movs	r4, r0
 800048c:	000d      	movs	r5, r1
 800048e:	f000 fff7 	bl	8001480 <__aeabi_dcmpge>
 8000492:	2800      	cmp	r0, #0
 8000494:	d104      	bne.n	80004a0 <__aeabi_d2uiz+0x1c>
 8000496:	0020      	movs	r0, r4
 8000498:	0029      	movs	r1, r5
 800049a:	f000 ff57 	bl	800134c <__aeabi_d2iz>
 800049e:	bd70      	pop	{r4, r5, r6, pc}
 80004a0:	4b06      	ldr	r3, [pc, #24]	; (80004bc <__aeabi_d2uiz+0x38>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	0020      	movs	r0, r4
 80004a6:	0029      	movs	r1, r5
 80004a8:	f000 fbbe 	bl	8000c28 <__aeabi_dsub>
 80004ac:	f000 ff4e 	bl	800134c <__aeabi_d2iz>
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	061b      	lsls	r3, r3, #24
 80004b4:	469c      	mov	ip, r3
 80004b6:	4460      	add	r0, ip
 80004b8:	e7f1      	b.n	800049e <__aeabi_d2uiz+0x1a>
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	41e00000 	.word	0x41e00000

080004c0 <__udivmoddi4>:
 80004c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004c2:	4657      	mov	r7, sl
 80004c4:	464e      	mov	r6, r9
 80004c6:	4645      	mov	r5, r8
 80004c8:	46de      	mov	lr, fp
 80004ca:	b5e0      	push	{r5, r6, r7, lr}
 80004cc:	0004      	movs	r4, r0
 80004ce:	000d      	movs	r5, r1
 80004d0:	4692      	mov	sl, r2
 80004d2:	4699      	mov	r9, r3
 80004d4:	b083      	sub	sp, #12
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d830      	bhi.n	800053c <__udivmoddi4+0x7c>
 80004da:	d02d      	beq.n	8000538 <__udivmoddi4+0x78>
 80004dc:	4649      	mov	r1, r9
 80004de:	4650      	mov	r0, sl
 80004e0:	f000 fff6 	bl	80014d0 <__clzdi2>
 80004e4:	0029      	movs	r1, r5
 80004e6:	0006      	movs	r6, r0
 80004e8:	0020      	movs	r0, r4
 80004ea:	f000 fff1 	bl	80014d0 <__clzdi2>
 80004ee:	1a33      	subs	r3, r6, r0
 80004f0:	4698      	mov	r8, r3
 80004f2:	3b20      	subs	r3, #32
 80004f4:	469b      	mov	fp, r3
 80004f6:	d433      	bmi.n	8000560 <__udivmoddi4+0xa0>
 80004f8:	465a      	mov	r2, fp
 80004fa:	4653      	mov	r3, sl
 80004fc:	4093      	lsls	r3, r2
 80004fe:	4642      	mov	r2, r8
 8000500:	001f      	movs	r7, r3
 8000502:	4653      	mov	r3, sl
 8000504:	4093      	lsls	r3, r2
 8000506:	001e      	movs	r6, r3
 8000508:	42af      	cmp	r7, r5
 800050a:	d83a      	bhi.n	8000582 <__udivmoddi4+0xc2>
 800050c:	42af      	cmp	r7, r5
 800050e:	d100      	bne.n	8000512 <__udivmoddi4+0x52>
 8000510:	e078      	b.n	8000604 <__udivmoddi4+0x144>
 8000512:	465b      	mov	r3, fp
 8000514:	1ba4      	subs	r4, r4, r6
 8000516:	41bd      	sbcs	r5, r7
 8000518:	2b00      	cmp	r3, #0
 800051a:	da00      	bge.n	800051e <__udivmoddi4+0x5e>
 800051c:	e075      	b.n	800060a <__udivmoddi4+0x14a>
 800051e:	2200      	movs	r2, #0
 8000520:	2300      	movs	r3, #0
 8000522:	9200      	str	r2, [sp, #0]
 8000524:	9301      	str	r3, [sp, #4]
 8000526:	2301      	movs	r3, #1
 8000528:	465a      	mov	r2, fp
 800052a:	4093      	lsls	r3, r2
 800052c:	9301      	str	r3, [sp, #4]
 800052e:	2301      	movs	r3, #1
 8000530:	4642      	mov	r2, r8
 8000532:	4093      	lsls	r3, r2
 8000534:	9300      	str	r3, [sp, #0]
 8000536:	e028      	b.n	800058a <__udivmoddi4+0xca>
 8000538:	4282      	cmp	r2, r0
 800053a:	d9cf      	bls.n	80004dc <__udivmoddi4+0x1c>
 800053c:	2200      	movs	r2, #0
 800053e:	2300      	movs	r3, #0
 8000540:	9200      	str	r2, [sp, #0]
 8000542:	9301      	str	r3, [sp, #4]
 8000544:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <__udivmoddi4+0x8e>
 800054a:	601c      	str	r4, [r3, #0]
 800054c:	605d      	str	r5, [r3, #4]
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	b003      	add	sp, #12
 8000554:	bcf0      	pop	{r4, r5, r6, r7}
 8000556:	46bb      	mov	fp, r7
 8000558:	46b2      	mov	sl, r6
 800055a:	46a9      	mov	r9, r5
 800055c:	46a0      	mov	r8, r4
 800055e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000560:	4642      	mov	r2, r8
 8000562:	2320      	movs	r3, #32
 8000564:	1a9b      	subs	r3, r3, r2
 8000566:	4652      	mov	r2, sl
 8000568:	40da      	lsrs	r2, r3
 800056a:	4641      	mov	r1, r8
 800056c:	0013      	movs	r3, r2
 800056e:	464a      	mov	r2, r9
 8000570:	408a      	lsls	r2, r1
 8000572:	0017      	movs	r7, r2
 8000574:	4642      	mov	r2, r8
 8000576:	431f      	orrs	r7, r3
 8000578:	4653      	mov	r3, sl
 800057a:	4093      	lsls	r3, r2
 800057c:	001e      	movs	r6, r3
 800057e:	42af      	cmp	r7, r5
 8000580:	d9c4      	bls.n	800050c <__udivmoddi4+0x4c>
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	9200      	str	r2, [sp, #0]
 8000588:	9301      	str	r3, [sp, #4]
 800058a:	4643      	mov	r3, r8
 800058c:	2b00      	cmp	r3, #0
 800058e:	d0d9      	beq.n	8000544 <__udivmoddi4+0x84>
 8000590:	07fb      	lsls	r3, r7, #31
 8000592:	0872      	lsrs	r2, r6, #1
 8000594:	431a      	orrs	r2, r3
 8000596:	4646      	mov	r6, r8
 8000598:	087b      	lsrs	r3, r7, #1
 800059a:	e00e      	b.n	80005ba <__udivmoddi4+0xfa>
 800059c:	42ab      	cmp	r3, r5
 800059e:	d101      	bne.n	80005a4 <__udivmoddi4+0xe4>
 80005a0:	42a2      	cmp	r2, r4
 80005a2:	d80c      	bhi.n	80005be <__udivmoddi4+0xfe>
 80005a4:	1aa4      	subs	r4, r4, r2
 80005a6:	419d      	sbcs	r5, r3
 80005a8:	2001      	movs	r0, #1
 80005aa:	1924      	adds	r4, r4, r4
 80005ac:	416d      	adcs	r5, r5
 80005ae:	2100      	movs	r1, #0
 80005b0:	3e01      	subs	r6, #1
 80005b2:	1824      	adds	r4, r4, r0
 80005b4:	414d      	adcs	r5, r1
 80005b6:	2e00      	cmp	r6, #0
 80005b8:	d006      	beq.n	80005c8 <__udivmoddi4+0x108>
 80005ba:	42ab      	cmp	r3, r5
 80005bc:	d9ee      	bls.n	800059c <__udivmoddi4+0xdc>
 80005be:	3e01      	subs	r6, #1
 80005c0:	1924      	adds	r4, r4, r4
 80005c2:	416d      	adcs	r5, r5
 80005c4:	2e00      	cmp	r6, #0
 80005c6:	d1f8      	bne.n	80005ba <__udivmoddi4+0xfa>
 80005c8:	9800      	ldr	r0, [sp, #0]
 80005ca:	9901      	ldr	r1, [sp, #4]
 80005cc:	465b      	mov	r3, fp
 80005ce:	1900      	adds	r0, r0, r4
 80005d0:	4169      	adcs	r1, r5
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	db24      	blt.n	8000620 <__udivmoddi4+0x160>
 80005d6:	002b      	movs	r3, r5
 80005d8:	465a      	mov	r2, fp
 80005da:	4644      	mov	r4, r8
 80005dc:	40d3      	lsrs	r3, r2
 80005de:	002a      	movs	r2, r5
 80005e0:	40e2      	lsrs	r2, r4
 80005e2:	001c      	movs	r4, r3
 80005e4:	465b      	mov	r3, fp
 80005e6:	0015      	movs	r5, r2
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	db2a      	blt.n	8000642 <__udivmoddi4+0x182>
 80005ec:	0026      	movs	r6, r4
 80005ee:	409e      	lsls	r6, r3
 80005f0:	0033      	movs	r3, r6
 80005f2:	0026      	movs	r6, r4
 80005f4:	4647      	mov	r7, r8
 80005f6:	40be      	lsls	r6, r7
 80005f8:	0032      	movs	r2, r6
 80005fa:	1a80      	subs	r0, r0, r2
 80005fc:	4199      	sbcs	r1, r3
 80005fe:	9000      	str	r0, [sp, #0]
 8000600:	9101      	str	r1, [sp, #4]
 8000602:	e79f      	b.n	8000544 <__udivmoddi4+0x84>
 8000604:	42a3      	cmp	r3, r4
 8000606:	d8bc      	bhi.n	8000582 <__udivmoddi4+0xc2>
 8000608:	e783      	b.n	8000512 <__udivmoddi4+0x52>
 800060a:	4642      	mov	r2, r8
 800060c:	2320      	movs	r3, #32
 800060e:	2100      	movs	r1, #0
 8000610:	1a9b      	subs	r3, r3, r2
 8000612:	2200      	movs	r2, #0
 8000614:	9100      	str	r1, [sp, #0]
 8000616:	9201      	str	r2, [sp, #4]
 8000618:	2201      	movs	r2, #1
 800061a:	40da      	lsrs	r2, r3
 800061c:	9201      	str	r2, [sp, #4]
 800061e:	e786      	b.n	800052e <__udivmoddi4+0x6e>
 8000620:	4642      	mov	r2, r8
 8000622:	2320      	movs	r3, #32
 8000624:	1a9b      	subs	r3, r3, r2
 8000626:	002a      	movs	r2, r5
 8000628:	4646      	mov	r6, r8
 800062a:	409a      	lsls	r2, r3
 800062c:	0023      	movs	r3, r4
 800062e:	40f3      	lsrs	r3, r6
 8000630:	4644      	mov	r4, r8
 8000632:	4313      	orrs	r3, r2
 8000634:	002a      	movs	r2, r5
 8000636:	40e2      	lsrs	r2, r4
 8000638:	001c      	movs	r4, r3
 800063a:	465b      	mov	r3, fp
 800063c:	0015      	movs	r5, r2
 800063e:	2b00      	cmp	r3, #0
 8000640:	dad4      	bge.n	80005ec <__udivmoddi4+0x12c>
 8000642:	4642      	mov	r2, r8
 8000644:	002f      	movs	r7, r5
 8000646:	2320      	movs	r3, #32
 8000648:	0026      	movs	r6, r4
 800064a:	4097      	lsls	r7, r2
 800064c:	1a9b      	subs	r3, r3, r2
 800064e:	40de      	lsrs	r6, r3
 8000650:	003b      	movs	r3, r7
 8000652:	4333      	orrs	r3, r6
 8000654:	e7cd      	b.n	80005f2 <__udivmoddi4+0x132>
 8000656:	46c0      	nop			; (mov r8, r8)

08000658 <__aeabi_ddiv>:
 8000658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800065a:	4657      	mov	r7, sl
 800065c:	464e      	mov	r6, r9
 800065e:	4645      	mov	r5, r8
 8000660:	46de      	mov	lr, fp
 8000662:	b5e0      	push	{r5, r6, r7, lr}
 8000664:	4681      	mov	r9, r0
 8000666:	0005      	movs	r5, r0
 8000668:	030c      	lsls	r4, r1, #12
 800066a:	0048      	lsls	r0, r1, #1
 800066c:	4692      	mov	sl, r2
 800066e:	001f      	movs	r7, r3
 8000670:	b085      	sub	sp, #20
 8000672:	0b24      	lsrs	r4, r4, #12
 8000674:	0d40      	lsrs	r0, r0, #21
 8000676:	0fce      	lsrs	r6, r1, #31
 8000678:	2800      	cmp	r0, #0
 800067a:	d059      	beq.n	8000730 <__aeabi_ddiv+0xd8>
 800067c:	4b87      	ldr	r3, [pc, #540]	; (800089c <__aeabi_ddiv+0x244>)
 800067e:	4298      	cmp	r0, r3
 8000680:	d100      	bne.n	8000684 <__aeabi_ddiv+0x2c>
 8000682:	e098      	b.n	80007b6 <__aeabi_ddiv+0x15e>
 8000684:	0f6b      	lsrs	r3, r5, #29
 8000686:	00e4      	lsls	r4, r4, #3
 8000688:	431c      	orrs	r4, r3
 800068a:	2380      	movs	r3, #128	; 0x80
 800068c:	041b      	lsls	r3, r3, #16
 800068e:	4323      	orrs	r3, r4
 8000690:	4698      	mov	r8, r3
 8000692:	4b83      	ldr	r3, [pc, #524]	; (80008a0 <__aeabi_ddiv+0x248>)
 8000694:	00ed      	lsls	r5, r5, #3
 8000696:	469b      	mov	fp, r3
 8000698:	2300      	movs	r3, #0
 800069a:	4699      	mov	r9, r3
 800069c:	4483      	add	fp, r0
 800069e:	9300      	str	r3, [sp, #0]
 80006a0:	033c      	lsls	r4, r7, #12
 80006a2:	007b      	lsls	r3, r7, #1
 80006a4:	4650      	mov	r0, sl
 80006a6:	0b24      	lsrs	r4, r4, #12
 80006a8:	0d5b      	lsrs	r3, r3, #21
 80006aa:	0fff      	lsrs	r7, r7, #31
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d067      	beq.n	8000780 <__aeabi_ddiv+0x128>
 80006b0:	4a7a      	ldr	r2, [pc, #488]	; (800089c <__aeabi_ddiv+0x244>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d018      	beq.n	80006e8 <__aeabi_ddiv+0x90>
 80006b6:	497a      	ldr	r1, [pc, #488]	; (80008a0 <__aeabi_ddiv+0x248>)
 80006b8:	0f42      	lsrs	r2, r0, #29
 80006ba:	468c      	mov	ip, r1
 80006bc:	00e4      	lsls	r4, r4, #3
 80006be:	4659      	mov	r1, fp
 80006c0:	4314      	orrs	r4, r2
 80006c2:	2280      	movs	r2, #128	; 0x80
 80006c4:	4463      	add	r3, ip
 80006c6:	0412      	lsls	r2, r2, #16
 80006c8:	1acb      	subs	r3, r1, r3
 80006ca:	4314      	orrs	r4, r2
 80006cc:	469b      	mov	fp, r3
 80006ce:	00c2      	lsls	r2, r0, #3
 80006d0:	2000      	movs	r0, #0
 80006d2:	0033      	movs	r3, r6
 80006d4:	407b      	eors	r3, r7
 80006d6:	469a      	mov	sl, r3
 80006d8:	464b      	mov	r3, r9
 80006da:	2b0f      	cmp	r3, #15
 80006dc:	d900      	bls.n	80006e0 <__aeabi_ddiv+0x88>
 80006de:	e0ef      	b.n	80008c0 <__aeabi_ddiv+0x268>
 80006e0:	4970      	ldr	r1, [pc, #448]	; (80008a4 <__aeabi_ddiv+0x24c>)
 80006e2:	009b      	lsls	r3, r3, #2
 80006e4:	58cb      	ldr	r3, [r1, r3]
 80006e6:	469f      	mov	pc, r3
 80006e8:	4b6f      	ldr	r3, [pc, #444]	; (80008a8 <__aeabi_ddiv+0x250>)
 80006ea:	4652      	mov	r2, sl
 80006ec:	469c      	mov	ip, r3
 80006ee:	4322      	orrs	r2, r4
 80006f0:	44e3      	add	fp, ip
 80006f2:	2a00      	cmp	r2, #0
 80006f4:	d000      	beq.n	80006f8 <__aeabi_ddiv+0xa0>
 80006f6:	e095      	b.n	8000824 <__aeabi_ddiv+0x1cc>
 80006f8:	4649      	mov	r1, r9
 80006fa:	2302      	movs	r3, #2
 80006fc:	4319      	orrs	r1, r3
 80006fe:	4689      	mov	r9, r1
 8000700:	2400      	movs	r4, #0
 8000702:	2002      	movs	r0, #2
 8000704:	e7e5      	b.n	80006d2 <__aeabi_ddiv+0x7a>
 8000706:	2300      	movs	r3, #0
 8000708:	2400      	movs	r4, #0
 800070a:	2500      	movs	r5, #0
 800070c:	4652      	mov	r2, sl
 800070e:	051b      	lsls	r3, r3, #20
 8000710:	4323      	orrs	r3, r4
 8000712:	07d2      	lsls	r2, r2, #31
 8000714:	4313      	orrs	r3, r2
 8000716:	0028      	movs	r0, r5
 8000718:	0019      	movs	r1, r3
 800071a:	b005      	add	sp, #20
 800071c:	bcf0      	pop	{r4, r5, r6, r7}
 800071e:	46bb      	mov	fp, r7
 8000720:	46b2      	mov	sl, r6
 8000722:	46a9      	mov	r9, r5
 8000724:	46a0      	mov	r8, r4
 8000726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000728:	2400      	movs	r4, #0
 800072a:	2500      	movs	r5, #0
 800072c:	4b5b      	ldr	r3, [pc, #364]	; (800089c <__aeabi_ddiv+0x244>)
 800072e:	e7ed      	b.n	800070c <__aeabi_ddiv+0xb4>
 8000730:	464b      	mov	r3, r9
 8000732:	4323      	orrs	r3, r4
 8000734:	4698      	mov	r8, r3
 8000736:	d100      	bne.n	800073a <__aeabi_ddiv+0xe2>
 8000738:	e089      	b.n	800084e <__aeabi_ddiv+0x1f6>
 800073a:	2c00      	cmp	r4, #0
 800073c:	d100      	bne.n	8000740 <__aeabi_ddiv+0xe8>
 800073e:	e1e0      	b.n	8000b02 <__aeabi_ddiv+0x4aa>
 8000740:	0020      	movs	r0, r4
 8000742:	f000 fea7 	bl	8001494 <__clzsi2>
 8000746:	0001      	movs	r1, r0
 8000748:	0002      	movs	r2, r0
 800074a:	390b      	subs	r1, #11
 800074c:	231d      	movs	r3, #29
 800074e:	1a5b      	subs	r3, r3, r1
 8000750:	4649      	mov	r1, r9
 8000752:	0010      	movs	r0, r2
 8000754:	40d9      	lsrs	r1, r3
 8000756:	3808      	subs	r0, #8
 8000758:	4084      	lsls	r4, r0
 800075a:	000b      	movs	r3, r1
 800075c:	464d      	mov	r5, r9
 800075e:	4323      	orrs	r3, r4
 8000760:	4698      	mov	r8, r3
 8000762:	4085      	lsls	r5, r0
 8000764:	4851      	ldr	r0, [pc, #324]	; (80008ac <__aeabi_ddiv+0x254>)
 8000766:	033c      	lsls	r4, r7, #12
 8000768:	1a83      	subs	r3, r0, r2
 800076a:	469b      	mov	fp, r3
 800076c:	2300      	movs	r3, #0
 800076e:	4699      	mov	r9, r3
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	007b      	lsls	r3, r7, #1
 8000774:	4650      	mov	r0, sl
 8000776:	0b24      	lsrs	r4, r4, #12
 8000778:	0d5b      	lsrs	r3, r3, #21
 800077a:	0fff      	lsrs	r7, r7, #31
 800077c:	2b00      	cmp	r3, #0
 800077e:	d197      	bne.n	80006b0 <__aeabi_ddiv+0x58>
 8000780:	4652      	mov	r2, sl
 8000782:	4322      	orrs	r2, r4
 8000784:	d055      	beq.n	8000832 <__aeabi_ddiv+0x1da>
 8000786:	2c00      	cmp	r4, #0
 8000788:	d100      	bne.n	800078c <__aeabi_ddiv+0x134>
 800078a:	e1ca      	b.n	8000b22 <__aeabi_ddiv+0x4ca>
 800078c:	0020      	movs	r0, r4
 800078e:	f000 fe81 	bl	8001494 <__clzsi2>
 8000792:	0002      	movs	r2, r0
 8000794:	3a0b      	subs	r2, #11
 8000796:	231d      	movs	r3, #29
 8000798:	0001      	movs	r1, r0
 800079a:	1a9b      	subs	r3, r3, r2
 800079c:	4652      	mov	r2, sl
 800079e:	3908      	subs	r1, #8
 80007a0:	40da      	lsrs	r2, r3
 80007a2:	408c      	lsls	r4, r1
 80007a4:	4314      	orrs	r4, r2
 80007a6:	4652      	mov	r2, sl
 80007a8:	408a      	lsls	r2, r1
 80007aa:	4b41      	ldr	r3, [pc, #260]	; (80008b0 <__aeabi_ddiv+0x258>)
 80007ac:	4458      	add	r0, fp
 80007ae:	469b      	mov	fp, r3
 80007b0:	4483      	add	fp, r0
 80007b2:	2000      	movs	r0, #0
 80007b4:	e78d      	b.n	80006d2 <__aeabi_ddiv+0x7a>
 80007b6:	464b      	mov	r3, r9
 80007b8:	4323      	orrs	r3, r4
 80007ba:	4698      	mov	r8, r3
 80007bc:	d140      	bne.n	8000840 <__aeabi_ddiv+0x1e8>
 80007be:	2308      	movs	r3, #8
 80007c0:	4699      	mov	r9, r3
 80007c2:	3b06      	subs	r3, #6
 80007c4:	2500      	movs	r5, #0
 80007c6:	4683      	mov	fp, r0
 80007c8:	9300      	str	r3, [sp, #0]
 80007ca:	e769      	b.n	80006a0 <__aeabi_ddiv+0x48>
 80007cc:	46b2      	mov	sl, r6
 80007ce:	9b00      	ldr	r3, [sp, #0]
 80007d0:	2b02      	cmp	r3, #2
 80007d2:	d0a9      	beq.n	8000728 <__aeabi_ddiv+0xd0>
 80007d4:	2b03      	cmp	r3, #3
 80007d6:	d100      	bne.n	80007da <__aeabi_ddiv+0x182>
 80007d8:	e211      	b.n	8000bfe <__aeabi_ddiv+0x5a6>
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d093      	beq.n	8000706 <__aeabi_ddiv+0xae>
 80007de:	4a35      	ldr	r2, [pc, #212]	; (80008b4 <__aeabi_ddiv+0x25c>)
 80007e0:	445a      	add	r2, fp
 80007e2:	2a00      	cmp	r2, #0
 80007e4:	dc00      	bgt.n	80007e8 <__aeabi_ddiv+0x190>
 80007e6:	e13c      	b.n	8000a62 <__aeabi_ddiv+0x40a>
 80007e8:	076b      	lsls	r3, r5, #29
 80007ea:	d000      	beq.n	80007ee <__aeabi_ddiv+0x196>
 80007ec:	e1a7      	b.n	8000b3e <__aeabi_ddiv+0x4e6>
 80007ee:	08ed      	lsrs	r5, r5, #3
 80007f0:	4643      	mov	r3, r8
 80007f2:	01db      	lsls	r3, r3, #7
 80007f4:	d506      	bpl.n	8000804 <__aeabi_ddiv+0x1ac>
 80007f6:	4642      	mov	r2, r8
 80007f8:	4b2f      	ldr	r3, [pc, #188]	; (80008b8 <__aeabi_ddiv+0x260>)
 80007fa:	401a      	ands	r2, r3
 80007fc:	4690      	mov	r8, r2
 80007fe:	2280      	movs	r2, #128	; 0x80
 8000800:	00d2      	lsls	r2, r2, #3
 8000802:	445a      	add	r2, fp
 8000804:	4b2d      	ldr	r3, [pc, #180]	; (80008bc <__aeabi_ddiv+0x264>)
 8000806:	429a      	cmp	r2, r3
 8000808:	dc8e      	bgt.n	8000728 <__aeabi_ddiv+0xd0>
 800080a:	4643      	mov	r3, r8
 800080c:	0552      	lsls	r2, r2, #21
 800080e:	0758      	lsls	r0, r3, #29
 8000810:	025c      	lsls	r4, r3, #9
 8000812:	4305      	orrs	r5, r0
 8000814:	0b24      	lsrs	r4, r4, #12
 8000816:	0d53      	lsrs	r3, r2, #21
 8000818:	e778      	b.n	800070c <__aeabi_ddiv+0xb4>
 800081a:	46ba      	mov	sl, r7
 800081c:	46a0      	mov	r8, r4
 800081e:	0015      	movs	r5, r2
 8000820:	9000      	str	r0, [sp, #0]
 8000822:	e7d4      	b.n	80007ce <__aeabi_ddiv+0x176>
 8000824:	464a      	mov	r2, r9
 8000826:	2303      	movs	r3, #3
 8000828:	431a      	orrs	r2, r3
 800082a:	4691      	mov	r9, r2
 800082c:	2003      	movs	r0, #3
 800082e:	4652      	mov	r2, sl
 8000830:	e74f      	b.n	80006d2 <__aeabi_ddiv+0x7a>
 8000832:	4649      	mov	r1, r9
 8000834:	2301      	movs	r3, #1
 8000836:	4319      	orrs	r1, r3
 8000838:	4689      	mov	r9, r1
 800083a:	2400      	movs	r4, #0
 800083c:	2001      	movs	r0, #1
 800083e:	e748      	b.n	80006d2 <__aeabi_ddiv+0x7a>
 8000840:	230c      	movs	r3, #12
 8000842:	4699      	mov	r9, r3
 8000844:	3b09      	subs	r3, #9
 8000846:	46a0      	mov	r8, r4
 8000848:	4683      	mov	fp, r0
 800084a:	9300      	str	r3, [sp, #0]
 800084c:	e728      	b.n	80006a0 <__aeabi_ddiv+0x48>
 800084e:	2304      	movs	r3, #4
 8000850:	4699      	mov	r9, r3
 8000852:	2300      	movs	r3, #0
 8000854:	469b      	mov	fp, r3
 8000856:	3301      	adds	r3, #1
 8000858:	2500      	movs	r5, #0
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	e720      	b.n	80006a0 <__aeabi_ddiv+0x48>
 800085e:	2300      	movs	r3, #0
 8000860:	2480      	movs	r4, #128	; 0x80
 8000862:	469a      	mov	sl, r3
 8000864:	2500      	movs	r5, #0
 8000866:	4b0d      	ldr	r3, [pc, #52]	; (800089c <__aeabi_ddiv+0x244>)
 8000868:	0324      	lsls	r4, r4, #12
 800086a:	e74f      	b.n	800070c <__aeabi_ddiv+0xb4>
 800086c:	2380      	movs	r3, #128	; 0x80
 800086e:	4641      	mov	r1, r8
 8000870:	031b      	lsls	r3, r3, #12
 8000872:	4219      	tst	r1, r3
 8000874:	d008      	beq.n	8000888 <__aeabi_ddiv+0x230>
 8000876:	421c      	tst	r4, r3
 8000878:	d106      	bne.n	8000888 <__aeabi_ddiv+0x230>
 800087a:	431c      	orrs	r4, r3
 800087c:	0324      	lsls	r4, r4, #12
 800087e:	46ba      	mov	sl, r7
 8000880:	0015      	movs	r5, r2
 8000882:	4b06      	ldr	r3, [pc, #24]	; (800089c <__aeabi_ddiv+0x244>)
 8000884:	0b24      	lsrs	r4, r4, #12
 8000886:	e741      	b.n	800070c <__aeabi_ddiv+0xb4>
 8000888:	2480      	movs	r4, #128	; 0x80
 800088a:	4643      	mov	r3, r8
 800088c:	0324      	lsls	r4, r4, #12
 800088e:	431c      	orrs	r4, r3
 8000890:	0324      	lsls	r4, r4, #12
 8000892:	46b2      	mov	sl, r6
 8000894:	4b01      	ldr	r3, [pc, #4]	; (800089c <__aeabi_ddiv+0x244>)
 8000896:	0b24      	lsrs	r4, r4, #12
 8000898:	e738      	b.n	800070c <__aeabi_ddiv+0xb4>
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	000007ff 	.word	0x000007ff
 80008a0:	fffffc01 	.word	0xfffffc01
 80008a4:	08004e18 	.word	0x08004e18
 80008a8:	fffff801 	.word	0xfffff801
 80008ac:	fffffc0d 	.word	0xfffffc0d
 80008b0:	000003f3 	.word	0x000003f3
 80008b4:	000003ff 	.word	0x000003ff
 80008b8:	feffffff 	.word	0xfeffffff
 80008bc:	000007fe 	.word	0x000007fe
 80008c0:	4544      	cmp	r4, r8
 80008c2:	d200      	bcs.n	80008c6 <__aeabi_ddiv+0x26e>
 80008c4:	e116      	b.n	8000af4 <__aeabi_ddiv+0x49c>
 80008c6:	d100      	bne.n	80008ca <__aeabi_ddiv+0x272>
 80008c8:	e111      	b.n	8000aee <__aeabi_ddiv+0x496>
 80008ca:	2301      	movs	r3, #1
 80008cc:	425b      	negs	r3, r3
 80008ce:	469c      	mov	ip, r3
 80008d0:	002e      	movs	r6, r5
 80008d2:	4640      	mov	r0, r8
 80008d4:	2500      	movs	r5, #0
 80008d6:	44e3      	add	fp, ip
 80008d8:	0223      	lsls	r3, r4, #8
 80008da:	0e14      	lsrs	r4, r2, #24
 80008dc:	431c      	orrs	r4, r3
 80008de:	0c1b      	lsrs	r3, r3, #16
 80008e0:	4699      	mov	r9, r3
 80008e2:	0423      	lsls	r3, r4, #16
 80008e4:	0c1f      	lsrs	r7, r3, #16
 80008e6:	0212      	lsls	r2, r2, #8
 80008e8:	4649      	mov	r1, r9
 80008ea:	9200      	str	r2, [sp, #0]
 80008ec:	9701      	str	r7, [sp, #4]
 80008ee:	f7ff fc91 	bl	8000214 <__aeabi_uidivmod>
 80008f2:	0002      	movs	r2, r0
 80008f4:	437a      	muls	r2, r7
 80008f6:	040b      	lsls	r3, r1, #16
 80008f8:	0c31      	lsrs	r1, r6, #16
 80008fa:	4680      	mov	r8, r0
 80008fc:	4319      	orrs	r1, r3
 80008fe:	428a      	cmp	r2, r1
 8000900:	d90b      	bls.n	800091a <__aeabi_ddiv+0x2c2>
 8000902:	2301      	movs	r3, #1
 8000904:	425b      	negs	r3, r3
 8000906:	469c      	mov	ip, r3
 8000908:	1909      	adds	r1, r1, r4
 800090a:	44e0      	add	r8, ip
 800090c:	428c      	cmp	r4, r1
 800090e:	d804      	bhi.n	800091a <__aeabi_ddiv+0x2c2>
 8000910:	428a      	cmp	r2, r1
 8000912:	d902      	bls.n	800091a <__aeabi_ddiv+0x2c2>
 8000914:	1e83      	subs	r3, r0, #2
 8000916:	4698      	mov	r8, r3
 8000918:	1909      	adds	r1, r1, r4
 800091a:	1a88      	subs	r0, r1, r2
 800091c:	4649      	mov	r1, r9
 800091e:	f7ff fc79 	bl	8000214 <__aeabi_uidivmod>
 8000922:	0409      	lsls	r1, r1, #16
 8000924:	468c      	mov	ip, r1
 8000926:	0431      	lsls	r1, r6, #16
 8000928:	4666      	mov	r6, ip
 800092a:	9a01      	ldr	r2, [sp, #4]
 800092c:	0c09      	lsrs	r1, r1, #16
 800092e:	4342      	muls	r2, r0
 8000930:	0003      	movs	r3, r0
 8000932:	4331      	orrs	r1, r6
 8000934:	428a      	cmp	r2, r1
 8000936:	d904      	bls.n	8000942 <__aeabi_ddiv+0x2ea>
 8000938:	1909      	adds	r1, r1, r4
 800093a:	3b01      	subs	r3, #1
 800093c:	428c      	cmp	r4, r1
 800093e:	d800      	bhi.n	8000942 <__aeabi_ddiv+0x2ea>
 8000940:	e111      	b.n	8000b66 <__aeabi_ddiv+0x50e>
 8000942:	1a89      	subs	r1, r1, r2
 8000944:	4642      	mov	r2, r8
 8000946:	9e00      	ldr	r6, [sp, #0]
 8000948:	0412      	lsls	r2, r2, #16
 800094a:	431a      	orrs	r2, r3
 800094c:	0c33      	lsrs	r3, r6, #16
 800094e:	001f      	movs	r7, r3
 8000950:	0c10      	lsrs	r0, r2, #16
 8000952:	4690      	mov	r8, r2
 8000954:	9302      	str	r3, [sp, #8]
 8000956:	0413      	lsls	r3, r2, #16
 8000958:	0432      	lsls	r2, r6, #16
 800095a:	0c16      	lsrs	r6, r2, #16
 800095c:	0032      	movs	r2, r6
 800095e:	0c1b      	lsrs	r3, r3, #16
 8000960:	435a      	muls	r2, r3
 8000962:	9603      	str	r6, [sp, #12]
 8000964:	437b      	muls	r3, r7
 8000966:	4346      	muls	r6, r0
 8000968:	4378      	muls	r0, r7
 800096a:	0c17      	lsrs	r7, r2, #16
 800096c:	46bc      	mov	ip, r7
 800096e:	199b      	adds	r3, r3, r6
 8000970:	4463      	add	r3, ip
 8000972:	429e      	cmp	r6, r3
 8000974:	d903      	bls.n	800097e <__aeabi_ddiv+0x326>
 8000976:	2680      	movs	r6, #128	; 0x80
 8000978:	0276      	lsls	r6, r6, #9
 800097a:	46b4      	mov	ip, r6
 800097c:	4460      	add	r0, ip
 800097e:	0c1e      	lsrs	r6, r3, #16
 8000980:	1830      	adds	r0, r6, r0
 8000982:	0416      	lsls	r6, r2, #16
 8000984:	041b      	lsls	r3, r3, #16
 8000986:	0c36      	lsrs	r6, r6, #16
 8000988:	199e      	adds	r6, r3, r6
 800098a:	4281      	cmp	r1, r0
 800098c:	d200      	bcs.n	8000990 <__aeabi_ddiv+0x338>
 800098e:	e09c      	b.n	8000aca <__aeabi_ddiv+0x472>
 8000990:	d100      	bne.n	8000994 <__aeabi_ddiv+0x33c>
 8000992:	e097      	b.n	8000ac4 <__aeabi_ddiv+0x46c>
 8000994:	1bae      	subs	r6, r5, r6
 8000996:	1a09      	subs	r1, r1, r0
 8000998:	42b5      	cmp	r5, r6
 800099a:	4180      	sbcs	r0, r0
 800099c:	4240      	negs	r0, r0
 800099e:	1a08      	subs	r0, r1, r0
 80009a0:	4284      	cmp	r4, r0
 80009a2:	d100      	bne.n	80009a6 <__aeabi_ddiv+0x34e>
 80009a4:	e111      	b.n	8000bca <__aeabi_ddiv+0x572>
 80009a6:	4649      	mov	r1, r9
 80009a8:	f7ff fc34 	bl	8000214 <__aeabi_uidivmod>
 80009ac:	9a01      	ldr	r2, [sp, #4]
 80009ae:	040b      	lsls	r3, r1, #16
 80009b0:	4342      	muls	r2, r0
 80009b2:	0c31      	lsrs	r1, r6, #16
 80009b4:	0005      	movs	r5, r0
 80009b6:	4319      	orrs	r1, r3
 80009b8:	428a      	cmp	r2, r1
 80009ba:	d907      	bls.n	80009cc <__aeabi_ddiv+0x374>
 80009bc:	1909      	adds	r1, r1, r4
 80009be:	3d01      	subs	r5, #1
 80009c0:	428c      	cmp	r4, r1
 80009c2:	d803      	bhi.n	80009cc <__aeabi_ddiv+0x374>
 80009c4:	428a      	cmp	r2, r1
 80009c6:	d901      	bls.n	80009cc <__aeabi_ddiv+0x374>
 80009c8:	1e85      	subs	r5, r0, #2
 80009ca:	1909      	adds	r1, r1, r4
 80009cc:	1a88      	subs	r0, r1, r2
 80009ce:	4649      	mov	r1, r9
 80009d0:	f7ff fc20 	bl	8000214 <__aeabi_uidivmod>
 80009d4:	0409      	lsls	r1, r1, #16
 80009d6:	468c      	mov	ip, r1
 80009d8:	0431      	lsls	r1, r6, #16
 80009da:	4666      	mov	r6, ip
 80009dc:	9a01      	ldr	r2, [sp, #4]
 80009de:	0c09      	lsrs	r1, r1, #16
 80009e0:	4342      	muls	r2, r0
 80009e2:	0003      	movs	r3, r0
 80009e4:	4331      	orrs	r1, r6
 80009e6:	428a      	cmp	r2, r1
 80009e8:	d907      	bls.n	80009fa <__aeabi_ddiv+0x3a2>
 80009ea:	1909      	adds	r1, r1, r4
 80009ec:	3b01      	subs	r3, #1
 80009ee:	428c      	cmp	r4, r1
 80009f0:	d803      	bhi.n	80009fa <__aeabi_ddiv+0x3a2>
 80009f2:	428a      	cmp	r2, r1
 80009f4:	d901      	bls.n	80009fa <__aeabi_ddiv+0x3a2>
 80009f6:	1e83      	subs	r3, r0, #2
 80009f8:	1909      	adds	r1, r1, r4
 80009fa:	9e03      	ldr	r6, [sp, #12]
 80009fc:	1a89      	subs	r1, r1, r2
 80009fe:	0032      	movs	r2, r6
 8000a00:	042d      	lsls	r5, r5, #16
 8000a02:	431d      	orrs	r5, r3
 8000a04:	9f02      	ldr	r7, [sp, #8]
 8000a06:	042b      	lsls	r3, r5, #16
 8000a08:	0c1b      	lsrs	r3, r3, #16
 8000a0a:	435a      	muls	r2, r3
 8000a0c:	437b      	muls	r3, r7
 8000a0e:	469c      	mov	ip, r3
 8000a10:	0c28      	lsrs	r0, r5, #16
 8000a12:	4346      	muls	r6, r0
 8000a14:	0c13      	lsrs	r3, r2, #16
 8000a16:	44b4      	add	ip, r6
 8000a18:	4463      	add	r3, ip
 8000a1a:	4378      	muls	r0, r7
 8000a1c:	429e      	cmp	r6, r3
 8000a1e:	d903      	bls.n	8000a28 <__aeabi_ddiv+0x3d0>
 8000a20:	2680      	movs	r6, #128	; 0x80
 8000a22:	0276      	lsls	r6, r6, #9
 8000a24:	46b4      	mov	ip, r6
 8000a26:	4460      	add	r0, ip
 8000a28:	0c1e      	lsrs	r6, r3, #16
 8000a2a:	0412      	lsls	r2, r2, #16
 8000a2c:	041b      	lsls	r3, r3, #16
 8000a2e:	0c12      	lsrs	r2, r2, #16
 8000a30:	1830      	adds	r0, r6, r0
 8000a32:	189b      	adds	r3, r3, r2
 8000a34:	4281      	cmp	r1, r0
 8000a36:	d306      	bcc.n	8000a46 <__aeabi_ddiv+0x3ee>
 8000a38:	d002      	beq.n	8000a40 <__aeabi_ddiv+0x3e8>
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	431d      	orrs	r5, r3
 8000a3e:	e6ce      	b.n	80007de <__aeabi_ddiv+0x186>
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d100      	bne.n	8000a46 <__aeabi_ddiv+0x3ee>
 8000a44:	e6cb      	b.n	80007de <__aeabi_ddiv+0x186>
 8000a46:	1861      	adds	r1, r4, r1
 8000a48:	1e6e      	subs	r6, r5, #1
 8000a4a:	42a1      	cmp	r1, r4
 8000a4c:	d200      	bcs.n	8000a50 <__aeabi_ddiv+0x3f8>
 8000a4e:	e0a4      	b.n	8000b9a <__aeabi_ddiv+0x542>
 8000a50:	4281      	cmp	r1, r0
 8000a52:	d200      	bcs.n	8000a56 <__aeabi_ddiv+0x3fe>
 8000a54:	e0c9      	b.n	8000bea <__aeabi_ddiv+0x592>
 8000a56:	d100      	bne.n	8000a5a <__aeabi_ddiv+0x402>
 8000a58:	e0d9      	b.n	8000c0e <__aeabi_ddiv+0x5b6>
 8000a5a:	0035      	movs	r5, r6
 8000a5c:	e7ed      	b.n	8000a3a <__aeabi_ddiv+0x3e2>
 8000a5e:	2501      	movs	r5, #1
 8000a60:	426d      	negs	r5, r5
 8000a62:	2101      	movs	r1, #1
 8000a64:	1a89      	subs	r1, r1, r2
 8000a66:	2938      	cmp	r1, #56	; 0x38
 8000a68:	dd00      	ble.n	8000a6c <__aeabi_ddiv+0x414>
 8000a6a:	e64c      	b.n	8000706 <__aeabi_ddiv+0xae>
 8000a6c:	291f      	cmp	r1, #31
 8000a6e:	dc00      	bgt.n	8000a72 <__aeabi_ddiv+0x41a>
 8000a70:	e07f      	b.n	8000b72 <__aeabi_ddiv+0x51a>
 8000a72:	231f      	movs	r3, #31
 8000a74:	425b      	negs	r3, r3
 8000a76:	1a9a      	subs	r2, r3, r2
 8000a78:	4643      	mov	r3, r8
 8000a7a:	40d3      	lsrs	r3, r2
 8000a7c:	2920      	cmp	r1, #32
 8000a7e:	d004      	beq.n	8000a8a <__aeabi_ddiv+0x432>
 8000a80:	4644      	mov	r4, r8
 8000a82:	4a65      	ldr	r2, [pc, #404]	; (8000c18 <__aeabi_ddiv+0x5c0>)
 8000a84:	445a      	add	r2, fp
 8000a86:	4094      	lsls	r4, r2
 8000a88:	4325      	orrs	r5, r4
 8000a8a:	1e6a      	subs	r2, r5, #1
 8000a8c:	4195      	sbcs	r5, r2
 8000a8e:	2207      	movs	r2, #7
 8000a90:	432b      	orrs	r3, r5
 8000a92:	0015      	movs	r5, r2
 8000a94:	2400      	movs	r4, #0
 8000a96:	401d      	ands	r5, r3
 8000a98:	421a      	tst	r2, r3
 8000a9a:	d100      	bne.n	8000a9e <__aeabi_ddiv+0x446>
 8000a9c:	e0a1      	b.n	8000be2 <__aeabi_ddiv+0x58a>
 8000a9e:	220f      	movs	r2, #15
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	401a      	ands	r2, r3
 8000aa4:	2a04      	cmp	r2, #4
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_ddiv+0x452>
 8000aa8:	e098      	b.n	8000bdc <__aeabi_ddiv+0x584>
 8000aaa:	1d1a      	adds	r2, r3, #4
 8000aac:	429a      	cmp	r2, r3
 8000aae:	419b      	sbcs	r3, r3
 8000ab0:	425b      	negs	r3, r3
 8000ab2:	18e4      	adds	r4, r4, r3
 8000ab4:	0013      	movs	r3, r2
 8000ab6:	0222      	lsls	r2, r4, #8
 8000ab8:	d400      	bmi.n	8000abc <__aeabi_ddiv+0x464>
 8000aba:	e08f      	b.n	8000bdc <__aeabi_ddiv+0x584>
 8000abc:	2301      	movs	r3, #1
 8000abe:	2400      	movs	r4, #0
 8000ac0:	2500      	movs	r5, #0
 8000ac2:	e623      	b.n	800070c <__aeabi_ddiv+0xb4>
 8000ac4:	42b5      	cmp	r5, r6
 8000ac6:	d300      	bcc.n	8000aca <__aeabi_ddiv+0x472>
 8000ac8:	e764      	b.n	8000994 <__aeabi_ddiv+0x33c>
 8000aca:	4643      	mov	r3, r8
 8000acc:	1e5a      	subs	r2, r3, #1
 8000ace:	9b00      	ldr	r3, [sp, #0]
 8000ad0:	469c      	mov	ip, r3
 8000ad2:	4465      	add	r5, ip
 8000ad4:	001f      	movs	r7, r3
 8000ad6:	429d      	cmp	r5, r3
 8000ad8:	419b      	sbcs	r3, r3
 8000ada:	425b      	negs	r3, r3
 8000adc:	191b      	adds	r3, r3, r4
 8000ade:	18c9      	adds	r1, r1, r3
 8000ae0:	428c      	cmp	r4, r1
 8000ae2:	d23a      	bcs.n	8000b5a <__aeabi_ddiv+0x502>
 8000ae4:	4288      	cmp	r0, r1
 8000ae6:	d863      	bhi.n	8000bb0 <__aeabi_ddiv+0x558>
 8000ae8:	d060      	beq.n	8000bac <__aeabi_ddiv+0x554>
 8000aea:	4690      	mov	r8, r2
 8000aec:	e752      	b.n	8000994 <__aeabi_ddiv+0x33c>
 8000aee:	42aa      	cmp	r2, r5
 8000af0:	d900      	bls.n	8000af4 <__aeabi_ddiv+0x49c>
 8000af2:	e6ea      	b.n	80008ca <__aeabi_ddiv+0x272>
 8000af4:	4643      	mov	r3, r8
 8000af6:	07de      	lsls	r6, r3, #31
 8000af8:	0858      	lsrs	r0, r3, #1
 8000afa:	086b      	lsrs	r3, r5, #1
 8000afc:	431e      	orrs	r6, r3
 8000afe:	07ed      	lsls	r5, r5, #31
 8000b00:	e6ea      	b.n	80008d8 <__aeabi_ddiv+0x280>
 8000b02:	4648      	mov	r0, r9
 8000b04:	f000 fcc6 	bl	8001494 <__clzsi2>
 8000b08:	0001      	movs	r1, r0
 8000b0a:	0002      	movs	r2, r0
 8000b0c:	3115      	adds	r1, #21
 8000b0e:	3220      	adds	r2, #32
 8000b10:	291c      	cmp	r1, #28
 8000b12:	dc00      	bgt.n	8000b16 <__aeabi_ddiv+0x4be>
 8000b14:	e61a      	b.n	800074c <__aeabi_ddiv+0xf4>
 8000b16:	464b      	mov	r3, r9
 8000b18:	3808      	subs	r0, #8
 8000b1a:	4083      	lsls	r3, r0
 8000b1c:	2500      	movs	r5, #0
 8000b1e:	4698      	mov	r8, r3
 8000b20:	e620      	b.n	8000764 <__aeabi_ddiv+0x10c>
 8000b22:	f000 fcb7 	bl	8001494 <__clzsi2>
 8000b26:	0003      	movs	r3, r0
 8000b28:	001a      	movs	r2, r3
 8000b2a:	3215      	adds	r2, #21
 8000b2c:	3020      	adds	r0, #32
 8000b2e:	2a1c      	cmp	r2, #28
 8000b30:	dc00      	bgt.n	8000b34 <__aeabi_ddiv+0x4dc>
 8000b32:	e630      	b.n	8000796 <__aeabi_ddiv+0x13e>
 8000b34:	4654      	mov	r4, sl
 8000b36:	3b08      	subs	r3, #8
 8000b38:	2200      	movs	r2, #0
 8000b3a:	409c      	lsls	r4, r3
 8000b3c:	e635      	b.n	80007aa <__aeabi_ddiv+0x152>
 8000b3e:	230f      	movs	r3, #15
 8000b40:	402b      	ands	r3, r5
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	d100      	bne.n	8000b48 <__aeabi_ddiv+0x4f0>
 8000b46:	e652      	b.n	80007ee <__aeabi_ddiv+0x196>
 8000b48:	2305      	movs	r3, #5
 8000b4a:	425b      	negs	r3, r3
 8000b4c:	42ab      	cmp	r3, r5
 8000b4e:	419b      	sbcs	r3, r3
 8000b50:	3504      	adds	r5, #4
 8000b52:	425b      	negs	r3, r3
 8000b54:	08ed      	lsrs	r5, r5, #3
 8000b56:	4498      	add	r8, r3
 8000b58:	e64a      	b.n	80007f0 <__aeabi_ddiv+0x198>
 8000b5a:	428c      	cmp	r4, r1
 8000b5c:	d1c5      	bne.n	8000aea <__aeabi_ddiv+0x492>
 8000b5e:	42af      	cmp	r7, r5
 8000b60:	d9c0      	bls.n	8000ae4 <__aeabi_ddiv+0x48c>
 8000b62:	4690      	mov	r8, r2
 8000b64:	e716      	b.n	8000994 <__aeabi_ddiv+0x33c>
 8000b66:	428a      	cmp	r2, r1
 8000b68:	d800      	bhi.n	8000b6c <__aeabi_ddiv+0x514>
 8000b6a:	e6ea      	b.n	8000942 <__aeabi_ddiv+0x2ea>
 8000b6c:	1e83      	subs	r3, r0, #2
 8000b6e:	1909      	adds	r1, r1, r4
 8000b70:	e6e7      	b.n	8000942 <__aeabi_ddiv+0x2ea>
 8000b72:	4a2a      	ldr	r2, [pc, #168]	; (8000c1c <__aeabi_ddiv+0x5c4>)
 8000b74:	0028      	movs	r0, r5
 8000b76:	445a      	add	r2, fp
 8000b78:	4643      	mov	r3, r8
 8000b7a:	4095      	lsls	r5, r2
 8000b7c:	4093      	lsls	r3, r2
 8000b7e:	40c8      	lsrs	r0, r1
 8000b80:	1e6a      	subs	r2, r5, #1
 8000b82:	4195      	sbcs	r5, r2
 8000b84:	4644      	mov	r4, r8
 8000b86:	4303      	orrs	r3, r0
 8000b88:	432b      	orrs	r3, r5
 8000b8a:	40cc      	lsrs	r4, r1
 8000b8c:	075a      	lsls	r2, r3, #29
 8000b8e:	d092      	beq.n	8000ab6 <__aeabi_ddiv+0x45e>
 8000b90:	220f      	movs	r2, #15
 8000b92:	401a      	ands	r2, r3
 8000b94:	2a04      	cmp	r2, #4
 8000b96:	d188      	bne.n	8000aaa <__aeabi_ddiv+0x452>
 8000b98:	e78d      	b.n	8000ab6 <__aeabi_ddiv+0x45e>
 8000b9a:	0035      	movs	r5, r6
 8000b9c:	4281      	cmp	r1, r0
 8000b9e:	d000      	beq.n	8000ba2 <__aeabi_ddiv+0x54a>
 8000ba0:	e74b      	b.n	8000a3a <__aeabi_ddiv+0x3e2>
 8000ba2:	9a00      	ldr	r2, [sp, #0]
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d000      	beq.n	8000baa <__aeabi_ddiv+0x552>
 8000ba8:	e747      	b.n	8000a3a <__aeabi_ddiv+0x3e2>
 8000baa:	e618      	b.n	80007de <__aeabi_ddiv+0x186>
 8000bac:	42ae      	cmp	r6, r5
 8000bae:	d99c      	bls.n	8000aea <__aeabi_ddiv+0x492>
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	425b      	negs	r3, r3
 8000bb4:	469c      	mov	ip, r3
 8000bb6:	9b00      	ldr	r3, [sp, #0]
 8000bb8:	44e0      	add	r8, ip
 8000bba:	469c      	mov	ip, r3
 8000bbc:	4465      	add	r5, ip
 8000bbe:	429d      	cmp	r5, r3
 8000bc0:	419b      	sbcs	r3, r3
 8000bc2:	425b      	negs	r3, r3
 8000bc4:	191b      	adds	r3, r3, r4
 8000bc6:	18c9      	adds	r1, r1, r3
 8000bc8:	e6e4      	b.n	8000994 <__aeabi_ddiv+0x33c>
 8000bca:	4a15      	ldr	r2, [pc, #84]	; (8000c20 <__aeabi_ddiv+0x5c8>)
 8000bcc:	445a      	add	r2, fp
 8000bce:	2a00      	cmp	r2, #0
 8000bd0:	dc00      	bgt.n	8000bd4 <__aeabi_ddiv+0x57c>
 8000bd2:	e744      	b.n	8000a5e <__aeabi_ddiv+0x406>
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	2500      	movs	r5, #0
 8000bd8:	4498      	add	r8, r3
 8000bda:	e609      	b.n	80007f0 <__aeabi_ddiv+0x198>
 8000bdc:	0765      	lsls	r5, r4, #29
 8000bde:	0264      	lsls	r4, r4, #9
 8000be0:	0b24      	lsrs	r4, r4, #12
 8000be2:	08db      	lsrs	r3, r3, #3
 8000be4:	431d      	orrs	r5, r3
 8000be6:	2300      	movs	r3, #0
 8000be8:	e590      	b.n	800070c <__aeabi_ddiv+0xb4>
 8000bea:	9e00      	ldr	r6, [sp, #0]
 8000bec:	3d02      	subs	r5, #2
 8000bee:	0072      	lsls	r2, r6, #1
 8000bf0:	42b2      	cmp	r2, r6
 8000bf2:	41bf      	sbcs	r7, r7
 8000bf4:	427f      	negs	r7, r7
 8000bf6:	193c      	adds	r4, r7, r4
 8000bf8:	1909      	adds	r1, r1, r4
 8000bfa:	9200      	str	r2, [sp, #0]
 8000bfc:	e7ce      	b.n	8000b9c <__aeabi_ddiv+0x544>
 8000bfe:	2480      	movs	r4, #128	; 0x80
 8000c00:	4643      	mov	r3, r8
 8000c02:	0324      	lsls	r4, r4, #12
 8000c04:	431c      	orrs	r4, r3
 8000c06:	0324      	lsls	r4, r4, #12
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <__aeabi_ddiv+0x5cc>)
 8000c0a:	0b24      	lsrs	r4, r4, #12
 8000c0c:	e57e      	b.n	800070c <__aeabi_ddiv+0xb4>
 8000c0e:	9a00      	ldr	r2, [sp, #0]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d3ea      	bcc.n	8000bea <__aeabi_ddiv+0x592>
 8000c14:	0035      	movs	r5, r6
 8000c16:	e7c4      	b.n	8000ba2 <__aeabi_ddiv+0x54a>
 8000c18:	0000043e 	.word	0x0000043e
 8000c1c:	0000041e 	.word	0x0000041e
 8000c20:	000003ff 	.word	0x000003ff
 8000c24:	000007ff 	.word	0x000007ff

08000c28 <__aeabi_dsub>:
 8000c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c2a:	4657      	mov	r7, sl
 8000c2c:	464e      	mov	r6, r9
 8000c2e:	4645      	mov	r5, r8
 8000c30:	46de      	mov	lr, fp
 8000c32:	0004      	movs	r4, r0
 8000c34:	b5e0      	push	{r5, r6, r7, lr}
 8000c36:	001f      	movs	r7, r3
 8000c38:	0010      	movs	r0, r2
 8000c3a:	030b      	lsls	r3, r1, #12
 8000c3c:	0f62      	lsrs	r2, r4, #29
 8000c3e:	004e      	lsls	r6, r1, #1
 8000c40:	0fcd      	lsrs	r5, r1, #31
 8000c42:	0a5b      	lsrs	r3, r3, #9
 8000c44:	0339      	lsls	r1, r7, #12
 8000c46:	4313      	orrs	r3, r2
 8000c48:	0a49      	lsrs	r1, r1, #9
 8000c4a:	00e2      	lsls	r2, r4, #3
 8000c4c:	0f44      	lsrs	r4, r0, #29
 8000c4e:	4321      	orrs	r1, r4
 8000c50:	4cc2      	ldr	r4, [pc, #776]	; (8000f5c <__aeabi_dsub+0x334>)
 8000c52:	4691      	mov	r9, r2
 8000c54:	4692      	mov	sl, r2
 8000c56:	00c0      	lsls	r0, r0, #3
 8000c58:	007a      	lsls	r2, r7, #1
 8000c5a:	4680      	mov	r8, r0
 8000c5c:	0d76      	lsrs	r6, r6, #21
 8000c5e:	0d52      	lsrs	r2, r2, #21
 8000c60:	0fff      	lsrs	r7, r7, #31
 8000c62:	42a2      	cmp	r2, r4
 8000c64:	d100      	bne.n	8000c68 <__aeabi_dsub+0x40>
 8000c66:	e0b4      	b.n	8000dd2 <__aeabi_dsub+0x1aa>
 8000c68:	2401      	movs	r4, #1
 8000c6a:	4067      	eors	r7, r4
 8000c6c:	46bb      	mov	fp, r7
 8000c6e:	42bd      	cmp	r5, r7
 8000c70:	d100      	bne.n	8000c74 <__aeabi_dsub+0x4c>
 8000c72:	e088      	b.n	8000d86 <__aeabi_dsub+0x15e>
 8000c74:	1ab4      	subs	r4, r6, r2
 8000c76:	46a4      	mov	ip, r4
 8000c78:	2c00      	cmp	r4, #0
 8000c7a:	dc00      	bgt.n	8000c7e <__aeabi_dsub+0x56>
 8000c7c:	e0b2      	b.n	8000de4 <__aeabi_dsub+0x1bc>
 8000c7e:	2a00      	cmp	r2, #0
 8000c80:	d100      	bne.n	8000c84 <__aeabi_dsub+0x5c>
 8000c82:	e0c5      	b.n	8000e10 <__aeabi_dsub+0x1e8>
 8000c84:	4ab5      	ldr	r2, [pc, #724]	; (8000f5c <__aeabi_dsub+0x334>)
 8000c86:	4296      	cmp	r6, r2
 8000c88:	d100      	bne.n	8000c8c <__aeabi_dsub+0x64>
 8000c8a:	e28b      	b.n	80011a4 <__aeabi_dsub+0x57c>
 8000c8c:	2280      	movs	r2, #128	; 0x80
 8000c8e:	0412      	lsls	r2, r2, #16
 8000c90:	4311      	orrs	r1, r2
 8000c92:	4662      	mov	r2, ip
 8000c94:	2a38      	cmp	r2, #56	; 0x38
 8000c96:	dd00      	ble.n	8000c9a <__aeabi_dsub+0x72>
 8000c98:	e1a1      	b.n	8000fde <__aeabi_dsub+0x3b6>
 8000c9a:	2a1f      	cmp	r2, #31
 8000c9c:	dd00      	ble.n	8000ca0 <__aeabi_dsub+0x78>
 8000c9e:	e216      	b.n	80010ce <__aeabi_dsub+0x4a6>
 8000ca0:	2720      	movs	r7, #32
 8000ca2:	000c      	movs	r4, r1
 8000ca4:	1abf      	subs	r7, r7, r2
 8000ca6:	40bc      	lsls	r4, r7
 8000ca8:	0002      	movs	r2, r0
 8000caa:	46a0      	mov	r8, r4
 8000cac:	4664      	mov	r4, ip
 8000cae:	40b8      	lsls	r0, r7
 8000cb0:	40e2      	lsrs	r2, r4
 8000cb2:	4644      	mov	r4, r8
 8000cb4:	4314      	orrs	r4, r2
 8000cb6:	0002      	movs	r2, r0
 8000cb8:	1e50      	subs	r0, r2, #1
 8000cba:	4182      	sbcs	r2, r0
 8000cbc:	4660      	mov	r0, ip
 8000cbe:	40c1      	lsrs	r1, r0
 8000cc0:	4322      	orrs	r2, r4
 8000cc2:	1a5b      	subs	r3, r3, r1
 8000cc4:	4649      	mov	r1, r9
 8000cc6:	1a8c      	subs	r4, r1, r2
 8000cc8:	45a1      	cmp	r9, r4
 8000cca:	4192      	sbcs	r2, r2
 8000ccc:	4252      	negs	r2, r2
 8000cce:	1a9b      	subs	r3, r3, r2
 8000cd0:	4698      	mov	r8, r3
 8000cd2:	4643      	mov	r3, r8
 8000cd4:	021b      	lsls	r3, r3, #8
 8000cd6:	d400      	bmi.n	8000cda <__aeabi_dsub+0xb2>
 8000cd8:	e117      	b.n	8000f0a <__aeabi_dsub+0x2e2>
 8000cda:	4643      	mov	r3, r8
 8000cdc:	025b      	lsls	r3, r3, #9
 8000cde:	0a5b      	lsrs	r3, r3, #9
 8000ce0:	4698      	mov	r8, r3
 8000ce2:	4643      	mov	r3, r8
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d100      	bne.n	8000cea <__aeabi_dsub+0xc2>
 8000ce8:	e16c      	b.n	8000fc4 <__aeabi_dsub+0x39c>
 8000cea:	4640      	mov	r0, r8
 8000cec:	f000 fbd2 	bl	8001494 <__clzsi2>
 8000cf0:	0002      	movs	r2, r0
 8000cf2:	3a08      	subs	r2, #8
 8000cf4:	2120      	movs	r1, #32
 8000cf6:	0020      	movs	r0, r4
 8000cf8:	4643      	mov	r3, r8
 8000cfa:	1a89      	subs	r1, r1, r2
 8000cfc:	4093      	lsls	r3, r2
 8000cfe:	40c8      	lsrs	r0, r1
 8000d00:	4094      	lsls	r4, r2
 8000d02:	4303      	orrs	r3, r0
 8000d04:	4296      	cmp	r6, r2
 8000d06:	dd00      	ble.n	8000d0a <__aeabi_dsub+0xe2>
 8000d08:	e157      	b.n	8000fba <__aeabi_dsub+0x392>
 8000d0a:	1b96      	subs	r6, r2, r6
 8000d0c:	1c71      	adds	r1, r6, #1
 8000d0e:	291f      	cmp	r1, #31
 8000d10:	dd00      	ble.n	8000d14 <__aeabi_dsub+0xec>
 8000d12:	e1cb      	b.n	80010ac <__aeabi_dsub+0x484>
 8000d14:	2220      	movs	r2, #32
 8000d16:	0018      	movs	r0, r3
 8000d18:	0026      	movs	r6, r4
 8000d1a:	1a52      	subs	r2, r2, r1
 8000d1c:	4094      	lsls	r4, r2
 8000d1e:	4090      	lsls	r0, r2
 8000d20:	40ce      	lsrs	r6, r1
 8000d22:	40cb      	lsrs	r3, r1
 8000d24:	1e62      	subs	r2, r4, #1
 8000d26:	4194      	sbcs	r4, r2
 8000d28:	4330      	orrs	r0, r6
 8000d2a:	4698      	mov	r8, r3
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	4304      	orrs	r4, r0
 8000d30:	0763      	lsls	r3, r4, #29
 8000d32:	d009      	beq.n	8000d48 <__aeabi_dsub+0x120>
 8000d34:	230f      	movs	r3, #15
 8000d36:	4023      	ands	r3, r4
 8000d38:	2b04      	cmp	r3, #4
 8000d3a:	d005      	beq.n	8000d48 <__aeabi_dsub+0x120>
 8000d3c:	1d23      	adds	r3, r4, #4
 8000d3e:	42a3      	cmp	r3, r4
 8000d40:	41a4      	sbcs	r4, r4
 8000d42:	4264      	negs	r4, r4
 8000d44:	44a0      	add	r8, r4
 8000d46:	001c      	movs	r4, r3
 8000d48:	4643      	mov	r3, r8
 8000d4a:	021b      	lsls	r3, r3, #8
 8000d4c:	d400      	bmi.n	8000d50 <__aeabi_dsub+0x128>
 8000d4e:	e0df      	b.n	8000f10 <__aeabi_dsub+0x2e8>
 8000d50:	4b82      	ldr	r3, [pc, #520]	; (8000f5c <__aeabi_dsub+0x334>)
 8000d52:	3601      	adds	r6, #1
 8000d54:	429e      	cmp	r6, r3
 8000d56:	d100      	bne.n	8000d5a <__aeabi_dsub+0x132>
 8000d58:	e0fb      	b.n	8000f52 <__aeabi_dsub+0x32a>
 8000d5a:	4642      	mov	r2, r8
 8000d5c:	4b80      	ldr	r3, [pc, #512]	; (8000f60 <__aeabi_dsub+0x338>)
 8000d5e:	08e4      	lsrs	r4, r4, #3
 8000d60:	401a      	ands	r2, r3
 8000d62:	0013      	movs	r3, r2
 8000d64:	0571      	lsls	r1, r6, #21
 8000d66:	0752      	lsls	r2, r2, #29
 8000d68:	025b      	lsls	r3, r3, #9
 8000d6a:	4322      	orrs	r2, r4
 8000d6c:	0b1b      	lsrs	r3, r3, #12
 8000d6e:	0d49      	lsrs	r1, r1, #21
 8000d70:	0509      	lsls	r1, r1, #20
 8000d72:	07ed      	lsls	r5, r5, #31
 8000d74:	4319      	orrs	r1, r3
 8000d76:	4329      	orrs	r1, r5
 8000d78:	0010      	movs	r0, r2
 8000d7a:	bcf0      	pop	{r4, r5, r6, r7}
 8000d7c:	46bb      	mov	fp, r7
 8000d7e:	46b2      	mov	sl, r6
 8000d80:	46a9      	mov	r9, r5
 8000d82:	46a0      	mov	r8, r4
 8000d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d86:	1ab4      	subs	r4, r6, r2
 8000d88:	46a4      	mov	ip, r4
 8000d8a:	2c00      	cmp	r4, #0
 8000d8c:	dd58      	ble.n	8000e40 <__aeabi_dsub+0x218>
 8000d8e:	2a00      	cmp	r2, #0
 8000d90:	d100      	bne.n	8000d94 <__aeabi_dsub+0x16c>
 8000d92:	e09e      	b.n	8000ed2 <__aeabi_dsub+0x2aa>
 8000d94:	4a71      	ldr	r2, [pc, #452]	; (8000f5c <__aeabi_dsub+0x334>)
 8000d96:	4296      	cmp	r6, r2
 8000d98:	d100      	bne.n	8000d9c <__aeabi_dsub+0x174>
 8000d9a:	e13b      	b.n	8001014 <__aeabi_dsub+0x3ec>
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	0412      	lsls	r2, r2, #16
 8000da0:	4311      	orrs	r1, r2
 8000da2:	4662      	mov	r2, ip
 8000da4:	2a38      	cmp	r2, #56	; 0x38
 8000da6:	dd00      	ble.n	8000daa <__aeabi_dsub+0x182>
 8000da8:	e0c1      	b.n	8000f2e <__aeabi_dsub+0x306>
 8000daa:	2a1f      	cmp	r2, #31
 8000dac:	dc00      	bgt.n	8000db0 <__aeabi_dsub+0x188>
 8000dae:	e1bb      	b.n	8001128 <__aeabi_dsub+0x500>
 8000db0:	000c      	movs	r4, r1
 8000db2:	3a20      	subs	r2, #32
 8000db4:	40d4      	lsrs	r4, r2
 8000db6:	0022      	movs	r2, r4
 8000db8:	4664      	mov	r4, ip
 8000dba:	2c20      	cmp	r4, #32
 8000dbc:	d004      	beq.n	8000dc8 <__aeabi_dsub+0x1a0>
 8000dbe:	2740      	movs	r7, #64	; 0x40
 8000dc0:	1b3f      	subs	r7, r7, r4
 8000dc2:	40b9      	lsls	r1, r7
 8000dc4:	4308      	orrs	r0, r1
 8000dc6:	4680      	mov	r8, r0
 8000dc8:	4644      	mov	r4, r8
 8000dca:	1e61      	subs	r1, r4, #1
 8000dcc:	418c      	sbcs	r4, r1
 8000dce:	4314      	orrs	r4, r2
 8000dd0:	e0b1      	b.n	8000f36 <__aeabi_dsub+0x30e>
 8000dd2:	000c      	movs	r4, r1
 8000dd4:	4304      	orrs	r4, r0
 8000dd6:	d02a      	beq.n	8000e2e <__aeabi_dsub+0x206>
 8000dd8:	46bb      	mov	fp, r7
 8000dda:	42bd      	cmp	r5, r7
 8000ddc:	d02d      	beq.n	8000e3a <__aeabi_dsub+0x212>
 8000dde:	4c61      	ldr	r4, [pc, #388]	; (8000f64 <__aeabi_dsub+0x33c>)
 8000de0:	46a4      	mov	ip, r4
 8000de2:	44b4      	add	ip, r6
 8000de4:	4664      	mov	r4, ip
 8000de6:	2c00      	cmp	r4, #0
 8000de8:	d05c      	beq.n	8000ea4 <__aeabi_dsub+0x27c>
 8000dea:	1b94      	subs	r4, r2, r6
 8000dec:	46a4      	mov	ip, r4
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	d000      	beq.n	8000df4 <__aeabi_dsub+0x1cc>
 8000df2:	e115      	b.n	8001020 <__aeabi_dsub+0x3f8>
 8000df4:	464d      	mov	r5, r9
 8000df6:	431d      	orrs	r5, r3
 8000df8:	d100      	bne.n	8000dfc <__aeabi_dsub+0x1d4>
 8000dfa:	e1c3      	b.n	8001184 <__aeabi_dsub+0x55c>
 8000dfc:	1e65      	subs	r5, r4, #1
 8000dfe:	2c01      	cmp	r4, #1
 8000e00:	d100      	bne.n	8000e04 <__aeabi_dsub+0x1dc>
 8000e02:	e20c      	b.n	800121e <__aeabi_dsub+0x5f6>
 8000e04:	4e55      	ldr	r6, [pc, #340]	; (8000f5c <__aeabi_dsub+0x334>)
 8000e06:	42b4      	cmp	r4, r6
 8000e08:	d100      	bne.n	8000e0c <__aeabi_dsub+0x1e4>
 8000e0a:	e1f8      	b.n	80011fe <__aeabi_dsub+0x5d6>
 8000e0c:	46ac      	mov	ip, r5
 8000e0e:	e10e      	b.n	800102e <__aeabi_dsub+0x406>
 8000e10:	000a      	movs	r2, r1
 8000e12:	4302      	orrs	r2, r0
 8000e14:	d100      	bne.n	8000e18 <__aeabi_dsub+0x1f0>
 8000e16:	e136      	b.n	8001086 <__aeabi_dsub+0x45e>
 8000e18:	0022      	movs	r2, r4
 8000e1a:	3a01      	subs	r2, #1
 8000e1c:	2c01      	cmp	r4, #1
 8000e1e:	d100      	bne.n	8000e22 <__aeabi_dsub+0x1fa>
 8000e20:	e1c6      	b.n	80011b0 <__aeabi_dsub+0x588>
 8000e22:	4c4e      	ldr	r4, [pc, #312]	; (8000f5c <__aeabi_dsub+0x334>)
 8000e24:	45a4      	cmp	ip, r4
 8000e26:	d100      	bne.n	8000e2a <__aeabi_dsub+0x202>
 8000e28:	e0f4      	b.n	8001014 <__aeabi_dsub+0x3ec>
 8000e2a:	4694      	mov	ip, r2
 8000e2c:	e731      	b.n	8000c92 <__aeabi_dsub+0x6a>
 8000e2e:	2401      	movs	r4, #1
 8000e30:	4067      	eors	r7, r4
 8000e32:	46bb      	mov	fp, r7
 8000e34:	42bd      	cmp	r5, r7
 8000e36:	d000      	beq.n	8000e3a <__aeabi_dsub+0x212>
 8000e38:	e71c      	b.n	8000c74 <__aeabi_dsub+0x4c>
 8000e3a:	4c4a      	ldr	r4, [pc, #296]	; (8000f64 <__aeabi_dsub+0x33c>)
 8000e3c:	46a4      	mov	ip, r4
 8000e3e:	44b4      	add	ip, r6
 8000e40:	4664      	mov	r4, ip
 8000e42:	2c00      	cmp	r4, #0
 8000e44:	d100      	bne.n	8000e48 <__aeabi_dsub+0x220>
 8000e46:	e0cf      	b.n	8000fe8 <__aeabi_dsub+0x3c0>
 8000e48:	1b94      	subs	r4, r2, r6
 8000e4a:	46a4      	mov	ip, r4
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d100      	bne.n	8000e52 <__aeabi_dsub+0x22a>
 8000e50:	e15c      	b.n	800110c <__aeabi_dsub+0x4e4>
 8000e52:	4e42      	ldr	r6, [pc, #264]	; (8000f5c <__aeabi_dsub+0x334>)
 8000e54:	42b2      	cmp	r2, r6
 8000e56:	d100      	bne.n	8000e5a <__aeabi_dsub+0x232>
 8000e58:	e1ec      	b.n	8001234 <__aeabi_dsub+0x60c>
 8000e5a:	2680      	movs	r6, #128	; 0x80
 8000e5c:	0436      	lsls	r6, r6, #16
 8000e5e:	4333      	orrs	r3, r6
 8000e60:	4664      	mov	r4, ip
 8000e62:	2c38      	cmp	r4, #56	; 0x38
 8000e64:	dd00      	ble.n	8000e68 <__aeabi_dsub+0x240>
 8000e66:	e1b3      	b.n	80011d0 <__aeabi_dsub+0x5a8>
 8000e68:	2c1f      	cmp	r4, #31
 8000e6a:	dd00      	ble.n	8000e6e <__aeabi_dsub+0x246>
 8000e6c:	e238      	b.n	80012e0 <__aeabi_dsub+0x6b8>
 8000e6e:	2620      	movs	r6, #32
 8000e70:	1b36      	subs	r6, r6, r4
 8000e72:	001c      	movs	r4, r3
 8000e74:	40b4      	lsls	r4, r6
 8000e76:	464f      	mov	r7, r9
 8000e78:	46a0      	mov	r8, r4
 8000e7a:	4664      	mov	r4, ip
 8000e7c:	40e7      	lsrs	r7, r4
 8000e7e:	4644      	mov	r4, r8
 8000e80:	433c      	orrs	r4, r7
 8000e82:	464f      	mov	r7, r9
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	003e      	movs	r6, r7
 8000e88:	1e77      	subs	r7, r6, #1
 8000e8a:	41be      	sbcs	r6, r7
 8000e8c:	4334      	orrs	r4, r6
 8000e8e:	4666      	mov	r6, ip
 8000e90:	40f3      	lsrs	r3, r6
 8000e92:	18c9      	adds	r1, r1, r3
 8000e94:	1824      	adds	r4, r4, r0
 8000e96:	4284      	cmp	r4, r0
 8000e98:	419b      	sbcs	r3, r3
 8000e9a:	425b      	negs	r3, r3
 8000e9c:	4698      	mov	r8, r3
 8000e9e:	0016      	movs	r6, r2
 8000ea0:	4488      	add	r8, r1
 8000ea2:	e04e      	b.n	8000f42 <__aeabi_dsub+0x31a>
 8000ea4:	4a30      	ldr	r2, [pc, #192]	; (8000f68 <__aeabi_dsub+0x340>)
 8000ea6:	1c74      	adds	r4, r6, #1
 8000ea8:	4214      	tst	r4, r2
 8000eaa:	d000      	beq.n	8000eae <__aeabi_dsub+0x286>
 8000eac:	e0d6      	b.n	800105c <__aeabi_dsub+0x434>
 8000eae:	464a      	mov	r2, r9
 8000eb0:	431a      	orrs	r2, r3
 8000eb2:	2e00      	cmp	r6, #0
 8000eb4:	d000      	beq.n	8000eb8 <__aeabi_dsub+0x290>
 8000eb6:	e15b      	b.n	8001170 <__aeabi_dsub+0x548>
 8000eb8:	2a00      	cmp	r2, #0
 8000eba:	d100      	bne.n	8000ebe <__aeabi_dsub+0x296>
 8000ebc:	e1a5      	b.n	800120a <__aeabi_dsub+0x5e2>
 8000ebe:	000a      	movs	r2, r1
 8000ec0:	4302      	orrs	r2, r0
 8000ec2:	d000      	beq.n	8000ec6 <__aeabi_dsub+0x29e>
 8000ec4:	e1bb      	b.n	800123e <__aeabi_dsub+0x616>
 8000ec6:	464a      	mov	r2, r9
 8000ec8:	0759      	lsls	r1, r3, #29
 8000eca:	08d2      	lsrs	r2, r2, #3
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	08db      	lsrs	r3, r3, #3
 8000ed0:	e027      	b.n	8000f22 <__aeabi_dsub+0x2fa>
 8000ed2:	000a      	movs	r2, r1
 8000ed4:	4302      	orrs	r2, r0
 8000ed6:	d100      	bne.n	8000eda <__aeabi_dsub+0x2b2>
 8000ed8:	e174      	b.n	80011c4 <__aeabi_dsub+0x59c>
 8000eda:	0022      	movs	r2, r4
 8000edc:	3a01      	subs	r2, #1
 8000ede:	2c01      	cmp	r4, #1
 8000ee0:	d005      	beq.n	8000eee <__aeabi_dsub+0x2c6>
 8000ee2:	4c1e      	ldr	r4, [pc, #120]	; (8000f5c <__aeabi_dsub+0x334>)
 8000ee4:	45a4      	cmp	ip, r4
 8000ee6:	d100      	bne.n	8000eea <__aeabi_dsub+0x2c2>
 8000ee8:	e094      	b.n	8001014 <__aeabi_dsub+0x3ec>
 8000eea:	4694      	mov	ip, r2
 8000eec:	e759      	b.n	8000da2 <__aeabi_dsub+0x17a>
 8000eee:	4448      	add	r0, r9
 8000ef0:	4548      	cmp	r0, r9
 8000ef2:	4192      	sbcs	r2, r2
 8000ef4:	185b      	adds	r3, r3, r1
 8000ef6:	4698      	mov	r8, r3
 8000ef8:	0004      	movs	r4, r0
 8000efa:	4252      	negs	r2, r2
 8000efc:	4490      	add	r8, r2
 8000efe:	4643      	mov	r3, r8
 8000f00:	2602      	movs	r6, #2
 8000f02:	021b      	lsls	r3, r3, #8
 8000f04:	d500      	bpl.n	8000f08 <__aeabi_dsub+0x2e0>
 8000f06:	e0c4      	b.n	8001092 <__aeabi_dsub+0x46a>
 8000f08:	3e01      	subs	r6, #1
 8000f0a:	0763      	lsls	r3, r4, #29
 8000f0c:	d000      	beq.n	8000f10 <__aeabi_dsub+0x2e8>
 8000f0e:	e711      	b.n	8000d34 <__aeabi_dsub+0x10c>
 8000f10:	4643      	mov	r3, r8
 8000f12:	46b4      	mov	ip, r6
 8000f14:	0759      	lsls	r1, r3, #29
 8000f16:	08e2      	lsrs	r2, r4, #3
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	08db      	lsrs	r3, r3, #3
 8000f1c:	490f      	ldr	r1, [pc, #60]	; (8000f5c <__aeabi_dsub+0x334>)
 8000f1e:	458c      	cmp	ip, r1
 8000f20:	d040      	beq.n	8000fa4 <__aeabi_dsub+0x37c>
 8000f22:	4661      	mov	r1, ip
 8000f24:	031b      	lsls	r3, r3, #12
 8000f26:	0549      	lsls	r1, r1, #21
 8000f28:	0b1b      	lsrs	r3, r3, #12
 8000f2a:	0d49      	lsrs	r1, r1, #21
 8000f2c:	e720      	b.n	8000d70 <__aeabi_dsub+0x148>
 8000f2e:	4301      	orrs	r1, r0
 8000f30:	000c      	movs	r4, r1
 8000f32:	1e61      	subs	r1, r4, #1
 8000f34:	418c      	sbcs	r4, r1
 8000f36:	444c      	add	r4, r9
 8000f38:	454c      	cmp	r4, r9
 8000f3a:	4192      	sbcs	r2, r2
 8000f3c:	4252      	negs	r2, r2
 8000f3e:	4690      	mov	r8, r2
 8000f40:	4498      	add	r8, r3
 8000f42:	4643      	mov	r3, r8
 8000f44:	021b      	lsls	r3, r3, #8
 8000f46:	d5e0      	bpl.n	8000f0a <__aeabi_dsub+0x2e2>
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <__aeabi_dsub+0x334>)
 8000f4a:	3601      	adds	r6, #1
 8000f4c:	429e      	cmp	r6, r3
 8000f4e:	d000      	beq.n	8000f52 <__aeabi_dsub+0x32a>
 8000f50:	e09f      	b.n	8001092 <__aeabi_dsub+0x46a>
 8000f52:	0031      	movs	r1, r6
 8000f54:	2300      	movs	r3, #0
 8000f56:	2200      	movs	r2, #0
 8000f58:	e70a      	b.n	8000d70 <__aeabi_dsub+0x148>
 8000f5a:	46c0      	nop			; (mov r8, r8)
 8000f5c:	000007ff 	.word	0x000007ff
 8000f60:	ff7fffff 	.word	0xff7fffff
 8000f64:	fffff801 	.word	0xfffff801
 8000f68:	000007fe 	.word	0x000007fe
 8000f6c:	2a00      	cmp	r2, #0
 8000f6e:	d100      	bne.n	8000f72 <__aeabi_dsub+0x34a>
 8000f70:	e160      	b.n	8001234 <__aeabi_dsub+0x60c>
 8000f72:	000a      	movs	r2, r1
 8000f74:	4302      	orrs	r2, r0
 8000f76:	d04d      	beq.n	8001014 <__aeabi_dsub+0x3ec>
 8000f78:	464a      	mov	r2, r9
 8000f7a:	075c      	lsls	r4, r3, #29
 8000f7c:	08d2      	lsrs	r2, r2, #3
 8000f7e:	4322      	orrs	r2, r4
 8000f80:	2480      	movs	r4, #128	; 0x80
 8000f82:	08db      	lsrs	r3, r3, #3
 8000f84:	0324      	lsls	r4, r4, #12
 8000f86:	4223      	tst	r3, r4
 8000f88:	d007      	beq.n	8000f9a <__aeabi_dsub+0x372>
 8000f8a:	08ce      	lsrs	r6, r1, #3
 8000f8c:	4226      	tst	r6, r4
 8000f8e:	d104      	bne.n	8000f9a <__aeabi_dsub+0x372>
 8000f90:	465d      	mov	r5, fp
 8000f92:	0033      	movs	r3, r6
 8000f94:	08c2      	lsrs	r2, r0, #3
 8000f96:	0749      	lsls	r1, r1, #29
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	0f51      	lsrs	r1, r2, #29
 8000f9c:	00d2      	lsls	r2, r2, #3
 8000f9e:	08d2      	lsrs	r2, r2, #3
 8000fa0:	0749      	lsls	r1, r1, #29
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	0011      	movs	r1, r2
 8000fa6:	4319      	orrs	r1, r3
 8000fa8:	d100      	bne.n	8000fac <__aeabi_dsub+0x384>
 8000faa:	e1c8      	b.n	800133e <__aeabi_dsub+0x716>
 8000fac:	2180      	movs	r1, #128	; 0x80
 8000fae:	0309      	lsls	r1, r1, #12
 8000fb0:	430b      	orrs	r3, r1
 8000fb2:	031b      	lsls	r3, r3, #12
 8000fb4:	49d5      	ldr	r1, [pc, #852]	; (800130c <__aeabi_dsub+0x6e4>)
 8000fb6:	0b1b      	lsrs	r3, r3, #12
 8000fb8:	e6da      	b.n	8000d70 <__aeabi_dsub+0x148>
 8000fba:	49d5      	ldr	r1, [pc, #852]	; (8001310 <__aeabi_dsub+0x6e8>)
 8000fbc:	1ab6      	subs	r6, r6, r2
 8000fbe:	400b      	ands	r3, r1
 8000fc0:	4698      	mov	r8, r3
 8000fc2:	e6b5      	b.n	8000d30 <__aeabi_dsub+0x108>
 8000fc4:	0020      	movs	r0, r4
 8000fc6:	f000 fa65 	bl	8001494 <__clzsi2>
 8000fca:	0002      	movs	r2, r0
 8000fcc:	3218      	adds	r2, #24
 8000fce:	2a1f      	cmp	r2, #31
 8000fd0:	dc00      	bgt.n	8000fd4 <__aeabi_dsub+0x3ac>
 8000fd2:	e68f      	b.n	8000cf4 <__aeabi_dsub+0xcc>
 8000fd4:	0023      	movs	r3, r4
 8000fd6:	3808      	subs	r0, #8
 8000fd8:	4083      	lsls	r3, r0
 8000fda:	2400      	movs	r4, #0
 8000fdc:	e692      	b.n	8000d04 <__aeabi_dsub+0xdc>
 8000fde:	4308      	orrs	r0, r1
 8000fe0:	0002      	movs	r2, r0
 8000fe2:	1e50      	subs	r0, r2, #1
 8000fe4:	4182      	sbcs	r2, r0
 8000fe6:	e66d      	b.n	8000cc4 <__aeabi_dsub+0x9c>
 8000fe8:	4cca      	ldr	r4, [pc, #808]	; (8001314 <__aeabi_dsub+0x6ec>)
 8000fea:	1c72      	adds	r2, r6, #1
 8000fec:	4222      	tst	r2, r4
 8000fee:	d000      	beq.n	8000ff2 <__aeabi_dsub+0x3ca>
 8000ff0:	e0ad      	b.n	800114e <__aeabi_dsub+0x526>
 8000ff2:	464a      	mov	r2, r9
 8000ff4:	431a      	orrs	r2, r3
 8000ff6:	2e00      	cmp	r6, #0
 8000ff8:	d1b8      	bne.n	8000f6c <__aeabi_dsub+0x344>
 8000ffa:	2a00      	cmp	r2, #0
 8000ffc:	d100      	bne.n	8001000 <__aeabi_dsub+0x3d8>
 8000ffe:	e158      	b.n	80012b2 <__aeabi_dsub+0x68a>
 8001000:	000a      	movs	r2, r1
 8001002:	4302      	orrs	r2, r0
 8001004:	d000      	beq.n	8001008 <__aeabi_dsub+0x3e0>
 8001006:	e159      	b.n	80012bc <__aeabi_dsub+0x694>
 8001008:	464a      	mov	r2, r9
 800100a:	0759      	lsls	r1, r3, #29
 800100c:	08d2      	lsrs	r2, r2, #3
 800100e:	430a      	orrs	r2, r1
 8001010:	08db      	lsrs	r3, r3, #3
 8001012:	e786      	b.n	8000f22 <__aeabi_dsub+0x2fa>
 8001014:	464a      	mov	r2, r9
 8001016:	0759      	lsls	r1, r3, #29
 8001018:	08d2      	lsrs	r2, r2, #3
 800101a:	430a      	orrs	r2, r1
 800101c:	08db      	lsrs	r3, r3, #3
 800101e:	e7c1      	b.n	8000fa4 <__aeabi_dsub+0x37c>
 8001020:	4dba      	ldr	r5, [pc, #744]	; (800130c <__aeabi_dsub+0x6e4>)
 8001022:	42aa      	cmp	r2, r5
 8001024:	d100      	bne.n	8001028 <__aeabi_dsub+0x400>
 8001026:	e11e      	b.n	8001266 <__aeabi_dsub+0x63e>
 8001028:	2580      	movs	r5, #128	; 0x80
 800102a:	042d      	lsls	r5, r5, #16
 800102c:	432b      	orrs	r3, r5
 800102e:	4664      	mov	r4, ip
 8001030:	2c38      	cmp	r4, #56	; 0x38
 8001032:	dc5d      	bgt.n	80010f0 <__aeabi_dsub+0x4c8>
 8001034:	2c1f      	cmp	r4, #31
 8001036:	dd00      	ble.n	800103a <__aeabi_dsub+0x412>
 8001038:	e0d0      	b.n	80011dc <__aeabi_dsub+0x5b4>
 800103a:	2520      	movs	r5, #32
 800103c:	4667      	mov	r7, ip
 800103e:	1b2d      	subs	r5, r5, r4
 8001040:	464e      	mov	r6, r9
 8001042:	001c      	movs	r4, r3
 8001044:	40fe      	lsrs	r6, r7
 8001046:	40ac      	lsls	r4, r5
 8001048:	4334      	orrs	r4, r6
 800104a:	464e      	mov	r6, r9
 800104c:	40ae      	lsls	r6, r5
 800104e:	0035      	movs	r5, r6
 8001050:	40fb      	lsrs	r3, r7
 8001052:	1e6e      	subs	r6, r5, #1
 8001054:	41b5      	sbcs	r5, r6
 8001056:	1ac9      	subs	r1, r1, r3
 8001058:	432c      	orrs	r4, r5
 800105a:	e04e      	b.n	80010fa <__aeabi_dsub+0x4d2>
 800105c:	464a      	mov	r2, r9
 800105e:	1a14      	subs	r4, r2, r0
 8001060:	45a1      	cmp	r9, r4
 8001062:	4192      	sbcs	r2, r2
 8001064:	4252      	negs	r2, r2
 8001066:	4690      	mov	r8, r2
 8001068:	1a5f      	subs	r7, r3, r1
 800106a:	003a      	movs	r2, r7
 800106c:	4647      	mov	r7, r8
 800106e:	1bd2      	subs	r2, r2, r7
 8001070:	4690      	mov	r8, r2
 8001072:	0212      	lsls	r2, r2, #8
 8001074:	d500      	bpl.n	8001078 <__aeabi_dsub+0x450>
 8001076:	e08b      	b.n	8001190 <__aeabi_dsub+0x568>
 8001078:	4642      	mov	r2, r8
 800107a:	4322      	orrs	r2, r4
 800107c:	d000      	beq.n	8001080 <__aeabi_dsub+0x458>
 800107e:	e630      	b.n	8000ce2 <__aeabi_dsub+0xba>
 8001080:	2300      	movs	r3, #0
 8001082:	2500      	movs	r5, #0
 8001084:	e74d      	b.n	8000f22 <__aeabi_dsub+0x2fa>
 8001086:	464a      	mov	r2, r9
 8001088:	0759      	lsls	r1, r3, #29
 800108a:	08d2      	lsrs	r2, r2, #3
 800108c:	430a      	orrs	r2, r1
 800108e:	08db      	lsrs	r3, r3, #3
 8001090:	e744      	b.n	8000f1c <__aeabi_dsub+0x2f4>
 8001092:	4642      	mov	r2, r8
 8001094:	4b9e      	ldr	r3, [pc, #632]	; (8001310 <__aeabi_dsub+0x6e8>)
 8001096:	0861      	lsrs	r1, r4, #1
 8001098:	401a      	ands	r2, r3
 800109a:	0013      	movs	r3, r2
 800109c:	2201      	movs	r2, #1
 800109e:	4014      	ands	r4, r2
 80010a0:	430c      	orrs	r4, r1
 80010a2:	07da      	lsls	r2, r3, #31
 80010a4:	085b      	lsrs	r3, r3, #1
 80010a6:	4698      	mov	r8, r3
 80010a8:	4314      	orrs	r4, r2
 80010aa:	e641      	b.n	8000d30 <__aeabi_dsub+0x108>
 80010ac:	001a      	movs	r2, r3
 80010ae:	3e1f      	subs	r6, #31
 80010b0:	40f2      	lsrs	r2, r6
 80010b2:	0016      	movs	r6, r2
 80010b4:	2920      	cmp	r1, #32
 80010b6:	d003      	beq.n	80010c0 <__aeabi_dsub+0x498>
 80010b8:	2240      	movs	r2, #64	; 0x40
 80010ba:	1a51      	subs	r1, r2, r1
 80010bc:	408b      	lsls	r3, r1
 80010be:	431c      	orrs	r4, r3
 80010c0:	1e62      	subs	r2, r4, #1
 80010c2:	4194      	sbcs	r4, r2
 80010c4:	2300      	movs	r3, #0
 80010c6:	4334      	orrs	r4, r6
 80010c8:	4698      	mov	r8, r3
 80010ca:	2600      	movs	r6, #0
 80010cc:	e71d      	b.n	8000f0a <__aeabi_dsub+0x2e2>
 80010ce:	000c      	movs	r4, r1
 80010d0:	3a20      	subs	r2, #32
 80010d2:	40d4      	lsrs	r4, r2
 80010d4:	0022      	movs	r2, r4
 80010d6:	4664      	mov	r4, ip
 80010d8:	2c20      	cmp	r4, #32
 80010da:	d004      	beq.n	80010e6 <__aeabi_dsub+0x4be>
 80010dc:	2740      	movs	r7, #64	; 0x40
 80010de:	1b3f      	subs	r7, r7, r4
 80010e0:	40b9      	lsls	r1, r7
 80010e2:	4308      	orrs	r0, r1
 80010e4:	4680      	mov	r8, r0
 80010e6:	4644      	mov	r4, r8
 80010e8:	1e61      	subs	r1, r4, #1
 80010ea:	418c      	sbcs	r4, r1
 80010ec:	4322      	orrs	r2, r4
 80010ee:	e5e9      	b.n	8000cc4 <__aeabi_dsub+0x9c>
 80010f0:	464c      	mov	r4, r9
 80010f2:	4323      	orrs	r3, r4
 80010f4:	001c      	movs	r4, r3
 80010f6:	1e63      	subs	r3, r4, #1
 80010f8:	419c      	sbcs	r4, r3
 80010fa:	1b04      	subs	r4, r0, r4
 80010fc:	42a0      	cmp	r0, r4
 80010fe:	419b      	sbcs	r3, r3
 8001100:	425b      	negs	r3, r3
 8001102:	1acb      	subs	r3, r1, r3
 8001104:	4698      	mov	r8, r3
 8001106:	465d      	mov	r5, fp
 8001108:	0016      	movs	r6, r2
 800110a:	e5e2      	b.n	8000cd2 <__aeabi_dsub+0xaa>
 800110c:	464e      	mov	r6, r9
 800110e:	431e      	orrs	r6, r3
 8001110:	d100      	bne.n	8001114 <__aeabi_dsub+0x4ec>
 8001112:	e0ae      	b.n	8001272 <__aeabi_dsub+0x64a>
 8001114:	1e66      	subs	r6, r4, #1
 8001116:	2c01      	cmp	r4, #1
 8001118:	d100      	bne.n	800111c <__aeabi_dsub+0x4f4>
 800111a:	e0fd      	b.n	8001318 <__aeabi_dsub+0x6f0>
 800111c:	4f7b      	ldr	r7, [pc, #492]	; (800130c <__aeabi_dsub+0x6e4>)
 800111e:	42bc      	cmp	r4, r7
 8001120:	d100      	bne.n	8001124 <__aeabi_dsub+0x4fc>
 8001122:	e107      	b.n	8001334 <__aeabi_dsub+0x70c>
 8001124:	46b4      	mov	ip, r6
 8001126:	e69b      	b.n	8000e60 <__aeabi_dsub+0x238>
 8001128:	4664      	mov	r4, ip
 800112a:	2220      	movs	r2, #32
 800112c:	1b12      	subs	r2, r2, r4
 800112e:	000c      	movs	r4, r1
 8001130:	4094      	lsls	r4, r2
 8001132:	0007      	movs	r7, r0
 8001134:	4090      	lsls	r0, r2
 8001136:	46a0      	mov	r8, r4
 8001138:	4664      	mov	r4, ip
 800113a:	1e42      	subs	r2, r0, #1
 800113c:	4190      	sbcs	r0, r2
 800113e:	4662      	mov	r2, ip
 8001140:	40e7      	lsrs	r7, r4
 8001142:	4644      	mov	r4, r8
 8001144:	40d1      	lsrs	r1, r2
 8001146:	433c      	orrs	r4, r7
 8001148:	4304      	orrs	r4, r0
 800114a:	185b      	adds	r3, r3, r1
 800114c:	e6f3      	b.n	8000f36 <__aeabi_dsub+0x30e>
 800114e:	4c6f      	ldr	r4, [pc, #444]	; (800130c <__aeabi_dsub+0x6e4>)
 8001150:	42a2      	cmp	r2, r4
 8001152:	d100      	bne.n	8001156 <__aeabi_dsub+0x52e>
 8001154:	e0d5      	b.n	8001302 <__aeabi_dsub+0x6da>
 8001156:	4448      	add	r0, r9
 8001158:	185b      	adds	r3, r3, r1
 800115a:	4548      	cmp	r0, r9
 800115c:	4189      	sbcs	r1, r1
 800115e:	4249      	negs	r1, r1
 8001160:	185b      	adds	r3, r3, r1
 8001162:	07dc      	lsls	r4, r3, #31
 8001164:	0840      	lsrs	r0, r0, #1
 8001166:	085b      	lsrs	r3, r3, #1
 8001168:	4698      	mov	r8, r3
 800116a:	0016      	movs	r6, r2
 800116c:	4304      	orrs	r4, r0
 800116e:	e6cc      	b.n	8000f0a <__aeabi_dsub+0x2e2>
 8001170:	2a00      	cmp	r2, #0
 8001172:	d000      	beq.n	8001176 <__aeabi_dsub+0x54e>
 8001174:	e082      	b.n	800127c <__aeabi_dsub+0x654>
 8001176:	000a      	movs	r2, r1
 8001178:	4302      	orrs	r2, r0
 800117a:	d140      	bne.n	80011fe <__aeabi_dsub+0x5d6>
 800117c:	2380      	movs	r3, #128	; 0x80
 800117e:	2500      	movs	r5, #0
 8001180:	031b      	lsls	r3, r3, #12
 8001182:	e713      	b.n	8000fac <__aeabi_dsub+0x384>
 8001184:	074b      	lsls	r3, r1, #29
 8001186:	08c2      	lsrs	r2, r0, #3
 8001188:	431a      	orrs	r2, r3
 800118a:	465d      	mov	r5, fp
 800118c:	08cb      	lsrs	r3, r1, #3
 800118e:	e6c5      	b.n	8000f1c <__aeabi_dsub+0x2f4>
 8001190:	464a      	mov	r2, r9
 8001192:	1a84      	subs	r4, r0, r2
 8001194:	42a0      	cmp	r0, r4
 8001196:	4192      	sbcs	r2, r2
 8001198:	1acb      	subs	r3, r1, r3
 800119a:	4252      	negs	r2, r2
 800119c:	1a9b      	subs	r3, r3, r2
 800119e:	4698      	mov	r8, r3
 80011a0:	465d      	mov	r5, fp
 80011a2:	e59e      	b.n	8000ce2 <__aeabi_dsub+0xba>
 80011a4:	464a      	mov	r2, r9
 80011a6:	0759      	lsls	r1, r3, #29
 80011a8:	08d2      	lsrs	r2, r2, #3
 80011aa:	430a      	orrs	r2, r1
 80011ac:	08db      	lsrs	r3, r3, #3
 80011ae:	e6f9      	b.n	8000fa4 <__aeabi_dsub+0x37c>
 80011b0:	464a      	mov	r2, r9
 80011b2:	1a14      	subs	r4, r2, r0
 80011b4:	45a1      	cmp	r9, r4
 80011b6:	4192      	sbcs	r2, r2
 80011b8:	1a5b      	subs	r3, r3, r1
 80011ba:	4252      	negs	r2, r2
 80011bc:	1a9b      	subs	r3, r3, r2
 80011be:	4698      	mov	r8, r3
 80011c0:	2601      	movs	r6, #1
 80011c2:	e586      	b.n	8000cd2 <__aeabi_dsub+0xaa>
 80011c4:	464a      	mov	r2, r9
 80011c6:	0759      	lsls	r1, r3, #29
 80011c8:	08d2      	lsrs	r2, r2, #3
 80011ca:	430a      	orrs	r2, r1
 80011cc:	08db      	lsrs	r3, r3, #3
 80011ce:	e6a5      	b.n	8000f1c <__aeabi_dsub+0x2f4>
 80011d0:	464c      	mov	r4, r9
 80011d2:	4323      	orrs	r3, r4
 80011d4:	001c      	movs	r4, r3
 80011d6:	1e63      	subs	r3, r4, #1
 80011d8:	419c      	sbcs	r4, r3
 80011da:	e65b      	b.n	8000e94 <__aeabi_dsub+0x26c>
 80011dc:	4665      	mov	r5, ip
 80011de:	001e      	movs	r6, r3
 80011e0:	3d20      	subs	r5, #32
 80011e2:	40ee      	lsrs	r6, r5
 80011e4:	2c20      	cmp	r4, #32
 80011e6:	d005      	beq.n	80011f4 <__aeabi_dsub+0x5cc>
 80011e8:	2540      	movs	r5, #64	; 0x40
 80011ea:	1b2d      	subs	r5, r5, r4
 80011ec:	40ab      	lsls	r3, r5
 80011ee:	464c      	mov	r4, r9
 80011f0:	431c      	orrs	r4, r3
 80011f2:	46a2      	mov	sl, r4
 80011f4:	4654      	mov	r4, sl
 80011f6:	1e63      	subs	r3, r4, #1
 80011f8:	419c      	sbcs	r4, r3
 80011fa:	4334      	orrs	r4, r6
 80011fc:	e77d      	b.n	80010fa <__aeabi_dsub+0x4d2>
 80011fe:	074b      	lsls	r3, r1, #29
 8001200:	08c2      	lsrs	r2, r0, #3
 8001202:	431a      	orrs	r2, r3
 8001204:	465d      	mov	r5, fp
 8001206:	08cb      	lsrs	r3, r1, #3
 8001208:	e6cc      	b.n	8000fa4 <__aeabi_dsub+0x37c>
 800120a:	000a      	movs	r2, r1
 800120c:	4302      	orrs	r2, r0
 800120e:	d100      	bne.n	8001212 <__aeabi_dsub+0x5ea>
 8001210:	e736      	b.n	8001080 <__aeabi_dsub+0x458>
 8001212:	074b      	lsls	r3, r1, #29
 8001214:	08c2      	lsrs	r2, r0, #3
 8001216:	431a      	orrs	r2, r3
 8001218:	465d      	mov	r5, fp
 800121a:	08cb      	lsrs	r3, r1, #3
 800121c:	e681      	b.n	8000f22 <__aeabi_dsub+0x2fa>
 800121e:	464a      	mov	r2, r9
 8001220:	1a84      	subs	r4, r0, r2
 8001222:	42a0      	cmp	r0, r4
 8001224:	4192      	sbcs	r2, r2
 8001226:	1acb      	subs	r3, r1, r3
 8001228:	4252      	negs	r2, r2
 800122a:	1a9b      	subs	r3, r3, r2
 800122c:	4698      	mov	r8, r3
 800122e:	465d      	mov	r5, fp
 8001230:	2601      	movs	r6, #1
 8001232:	e54e      	b.n	8000cd2 <__aeabi_dsub+0xaa>
 8001234:	074b      	lsls	r3, r1, #29
 8001236:	08c2      	lsrs	r2, r0, #3
 8001238:	431a      	orrs	r2, r3
 800123a:	08cb      	lsrs	r3, r1, #3
 800123c:	e6b2      	b.n	8000fa4 <__aeabi_dsub+0x37c>
 800123e:	464a      	mov	r2, r9
 8001240:	1a14      	subs	r4, r2, r0
 8001242:	45a1      	cmp	r9, r4
 8001244:	4192      	sbcs	r2, r2
 8001246:	1a5f      	subs	r7, r3, r1
 8001248:	4252      	negs	r2, r2
 800124a:	1aba      	subs	r2, r7, r2
 800124c:	4690      	mov	r8, r2
 800124e:	0212      	lsls	r2, r2, #8
 8001250:	d56b      	bpl.n	800132a <__aeabi_dsub+0x702>
 8001252:	464a      	mov	r2, r9
 8001254:	1a84      	subs	r4, r0, r2
 8001256:	42a0      	cmp	r0, r4
 8001258:	4192      	sbcs	r2, r2
 800125a:	1acb      	subs	r3, r1, r3
 800125c:	4252      	negs	r2, r2
 800125e:	1a9b      	subs	r3, r3, r2
 8001260:	4698      	mov	r8, r3
 8001262:	465d      	mov	r5, fp
 8001264:	e564      	b.n	8000d30 <__aeabi_dsub+0x108>
 8001266:	074b      	lsls	r3, r1, #29
 8001268:	08c2      	lsrs	r2, r0, #3
 800126a:	431a      	orrs	r2, r3
 800126c:	465d      	mov	r5, fp
 800126e:	08cb      	lsrs	r3, r1, #3
 8001270:	e698      	b.n	8000fa4 <__aeabi_dsub+0x37c>
 8001272:	074b      	lsls	r3, r1, #29
 8001274:	08c2      	lsrs	r2, r0, #3
 8001276:	431a      	orrs	r2, r3
 8001278:	08cb      	lsrs	r3, r1, #3
 800127a:	e64f      	b.n	8000f1c <__aeabi_dsub+0x2f4>
 800127c:	000a      	movs	r2, r1
 800127e:	4302      	orrs	r2, r0
 8001280:	d090      	beq.n	80011a4 <__aeabi_dsub+0x57c>
 8001282:	464a      	mov	r2, r9
 8001284:	075c      	lsls	r4, r3, #29
 8001286:	08d2      	lsrs	r2, r2, #3
 8001288:	4314      	orrs	r4, r2
 800128a:	2280      	movs	r2, #128	; 0x80
 800128c:	08db      	lsrs	r3, r3, #3
 800128e:	0312      	lsls	r2, r2, #12
 8001290:	4213      	tst	r3, r2
 8001292:	d008      	beq.n	80012a6 <__aeabi_dsub+0x67e>
 8001294:	08ce      	lsrs	r6, r1, #3
 8001296:	4216      	tst	r6, r2
 8001298:	d105      	bne.n	80012a6 <__aeabi_dsub+0x67e>
 800129a:	08c0      	lsrs	r0, r0, #3
 800129c:	0749      	lsls	r1, r1, #29
 800129e:	4308      	orrs	r0, r1
 80012a0:	0004      	movs	r4, r0
 80012a2:	465d      	mov	r5, fp
 80012a4:	0033      	movs	r3, r6
 80012a6:	0f61      	lsrs	r1, r4, #29
 80012a8:	00e2      	lsls	r2, r4, #3
 80012aa:	0749      	lsls	r1, r1, #29
 80012ac:	08d2      	lsrs	r2, r2, #3
 80012ae:	430a      	orrs	r2, r1
 80012b0:	e678      	b.n	8000fa4 <__aeabi_dsub+0x37c>
 80012b2:	074b      	lsls	r3, r1, #29
 80012b4:	08c2      	lsrs	r2, r0, #3
 80012b6:	431a      	orrs	r2, r3
 80012b8:	08cb      	lsrs	r3, r1, #3
 80012ba:	e632      	b.n	8000f22 <__aeabi_dsub+0x2fa>
 80012bc:	4448      	add	r0, r9
 80012be:	185b      	adds	r3, r3, r1
 80012c0:	4548      	cmp	r0, r9
 80012c2:	4192      	sbcs	r2, r2
 80012c4:	4698      	mov	r8, r3
 80012c6:	4252      	negs	r2, r2
 80012c8:	4490      	add	r8, r2
 80012ca:	4643      	mov	r3, r8
 80012cc:	0004      	movs	r4, r0
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	d400      	bmi.n	80012d4 <__aeabi_dsub+0x6ac>
 80012d2:	e61a      	b.n	8000f0a <__aeabi_dsub+0x2e2>
 80012d4:	4642      	mov	r2, r8
 80012d6:	4b0e      	ldr	r3, [pc, #56]	; (8001310 <__aeabi_dsub+0x6e8>)
 80012d8:	2601      	movs	r6, #1
 80012da:	401a      	ands	r2, r3
 80012dc:	4690      	mov	r8, r2
 80012de:	e614      	b.n	8000f0a <__aeabi_dsub+0x2e2>
 80012e0:	4666      	mov	r6, ip
 80012e2:	001f      	movs	r7, r3
 80012e4:	3e20      	subs	r6, #32
 80012e6:	40f7      	lsrs	r7, r6
 80012e8:	2c20      	cmp	r4, #32
 80012ea:	d005      	beq.n	80012f8 <__aeabi_dsub+0x6d0>
 80012ec:	2640      	movs	r6, #64	; 0x40
 80012ee:	1b36      	subs	r6, r6, r4
 80012f0:	40b3      	lsls	r3, r6
 80012f2:	464c      	mov	r4, r9
 80012f4:	431c      	orrs	r4, r3
 80012f6:	46a2      	mov	sl, r4
 80012f8:	4654      	mov	r4, sl
 80012fa:	1e63      	subs	r3, r4, #1
 80012fc:	419c      	sbcs	r4, r3
 80012fe:	433c      	orrs	r4, r7
 8001300:	e5c8      	b.n	8000e94 <__aeabi_dsub+0x26c>
 8001302:	0011      	movs	r1, r2
 8001304:	2300      	movs	r3, #0
 8001306:	2200      	movs	r2, #0
 8001308:	e532      	b.n	8000d70 <__aeabi_dsub+0x148>
 800130a:	46c0      	nop			; (mov r8, r8)
 800130c:	000007ff 	.word	0x000007ff
 8001310:	ff7fffff 	.word	0xff7fffff
 8001314:	000007fe 	.word	0x000007fe
 8001318:	464a      	mov	r2, r9
 800131a:	1814      	adds	r4, r2, r0
 800131c:	4284      	cmp	r4, r0
 800131e:	4192      	sbcs	r2, r2
 8001320:	185b      	adds	r3, r3, r1
 8001322:	4698      	mov	r8, r3
 8001324:	4252      	negs	r2, r2
 8001326:	4490      	add	r8, r2
 8001328:	e5e9      	b.n	8000efe <__aeabi_dsub+0x2d6>
 800132a:	4642      	mov	r2, r8
 800132c:	4322      	orrs	r2, r4
 800132e:	d100      	bne.n	8001332 <__aeabi_dsub+0x70a>
 8001330:	e6a6      	b.n	8001080 <__aeabi_dsub+0x458>
 8001332:	e5ea      	b.n	8000f0a <__aeabi_dsub+0x2e2>
 8001334:	074b      	lsls	r3, r1, #29
 8001336:	08c2      	lsrs	r2, r0, #3
 8001338:	431a      	orrs	r2, r3
 800133a:	08cb      	lsrs	r3, r1, #3
 800133c:	e632      	b.n	8000fa4 <__aeabi_dsub+0x37c>
 800133e:	2200      	movs	r2, #0
 8001340:	4901      	ldr	r1, [pc, #4]	; (8001348 <__aeabi_dsub+0x720>)
 8001342:	0013      	movs	r3, r2
 8001344:	e514      	b.n	8000d70 <__aeabi_dsub+0x148>
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	000007ff 	.word	0x000007ff

0800134c <__aeabi_d2iz>:
 800134c:	000a      	movs	r2, r1
 800134e:	b530      	push	{r4, r5, lr}
 8001350:	4c13      	ldr	r4, [pc, #76]	; (80013a0 <__aeabi_d2iz+0x54>)
 8001352:	0053      	lsls	r3, r2, #1
 8001354:	0309      	lsls	r1, r1, #12
 8001356:	0005      	movs	r5, r0
 8001358:	0b09      	lsrs	r1, r1, #12
 800135a:	2000      	movs	r0, #0
 800135c:	0d5b      	lsrs	r3, r3, #21
 800135e:	0fd2      	lsrs	r2, r2, #31
 8001360:	42a3      	cmp	r3, r4
 8001362:	dd04      	ble.n	800136e <__aeabi_d2iz+0x22>
 8001364:	480f      	ldr	r0, [pc, #60]	; (80013a4 <__aeabi_d2iz+0x58>)
 8001366:	4283      	cmp	r3, r0
 8001368:	dd02      	ble.n	8001370 <__aeabi_d2iz+0x24>
 800136a:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <__aeabi_d2iz+0x5c>)
 800136c:	18d0      	adds	r0, r2, r3
 800136e:	bd30      	pop	{r4, r5, pc}
 8001370:	2080      	movs	r0, #128	; 0x80
 8001372:	0340      	lsls	r0, r0, #13
 8001374:	4301      	orrs	r1, r0
 8001376:	480d      	ldr	r0, [pc, #52]	; (80013ac <__aeabi_d2iz+0x60>)
 8001378:	1ac0      	subs	r0, r0, r3
 800137a:	281f      	cmp	r0, #31
 800137c:	dd08      	ble.n	8001390 <__aeabi_d2iz+0x44>
 800137e:	480c      	ldr	r0, [pc, #48]	; (80013b0 <__aeabi_d2iz+0x64>)
 8001380:	1ac3      	subs	r3, r0, r3
 8001382:	40d9      	lsrs	r1, r3
 8001384:	000b      	movs	r3, r1
 8001386:	4258      	negs	r0, r3
 8001388:	2a00      	cmp	r2, #0
 800138a:	d1f0      	bne.n	800136e <__aeabi_d2iz+0x22>
 800138c:	0018      	movs	r0, r3
 800138e:	e7ee      	b.n	800136e <__aeabi_d2iz+0x22>
 8001390:	4c08      	ldr	r4, [pc, #32]	; (80013b4 <__aeabi_d2iz+0x68>)
 8001392:	40c5      	lsrs	r5, r0
 8001394:	46a4      	mov	ip, r4
 8001396:	4463      	add	r3, ip
 8001398:	4099      	lsls	r1, r3
 800139a:	000b      	movs	r3, r1
 800139c:	432b      	orrs	r3, r5
 800139e:	e7f2      	b.n	8001386 <__aeabi_d2iz+0x3a>
 80013a0:	000003fe 	.word	0x000003fe
 80013a4:	0000041d 	.word	0x0000041d
 80013a8:	7fffffff 	.word	0x7fffffff
 80013ac:	00000433 	.word	0x00000433
 80013b0:	00000413 	.word	0x00000413
 80013b4:	fffffbed 	.word	0xfffffbed

080013b8 <__aeabi_i2d>:
 80013b8:	b570      	push	{r4, r5, r6, lr}
 80013ba:	2800      	cmp	r0, #0
 80013bc:	d016      	beq.n	80013ec <__aeabi_i2d+0x34>
 80013be:	17c3      	asrs	r3, r0, #31
 80013c0:	18c5      	adds	r5, r0, r3
 80013c2:	405d      	eors	r5, r3
 80013c4:	0fc4      	lsrs	r4, r0, #31
 80013c6:	0028      	movs	r0, r5
 80013c8:	f000 f864 	bl	8001494 <__clzsi2>
 80013cc:	4a11      	ldr	r2, [pc, #68]	; (8001414 <__aeabi_i2d+0x5c>)
 80013ce:	1a12      	subs	r2, r2, r0
 80013d0:	280a      	cmp	r0, #10
 80013d2:	dc16      	bgt.n	8001402 <__aeabi_i2d+0x4a>
 80013d4:	0003      	movs	r3, r0
 80013d6:	002e      	movs	r6, r5
 80013d8:	3315      	adds	r3, #21
 80013da:	409e      	lsls	r6, r3
 80013dc:	230b      	movs	r3, #11
 80013de:	1a18      	subs	r0, r3, r0
 80013e0:	40c5      	lsrs	r5, r0
 80013e2:	0553      	lsls	r3, r2, #21
 80013e4:	032d      	lsls	r5, r5, #12
 80013e6:	0b2d      	lsrs	r5, r5, #12
 80013e8:	0d5b      	lsrs	r3, r3, #21
 80013ea:	e003      	b.n	80013f4 <__aeabi_i2d+0x3c>
 80013ec:	2400      	movs	r4, #0
 80013ee:	2300      	movs	r3, #0
 80013f0:	2500      	movs	r5, #0
 80013f2:	2600      	movs	r6, #0
 80013f4:	051b      	lsls	r3, r3, #20
 80013f6:	432b      	orrs	r3, r5
 80013f8:	07e4      	lsls	r4, r4, #31
 80013fa:	4323      	orrs	r3, r4
 80013fc:	0030      	movs	r0, r6
 80013fe:	0019      	movs	r1, r3
 8001400:	bd70      	pop	{r4, r5, r6, pc}
 8001402:	380b      	subs	r0, #11
 8001404:	4085      	lsls	r5, r0
 8001406:	0553      	lsls	r3, r2, #21
 8001408:	032d      	lsls	r5, r5, #12
 800140a:	2600      	movs	r6, #0
 800140c:	0b2d      	lsrs	r5, r5, #12
 800140e:	0d5b      	lsrs	r3, r3, #21
 8001410:	e7f0      	b.n	80013f4 <__aeabi_i2d+0x3c>
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	0000041e 	.word	0x0000041e

08001418 <__aeabi_cdrcmple>:
 8001418:	4684      	mov	ip, r0
 800141a:	1c10      	adds	r0, r2, #0
 800141c:	4662      	mov	r2, ip
 800141e:	468c      	mov	ip, r1
 8001420:	1c19      	adds	r1, r3, #0
 8001422:	4663      	mov	r3, ip
 8001424:	e000      	b.n	8001428 <__aeabi_cdcmpeq>
 8001426:	46c0      	nop			; (mov r8, r8)

08001428 <__aeabi_cdcmpeq>:
 8001428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800142a:	f000 f90b 	bl	8001644 <__ledf2>
 800142e:	2800      	cmp	r0, #0
 8001430:	d401      	bmi.n	8001436 <__aeabi_cdcmpeq+0xe>
 8001432:	2100      	movs	r1, #0
 8001434:	42c8      	cmn	r0, r1
 8001436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001438 <__aeabi_dcmpeq>:
 8001438:	b510      	push	{r4, lr}
 800143a:	f000 f855 	bl	80014e8 <__eqdf2>
 800143e:	4240      	negs	r0, r0
 8001440:	3001      	adds	r0, #1
 8001442:	bd10      	pop	{r4, pc}

08001444 <__aeabi_dcmplt>:
 8001444:	b510      	push	{r4, lr}
 8001446:	f000 f8fd 	bl	8001644 <__ledf2>
 800144a:	2800      	cmp	r0, #0
 800144c:	db01      	blt.n	8001452 <__aeabi_dcmplt+0xe>
 800144e:	2000      	movs	r0, #0
 8001450:	bd10      	pop	{r4, pc}
 8001452:	2001      	movs	r0, #1
 8001454:	bd10      	pop	{r4, pc}
 8001456:	46c0      	nop			; (mov r8, r8)

08001458 <__aeabi_dcmple>:
 8001458:	b510      	push	{r4, lr}
 800145a:	f000 f8f3 	bl	8001644 <__ledf2>
 800145e:	2800      	cmp	r0, #0
 8001460:	dd01      	ble.n	8001466 <__aeabi_dcmple+0xe>
 8001462:	2000      	movs	r0, #0
 8001464:	bd10      	pop	{r4, pc}
 8001466:	2001      	movs	r0, #1
 8001468:	bd10      	pop	{r4, pc}
 800146a:	46c0      	nop			; (mov r8, r8)

0800146c <__aeabi_dcmpgt>:
 800146c:	b510      	push	{r4, lr}
 800146e:	f000 f877 	bl	8001560 <__gedf2>
 8001472:	2800      	cmp	r0, #0
 8001474:	dc01      	bgt.n	800147a <__aeabi_dcmpgt+0xe>
 8001476:	2000      	movs	r0, #0
 8001478:	bd10      	pop	{r4, pc}
 800147a:	2001      	movs	r0, #1
 800147c:	bd10      	pop	{r4, pc}
 800147e:	46c0      	nop			; (mov r8, r8)

08001480 <__aeabi_dcmpge>:
 8001480:	b510      	push	{r4, lr}
 8001482:	f000 f86d 	bl	8001560 <__gedf2>
 8001486:	2800      	cmp	r0, #0
 8001488:	da01      	bge.n	800148e <__aeabi_dcmpge+0xe>
 800148a:	2000      	movs	r0, #0
 800148c:	bd10      	pop	{r4, pc}
 800148e:	2001      	movs	r0, #1
 8001490:	bd10      	pop	{r4, pc}
 8001492:	46c0      	nop			; (mov r8, r8)

08001494 <__clzsi2>:
 8001494:	211c      	movs	r1, #28
 8001496:	2301      	movs	r3, #1
 8001498:	041b      	lsls	r3, r3, #16
 800149a:	4298      	cmp	r0, r3
 800149c:	d301      	bcc.n	80014a2 <__clzsi2+0xe>
 800149e:	0c00      	lsrs	r0, r0, #16
 80014a0:	3910      	subs	r1, #16
 80014a2:	0a1b      	lsrs	r3, r3, #8
 80014a4:	4298      	cmp	r0, r3
 80014a6:	d301      	bcc.n	80014ac <__clzsi2+0x18>
 80014a8:	0a00      	lsrs	r0, r0, #8
 80014aa:	3908      	subs	r1, #8
 80014ac:	091b      	lsrs	r3, r3, #4
 80014ae:	4298      	cmp	r0, r3
 80014b0:	d301      	bcc.n	80014b6 <__clzsi2+0x22>
 80014b2:	0900      	lsrs	r0, r0, #4
 80014b4:	3904      	subs	r1, #4
 80014b6:	a202      	add	r2, pc, #8	; (adr r2, 80014c0 <__clzsi2+0x2c>)
 80014b8:	5c10      	ldrb	r0, [r2, r0]
 80014ba:	1840      	adds	r0, r0, r1
 80014bc:	4770      	bx	lr
 80014be:	46c0      	nop			; (mov r8, r8)
 80014c0:	02020304 	.word	0x02020304
 80014c4:	01010101 	.word	0x01010101
	...

080014d0 <__clzdi2>:
 80014d0:	b510      	push	{r4, lr}
 80014d2:	2900      	cmp	r1, #0
 80014d4:	d103      	bne.n	80014de <__clzdi2+0xe>
 80014d6:	f7ff ffdd 	bl	8001494 <__clzsi2>
 80014da:	3020      	adds	r0, #32
 80014dc:	e002      	b.n	80014e4 <__clzdi2+0x14>
 80014de:	1c08      	adds	r0, r1, #0
 80014e0:	f7ff ffd8 	bl	8001494 <__clzsi2>
 80014e4:	bd10      	pop	{r4, pc}
 80014e6:	46c0      	nop			; (mov r8, r8)

080014e8 <__eqdf2>:
 80014e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ea:	464f      	mov	r7, r9
 80014ec:	4646      	mov	r6, r8
 80014ee:	46d6      	mov	lr, sl
 80014f0:	4694      	mov	ip, r2
 80014f2:	4691      	mov	r9, r2
 80014f4:	031a      	lsls	r2, r3, #12
 80014f6:	0b12      	lsrs	r2, r2, #12
 80014f8:	4d18      	ldr	r5, [pc, #96]	; (800155c <__eqdf2+0x74>)
 80014fa:	b5c0      	push	{r6, r7, lr}
 80014fc:	004c      	lsls	r4, r1, #1
 80014fe:	030f      	lsls	r7, r1, #12
 8001500:	4692      	mov	sl, r2
 8001502:	005a      	lsls	r2, r3, #1
 8001504:	0006      	movs	r6, r0
 8001506:	4680      	mov	r8, r0
 8001508:	0b3f      	lsrs	r7, r7, #12
 800150a:	2001      	movs	r0, #1
 800150c:	0d64      	lsrs	r4, r4, #21
 800150e:	0fc9      	lsrs	r1, r1, #31
 8001510:	0d52      	lsrs	r2, r2, #21
 8001512:	0fdb      	lsrs	r3, r3, #31
 8001514:	42ac      	cmp	r4, r5
 8001516:	d00a      	beq.n	800152e <__eqdf2+0x46>
 8001518:	42aa      	cmp	r2, r5
 800151a:	d003      	beq.n	8001524 <__eqdf2+0x3c>
 800151c:	4294      	cmp	r4, r2
 800151e:	d101      	bne.n	8001524 <__eqdf2+0x3c>
 8001520:	4557      	cmp	r7, sl
 8001522:	d00d      	beq.n	8001540 <__eqdf2+0x58>
 8001524:	bce0      	pop	{r5, r6, r7}
 8001526:	46ba      	mov	sl, r7
 8001528:	46b1      	mov	r9, r6
 800152a:	46a8      	mov	r8, r5
 800152c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800152e:	003d      	movs	r5, r7
 8001530:	4335      	orrs	r5, r6
 8001532:	d1f7      	bne.n	8001524 <__eqdf2+0x3c>
 8001534:	42a2      	cmp	r2, r4
 8001536:	d1f5      	bne.n	8001524 <__eqdf2+0x3c>
 8001538:	4652      	mov	r2, sl
 800153a:	4665      	mov	r5, ip
 800153c:	432a      	orrs	r2, r5
 800153e:	d1f1      	bne.n	8001524 <__eqdf2+0x3c>
 8001540:	2001      	movs	r0, #1
 8001542:	45c8      	cmp	r8, r9
 8001544:	d1ee      	bne.n	8001524 <__eqdf2+0x3c>
 8001546:	4299      	cmp	r1, r3
 8001548:	d006      	beq.n	8001558 <__eqdf2+0x70>
 800154a:	2c00      	cmp	r4, #0
 800154c:	d1ea      	bne.n	8001524 <__eqdf2+0x3c>
 800154e:	433e      	orrs	r6, r7
 8001550:	0030      	movs	r0, r6
 8001552:	1e46      	subs	r6, r0, #1
 8001554:	41b0      	sbcs	r0, r6
 8001556:	e7e5      	b.n	8001524 <__eqdf2+0x3c>
 8001558:	2000      	movs	r0, #0
 800155a:	e7e3      	b.n	8001524 <__eqdf2+0x3c>
 800155c:	000007ff 	.word	0x000007ff

08001560 <__gedf2>:
 8001560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001562:	464e      	mov	r6, r9
 8001564:	4645      	mov	r5, r8
 8001566:	4657      	mov	r7, sl
 8001568:	46de      	mov	lr, fp
 800156a:	0004      	movs	r4, r0
 800156c:	0018      	movs	r0, r3
 800156e:	b5e0      	push	{r5, r6, r7, lr}
 8001570:	0016      	movs	r6, r2
 8001572:	031b      	lsls	r3, r3, #12
 8001574:	0b1b      	lsrs	r3, r3, #12
 8001576:	4d32      	ldr	r5, [pc, #200]	; (8001640 <__gedf2+0xe0>)
 8001578:	030f      	lsls	r7, r1, #12
 800157a:	004a      	lsls	r2, r1, #1
 800157c:	4699      	mov	r9, r3
 800157e:	0043      	lsls	r3, r0, #1
 8001580:	46a4      	mov	ip, r4
 8001582:	46b0      	mov	r8, r6
 8001584:	0b3f      	lsrs	r7, r7, #12
 8001586:	0d52      	lsrs	r2, r2, #21
 8001588:	0fc9      	lsrs	r1, r1, #31
 800158a:	0d5b      	lsrs	r3, r3, #21
 800158c:	0fc0      	lsrs	r0, r0, #31
 800158e:	42aa      	cmp	r2, r5
 8001590:	d029      	beq.n	80015e6 <__gedf2+0x86>
 8001592:	42ab      	cmp	r3, r5
 8001594:	d018      	beq.n	80015c8 <__gedf2+0x68>
 8001596:	2a00      	cmp	r2, #0
 8001598:	d12a      	bne.n	80015f0 <__gedf2+0x90>
 800159a:	433c      	orrs	r4, r7
 800159c:	46a3      	mov	fp, r4
 800159e:	4265      	negs	r5, r4
 80015a0:	4165      	adcs	r5, r4
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d102      	bne.n	80015ac <__gedf2+0x4c>
 80015a6:	464c      	mov	r4, r9
 80015a8:	4326      	orrs	r6, r4
 80015aa:	d027      	beq.n	80015fc <__gedf2+0x9c>
 80015ac:	2d00      	cmp	r5, #0
 80015ae:	d115      	bne.n	80015dc <__gedf2+0x7c>
 80015b0:	4281      	cmp	r1, r0
 80015b2:	d028      	beq.n	8001606 <__gedf2+0xa6>
 80015b4:	2002      	movs	r0, #2
 80015b6:	3901      	subs	r1, #1
 80015b8:	4008      	ands	r0, r1
 80015ba:	3801      	subs	r0, #1
 80015bc:	bcf0      	pop	{r4, r5, r6, r7}
 80015be:	46bb      	mov	fp, r7
 80015c0:	46b2      	mov	sl, r6
 80015c2:	46a9      	mov	r9, r5
 80015c4:	46a0      	mov	r8, r4
 80015c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c8:	464d      	mov	r5, r9
 80015ca:	432e      	orrs	r6, r5
 80015cc:	d12f      	bne.n	800162e <__gedf2+0xce>
 80015ce:	2a00      	cmp	r2, #0
 80015d0:	d1ee      	bne.n	80015b0 <__gedf2+0x50>
 80015d2:	433c      	orrs	r4, r7
 80015d4:	4265      	negs	r5, r4
 80015d6:	4165      	adcs	r5, r4
 80015d8:	2d00      	cmp	r5, #0
 80015da:	d0e9      	beq.n	80015b0 <__gedf2+0x50>
 80015dc:	2800      	cmp	r0, #0
 80015de:	d1ed      	bne.n	80015bc <__gedf2+0x5c>
 80015e0:	2001      	movs	r0, #1
 80015e2:	4240      	negs	r0, r0
 80015e4:	e7ea      	b.n	80015bc <__gedf2+0x5c>
 80015e6:	003d      	movs	r5, r7
 80015e8:	4325      	orrs	r5, r4
 80015ea:	d120      	bne.n	800162e <__gedf2+0xce>
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d0eb      	beq.n	80015c8 <__gedf2+0x68>
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d1dd      	bne.n	80015b0 <__gedf2+0x50>
 80015f4:	464c      	mov	r4, r9
 80015f6:	4326      	orrs	r6, r4
 80015f8:	d1da      	bne.n	80015b0 <__gedf2+0x50>
 80015fa:	e7db      	b.n	80015b4 <__gedf2+0x54>
 80015fc:	465b      	mov	r3, fp
 80015fe:	2000      	movs	r0, #0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d0db      	beq.n	80015bc <__gedf2+0x5c>
 8001604:	e7d6      	b.n	80015b4 <__gedf2+0x54>
 8001606:	429a      	cmp	r2, r3
 8001608:	dc0a      	bgt.n	8001620 <__gedf2+0xc0>
 800160a:	dbe7      	blt.n	80015dc <__gedf2+0x7c>
 800160c:	454f      	cmp	r7, r9
 800160e:	d8d1      	bhi.n	80015b4 <__gedf2+0x54>
 8001610:	d010      	beq.n	8001634 <__gedf2+0xd4>
 8001612:	2000      	movs	r0, #0
 8001614:	454f      	cmp	r7, r9
 8001616:	d2d1      	bcs.n	80015bc <__gedf2+0x5c>
 8001618:	2900      	cmp	r1, #0
 800161a:	d0e1      	beq.n	80015e0 <__gedf2+0x80>
 800161c:	0008      	movs	r0, r1
 800161e:	e7cd      	b.n	80015bc <__gedf2+0x5c>
 8001620:	4243      	negs	r3, r0
 8001622:	4158      	adcs	r0, r3
 8001624:	2302      	movs	r3, #2
 8001626:	4240      	negs	r0, r0
 8001628:	4018      	ands	r0, r3
 800162a:	3801      	subs	r0, #1
 800162c:	e7c6      	b.n	80015bc <__gedf2+0x5c>
 800162e:	2002      	movs	r0, #2
 8001630:	4240      	negs	r0, r0
 8001632:	e7c3      	b.n	80015bc <__gedf2+0x5c>
 8001634:	45c4      	cmp	ip, r8
 8001636:	d8bd      	bhi.n	80015b4 <__gedf2+0x54>
 8001638:	2000      	movs	r0, #0
 800163a:	45c4      	cmp	ip, r8
 800163c:	d2be      	bcs.n	80015bc <__gedf2+0x5c>
 800163e:	e7eb      	b.n	8001618 <__gedf2+0xb8>
 8001640:	000007ff 	.word	0x000007ff

08001644 <__ledf2>:
 8001644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001646:	464e      	mov	r6, r9
 8001648:	4645      	mov	r5, r8
 800164a:	4657      	mov	r7, sl
 800164c:	46de      	mov	lr, fp
 800164e:	0004      	movs	r4, r0
 8001650:	0018      	movs	r0, r3
 8001652:	b5e0      	push	{r5, r6, r7, lr}
 8001654:	0016      	movs	r6, r2
 8001656:	031b      	lsls	r3, r3, #12
 8001658:	0b1b      	lsrs	r3, r3, #12
 800165a:	4d31      	ldr	r5, [pc, #196]	; (8001720 <__ledf2+0xdc>)
 800165c:	030f      	lsls	r7, r1, #12
 800165e:	004a      	lsls	r2, r1, #1
 8001660:	4699      	mov	r9, r3
 8001662:	0043      	lsls	r3, r0, #1
 8001664:	46a4      	mov	ip, r4
 8001666:	46b0      	mov	r8, r6
 8001668:	0b3f      	lsrs	r7, r7, #12
 800166a:	0d52      	lsrs	r2, r2, #21
 800166c:	0fc9      	lsrs	r1, r1, #31
 800166e:	0d5b      	lsrs	r3, r3, #21
 8001670:	0fc0      	lsrs	r0, r0, #31
 8001672:	42aa      	cmp	r2, r5
 8001674:	d011      	beq.n	800169a <__ledf2+0x56>
 8001676:	42ab      	cmp	r3, r5
 8001678:	d014      	beq.n	80016a4 <__ledf2+0x60>
 800167a:	2a00      	cmp	r2, #0
 800167c:	d12f      	bne.n	80016de <__ledf2+0x9a>
 800167e:	433c      	orrs	r4, r7
 8001680:	46a3      	mov	fp, r4
 8001682:	4265      	negs	r5, r4
 8001684:	4165      	adcs	r5, r4
 8001686:	2b00      	cmp	r3, #0
 8001688:	d114      	bne.n	80016b4 <__ledf2+0x70>
 800168a:	464c      	mov	r4, r9
 800168c:	4326      	orrs	r6, r4
 800168e:	d111      	bne.n	80016b4 <__ledf2+0x70>
 8001690:	465b      	mov	r3, fp
 8001692:	2000      	movs	r0, #0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d017      	beq.n	80016c8 <__ledf2+0x84>
 8001698:	e010      	b.n	80016bc <__ledf2+0x78>
 800169a:	003d      	movs	r5, r7
 800169c:	4325      	orrs	r5, r4
 800169e:	d112      	bne.n	80016c6 <__ledf2+0x82>
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d11c      	bne.n	80016de <__ledf2+0x9a>
 80016a4:	464d      	mov	r5, r9
 80016a6:	432e      	orrs	r6, r5
 80016a8:	d10d      	bne.n	80016c6 <__ledf2+0x82>
 80016aa:	2a00      	cmp	r2, #0
 80016ac:	d104      	bne.n	80016b8 <__ledf2+0x74>
 80016ae:	433c      	orrs	r4, r7
 80016b0:	4265      	negs	r5, r4
 80016b2:	4165      	adcs	r5, r4
 80016b4:	2d00      	cmp	r5, #0
 80016b6:	d10d      	bne.n	80016d4 <__ledf2+0x90>
 80016b8:	4281      	cmp	r1, r0
 80016ba:	d016      	beq.n	80016ea <__ledf2+0xa6>
 80016bc:	2002      	movs	r0, #2
 80016be:	3901      	subs	r1, #1
 80016c0:	4008      	ands	r0, r1
 80016c2:	3801      	subs	r0, #1
 80016c4:	e000      	b.n	80016c8 <__ledf2+0x84>
 80016c6:	2002      	movs	r0, #2
 80016c8:	bcf0      	pop	{r4, r5, r6, r7}
 80016ca:	46bb      	mov	fp, r7
 80016cc:	46b2      	mov	sl, r6
 80016ce:	46a9      	mov	r9, r5
 80016d0:	46a0      	mov	r8, r4
 80016d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d4:	2800      	cmp	r0, #0
 80016d6:	d1f7      	bne.n	80016c8 <__ledf2+0x84>
 80016d8:	2001      	movs	r0, #1
 80016da:	4240      	negs	r0, r0
 80016dc:	e7f4      	b.n	80016c8 <__ledf2+0x84>
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1ea      	bne.n	80016b8 <__ledf2+0x74>
 80016e2:	464c      	mov	r4, r9
 80016e4:	4326      	orrs	r6, r4
 80016e6:	d1e7      	bne.n	80016b8 <__ledf2+0x74>
 80016e8:	e7e8      	b.n	80016bc <__ledf2+0x78>
 80016ea:	429a      	cmp	r2, r3
 80016ec:	dd06      	ble.n	80016fc <__ledf2+0xb8>
 80016ee:	4243      	negs	r3, r0
 80016f0:	4158      	adcs	r0, r3
 80016f2:	2302      	movs	r3, #2
 80016f4:	4240      	negs	r0, r0
 80016f6:	4018      	ands	r0, r3
 80016f8:	3801      	subs	r0, #1
 80016fa:	e7e5      	b.n	80016c8 <__ledf2+0x84>
 80016fc:	429a      	cmp	r2, r3
 80016fe:	dbe9      	blt.n	80016d4 <__ledf2+0x90>
 8001700:	454f      	cmp	r7, r9
 8001702:	d8db      	bhi.n	80016bc <__ledf2+0x78>
 8001704:	d006      	beq.n	8001714 <__ledf2+0xd0>
 8001706:	2000      	movs	r0, #0
 8001708:	454f      	cmp	r7, r9
 800170a:	d2dd      	bcs.n	80016c8 <__ledf2+0x84>
 800170c:	2900      	cmp	r1, #0
 800170e:	d0e3      	beq.n	80016d8 <__ledf2+0x94>
 8001710:	0008      	movs	r0, r1
 8001712:	e7d9      	b.n	80016c8 <__ledf2+0x84>
 8001714:	45c4      	cmp	ip, r8
 8001716:	d8d1      	bhi.n	80016bc <__ledf2+0x78>
 8001718:	2000      	movs	r0, #0
 800171a:	45c4      	cmp	ip, r8
 800171c:	d2d4      	bcs.n	80016c8 <__ledf2+0x84>
 800171e:	e7f5      	b.n	800170c <__ledf2+0xc8>
 8001720:	000007ff 	.word	0x000007ff

08001724 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001724:	b5b0      	push	{r4, r5, r7, lr}
 8001726:	b08e      	sub	sp, #56	; 0x38
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800172a:	f000 fdef 	bl	800230c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800172e:	f000 f8cd 	bl	80018cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001732:	f000 f9f3 	bl	8001b1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001736:	f000 f9c1 	bl	8001abc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800173a:	f000 f94f 	bl	80019dc <MX_I2C1_Init>
  MX_RTC_Init();
 800173e:	f000 f98d 	bl	8001a5c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  // NOTE: USER MODIFIED CODE IN AUTO CONFIG MX_RTC_Init(); !!!!!!!!!!!!!!!!!!!!!!!!

  // when coming from standby
  if (PWR->CSR & PWR_CSR_SBF) {
 8001742:	4b5f      	ldr	r3, [pc, #380]	; (80018c0 <main+0x19c>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	2202      	movs	r2, #2
 8001748:	4013      	ands	r3, r2
 800174a:	d006      	beq.n	800175a <main+0x36>
    // reset the standby flag
    PWR->CR |= PWR_CR_CSBF;
 800174c:	4b5c      	ldr	r3, [pc, #368]	; (80018c0 <main+0x19c>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	4b5b      	ldr	r3, [pc, #364]	; (80018c0 <main+0x19c>)
 8001752:	2108      	movs	r1, #8
 8001754:	430a      	orrs	r2, r1
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	e001      	b.n	800175e <main+0x3a>
  } else {
    // coming from flashing (or full reset)

    MAX_Set_Rtc();
 800175a:	f000 fa5d 	bl	8001c18 <MAX_Set_Rtc>
  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800175e:	2380      	movs	r3, #128	; 0x80
 8001760:	0159      	lsls	r1, r3, #5
 8001762:	23a0      	movs	r3, #160	; 0xa0
 8001764:	05db      	lsls	r3, r3, #23
 8001766:	2201      	movs	r2, #1
 8001768:	0018      	movs	r0, r3
 800176a:	f001 f87e 	bl	800286a <HAL_GPIO_WritePin>

  MAX_Init3746A();
 800176e:	f000 fc41 	bl	8001ff4 <MAX_Init3746A>

  RTC_TimeTypeDef lasttime;
  lasttime.Seconds = 99;
 8001772:	2320      	movs	r3, #32
 8001774:	18fb      	adds	r3, r7, r3
 8001776:	2263      	movs	r2, #99	; 0x63
 8001778:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    RTC_TimeTypeDef time;
    RTC_DateTypeDef date;
    HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 800177a:	240c      	movs	r4, #12
 800177c:	1939      	adds	r1, r7, r4
 800177e:	4b51      	ldr	r3, [pc, #324]	; (80018c4 <main+0x1a0>)
 8001780:	2200      	movs	r2, #0
 8001782:	0018      	movs	r0, r3
 8001784:	f002 fcac 	bl	80040e0 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8001788:	2308      	movs	r3, #8
 800178a:	18f9      	adds	r1, r7, r3
 800178c:	4b4d      	ldr	r3, [pc, #308]	; (80018c4 <main+0x1a0>)
 800178e:	2200      	movs	r2, #0
 8001790:	0018      	movs	r0, r3
 8001792:	f002 fdaf 	bl	80042f4 <HAL_RTC_GetDate>

    uint8_t data[2];
    data[0] = 0xfe;
 8001796:	1d3b      	adds	r3, r7, #4
 8001798:	22fe      	movs	r2, #254	; 0xfe
 800179a:	701a      	strb	r2, [r3, #0]
    data[1] = 0xc5;
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	22c5      	movs	r2, #197	; 0xc5
 80017a0:	705a      	strb	r2, [r3, #1]
    MAX_I2CSend(data);
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	0018      	movs	r0, r3
 80017a6:	f000 fc9b 	bl	80020e0 <MAX_I2CSend>
    data[0] = 0xfd;
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	22fd      	movs	r2, #253	; 0xfd
 80017ae:	701a      	strb	r2, [r3, #0]
    data[1] = 0x00;
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2200      	movs	r2, #0
 80017b4:	705a      	strb	r2, [r3, #1]
    MAX_I2CSend(data); // page 0
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	0018      	movs	r0, r3
 80017ba:	f000 fc91 	bl	80020e0 <MAX_I2CSend>

    if (time.Seconds != lasttime.Seconds) {
 80017be:	193b      	adds	r3, r7, r4
 80017c0:	789a      	ldrb	r2, [r3, #2]
 80017c2:	2520      	movs	r5, #32
 80017c4:	197b      	adds	r3, r7, r5
 80017c6:	789b      	ldrb	r3, [r3, #2]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d02d      	beq.n	8001828 <main+0x104>
      data[0] = hours[lasttime.Seconds%12];
 80017cc:	197b      	adds	r3, r7, r5
 80017ce:	789b      	ldrb	r3, [r3, #2]
 80017d0:	210c      	movs	r1, #12
 80017d2:	0018      	movs	r0, r3
 80017d4:	f7fe fd1e 	bl	8000214 <__aeabi_uidivmod>
 80017d8:	000b      	movs	r3, r1
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	001a      	movs	r2, r3
 80017de:	4b3a      	ldr	r3, [pc, #232]	; (80018c8 <main+0x1a4>)
 80017e0:	5c9a      	ldrb	r2, [r3, r2]
 80017e2:	1d3b      	adds	r3, r7, #4
 80017e4:	701a      	strb	r2, [r3, #0]
      data[1] = 0x00;
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	2200      	movs	r2, #0
 80017ea:	705a      	strb	r2, [r3, #1]
      MAX_I2CSend(data); // off
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	0018      	movs	r0, r3
 80017f0:	f000 fc76 	bl	80020e0 <MAX_I2CSend>

      lasttime = time;
 80017f4:	197b      	adds	r3, r7, r5
 80017f6:	193a      	adds	r2, r7, r4
 80017f8:	ca23      	ldmia	r2!, {r0, r1, r5}
 80017fa:	c323      	stmia	r3!, {r0, r1, r5}
 80017fc:	ca03      	ldmia	r2!, {r0, r1}
 80017fe:	c303      	stmia	r3!, {r0, r1}

      data[0] = hours[time.Seconds%12];
 8001800:	193b      	adds	r3, r7, r4
 8001802:	789b      	ldrb	r3, [r3, #2]
 8001804:	210c      	movs	r1, #12
 8001806:	0018      	movs	r0, r3
 8001808:	f7fe fd04 	bl	8000214 <__aeabi_uidivmod>
 800180c:	000b      	movs	r3, r1
 800180e:	b2db      	uxtb	r3, r3
 8001810:	001a      	movs	r2, r3
 8001812:	4b2d      	ldr	r3, [pc, #180]	; (80018c8 <main+0x1a4>)
 8001814:	5c9a      	ldrb	r2, [r3, r2]
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	701a      	strb	r2, [r3, #0]
      data[1] = 0x08;
 800181a:	1d3b      	adds	r3, r7, #4
 800181c:	2208      	movs	r2, #8
 800181e:	705a      	strb	r2, [r3, #1]
      MAX_I2CSend(data); // on
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	0018      	movs	r0, r3
 8001824:	f000 fc5c 	bl	80020e0 <MAX_I2CSend>
    }

    // if button was released, aka pulled low
    if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)) {
 8001828:	23a0      	movs	r3, #160	; 0xa0
 800182a:	05db      	lsls	r3, r3, #23
 800182c:	2102      	movs	r1, #2
 800182e:	0018      	movs	r0, r3
 8001830:	f000 fffe 	bl	8002830 <HAL_GPIO_ReadPin>
 8001834:	1e03      	subs	r3, r0, #0
 8001836:	d1a0      	bne.n	800177a <main+0x56>

      // all leds off
      data[0] = 0xfe;
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	22fe      	movs	r2, #254	; 0xfe
 800183c:	701a      	strb	r2, [r3, #0]
      data[1] = 0xc5;
 800183e:	1d3b      	adds	r3, r7, #4
 8001840:	22c5      	movs	r2, #197	; 0xc5
 8001842:	705a      	strb	r2, [r3, #1]
      MAX_I2CSend(data);
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	0018      	movs	r0, r3
 8001848:	f000 fc4a 	bl	80020e0 <MAX_I2CSend>
      data[0] = 0xfd;
 800184c:	1d3b      	adds	r3, r7, #4
 800184e:	22fd      	movs	r2, #253	; 0xfd
 8001850:	701a      	strb	r2, [r3, #0]
      data[1] = 0x00;
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	2200      	movs	r2, #0
 8001856:	705a      	strb	r2, [r3, #1]
      MAX_I2CSend(data); // page 0
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	0018      	movs	r0, r3
 800185c:	f000 fc40 	bl	80020e0 <MAX_I2CSend>
      for (int i = 1; i < 73; i++)
 8001860:	2301      	movs	r3, #1
 8001862:	637b      	str	r3, [r7, #52]	; 0x34
 8001864:	e00d      	b.n	8001882 <main+0x15e>
      {
        data[0] = i;
 8001866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001868:	b2da      	uxtb	r2, r3
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	701a      	strb	r2, [r3, #0]
        data[1] = 0x00;
 800186e:	1d3b      	adds	r3, r7, #4
 8001870:	2200      	movs	r2, #0
 8001872:	705a      	strb	r2, [r3, #1]
        MAX_I2CSend(data); // PWM
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	0018      	movs	r0, r3
 8001878:	f000 fc32 	bl	80020e0 <MAX_I2CSend>
      for (int i = 1; i < 73; i++)
 800187c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800187e:	3301      	adds	r3, #1
 8001880:	637b      	str	r3, [r7, #52]	; 0x34
 8001882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001884:	2b48      	cmp	r3, #72	; 0x48
 8001886:	ddee      	ble.n	8001866 <main+0x142>
      }

      // turn stuff off
      PWR->CSR |= PWR_CSR_EWUP1 | PWR_CSR_EWUP2;
 8001888:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <main+0x19c>)
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <main+0x19c>)
 800188e:	21c0      	movs	r1, #192	; 0xc0
 8001890:	0089      	lsls	r1, r1, #2
 8001892:	430a      	orrs	r2, r1
 8001894:	605a      	str	r2, [r3, #4]
      PWR->CR |= PWR_CR_CWUF;
 8001896:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <main+0x19c>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <main+0x19c>)
 800189c:	2104      	movs	r1, #4
 800189e:	430a      	orrs	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]
      PWR->CR |= PWR_CR_ULP; // turn off v_refint
 80018a2:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <main+0x19c>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <main+0x19c>)
 80018a8:	2180      	movs	r1, #128	; 0x80
 80018aa:	0089      	lsls	r1, r1, #2
 80018ac:	430a      	orrs	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]

      HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80018b0:	2380      	movs	r3, #128	; 0x80
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	0018      	movs	r0, r3
 80018b6:	f001 fbc5 	bl	8003044 <HAL_PWR_EnableWakeUpPin>

      // goto standby
      HAL_PWR_EnterSTANDBYMode();
 80018ba:	f001 fbd3 	bl	8003064 <HAL_PWR_EnterSTANDBYMode>
  {
 80018be:	e75c      	b.n	800177a <main+0x56>
 80018c0:	40007000 	.word	0x40007000
 80018c4:	20000080 	.word	0x20000080
 80018c8:	20000000 	.word	0x20000000

080018cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018cc:	b590      	push	{r4, r7, lr}
 80018ce:	b099      	sub	sp, #100	; 0x64
 80018d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018d2:	242c      	movs	r4, #44	; 0x2c
 80018d4:	193b      	adds	r3, r7, r4
 80018d6:	0018      	movs	r0, r3
 80018d8:	2334      	movs	r3, #52	; 0x34
 80018da:	001a      	movs	r2, r3
 80018dc:	2100      	movs	r1, #0
 80018de:	f003 fa87 	bl	8004df0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e2:	2318      	movs	r3, #24
 80018e4:	18fb      	adds	r3, r7, r3
 80018e6:	0018      	movs	r0, r3
 80018e8:	2314      	movs	r3, #20
 80018ea:	001a      	movs	r2, r3
 80018ec:	2100      	movs	r1, #0
 80018ee:	f003 fa7f 	bl	8004df0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018f2:	003b      	movs	r3, r7
 80018f4:	0018      	movs	r0, r3
 80018f6:	2318      	movs	r3, #24
 80018f8:	001a      	movs	r2, r3
 80018fa:	2100      	movs	r1, #0
 80018fc:	f003 fa78 	bl	8004df0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001900:	4b33      	ldr	r3, [pc, #204]	; (80019d0 <SystemClock_Config+0x104>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a33      	ldr	r2, [pc, #204]	; (80019d4 <SystemClock_Config+0x108>)
 8001906:	401a      	ands	r2, r3
 8001908:	4b31      	ldr	r3, [pc, #196]	; (80019d0 <SystemClock_Config+0x104>)
 800190a:	2180      	movs	r1, #128	; 0x80
 800190c:	0109      	lsls	r1, r1, #4
 800190e:	430a      	orrs	r2, r1
 8001910:	601a      	str	r2, [r3, #0]
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001912:	f001 fb89 	bl	8003028 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001916:	4b30      	ldr	r3, [pc, #192]	; (80019d8 <SystemClock_Config+0x10c>)
 8001918:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800191a:	4b2f      	ldr	r3, [pc, #188]	; (80019d8 <SystemClock_Config+0x10c>)
 800191c:	492d      	ldr	r1, [pc, #180]	; (80019d4 <SystemClock_Config+0x108>)
 800191e:	400a      	ands	r2, r1
 8001920:	651a      	str	r2, [r3, #80]	; 0x50
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001922:	193b      	adds	r3, r7, r4
 8001924:	2206      	movs	r2, #6
 8001926:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001928:	193b      	adds	r3, r7, r4
 800192a:	2280      	movs	r2, #128	; 0x80
 800192c:	0052      	lsls	r2, r2, #1
 800192e:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001930:	0021      	movs	r1, r4
 8001932:	187b      	adds	r3, r7, r1
 8001934:	2201      	movs	r2, #1
 8001936:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001938:	187b      	adds	r3, r7, r1
 800193a:	2210      	movs	r2, #16
 800193c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800193e:	187b      	adds	r3, r7, r1
 8001940:	2202      	movs	r2, #2
 8001942:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001944:	187b      	adds	r3, r7, r1
 8001946:	2200      	movs	r2, #0
 8001948:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800194a:	187b      	adds	r3, r7, r1
 800194c:	2280      	movs	r2, #128	; 0x80
 800194e:	02d2      	lsls	r2, r2, #11
 8001950:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001952:	187b      	adds	r3, r7, r1
 8001954:	2280      	movs	r2, #128	; 0x80
 8001956:	03d2      	lsls	r2, r2, #15
 8001958:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800195a:	187b      	adds	r3, r7, r1
 800195c:	0018      	movs	r0, r3
 800195e:	f001 fb97 	bl	8003090 <HAL_RCC_OscConfig>
 8001962:	1e03      	subs	r3, r0, #0
 8001964:	d001      	beq.n	800196a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001966:	f000 fbcf 	bl	8002108 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800196a:	2118      	movs	r1, #24
 800196c:	187b      	adds	r3, r7, r1
 800196e:	220f      	movs	r2, #15
 8001970:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001972:	187b      	adds	r3, r7, r1
 8001974:	2203      	movs	r2, #3
 8001976:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001978:	187b      	adds	r3, r7, r1
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800197e:	187b      	adds	r3, r7, r1
 8001980:	2200      	movs	r2, #0
 8001982:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001984:	187b      	adds	r3, r7, r1
 8001986:	2200      	movs	r2, #0
 8001988:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800198a:	187b      	adds	r3, r7, r1
 800198c:	2101      	movs	r1, #1
 800198e:	0018      	movs	r0, r3
 8001990:	f001 fefa 	bl	8003788 <HAL_RCC_ClockConfig>
 8001994:	1e03      	subs	r3, r0, #0
 8001996:	d001      	beq.n	800199c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001998:	f000 fbb6 	bl	8002108 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 800199c:	003b      	movs	r3, r7
 800199e:	222a      	movs	r2, #42	; 0x2a
 80019a0:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019a2:	003b      	movs	r3, r7
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80019a8:	003b      	movs	r3, r7
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80019ae:	003b      	movs	r3, r7
 80019b0:	2280      	movs	r2, #128	; 0x80
 80019b2:	0252      	lsls	r2, r2, #9
 80019b4:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019b6:	003b      	movs	r3, r7
 80019b8:	0018      	movs	r0, r3
 80019ba:	f002 f909 	bl	8003bd0 <HAL_RCCEx_PeriphCLKConfig>
 80019be:	1e03      	subs	r3, r0, #0
 80019c0:	d001      	beq.n	80019c6 <SystemClock_Config+0xfa>
  {
    Error_Handler();
 80019c2:	f000 fba1 	bl	8002108 <Error_Handler>
  }
}
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	46bd      	mov	sp, r7
 80019ca:	b019      	add	sp, #100	; 0x64
 80019cc:	bd90      	pop	{r4, r7, pc}
 80019ce:	46c0      	nop			; (mov r8, r8)
 80019d0:	40007000 	.word	0x40007000
 80019d4:	ffffe7ff 	.word	0xffffe7ff
 80019d8:	40021000 	.word	0x40021000

080019dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019e0:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <MX_I2C1_Init+0x74>)
 80019e2:	4a1c      	ldr	r2, [pc, #112]	; (8001a54 <MX_I2C1_Init+0x78>)
 80019e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80019e6:	4b1a      	ldr	r3, [pc, #104]	; (8001a50 <MX_I2C1_Init+0x74>)
 80019e8:	4a1b      	ldr	r2, [pc, #108]	; (8001a58 <MX_I2C1_Init+0x7c>)
 80019ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80019ec:	4b18      	ldr	r3, [pc, #96]	; (8001a50 <MX_I2C1_Init+0x74>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019f2:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <MX_I2C1_Init+0x74>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019f8:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <MX_I2C1_Init+0x74>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019fe:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <MX_I2C1_Init+0x74>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a04:	4b12      	ldr	r3, [pc, #72]	; (8001a50 <MX_I2C1_Init+0x74>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a0a:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <MX_I2C1_Init+0x74>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <MX_I2C1_Init+0x74>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a16:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <MX_I2C1_Init+0x74>)
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f000 ff43 	bl	80028a4 <HAL_I2C_Init>
 8001a1e:	1e03      	subs	r3, r0, #0
 8001a20:	d001      	beq.n	8001a26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a22:	f000 fb71 	bl	8002108 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a26:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <MX_I2C1_Init+0x74>)
 8001a28:	2100      	movs	r1, #0
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	f001 fa64 	bl	8002ef8 <HAL_I2CEx_ConfigAnalogFilter>
 8001a30:	1e03      	subs	r3, r0, #0
 8001a32:	d001      	beq.n	8001a38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a34:	f000 fb68 	bl	8002108 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <MX_I2C1_Init+0x74>)
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f001 faa7 	bl	8002f90 <HAL_I2CEx_ConfigDigitalFilter>
 8001a42:	1e03      	subs	r3, r0, #0
 8001a44:	d001      	beq.n	8001a4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a46:	f000 fb5f 	bl	8002108 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000034 	.word	0x20000034
 8001a54:	40005400 	.word	0x40005400
 8001a58:	00707cbb 	.word	0x00707cbb

08001a5c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a60:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a62:	4a14      	ldr	r2, [pc, #80]	; (8001ab4 <MX_RTC_Init+0x58>)
 8001a64:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001a6c:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a6e:	227f      	movs	r2, #127	; 0x7f
 8001a70:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001a72:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a74:	22ff      	movs	r2, #255	; 0xff
 8001a76:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a78:	4b0d      	ldr	r3, [pc, #52]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a84:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a8a:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	61da      	str	r2, [r3, #28]

  if (!(PWR->CSR & PWR_CSR_SBF)) { //USER
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <MX_RTC_Init+0x5c>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2202      	movs	r2, #2
 8001a96:	4013      	ands	r3, r2
 8001a98:	d107      	bne.n	8001aaa <MX_RTC_Init+0x4e>
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a9a:	4b05      	ldr	r3, [pc, #20]	; (8001ab0 <MX_RTC_Init+0x54>)
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f002 f9bd 	bl	8003e1c <HAL_RTC_Init>
 8001aa2:	1e03      	subs	r3, r0, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_RTC_Init+0x4e>
    {
      Error_Handler();
 8001aa6:	f000 fb2f 	bl	8002108 <Error_Handler>
  } //USER
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001aaa:	46c0      	nop			; (mov r8, r8)
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	20000080 	.word	0x20000080
 8001ab4:	40002800 	.word	0x40002800
 8001ab8:	40007000 	.word	0x40007000

08001abc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ac0:	4b14      	ldr	r3, [pc, #80]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ac2:	4a15      	ldr	r2, [pc, #84]	; (8001b18 <MX_USART2_UART_Init+0x5c>)
 8001ac4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ac6:	4b13      	ldr	r3, [pc, #76]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ac8:	22e1      	movs	r2, #225	; 0xe1
 8001aca:	0252      	lsls	r2, r2, #9
 8001acc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ace:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ada:	4b0e      	ldr	r3, [pc, #56]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aec:	4b09      	ldr	r3, [pc, #36]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <MX_USART2_UART_Init+0x58>)
 8001b00:	0018      	movs	r0, r3
 8001b02:	f002 fcdb 	bl	80044bc <HAL_UART_Init>
 8001b06:	1e03      	subs	r3, r0, #0
 8001b08:	d001      	beq.n	8001b0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b0a:	f000 fafd 	bl	8002108 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b0e:	46c0      	nop			; (mov r8, r8)
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	200000a4 	.word	0x200000a4
 8001b18:	40004400 	.word	0x40004400

08001b1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b1c:	b590      	push	{r4, r7, lr}
 8001b1e:	b089      	sub	sp, #36	; 0x24
 8001b20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b22:	240c      	movs	r4, #12
 8001b24:	193b      	adds	r3, r7, r4
 8001b26:	0018      	movs	r0, r3
 8001b28:	2314      	movs	r3, #20
 8001b2a:	001a      	movs	r2, r3
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	f003 f95f 	bl	8004df0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b32:	4b37      	ldr	r3, [pc, #220]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b36:	4b36      	ldr	r3, [pc, #216]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b38:	2104      	movs	r1, #4
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b3e:	4b34      	ldr	r3, [pc, #208]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b42:	2204      	movs	r2, #4
 8001b44:	4013      	ands	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	4b31      	ldr	r3, [pc, #196]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b4e:	4b30      	ldr	r3, [pc, #192]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b50:	2101      	movs	r1, #1
 8001b52:	430a      	orrs	r2, r1
 8001b54:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b56:	4b2e      	ldr	r3, [pc, #184]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	4b2b      	ldr	r3, [pc, #172]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b66:	4b2a      	ldr	r3, [pc, #168]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b68:	2102      	movs	r1, #2
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b6e:	4b28      	ldr	r3, [pc, #160]	; (8001c10 <MX_GPIO_Init+0xf4>)
 8001b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b72:	2202      	movs	r2, #2
 8001b74:	4013      	ands	r3, r2
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001b7a:	2380      	movs	r3, #128	; 0x80
 8001b7c:	0159      	lsls	r1, r3, #5
 8001b7e:	23a0      	movs	r3, #160	; 0xa0
 8001b80:	05db      	lsls	r3, r3, #23
 8001b82:	2200      	movs	r2, #0
 8001b84:	0018      	movs	r0, r3
 8001b86:	f000 fe70 	bl	800286a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001b8a:	4b22      	ldr	r3, [pc, #136]	; (8001c14 <MX_GPIO_Init+0xf8>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2108      	movs	r1, #8
 8001b90:	0018      	movs	r0, r3
 8001b92:	f000 fe6a 	bl	800286a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b96:	193b      	adds	r3, r7, r4
 8001b98:	2202      	movs	r2, #2
 8001b9a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b9c:	193b      	adds	r3, r7, r4
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	193b      	adds	r3, r7, r4
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba8:	193a      	adds	r2, r7, r4
 8001baa:	23a0      	movs	r3, #160	; 0xa0
 8001bac:	05db      	lsls	r3, r3, #23
 8001bae:	0011      	movs	r1, r2
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f000 fccf 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001bb6:	0021      	movs	r1, r4
 8001bb8:	187b      	adds	r3, r7, r1
 8001bba:	2280      	movs	r2, #128	; 0x80
 8001bbc:	0152      	lsls	r2, r2, #5
 8001bbe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc0:	000c      	movs	r4, r1
 8001bc2:	193b      	adds	r3, r7, r4
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	193b      	adds	r3, r7, r4
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bce:	193b      	adds	r3, r7, r4
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd4:	193a      	adds	r2, r7, r4
 8001bd6:	23a0      	movs	r3, #160	; 0xa0
 8001bd8:	05db      	lsls	r3, r3, #23
 8001bda:	0011      	movs	r1, r2
 8001bdc:	0018      	movs	r0, r3
 8001bde:	f000 fcb9 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001be2:	0021      	movs	r1, r4
 8001be4:	187b      	adds	r3, r7, r1
 8001be6:	2208      	movs	r2, #8
 8001be8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bea:	187b      	adds	r3, r7, r1
 8001bec:	2201      	movs	r2, #1
 8001bee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	187b      	adds	r3, r7, r1
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf6:	187b      	adds	r3, r7, r1
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001bfc:	187b      	adds	r3, r7, r1
 8001bfe:	4a05      	ldr	r2, [pc, #20]	; (8001c14 <MX_GPIO_Init+0xf8>)
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	f000 fca6 	bl	8002554 <HAL_GPIO_Init>

}
 8001c08:	46c0      	nop			; (mov r8, r8)
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	b009      	add	sp, #36	; 0x24
 8001c0e:	bd90      	pop	{r4, r7, pc}
 8001c10:	40021000 	.word	0x40021000
 8001c14:	50000400 	.word	0x50000400

08001c18 <MAX_Set_Rtc>:

/* USER CODE BEGIN 4 */
static void MAX_Set_Rtc(void)
{
 8001c18:	b5b0      	push	{r4, r5, r7, lr}
 8001c1a:	b088      	sub	sp, #32
 8001c1c:	af00      	add	r7, sp, #0
  // with the build_defs.h this sets the rtc to build time
  // it will lag the real time just by a few seconds

  RTC_TimeTypeDef time;
  time.Hours = BUILD_HOUR;
 8001c1e:	2331      	movs	r3, #49	; 0x31
 8001c20:	2b3f      	cmp	r3, #63	; 0x3f
 8001c22:	d00d      	beq.n	8001c40 <MAX_Set_Rtc+0x28>
 8001c24:	2331      	movs	r3, #49	; 0x31
 8001c26:	3b30      	subs	r3, #48	; 0x30
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	1c1a      	adds	r2, r3, #0
 8001c2c:	0092      	lsls	r2, r2, #2
 8001c2e:	18d3      	adds	r3, r2, r3
 8001c30:	18db      	adds	r3, r3, r3
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2238      	movs	r2, #56	; 0x38
 8001c36:	189b      	adds	r3, r3, r2
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	3b30      	subs	r3, #48	; 0x30
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	e000      	b.n	8001c42 <MAX_Set_Rtc+0x2a>
 8001c40:	2200      	movs	r2, #0
 8001c42:	1d3b      	adds	r3, r7, #4
 8001c44:	701a      	strb	r2, [r3, #0]
  time.Minutes = BUILD_MIN;
 8001c46:	2331      	movs	r3, #49	; 0x31
 8001c48:	2b3f      	cmp	r3, #63	; 0x3f
 8001c4a:	d00d      	beq.n	8001c68 <MAX_Set_Rtc+0x50>
 8001c4c:	2332      	movs	r3, #50	; 0x32
 8001c4e:	3b30      	subs	r3, #48	; 0x30
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	1c1a      	adds	r2, r3, #0
 8001c54:	0092      	lsls	r2, r2, #2
 8001c56:	18d3      	adds	r3, r2, r3
 8001c58:	18db      	adds	r3, r3, r3
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2236      	movs	r2, #54	; 0x36
 8001c5e:	189b      	adds	r3, r3, r2
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	3b30      	subs	r3, #48	; 0x30
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	e000      	b.n	8001c6a <MAX_Set_Rtc+0x52>
 8001c68:	2200      	movs	r2, #0
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	705a      	strb	r2, [r3, #1]
  time.Seconds = 9;
 8001c6e:	1d3b      	adds	r3, r7, #4
 8001c70:	2209      	movs	r2, #9
 8001c72:	709a      	strb	r2, [r3, #2]
  HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001c74:	1d39      	adds	r1, r7, #4
 8001c76:	4baf      	ldr	r3, [pc, #700]	; (8001f34 <MAX_Set_Rtc+0x31c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f002 f96c 	bl	8003f58 <HAL_RTC_SetTime>

  // same with the date
  RTC_DateTypeDef date;
  date.Year = BUILD_YEAR_SHORT;
 8001c80:	234a      	movs	r3, #74	; 0x4a
 8001c82:	2b3f      	cmp	r3, #63	; 0x3f
 8001c84:	d00d      	beq.n	8001ca2 <MAX_Set_Rtc+0x8a>
 8001c86:	2332      	movs	r3, #50	; 0x32
 8001c88:	3b30      	subs	r3, #48	; 0x30
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	1c1a      	adds	r2, r3, #0
 8001c8e:	0092      	lsls	r2, r2, #2
 8001c90:	18d3      	adds	r3, r2, r3
 8001c92:	18db      	adds	r3, r3, r3
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2232      	movs	r2, #50	; 0x32
 8001c98:	189b      	adds	r3, r3, r2
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	3b30      	subs	r3, #48	; 0x30
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	e000      	b.n	8001ca4 <MAX_Set_Rtc+0x8c>
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	003b      	movs	r3, r7
 8001ca6:	70da      	strb	r2, [r3, #3]
  date.Month = BUILD_MONTH;
 8001ca8:	234a      	movs	r3, #74	; 0x4a
 8001caa:	2b3f      	cmp	r3, #63	; 0x3f
 8001cac:	d100      	bne.n	8001cb0 <MAX_Set_Rtc+0x98>
 8001cae:	e063      	b.n	8001d78 <MAX_Set_Rtc+0x160>
 8001cb0:	234a      	movs	r3, #74	; 0x4a
 8001cb2:	2b4a      	cmp	r3, #74	; 0x4a
 8001cb4:	d106      	bne.n	8001cc4 <MAX_Set_Rtc+0xac>
 8001cb6:	2361      	movs	r3, #97	; 0x61
 8001cb8:	2b61      	cmp	r3, #97	; 0x61
 8001cba:	d103      	bne.n	8001cc4 <MAX_Set_Rtc+0xac>
 8001cbc:	236e      	movs	r3, #110	; 0x6e
 8001cbe:	2b6e      	cmp	r3, #110	; 0x6e
 8001cc0:	d100      	bne.n	8001cc4 <MAX_Set_Rtc+0xac>
 8001cc2:	e057      	b.n	8001d74 <MAX_Set_Rtc+0x15c>
 8001cc4:	234a      	movs	r3, #74	; 0x4a
 8001cc6:	2b46      	cmp	r3, #70	; 0x46
 8001cc8:	d100      	bne.n	8001ccc <MAX_Set_Rtc+0xb4>
 8001cca:	e051      	b.n	8001d70 <MAX_Set_Rtc+0x158>
 8001ccc:	234a      	movs	r3, #74	; 0x4a
 8001cce:	2b4d      	cmp	r3, #77	; 0x4d
 8001cd0:	d105      	bne.n	8001cde <MAX_Set_Rtc+0xc6>
 8001cd2:	2361      	movs	r3, #97	; 0x61
 8001cd4:	2b61      	cmp	r3, #97	; 0x61
 8001cd6:	d102      	bne.n	8001cde <MAX_Set_Rtc+0xc6>
 8001cd8:	236e      	movs	r3, #110	; 0x6e
 8001cda:	2b72      	cmp	r3, #114	; 0x72
 8001cdc:	d046      	beq.n	8001d6c <MAX_Set_Rtc+0x154>
 8001cde:	234a      	movs	r3, #74	; 0x4a
 8001ce0:	2b41      	cmp	r3, #65	; 0x41
 8001ce2:	d102      	bne.n	8001cea <MAX_Set_Rtc+0xd2>
 8001ce4:	2361      	movs	r3, #97	; 0x61
 8001ce6:	2b70      	cmp	r3, #112	; 0x70
 8001ce8:	d03e      	beq.n	8001d68 <MAX_Set_Rtc+0x150>
 8001cea:	234a      	movs	r3, #74	; 0x4a
 8001cec:	2b4d      	cmp	r3, #77	; 0x4d
 8001cee:	d105      	bne.n	8001cfc <MAX_Set_Rtc+0xe4>
 8001cf0:	2361      	movs	r3, #97	; 0x61
 8001cf2:	2b61      	cmp	r3, #97	; 0x61
 8001cf4:	d102      	bne.n	8001cfc <MAX_Set_Rtc+0xe4>
 8001cf6:	236e      	movs	r3, #110	; 0x6e
 8001cf8:	2b79      	cmp	r3, #121	; 0x79
 8001cfa:	d033      	beq.n	8001d64 <MAX_Set_Rtc+0x14c>
 8001cfc:	234a      	movs	r3, #74	; 0x4a
 8001cfe:	2b4a      	cmp	r3, #74	; 0x4a
 8001d00:	d105      	bne.n	8001d0e <MAX_Set_Rtc+0xf6>
 8001d02:	2361      	movs	r3, #97	; 0x61
 8001d04:	2b75      	cmp	r3, #117	; 0x75
 8001d06:	d102      	bne.n	8001d0e <MAX_Set_Rtc+0xf6>
 8001d08:	236e      	movs	r3, #110	; 0x6e
 8001d0a:	2b6e      	cmp	r3, #110	; 0x6e
 8001d0c:	d028      	beq.n	8001d60 <MAX_Set_Rtc+0x148>
 8001d0e:	234a      	movs	r3, #74	; 0x4a
 8001d10:	2b4a      	cmp	r3, #74	; 0x4a
 8001d12:	d105      	bne.n	8001d20 <MAX_Set_Rtc+0x108>
 8001d14:	2361      	movs	r3, #97	; 0x61
 8001d16:	2b75      	cmp	r3, #117	; 0x75
 8001d18:	d102      	bne.n	8001d20 <MAX_Set_Rtc+0x108>
 8001d1a:	236e      	movs	r3, #110	; 0x6e
 8001d1c:	2b6c      	cmp	r3, #108	; 0x6c
 8001d1e:	d01d      	beq.n	8001d5c <MAX_Set_Rtc+0x144>
 8001d20:	234a      	movs	r3, #74	; 0x4a
 8001d22:	2b41      	cmp	r3, #65	; 0x41
 8001d24:	d102      	bne.n	8001d2c <MAX_Set_Rtc+0x114>
 8001d26:	2361      	movs	r3, #97	; 0x61
 8001d28:	2b75      	cmp	r3, #117	; 0x75
 8001d2a:	d015      	beq.n	8001d58 <MAX_Set_Rtc+0x140>
 8001d2c:	234a      	movs	r3, #74	; 0x4a
 8001d2e:	2b53      	cmp	r3, #83	; 0x53
 8001d30:	d010      	beq.n	8001d54 <MAX_Set_Rtc+0x13c>
 8001d32:	234a      	movs	r3, #74	; 0x4a
 8001d34:	2b4f      	cmp	r3, #79	; 0x4f
 8001d36:	d00b      	beq.n	8001d50 <MAX_Set_Rtc+0x138>
 8001d38:	234a      	movs	r3, #74	; 0x4a
 8001d3a:	2b4e      	cmp	r3, #78	; 0x4e
 8001d3c:	d006      	beq.n	8001d4c <MAX_Set_Rtc+0x134>
 8001d3e:	234a      	movs	r3, #74	; 0x4a
 8001d40:	2b44      	cmp	r3, #68	; 0x44
 8001d42:	d101      	bne.n	8001d48 <MAX_Set_Rtc+0x130>
 8001d44:	230c      	movs	r3, #12
 8001d46:	e018      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d48:	2300      	movs	r3, #0
 8001d4a:	e016      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d4c:	230b      	movs	r3, #11
 8001d4e:	e014      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d50:	230a      	movs	r3, #10
 8001d52:	e012      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d54:	2309      	movs	r3, #9
 8001d56:	e010      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d58:	2308      	movs	r3, #8
 8001d5a:	e00e      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d5c:	2307      	movs	r3, #7
 8001d5e:	e00c      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d60:	2306      	movs	r3, #6
 8001d62:	e00a      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d64:	2305      	movs	r3, #5
 8001d66:	e008      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d68:	2304      	movs	r3, #4
 8001d6a:	e006      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e004      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e002      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d74:	2301      	movs	r3, #1
 8001d76:	e000      	b.n	8001d7a <MAX_Set_Rtc+0x162>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	003a      	movs	r2, r7
 8001d7c:	7053      	strb	r3, [r2, #1]
  date.Date = BUILD_DAY;
 8001d7e:	234a      	movs	r3, #74	; 0x4a
 8001d80:	2b3f      	cmp	r3, #63	; 0x3f
 8001d82:	d012      	beq.n	8001daa <MAX_Set_Rtc+0x192>
 8001d84:	2331      	movs	r3, #49	; 0x31
 8001d86:	2b2f      	cmp	r3, #47	; 0x2f
 8001d88:	d908      	bls.n	8001d9c <MAX_Set_Rtc+0x184>
 8001d8a:	2331      	movs	r3, #49	; 0x31
 8001d8c:	3b30      	subs	r3, #48	; 0x30
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	1c1a      	adds	r2, r3, #0
 8001d92:	0092      	lsls	r2, r2, #2
 8001d94:	18d3      	adds	r3, r2, r3
 8001d96:	18db      	adds	r3, r3, r3
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	e000      	b.n	8001d9e <MAX_Set_Rtc+0x186>
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	2231      	movs	r2, #49	; 0x31
 8001da0:	189b      	adds	r3, r3, r2
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	3b30      	subs	r3, #48	; 0x30
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	e000      	b.n	8001dac <MAX_Set_Rtc+0x194>
 8001daa:	2200      	movs	r2, #0
 8001dac:	003b      	movs	r3, r7
 8001dae:	709a      	strb	r2, [r3, #2]
  // the weekday is calculated (meh)
  uint16_t year = BUILD_YEAR;
 8001db0:	234a      	movs	r3, #74	; 0x4a
 8001db2:	2b3f      	cmp	r3, #63	; 0x3f
 8001db4:	d01f      	beq.n	8001df6 <MAX_Set_Rtc+0x1de>
 8001db6:	2332      	movs	r3, #50	; 0x32
 8001db8:	3b30      	subs	r3, #48	; 0x30
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	22fa      	movs	r2, #250	; 0xfa
 8001dbe:	0092      	lsls	r2, r2, #2
 8001dc0:	4353      	muls	r3, r2
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	2330      	movs	r3, #48	; 0x30
 8001dc6:	3b30      	subs	r3, #48	; 0x30
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	2164      	movs	r1, #100	; 0x64
 8001dcc:	434b      	muls	r3, r1
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	18d3      	adds	r3, r2, r3
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	2332      	movs	r3, #50	; 0x32
 8001dd6:	3b30      	subs	r3, #48	; 0x30
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	1c19      	adds	r1, r3, #0
 8001ddc:	0089      	lsls	r1, r1, #2
 8001dde:	18cb      	adds	r3, r1, r3
 8001de0:	18db      	adds	r3, r3, r3
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	18d3      	adds	r3, r2, r3
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	2332      	movs	r3, #50	; 0x32
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	18d3      	adds	r3, r2, r3
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	3b30      	subs	r3, #48	; 0x30
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	e000      	b.n	8001df8 <MAX_Set_Rtc+0x1e0>
 8001df6:	2200      	movs	r2, #0
 8001df8:	231e      	movs	r3, #30
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	801a      	strh	r2, [r3, #0]
  uint16_t month = BUILD_MONTH;
 8001dfe:	234a      	movs	r3, #74	; 0x4a
 8001e00:	2b3f      	cmp	r3, #63	; 0x3f
 8001e02:	d100      	bne.n	8001e06 <MAX_Set_Rtc+0x1ee>
 8001e04:	e063      	b.n	8001ece <MAX_Set_Rtc+0x2b6>
 8001e06:	234a      	movs	r3, #74	; 0x4a
 8001e08:	2b4a      	cmp	r3, #74	; 0x4a
 8001e0a:	d106      	bne.n	8001e1a <MAX_Set_Rtc+0x202>
 8001e0c:	2361      	movs	r3, #97	; 0x61
 8001e0e:	2b61      	cmp	r3, #97	; 0x61
 8001e10:	d103      	bne.n	8001e1a <MAX_Set_Rtc+0x202>
 8001e12:	236e      	movs	r3, #110	; 0x6e
 8001e14:	2b6e      	cmp	r3, #110	; 0x6e
 8001e16:	d100      	bne.n	8001e1a <MAX_Set_Rtc+0x202>
 8001e18:	e057      	b.n	8001eca <MAX_Set_Rtc+0x2b2>
 8001e1a:	234a      	movs	r3, #74	; 0x4a
 8001e1c:	2b46      	cmp	r3, #70	; 0x46
 8001e1e:	d100      	bne.n	8001e22 <MAX_Set_Rtc+0x20a>
 8001e20:	e051      	b.n	8001ec6 <MAX_Set_Rtc+0x2ae>
 8001e22:	234a      	movs	r3, #74	; 0x4a
 8001e24:	2b4d      	cmp	r3, #77	; 0x4d
 8001e26:	d105      	bne.n	8001e34 <MAX_Set_Rtc+0x21c>
 8001e28:	2361      	movs	r3, #97	; 0x61
 8001e2a:	2b61      	cmp	r3, #97	; 0x61
 8001e2c:	d102      	bne.n	8001e34 <MAX_Set_Rtc+0x21c>
 8001e2e:	236e      	movs	r3, #110	; 0x6e
 8001e30:	2b72      	cmp	r3, #114	; 0x72
 8001e32:	d046      	beq.n	8001ec2 <MAX_Set_Rtc+0x2aa>
 8001e34:	234a      	movs	r3, #74	; 0x4a
 8001e36:	2b41      	cmp	r3, #65	; 0x41
 8001e38:	d102      	bne.n	8001e40 <MAX_Set_Rtc+0x228>
 8001e3a:	2361      	movs	r3, #97	; 0x61
 8001e3c:	2b70      	cmp	r3, #112	; 0x70
 8001e3e:	d03e      	beq.n	8001ebe <MAX_Set_Rtc+0x2a6>
 8001e40:	234a      	movs	r3, #74	; 0x4a
 8001e42:	2b4d      	cmp	r3, #77	; 0x4d
 8001e44:	d105      	bne.n	8001e52 <MAX_Set_Rtc+0x23a>
 8001e46:	2361      	movs	r3, #97	; 0x61
 8001e48:	2b61      	cmp	r3, #97	; 0x61
 8001e4a:	d102      	bne.n	8001e52 <MAX_Set_Rtc+0x23a>
 8001e4c:	236e      	movs	r3, #110	; 0x6e
 8001e4e:	2b79      	cmp	r3, #121	; 0x79
 8001e50:	d033      	beq.n	8001eba <MAX_Set_Rtc+0x2a2>
 8001e52:	234a      	movs	r3, #74	; 0x4a
 8001e54:	2b4a      	cmp	r3, #74	; 0x4a
 8001e56:	d105      	bne.n	8001e64 <MAX_Set_Rtc+0x24c>
 8001e58:	2361      	movs	r3, #97	; 0x61
 8001e5a:	2b75      	cmp	r3, #117	; 0x75
 8001e5c:	d102      	bne.n	8001e64 <MAX_Set_Rtc+0x24c>
 8001e5e:	236e      	movs	r3, #110	; 0x6e
 8001e60:	2b6e      	cmp	r3, #110	; 0x6e
 8001e62:	d028      	beq.n	8001eb6 <MAX_Set_Rtc+0x29e>
 8001e64:	234a      	movs	r3, #74	; 0x4a
 8001e66:	2b4a      	cmp	r3, #74	; 0x4a
 8001e68:	d105      	bne.n	8001e76 <MAX_Set_Rtc+0x25e>
 8001e6a:	2361      	movs	r3, #97	; 0x61
 8001e6c:	2b75      	cmp	r3, #117	; 0x75
 8001e6e:	d102      	bne.n	8001e76 <MAX_Set_Rtc+0x25e>
 8001e70:	236e      	movs	r3, #110	; 0x6e
 8001e72:	2b6c      	cmp	r3, #108	; 0x6c
 8001e74:	d01d      	beq.n	8001eb2 <MAX_Set_Rtc+0x29a>
 8001e76:	234a      	movs	r3, #74	; 0x4a
 8001e78:	2b41      	cmp	r3, #65	; 0x41
 8001e7a:	d102      	bne.n	8001e82 <MAX_Set_Rtc+0x26a>
 8001e7c:	2361      	movs	r3, #97	; 0x61
 8001e7e:	2b75      	cmp	r3, #117	; 0x75
 8001e80:	d015      	beq.n	8001eae <MAX_Set_Rtc+0x296>
 8001e82:	234a      	movs	r3, #74	; 0x4a
 8001e84:	2b53      	cmp	r3, #83	; 0x53
 8001e86:	d010      	beq.n	8001eaa <MAX_Set_Rtc+0x292>
 8001e88:	234a      	movs	r3, #74	; 0x4a
 8001e8a:	2b4f      	cmp	r3, #79	; 0x4f
 8001e8c:	d00b      	beq.n	8001ea6 <MAX_Set_Rtc+0x28e>
 8001e8e:	234a      	movs	r3, #74	; 0x4a
 8001e90:	2b4e      	cmp	r3, #78	; 0x4e
 8001e92:	d006      	beq.n	8001ea2 <MAX_Set_Rtc+0x28a>
 8001e94:	234a      	movs	r3, #74	; 0x4a
 8001e96:	2b44      	cmp	r3, #68	; 0x44
 8001e98:	d101      	bne.n	8001e9e <MAX_Set_Rtc+0x286>
 8001e9a:	230c      	movs	r3, #12
 8001e9c:	e018      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	e016      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001ea2:	230b      	movs	r3, #11
 8001ea4:	e014      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001ea6:	230a      	movs	r3, #10
 8001ea8:	e012      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001eaa:	2309      	movs	r3, #9
 8001eac:	e010      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001eae:	2308      	movs	r3, #8
 8001eb0:	e00e      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001eb2:	2307      	movs	r3, #7
 8001eb4:	e00c      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001eb6:	2306      	movs	r3, #6
 8001eb8:	e00a      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001eba:	2305      	movs	r3, #5
 8001ebc:	e008      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	e006      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e004      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	e002      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e000      	b.n	8001ed0 <MAX_Set_Rtc+0x2b8>
 8001ece:	2300      	movs	r3, #0
 8001ed0:	221a      	movs	r2, #26
 8001ed2:	18ba      	adds	r2, r7, r2
 8001ed4:	8013      	strh	r3, [r2, #0]
  uint16_t day = BUILD_DAY;
 8001ed6:	234a      	movs	r3, #74	; 0x4a
 8001ed8:	2b3f      	cmp	r3, #63	; 0x3f
 8001eda:	d013      	beq.n	8001f04 <MAX_Set_Rtc+0x2ec>
 8001edc:	2331      	movs	r3, #49	; 0x31
 8001ede:	2b2f      	cmp	r3, #47	; 0x2f
 8001ee0:	d908      	bls.n	8001ef4 <MAX_Set_Rtc+0x2dc>
 8001ee2:	2331      	movs	r3, #49	; 0x31
 8001ee4:	3b30      	subs	r3, #48	; 0x30
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	1c1a      	adds	r2, r3, #0
 8001eea:	0092      	lsls	r2, r2, #2
 8001eec:	18d3      	adds	r3, r2, r3
 8001eee:	18db      	adds	r3, r3, r3
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	e000      	b.n	8001ef6 <MAX_Set_Rtc+0x2de>
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	2231      	movs	r2, #49	; 0x31
 8001ef8:	b292      	uxth	r2, r2
 8001efa:	189b      	adds	r3, r3, r2
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	3b30      	subs	r3, #48	; 0x30
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	e000      	b.n	8001f06 <MAX_Set_Rtc+0x2ee>
 8001f04:	2200      	movs	r2, #0
 8001f06:	211c      	movs	r1, #28
 8001f08:	187b      	adds	r3, r7, r1
 8001f0a:	801a      	strh	r2, [r3, #0]
  if (month < 3) {
 8001f0c:	231a      	movs	r3, #26
 8001f0e:	18fb      	adds	r3, r7, r3
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d810      	bhi.n	8001f38 <MAX_Set_Rtc+0x320>
    day = day + year;
 8001f16:	187b      	adds	r3, r7, r1
 8001f18:	1879      	adds	r1, r7, r1
 8001f1a:	201e      	movs	r0, #30
 8001f1c:	183a      	adds	r2, r7, r0
 8001f1e:	8809      	ldrh	r1, [r1, #0]
 8001f20:	8812      	ldrh	r2, [r2, #0]
 8001f22:	188a      	adds	r2, r1, r2
 8001f24:	801a      	strh	r2, [r3, #0]
    year--;
 8001f26:	183b      	adds	r3, r7, r0
 8001f28:	881a      	ldrh	r2, [r3, #0]
 8001f2a:	183b      	adds	r3, r7, r0
 8001f2c:	3a01      	subs	r2, #1
 8001f2e:	801a      	strh	r2, [r3, #0]
 8001f30:	e00d      	b.n	8001f4e <MAX_Set_Rtc+0x336>
 8001f32:	46c0      	nop			; (mov r8, r8)
 8001f34:	20000080 	.word	0x20000080
  } else {
    day = day + year - 2;
 8001f38:	211c      	movs	r1, #28
 8001f3a:	187a      	adds	r2, r7, r1
 8001f3c:	231e      	movs	r3, #30
 8001f3e:	18fb      	adds	r3, r7, r3
 8001f40:	8812      	ldrh	r2, [r2, #0]
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	18d3      	adds	r3, r2, r3
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	187b      	adds	r3, r7, r1
 8001f4a:	3a02      	subs	r2, #2
 8001f4c:	801a      	strh	r2, [r3, #0]
  }
  date.WeekDay = ((uint16_t)(23 * month/9.0) + day + 4 + (uint16_t)(year/4) - (uint16_t)(year/100) + (uint16_t)(year/400)) % 7;
 8001f4e:	231a      	movs	r3, #26
 8001f50:	18fb      	adds	r3, r7, r3
 8001f52:	881a      	ldrh	r2, [r3, #0]
 8001f54:	0013      	movs	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	189b      	adds	r3, r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	1a9b      	subs	r3, r3, r2
 8001f5e:	0018      	movs	r0, r3
 8001f60:	f7ff fa2a 	bl	80013b8 <__aeabi_i2d>
 8001f64:	2200      	movs	r2, #0
 8001f66:	4b21      	ldr	r3, [pc, #132]	; (8001fec <MAX_Set_Rtc+0x3d4>)
 8001f68:	f7fe fb76 	bl	8000658 <__aeabi_ddiv>
 8001f6c:	0002      	movs	r2, r0
 8001f6e:	000b      	movs	r3, r1
 8001f70:	0010      	movs	r0, r2
 8001f72:	0019      	movs	r1, r3
 8001f74:	f7fe fa86 	bl	8000484 <__aeabi_d2uiz>
 8001f78:	0003      	movs	r3, r0
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	001a      	movs	r2, r3
 8001f7e:	231c      	movs	r3, #28
 8001f80:	18fb      	adds	r3, r7, r3
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	18d3      	adds	r3, r2, r3
 8001f86:	3304      	adds	r3, #4
 8001f88:	251e      	movs	r5, #30
 8001f8a:	197a      	adds	r2, r7, r5
 8001f8c:	8812      	ldrh	r2, [r2, #0]
 8001f8e:	0892      	lsrs	r2, r2, #2
 8001f90:	b292      	uxth	r2, r2
 8001f92:	189c      	adds	r4, r3, r2
 8001f94:	197b      	adds	r3, r7, r5
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	2164      	movs	r1, #100	; 0x64
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f7fe f8b4 	bl	8000108 <__udivsi3>
 8001fa0:	0003      	movs	r3, r0
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	1ae4      	subs	r4, r4, r3
 8001fa6:	197b      	adds	r3, r7, r5
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	22c8      	movs	r2, #200	; 0xc8
 8001fac:	0051      	lsls	r1, r2, #1
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f7fe f8aa 	bl	8000108 <__udivsi3>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	18e3      	adds	r3, r4, r3
 8001fba:	2107      	movs	r1, #7
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f7fe fa13 	bl	80003e8 <__aeabi_idivmod>
 8001fc2:	000b      	movs	r3, r1
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	003b      	movs	r3, r7
 8001fc8:	701a      	strb	r2, [r3, #0]
  // correct for sunday
  // 1 = monday, 7 = sunday
  if (date.WeekDay == 0) {
 8001fca:	003b      	movs	r3, r7
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d102      	bne.n	8001fd8 <MAX_Set_Rtc+0x3c0>
    date.WeekDay = 7;
 8001fd2:	003b      	movs	r3, r7
 8001fd4:	2207      	movs	r2, #7
 8001fd6:	701a      	strb	r2, [r3, #0]
  }
  HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8001fd8:	0039      	movs	r1, r7
 8001fda:	4b05      	ldr	r3, [pc, #20]	; (8001ff0 <MAX_Set_Rtc+0x3d8>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f002 f8da 	bl	8004198 <HAL_RTC_SetDate>
}
 8001fe4:	46c0      	nop			; (mov r8, r8)
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	b008      	add	sp, #32
 8001fea:	bdb0      	pop	{r4, r5, r7, pc}
 8001fec:	40220000 	.word	0x40220000
 8001ff0:	20000080 	.word	0x20000080

08001ff4 <MAX_Init3746A>:

void MAX_Init3746A(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
  uint8_t data[2];

  data[0] = 0xfe;
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	22fe      	movs	r2, #254	; 0xfe
 8001ffe:	701a      	strb	r2, [r3, #0]
  data[1] = 0xc5;
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	22c5      	movs	r2, #197	; 0xc5
 8002004:	705a      	strb	r2, [r3, #1]
  MAX_I2CSend(data);
 8002006:	1d3b      	adds	r3, r7, #4
 8002008:	0018      	movs	r0, r3
 800200a:	f000 f869 	bl	80020e0 <MAX_I2CSend>
  data[0] = 0xfd;
 800200e:	1d3b      	adds	r3, r7, #4
 8002010:	22fd      	movs	r2, #253	; 0xfd
 8002012:	701a      	strb	r2, [r3, #0]
  data[1] = 0x00;
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	2200      	movs	r2, #0
 8002018:	705a      	strb	r2, [r3, #1]
  MAX_I2CSend(data); // page 0
 800201a:	1d3b      	adds	r3, r7, #4
 800201c:	0018      	movs	r0, r3
 800201e:	f000 f85f 	bl	80020e0 <MAX_I2CSend>
  for (int i = 1; i < 73; i++)
 8002022:	2301      	movs	r3, #1
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	e00d      	b.n	8002044 <MAX_Init3746A+0x50>
  {
    data[0] = i;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	b2da      	uxtb	r2, r3
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	701a      	strb	r2, [r3, #0]
    data[1] = 0x00;
 8002030:	1d3b      	adds	r3, r7, #4
 8002032:	2200      	movs	r2, #0
 8002034:	705a      	strb	r2, [r3, #1]
    MAX_I2CSend(data); // PWM
 8002036:	1d3b      	adds	r3, r7, #4
 8002038:	0018      	movs	r0, r3
 800203a:	f000 f851 	bl	80020e0 <MAX_I2CSend>
  for (int i = 1; i < 73; i++)
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	3301      	adds	r3, #1
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2b48      	cmp	r3, #72	; 0x48
 8002048:	ddee      	ble.n	8002028 <MAX_Init3746A+0x34>
  }

  data[0] = 0xfe;
 800204a:	1d3b      	adds	r3, r7, #4
 800204c:	22fe      	movs	r2, #254	; 0xfe
 800204e:	701a      	strb	r2, [r3, #0]
  data[1] = 0xc5;
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	22c5      	movs	r2, #197	; 0xc5
 8002054:	705a      	strb	r2, [r3, #1]
  MAX_I2CSend(data);
 8002056:	1d3b      	adds	r3, r7, #4
 8002058:	0018      	movs	r0, r3
 800205a:	f000 f841 	bl	80020e0 <MAX_I2CSend>
  data[0] = 0xfd;
 800205e:	1d3b      	adds	r3, r7, #4
 8002060:	22fd      	movs	r2, #253	; 0xfd
 8002062:	701a      	strb	r2, [r3, #0]
  data[1] = 0x01;
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	2201      	movs	r2, #1
 8002068:	705a      	strb	r2, [r3, #1]
  MAX_I2CSend(data); // page 1
 800206a:	1d3b      	adds	r3, r7, #4
 800206c:	0018      	movs	r0, r3
 800206e:	f000 f837 	bl	80020e0 <MAX_I2CSend>
  for (int i = 1; i < 73; i++)
 8002072:	2301      	movs	r3, #1
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	e00d      	b.n	8002094 <MAX_Init3746A+0xa0>
  {
    data[0] = i;
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	b2da      	uxtb	r2, r3
 800207c:	1d3b      	adds	r3, r7, #4
 800207e:	701a      	strb	r2, [r3, #0]
    data[1] = 0xff;
 8002080:	1d3b      	adds	r3, r7, #4
 8002082:	22ff      	movs	r2, #255	; 0xff
 8002084:	705a      	strb	r2, [r3, #1]
    MAX_I2CSend(data); // scaling
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	0018      	movs	r0, r3
 800208a:	f000 f829 	bl	80020e0 <MAX_I2CSend>
  for (int i = 1; i < 73; i++)
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	3301      	adds	r3, #1
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	2b48      	cmp	r3, #72	; 0x48
 8002098:	ddee      	ble.n	8002078 <MAX_Init3746A+0x84>
  }

  data[0] = 0x52;
 800209a:	1d3b      	adds	r3, r7, #4
 800209c:	2252      	movs	r2, #82	; 0x52
 800209e:	701a      	strb	r2, [r3, #0]
  data[1] = 0x70;
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	2270      	movs	r2, #112	; 0x70
 80020a4:	705a      	strb	r2, [r3, #1]
  MAX_I2CSend(data);
 80020a6:	1d3b      	adds	r3, r7, #4
 80020a8:	0018      	movs	r0, r3
 80020aa:	f000 f819 	bl	80020e0 <MAX_I2CSend>
  data[0] = 0x51;
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	2251      	movs	r2, #81	; 0x51
 80020b2:	701a      	strb	r2, [r3, #0]
  data[1] = 0xff;
 80020b4:	1d3b      	adds	r3, r7, #4
 80020b6:	22ff      	movs	r2, #255	; 0xff
 80020b8:	705a      	strb	r2, [r3, #1]
  MAX_I2CSend(data); // gcc
 80020ba:	1d3b      	adds	r3, r7, #4
 80020bc:	0018      	movs	r0, r3
 80020be:	f000 f80f 	bl	80020e0 <MAX_I2CSend>
  data[0] = 0x50;
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	2250      	movs	r2, #80	; 0x50
 80020c6:	701a      	strb	r2, [r3, #0]
  data[1] = 0x01;
 80020c8:	1d3b      	adds	r3, r7, #4
 80020ca:	2201      	movs	r2, #1
 80020cc:	705a      	strb	r2, [r3, #1]
  MAX_I2CSend(data);
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	0018      	movs	r0, r3
 80020d2:	f000 f805 	bl	80020e0 <MAX_I2CSend>
}
 80020d6:	46c0      	nop			; (mov r8, r8)
 80020d8:	46bd      	mov	sp, r7
 80020da:	b004      	add	sp, #16
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <MAX_I2CSend>:

void MAX_I2CSend(uint8_t * data)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af02      	add	r7, sp, #8
 80020e6:	6078      	str	r0, [r7, #4]
  HAL_I2C_Master_Transmit(&hi2c1, Addr_GND_GND, data, 2, 0xFFFF);
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	4805      	ldr	r0, [pc, #20]	; (8002100 <MAX_I2CSend+0x20>)
 80020ec:	4b05      	ldr	r3, [pc, #20]	; (8002104 <MAX_I2CSend+0x24>)
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	2302      	movs	r3, #2
 80020f2:	21c0      	movs	r1, #192	; 0xc0
 80020f4:	f000 fc6c 	bl	80029d0 <HAL_I2C_Master_Transmit>
}
 80020f8:	46c0      	nop			; (mov r8, r8)
 80020fa:	46bd      	mov	sp, r7
 80020fc:	b002      	add	sp, #8
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000034 	.word	0x20000034
 8002104:	0000ffff 	.word	0x0000ffff

08002108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800210c:	b672      	cpsid	i
}
 800210e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002110:	e7fe      	b.n	8002110 <Error_Handler+0x8>
	...

08002114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002118:	4b07      	ldr	r3, [pc, #28]	; (8002138 <HAL_MspInit+0x24>)
 800211a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800211c:	4b06      	ldr	r3, [pc, #24]	; (8002138 <HAL_MspInit+0x24>)
 800211e:	2101      	movs	r1, #1
 8002120:	430a      	orrs	r2, r1
 8002122:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002124:	4b04      	ldr	r3, [pc, #16]	; (8002138 <HAL_MspInit+0x24>)
 8002126:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002128:	4b03      	ldr	r3, [pc, #12]	; (8002138 <HAL_MspInit+0x24>)
 800212a:	2180      	movs	r1, #128	; 0x80
 800212c:	0549      	lsls	r1, r1, #21
 800212e:	430a      	orrs	r2, r1
 8002130:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002132:	46c0      	nop			; (mov r8, r8)
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40021000 	.word	0x40021000

0800213c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b089      	sub	sp, #36	; 0x24
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	240c      	movs	r4, #12
 8002146:	193b      	adds	r3, r7, r4
 8002148:	0018      	movs	r0, r3
 800214a:	2314      	movs	r3, #20
 800214c:	001a      	movs	r2, r3
 800214e:	2100      	movs	r1, #0
 8002150:	f002 fe4e 	bl	8004df0 <memset>
  if(hi2c->Instance==I2C1)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a18      	ldr	r2, [pc, #96]	; (80021bc <HAL_I2C_MspInit+0x80>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d12a      	bne.n	80021b4 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215e:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <HAL_I2C_MspInit+0x84>)
 8002160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002162:	4b17      	ldr	r3, [pc, #92]	; (80021c0 <HAL_I2C_MspInit+0x84>)
 8002164:	2101      	movs	r1, #1
 8002166:	430a      	orrs	r2, r1
 8002168:	62da      	str	r2, [r3, #44]	; 0x2c
 800216a:	4b15      	ldr	r3, [pc, #84]	; (80021c0 <HAL_I2C_MspInit+0x84>)
 800216c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216e:	2201      	movs	r2, #1
 8002170:	4013      	ands	r3, r2
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002176:	193b      	adds	r3, r7, r4
 8002178:	22c0      	movs	r2, #192	; 0xc0
 800217a:	00d2      	lsls	r2, r2, #3
 800217c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800217e:	0021      	movs	r1, r4
 8002180:	187b      	adds	r3, r7, r1
 8002182:	2212      	movs	r2, #18
 8002184:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	187b      	adds	r3, r7, r1
 8002188:	2200      	movs	r2, #0
 800218a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218c:	187b      	adds	r3, r7, r1
 800218e:	2203      	movs	r2, #3
 8002190:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002192:	187b      	adds	r3, r7, r1
 8002194:	2201      	movs	r2, #1
 8002196:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002198:	187a      	adds	r2, r7, r1
 800219a:	23a0      	movs	r3, #160	; 0xa0
 800219c:	05db      	lsls	r3, r3, #23
 800219e:	0011      	movs	r1, r2
 80021a0:	0018      	movs	r0, r3
 80021a2:	f000 f9d7 	bl	8002554 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <HAL_I2C_MspInit+0x84>)
 80021a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021aa:	4b05      	ldr	r3, [pc, #20]	; (80021c0 <HAL_I2C_MspInit+0x84>)
 80021ac:	2180      	movs	r1, #128	; 0x80
 80021ae:	0389      	lsls	r1, r1, #14
 80021b0:	430a      	orrs	r2, r1
 80021b2:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021b4:	46c0      	nop			; (mov r8, r8)
 80021b6:	46bd      	mov	sp, r7
 80021b8:	b009      	add	sp, #36	; 0x24
 80021ba:	bd90      	pop	{r4, r7, pc}
 80021bc:	40005400 	.word	0x40005400
 80021c0:	40021000 	.word	0x40021000

080021c4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a06      	ldr	r2, [pc, #24]	; (80021ec <HAL_RTC_MspInit+0x28>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d106      	bne.n	80021e4 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80021d6:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <HAL_RTC_MspInit+0x2c>)
 80021d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021da:	4b05      	ldr	r3, [pc, #20]	; (80021f0 <HAL_RTC_MspInit+0x2c>)
 80021dc:	2180      	movs	r1, #128	; 0x80
 80021de:	02c9      	lsls	r1, r1, #11
 80021e0:	430a      	orrs	r2, r1
 80021e2:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80021e4:	46c0      	nop			; (mov r8, r8)
 80021e6:	46bd      	mov	sp, r7
 80021e8:	b002      	add	sp, #8
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40002800 	.word	0x40002800
 80021f0:	40021000 	.word	0x40021000

080021f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b089      	sub	sp, #36	; 0x24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	240c      	movs	r4, #12
 80021fe:	193b      	adds	r3, r7, r4
 8002200:	0018      	movs	r0, r3
 8002202:	2314      	movs	r3, #20
 8002204:	001a      	movs	r2, r3
 8002206:	2100      	movs	r1, #0
 8002208:	f002 fdf2 	bl	8004df0 <memset>
  if(huart->Instance==USART2)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a18      	ldr	r2, [pc, #96]	; (8002274 <HAL_UART_MspInit+0x80>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d129      	bne.n	800226a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002216:	4b18      	ldr	r3, [pc, #96]	; (8002278 <HAL_UART_MspInit+0x84>)
 8002218:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800221a:	4b17      	ldr	r3, [pc, #92]	; (8002278 <HAL_UART_MspInit+0x84>)
 800221c:	2180      	movs	r1, #128	; 0x80
 800221e:	0289      	lsls	r1, r1, #10
 8002220:	430a      	orrs	r2, r1
 8002222:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002224:	4b14      	ldr	r3, [pc, #80]	; (8002278 <HAL_UART_MspInit+0x84>)
 8002226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002228:	4b13      	ldr	r3, [pc, #76]	; (8002278 <HAL_UART_MspInit+0x84>)
 800222a:	2101      	movs	r1, #1
 800222c:	430a      	orrs	r2, r1
 800222e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002230:	4b11      	ldr	r3, [pc, #68]	; (8002278 <HAL_UART_MspInit+0x84>)
 8002232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002234:	2201      	movs	r2, #1
 8002236:	4013      	ands	r3, r2
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800223c:	0021      	movs	r1, r4
 800223e:	187b      	adds	r3, r7, r1
 8002240:	4a0e      	ldr	r2, [pc, #56]	; (800227c <HAL_UART_MspInit+0x88>)
 8002242:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	187b      	adds	r3, r7, r1
 8002246:	2202      	movs	r2, #2
 8002248:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	187b      	adds	r3, r7, r1
 800224c:	2200      	movs	r2, #0
 800224e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002250:	187b      	adds	r3, r7, r1
 8002252:	2203      	movs	r2, #3
 8002254:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002256:	187b      	adds	r3, r7, r1
 8002258:	2204      	movs	r2, #4
 800225a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225c:	187a      	adds	r2, r7, r1
 800225e:	23a0      	movs	r3, #160	; 0xa0
 8002260:	05db      	lsls	r3, r3, #23
 8002262:	0011      	movs	r1, r2
 8002264:	0018      	movs	r0, r3
 8002266:	f000 f975 	bl	8002554 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	46bd      	mov	sp, r7
 800226e:	b009      	add	sp, #36	; 0x24
 8002270:	bd90      	pop	{r4, r7, pc}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	40004400 	.word	0x40004400
 8002278:	40021000 	.word	0x40021000
 800227c:	00008004 	.word	0x00008004

08002280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002284:	e7fe      	b.n	8002284 <NMI_Handler+0x4>

08002286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800228a:	e7fe      	b.n	800228a <HardFault_Handler+0x4>

0800228c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002290:	46c0      	nop			; (mov r8, r8)
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022a4:	f000 f886 	bl	80023b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022a8:	46c0      	nop			; (mov r8, r8)
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022b2:	46c0      	nop			; (mov r8, r8)
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80022b8:	480d      	ldr	r0, [pc, #52]	; (80022f0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80022ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022bc:	480d      	ldr	r0, [pc, #52]	; (80022f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80022be:	490e      	ldr	r1, [pc, #56]	; (80022f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022c0:	4a0e      	ldr	r2, [pc, #56]	; (80022fc <LoopForever+0xe>)
  movs r3, #0
 80022c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022c4:	e002      	b.n	80022cc <LoopCopyDataInit>

080022c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ca:	3304      	adds	r3, #4

080022cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022d0:	d3f9      	bcc.n	80022c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022d2:	4a0b      	ldr	r2, [pc, #44]	; (8002300 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022d4:	4c0b      	ldr	r4, [pc, #44]	; (8002304 <LoopForever+0x16>)
  movs r3, #0
 80022d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d8:	e001      	b.n	80022de <LoopFillZerobss>

080022da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022dc:	3204      	adds	r2, #4

080022de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022e0:	d3fb      	bcc.n	80022da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80022e2:	f7ff ffe4 	bl	80022ae <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022e6:	f002 fd5f 	bl	8004da8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ea:	f7ff fa1b 	bl	8001724 <main>

080022ee <LoopForever>:

LoopForever:
    b LoopForever
 80022ee:	e7fe      	b.n	80022ee <LoopForever>
   ldr   r0, =_estack
 80022f0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80022f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f8:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80022fc:	08004ed4 	.word	0x08004ed4
  ldr r2, =_sbss
 8002300:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002304:	2000012c 	.word	0x2000012c

08002308 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002308:	e7fe      	b.n	8002308 <ADC1_COMP_IRQHandler>
	...

0800230c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002312:	1dfb      	adds	r3, r7, #7
 8002314:	2200      	movs	r2, #0
 8002316:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002318:	4b0b      	ldr	r3, [pc, #44]	; (8002348 <HAL_Init+0x3c>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b0a      	ldr	r3, [pc, #40]	; (8002348 <HAL_Init+0x3c>)
 800231e:	2140      	movs	r1, #64	; 0x40
 8002320:	430a      	orrs	r2, r1
 8002322:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002324:	2000      	movs	r0, #0
 8002326:	f000 f811 	bl	800234c <HAL_InitTick>
 800232a:	1e03      	subs	r3, r0, #0
 800232c:	d003      	beq.n	8002336 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800232e:	1dfb      	adds	r3, r7, #7
 8002330:	2201      	movs	r2, #1
 8002332:	701a      	strb	r2, [r3, #0]
 8002334:	e001      	b.n	800233a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002336:	f7ff feed 	bl	8002114 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800233a:	1dfb      	adds	r3, r7, #7
 800233c:	781b      	ldrb	r3, [r3, #0]
}
 800233e:	0018      	movs	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	b002      	add	sp, #8
 8002344:	bd80      	pop	{r7, pc}
 8002346:	46c0      	nop			; (mov r8, r8)
 8002348:	40022000 	.word	0x40022000

0800234c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800234c:	b590      	push	{r4, r7, lr}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002354:	4b14      	ldr	r3, [pc, #80]	; (80023a8 <HAL_InitTick+0x5c>)
 8002356:	681c      	ldr	r4, [r3, #0]
 8002358:	4b14      	ldr	r3, [pc, #80]	; (80023ac <HAL_InitTick+0x60>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	0019      	movs	r1, r3
 800235e:	23fa      	movs	r3, #250	; 0xfa
 8002360:	0098      	lsls	r0, r3, #2
 8002362:	f7fd fed1 	bl	8000108 <__udivsi3>
 8002366:	0003      	movs	r3, r0
 8002368:	0019      	movs	r1, r3
 800236a:	0020      	movs	r0, r4
 800236c:	f7fd fecc 	bl	8000108 <__udivsi3>
 8002370:	0003      	movs	r3, r0
 8002372:	0018      	movs	r0, r3
 8002374:	f000 f8e1 	bl	800253a <HAL_SYSTICK_Config>
 8002378:	1e03      	subs	r3, r0, #0
 800237a:	d001      	beq.n	8002380 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e00f      	b.n	80023a0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b03      	cmp	r3, #3
 8002384:	d80b      	bhi.n	800239e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	2301      	movs	r3, #1
 800238a:	425b      	negs	r3, r3
 800238c:	2200      	movs	r2, #0
 800238e:	0018      	movs	r0, r3
 8002390:	f000 f8be 	bl	8002510 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002394:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <HAL_InitTick+0x64>)
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	e000      	b.n	80023a0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
}
 80023a0:	0018      	movs	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	b003      	add	sp, #12
 80023a6:	bd90      	pop	{r4, r7, pc}
 80023a8:	2000000c 	.word	0x2000000c
 80023ac:	20000014 	.word	0x20000014
 80023b0:	20000010 	.word	0x20000010

080023b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023b8:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <HAL_IncTick+0x1c>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	001a      	movs	r2, r3
 80023be:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <HAL_IncTick+0x20>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	18d2      	adds	r2, r2, r3
 80023c4:	4b03      	ldr	r3, [pc, #12]	; (80023d4 <HAL_IncTick+0x20>)
 80023c6:	601a      	str	r2, [r3, #0]
}
 80023c8:	46c0      	nop			; (mov r8, r8)
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	46c0      	nop			; (mov r8, r8)
 80023d0:	20000014 	.word	0x20000014
 80023d4:	20000128 	.word	0x20000128

080023d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  return uwTick;
 80023dc:	4b02      	ldr	r3, [pc, #8]	; (80023e8 <HAL_GetTick+0x10>)
 80023de:	681b      	ldr	r3, [r3, #0]
}
 80023e0:	0018      	movs	r0, r3
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	20000128 	.word	0x20000128

080023ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023ec:	b590      	push	{r4, r7, lr}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	0002      	movs	r2, r0
 80023f4:	6039      	str	r1, [r7, #0]
 80023f6:	1dfb      	adds	r3, r7, #7
 80023f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023fa:	1dfb      	adds	r3, r7, #7
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	2b7f      	cmp	r3, #127	; 0x7f
 8002400:	d828      	bhi.n	8002454 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002402:	4a2f      	ldr	r2, [pc, #188]	; (80024c0 <__NVIC_SetPriority+0xd4>)
 8002404:	1dfb      	adds	r3, r7, #7
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	b25b      	sxtb	r3, r3
 800240a:	089b      	lsrs	r3, r3, #2
 800240c:	33c0      	adds	r3, #192	; 0xc0
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	589b      	ldr	r3, [r3, r2]
 8002412:	1dfa      	adds	r2, r7, #7
 8002414:	7812      	ldrb	r2, [r2, #0]
 8002416:	0011      	movs	r1, r2
 8002418:	2203      	movs	r2, #3
 800241a:	400a      	ands	r2, r1
 800241c:	00d2      	lsls	r2, r2, #3
 800241e:	21ff      	movs	r1, #255	; 0xff
 8002420:	4091      	lsls	r1, r2
 8002422:	000a      	movs	r2, r1
 8002424:	43d2      	mvns	r2, r2
 8002426:	401a      	ands	r2, r3
 8002428:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	019b      	lsls	r3, r3, #6
 800242e:	22ff      	movs	r2, #255	; 0xff
 8002430:	401a      	ands	r2, r3
 8002432:	1dfb      	adds	r3, r7, #7
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	0018      	movs	r0, r3
 8002438:	2303      	movs	r3, #3
 800243a:	4003      	ands	r3, r0
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002440:	481f      	ldr	r0, [pc, #124]	; (80024c0 <__NVIC_SetPriority+0xd4>)
 8002442:	1dfb      	adds	r3, r7, #7
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	b25b      	sxtb	r3, r3
 8002448:	089b      	lsrs	r3, r3, #2
 800244a:	430a      	orrs	r2, r1
 800244c:	33c0      	adds	r3, #192	; 0xc0
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002452:	e031      	b.n	80024b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002454:	4a1b      	ldr	r2, [pc, #108]	; (80024c4 <__NVIC_SetPriority+0xd8>)
 8002456:	1dfb      	adds	r3, r7, #7
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	0019      	movs	r1, r3
 800245c:	230f      	movs	r3, #15
 800245e:	400b      	ands	r3, r1
 8002460:	3b08      	subs	r3, #8
 8002462:	089b      	lsrs	r3, r3, #2
 8002464:	3306      	adds	r3, #6
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	18d3      	adds	r3, r2, r3
 800246a:	3304      	adds	r3, #4
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	1dfa      	adds	r2, r7, #7
 8002470:	7812      	ldrb	r2, [r2, #0]
 8002472:	0011      	movs	r1, r2
 8002474:	2203      	movs	r2, #3
 8002476:	400a      	ands	r2, r1
 8002478:	00d2      	lsls	r2, r2, #3
 800247a:	21ff      	movs	r1, #255	; 0xff
 800247c:	4091      	lsls	r1, r2
 800247e:	000a      	movs	r2, r1
 8002480:	43d2      	mvns	r2, r2
 8002482:	401a      	ands	r2, r3
 8002484:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	019b      	lsls	r3, r3, #6
 800248a:	22ff      	movs	r2, #255	; 0xff
 800248c:	401a      	ands	r2, r3
 800248e:	1dfb      	adds	r3, r7, #7
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	0018      	movs	r0, r3
 8002494:	2303      	movs	r3, #3
 8002496:	4003      	ands	r3, r0
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800249c:	4809      	ldr	r0, [pc, #36]	; (80024c4 <__NVIC_SetPriority+0xd8>)
 800249e:	1dfb      	adds	r3, r7, #7
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	001c      	movs	r4, r3
 80024a4:	230f      	movs	r3, #15
 80024a6:	4023      	ands	r3, r4
 80024a8:	3b08      	subs	r3, #8
 80024aa:	089b      	lsrs	r3, r3, #2
 80024ac:	430a      	orrs	r2, r1
 80024ae:	3306      	adds	r3, #6
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	18c3      	adds	r3, r0, r3
 80024b4:	3304      	adds	r3, #4
 80024b6:	601a      	str	r2, [r3, #0]
}
 80024b8:	46c0      	nop			; (mov r8, r8)
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b003      	add	sp, #12
 80024be:	bd90      	pop	{r4, r7, pc}
 80024c0:	e000e100 	.word	0xe000e100
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	1e5a      	subs	r2, r3, #1
 80024d4:	2380      	movs	r3, #128	; 0x80
 80024d6:	045b      	lsls	r3, r3, #17
 80024d8:	429a      	cmp	r2, r3
 80024da:	d301      	bcc.n	80024e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024dc:	2301      	movs	r3, #1
 80024de:	e010      	b.n	8002502 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <SysTick_Config+0x44>)
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	3a01      	subs	r2, #1
 80024e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024e8:	2301      	movs	r3, #1
 80024ea:	425b      	negs	r3, r3
 80024ec:	2103      	movs	r1, #3
 80024ee:	0018      	movs	r0, r3
 80024f0:	f7ff ff7c 	bl	80023ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024f4:	4b05      	ldr	r3, [pc, #20]	; (800250c <SysTick_Config+0x44>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024fa:	4b04      	ldr	r3, [pc, #16]	; (800250c <SysTick_Config+0x44>)
 80024fc:	2207      	movs	r2, #7
 80024fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002500:	2300      	movs	r3, #0
}
 8002502:	0018      	movs	r0, r3
 8002504:	46bd      	mov	sp, r7
 8002506:	b002      	add	sp, #8
 8002508:	bd80      	pop	{r7, pc}
 800250a:	46c0      	nop			; (mov r8, r8)
 800250c:	e000e010 	.word	0xe000e010

08002510 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	607a      	str	r2, [r7, #4]
 800251a:	210f      	movs	r1, #15
 800251c:	187b      	adds	r3, r7, r1
 800251e:	1c02      	adds	r2, r0, #0
 8002520:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	187b      	adds	r3, r7, r1
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	b25b      	sxtb	r3, r3
 800252a:	0011      	movs	r1, r2
 800252c:	0018      	movs	r0, r3
 800252e:	f7ff ff5d 	bl	80023ec <__NVIC_SetPriority>
}
 8002532:	46c0      	nop			; (mov r8, r8)
 8002534:	46bd      	mov	sp, r7
 8002536:	b004      	add	sp, #16
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	0018      	movs	r0, r3
 8002546:	f7ff ffbf 	bl	80024c8 <SysTick_Config>
 800254a:	0003      	movs	r3, r0
}
 800254c:	0018      	movs	r0, r3
 800254e:	46bd      	mov	sp, r7
 8002550:	b002      	add	sp, #8
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800256a:	e149      	b.n	8002800 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2101      	movs	r1, #1
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	4091      	lsls	r1, r2
 8002576:	000a      	movs	r2, r1
 8002578:	4013      	ands	r3, r2
 800257a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d100      	bne.n	8002584 <HAL_GPIO_Init+0x30>
 8002582:	e13a      	b.n	80027fa <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2203      	movs	r2, #3
 800258a:	4013      	ands	r3, r2
 800258c:	2b01      	cmp	r3, #1
 800258e:	d005      	beq.n	800259c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	2203      	movs	r2, #3
 8002596:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002598:	2b02      	cmp	r3, #2
 800259a:	d130      	bne.n	80025fe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	2203      	movs	r2, #3
 80025a8:	409a      	lsls	r2, r3
 80025aa:	0013      	movs	r3, r2
 80025ac:	43da      	mvns	r2, r3
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	68da      	ldr	r2, [r3, #12]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	409a      	lsls	r2, r3
 80025be:	0013      	movs	r3, r2
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025d2:	2201      	movs	r2, #1
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	409a      	lsls	r2, r3
 80025d8:	0013      	movs	r3, r2
 80025da:	43da      	mvns	r2, r3
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	4013      	ands	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	091b      	lsrs	r3, r3, #4
 80025e8:	2201      	movs	r2, #1
 80025ea:	401a      	ands	r2, r3
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	409a      	lsls	r2, r3
 80025f0:	0013      	movs	r3, r2
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	2203      	movs	r2, #3
 8002604:	4013      	ands	r3, r2
 8002606:	2b03      	cmp	r3, #3
 8002608:	d017      	beq.n	800263a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	2203      	movs	r2, #3
 8002616:	409a      	lsls	r2, r3
 8002618:	0013      	movs	r3, r2
 800261a:	43da      	mvns	r2, r3
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	4013      	ands	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	409a      	lsls	r2, r3
 800262c:	0013      	movs	r3, r2
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4313      	orrs	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2203      	movs	r2, #3
 8002640:	4013      	ands	r3, r2
 8002642:	2b02      	cmp	r3, #2
 8002644:	d123      	bne.n	800268e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	08da      	lsrs	r2, r3, #3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	3208      	adds	r2, #8
 800264e:	0092      	lsls	r2, r2, #2
 8002650:	58d3      	ldr	r3, [r2, r3]
 8002652:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	2207      	movs	r2, #7
 8002658:	4013      	ands	r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	220f      	movs	r2, #15
 800265e:	409a      	lsls	r2, r3
 8002660:	0013      	movs	r3, r2
 8002662:	43da      	mvns	r2, r3
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	4013      	ands	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	691a      	ldr	r2, [r3, #16]
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	2107      	movs	r1, #7
 8002672:	400b      	ands	r3, r1
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	409a      	lsls	r2, r3
 8002678:	0013      	movs	r3, r2
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	08da      	lsrs	r2, r3, #3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3208      	adds	r2, #8
 8002688:	0092      	lsls	r2, r2, #2
 800268a:	6939      	ldr	r1, [r7, #16]
 800268c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	2203      	movs	r2, #3
 800269a:	409a      	lsls	r2, r3
 800269c:	0013      	movs	r3, r2
 800269e:	43da      	mvns	r2, r3
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	4013      	ands	r3, r2
 80026a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	2203      	movs	r2, #3
 80026ac:	401a      	ands	r2, r3
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	409a      	lsls	r2, r3
 80026b4:	0013      	movs	r3, r2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	23c0      	movs	r3, #192	; 0xc0
 80026c8:	029b      	lsls	r3, r3, #10
 80026ca:	4013      	ands	r3, r2
 80026cc:	d100      	bne.n	80026d0 <HAL_GPIO_Init+0x17c>
 80026ce:	e094      	b.n	80027fa <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d0:	4b51      	ldr	r3, [pc, #324]	; (8002818 <HAL_GPIO_Init+0x2c4>)
 80026d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026d4:	4b50      	ldr	r3, [pc, #320]	; (8002818 <HAL_GPIO_Init+0x2c4>)
 80026d6:	2101      	movs	r1, #1
 80026d8:	430a      	orrs	r2, r1
 80026da:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80026dc:	4a4f      	ldr	r2, [pc, #316]	; (800281c <HAL_GPIO_Init+0x2c8>)
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	089b      	lsrs	r3, r3, #2
 80026e2:	3302      	adds	r3, #2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	589b      	ldr	r3, [r3, r2]
 80026e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	2203      	movs	r2, #3
 80026ee:	4013      	ands	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	220f      	movs	r2, #15
 80026f4:	409a      	lsls	r2, r3
 80026f6:	0013      	movs	r3, r2
 80026f8:	43da      	mvns	r2, r3
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	4013      	ands	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	23a0      	movs	r3, #160	; 0xa0
 8002704:	05db      	lsls	r3, r3, #23
 8002706:	429a      	cmp	r2, r3
 8002708:	d013      	beq.n	8002732 <HAL_GPIO_Init+0x1de>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a44      	ldr	r2, [pc, #272]	; (8002820 <HAL_GPIO_Init+0x2cc>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d00d      	beq.n	800272e <HAL_GPIO_Init+0x1da>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a43      	ldr	r2, [pc, #268]	; (8002824 <HAL_GPIO_Init+0x2d0>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d007      	beq.n	800272a <HAL_GPIO_Init+0x1d6>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a42      	ldr	r2, [pc, #264]	; (8002828 <HAL_GPIO_Init+0x2d4>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d101      	bne.n	8002726 <HAL_GPIO_Init+0x1d2>
 8002722:	2305      	movs	r3, #5
 8002724:	e006      	b.n	8002734 <HAL_GPIO_Init+0x1e0>
 8002726:	2306      	movs	r3, #6
 8002728:	e004      	b.n	8002734 <HAL_GPIO_Init+0x1e0>
 800272a:	2302      	movs	r3, #2
 800272c:	e002      	b.n	8002734 <HAL_GPIO_Init+0x1e0>
 800272e:	2301      	movs	r3, #1
 8002730:	e000      	b.n	8002734 <HAL_GPIO_Init+0x1e0>
 8002732:	2300      	movs	r3, #0
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	2103      	movs	r1, #3
 8002738:	400a      	ands	r2, r1
 800273a:	0092      	lsls	r2, r2, #2
 800273c:	4093      	lsls	r3, r2
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002744:	4935      	ldr	r1, [pc, #212]	; (800281c <HAL_GPIO_Init+0x2c8>)
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	089b      	lsrs	r3, r3, #2
 800274a:	3302      	adds	r3, #2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002752:	4b36      	ldr	r3, [pc, #216]	; (800282c <HAL_GPIO_Init+0x2d8>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	43da      	mvns	r2, r3
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	4013      	ands	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	2380      	movs	r3, #128	; 0x80
 8002768:	025b      	lsls	r3, r3, #9
 800276a:	4013      	ands	r3, r2
 800276c:	d003      	beq.n	8002776 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002776:	4b2d      	ldr	r3, [pc, #180]	; (800282c <HAL_GPIO_Init+0x2d8>)
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800277c:	4b2b      	ldr	r3, [pc, #172]	; (800282c <HAL_GPIO_Init+0x2d8>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	43da      	mvns	r2, r3
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	2380      	movs	r3, #128	; 0x80
 8002792:	029b      	lsls	r3, r3, #10
 8002794:	4013      	ands	r3, r2
 8002796:	d003      	beq.n	80027a0 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80027a0:	4b22      	ldr	r3, [pc, #136]	; (800282c <HAL_GPIO_Init+0x2d8>)
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027a6:	4b21      	ldr	r3, [pc, #132]	; (800282c <HAL_GPIO_Init+0x2d8>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	43da      	mvns	r2, r3
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	4013      	ands	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	2380      	movs	r3, #128	; 0x80
 80027bc:	035b      	lsls	r3, r3, #13
 80027be:	4013      	ands	r3, r2
 80027c0:	d003      	beq.n	80027ca <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80027ca:	4b18      	ldr	r3, [pc, #96]	; (800282c <HAL_GPIO_Init+0x2d8>)
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80027d0:	4b16      	ldr	r3, [pc, #88]	; (800282c <HAL_GPIO_Init+0x2d8>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	43da      	mvns	r2, r3
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	4013      	ands	r3, r2
 80027de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	2380      	movs	r3, #128	; 0x80
 80027e6:	039b      	lsls	r3, r3, #14
 80027e8:	4013      	ands	r3, r2
 80027ea:	d003      	beq.n	80027f4 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80027f4:	4b0d      	ldr	r3, [pc, #52]	; (800282c <HAL_GPIO_Init+0x2d8>)
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	3301      	adds	r3, #1
 80027fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	40da      	lsrs	r2, r3
 8002808:	1e13      	subs	r3, r2, #0
 800280a:	d000      	beq.n	800280e <HAL_GPIO_Init+0x2ba>
 800280c:	e6ae      	b.n	800256c <HAL_GPIO_Init+0x18>
  }
}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	46c0      	nop			; (mov r8, r8)
 8002812:	46bd      	mov	sp, r7
 8002814:	b006      	add	sp, #24
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40021000 	.word	0x40021000
 800281c:	40010000 	.word	0x40010000
 8002820:	50000400 	.word	0x50000400
 8002824:	50000800 	.word	0x50000800
 8002828:	50001c00 	.word	0x50001c00
 800282c:	40010400 	.word	0x40010400

08002830 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	000a      	movs	r2, r1
 800283a:	1cbb      	adds	r3, r7, #2
 800283c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	1cba      	adds	r2, r7, #2
 8002844:	8812      	ldrh	r2, [r2, #0]
 8002846:	4013      	ands	r3, r2
 8002848:	d004      	beq.n	8002854 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800284a:	230f      	movs	r3, #15
 800284c:	18fb      	adds	r3, r7, r3
 800284e:	2201      	movs	r2, #1
 8002850:	701a      	strb	r2, [r3, #0]
 8002852:	e003      	b.n	800285c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002854:	230f      	movs	r3, #15
 8002856:	18fb      	adds	r3, r7, r3
 8002858:	2200      	movs	r2, #0
 800285a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800285c:	230f      	movs	r3, #15
 800285e:	18fb      	adds	r3, r7, r3
 8002860:	781b      	ldrb	r3, [r3, #0]
}
 8002862:	0018      	movs	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	b004      	add	sp, #16
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
 8002872:	0008      	movs	r0, r1
 8002874:	0011      	movs	r1, r2
 8002876:	1cbb      	adds	r3, r7, #2
 8002878:	1c02      	adds	r2, r0, #0
 800287a:	801a      	strh	r2, [r3, #0]
 800287c:	1c7b      	adds	r3, r7, #1
 800287e:	1c0a      	adds	r2, r1, #0
 8002880:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002882:	1c7b      	adds	r3, r7, #1
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d004      	beq.n	8002894 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800288a:	1cbb      	adds	r3, r7, #2
 800288c:	881a      	ldrh	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002892:	e003      	b.n	800289c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002894:	1cbb      	adds	r3, r7, #2
 8002896:	881a      	ldrh	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800289c:	46c0      	nop			; (mov r8, r8)
 800289e:	46bd      	mov	sp, r7
 80028a0:	b002      	add	sp, #8
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e082      	b.n	80029bc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2241      	movs	r2, #65	; 0x41
 80028ba:	5c9b      	ldrb	r3, [r3, r2]
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d107      	bne.n	80028d2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2240      	movs	r2, #64	; 0x40
 80028c6:	2100      	movs	r1, #0
 80028c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7ff fc35 	bl	800213c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2241      	movs	r2, #65	; 0x41
 80028d6:	2124      	movs	r1, #36	; 0x24
 80028d8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2101      	movs	r1, #1
 80028e6:	438a      	bics	r2, r1
 80028e8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4934      	ldr	r1, [pc, #208]	; (80029c4 <HAL_I2C_Init+0x120>)
 80028f4:	400a      	ands	r2, r1
 80028f6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4931      	ldr	r1, [pc, #196]	; (80029c8 <HAL_I2C_Init+0x124>)
 8002904:	400a      	ands	r2, r1
 8002906:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d108      	bne.n	8002922 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2180      	movs	r1, #128	; 0x80
 800291a:	0209      	lsls	r1, r1, #8
 800291c:	430a      	orrs	r2, r1
 800291e:	609a      	str	r2, [r3, #8]
 8002920:	e007      	b.n	8002932 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2184      	movs	r1, #132	; 0x84
 800292c:	0209      	lsls	r1, r1, #8
 800292e:	430a      	orrs	r2, r1
 8002930:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	2b02      	cmp	r3, #2
 8002938:	d104      	bne.n	8002944 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2280      	movs	r2, #128	; 0x80
 8002940:	0112      	lsls	r2, r2, #4
 8002942:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	491f      	ldr	r1, [pc, #124]	; (80029cc <HAL_I2C_Init+0x128>)
 8002950:	430a      	orrs	r2, r1
 8002952:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	491a      	ldr	r1, [pc, #104]	; (80029c8 <HAL_I2C_Init+0x124>)
 8002960:	400a      	ands	r2, r1
 8002962:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691a      	ldr	r2, [r3, #16]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	431a      	orrs	r2, r3
 800296e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	430a      	orrs	r2, r1
 800297c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69d9      	ldr	r1, [r3, #28]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a1a      	ldr	r2, [r3, #32]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2101      	movs	r1, #1
 800299a:	430a      	orrs	r2, r1
 800299c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2241      	movs	r2, #65	; 0x41
 80029a8:	2120      	movs	r1, #32
 80029aa:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2242      	movs	r2, #66	; 0x42
 80029b6:	2100      	movs	r1, #0
 80029b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	0018      	movs	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	b002      	add	sp, #8
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	f0ffffff 	.word	0xf0ffffff
 80029c8:	ffff7fff 	.word	0xffff7fff
 80029cc:	02008000 	.word	0x02008000

080029d0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80029d0:	b590      	push	{r4, r7, lr}
 80029d2:	b089      	sub	sp, #36	; 0x24
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	0008      	movs	r0, r1
 80029da:	607a      	str	r2, [r7, #4]
 80029dc:	0019      	movs	r1, r3
 80029de:	230a      	movs	r3, #10
 80029e0:	18fb      	adds	r3, r7, r3
 80029e2:	1c02      	adds	r2, r0, #0
 80029e4:	801a      	strh	r2, [r3, #0]
 80029e6:	2308      	movs	r3, #8
 80029e8:	18fb      	adds	r3, r7, r3
 80029ea:	1c0a      	adds	r2, r1, #0
 80029ec:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2241      	movs	r2, #65	; 0x41
 80029f2:	5c9b      	ldrb	r3, [r3, r2]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b20      	cmp	r3, #32
 80029f8:	d000      	beq.n	80029fc <HAL_I2C_Master_Transmit+0x2c>
 80029fa:	e0e7      	b.n	8002bcc <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2240      	movs	r2, #64	; 0x40
 8002a00:	5c9b      	ldrb	r3, [r3, r2]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d101      	bne.n	8002a0a <HAL_I2C_Master_Transmit+0x3a>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e0e1      	b.n	8002bce <HAL_I2C_Master_Transmit+0x1fe>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2240      	movs	r2, #64	; 0x40
 8002a0e:	2101      	movs	r1, #1
 8002a10:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a12:	f7ff fce1 	bl	80023d8 <HAL_GetTick>
 8002a16:	0003      	movs	r3, r0
 8002a18:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a1a:	2380      	movs	r3, #128	; 0x80
 8002a1c:	0219      	lsls	r1, r3, #8
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	2319      	movs	r3, #25
 8002a26:	2201      	movs	r2, #1
 8002a28:	f000 f8fc 	bl	8002c24 <I2C_WaitOnFlagUntilTimeout>
 8002a2c:	1e03      	subs	r3, r0, #0
 8002a2e:	d001      	beq.n	8002a34 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e0cc      	b.n	8002bce <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2241      	movs	r2, #65	; 0x41
 8002a38:	2121      	movs	r1, #33	; 0x21
 8002a3a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2242      	movs	r2, #66	; 0x42
 8002a40:	2110      	movs	r1, #16
 8002a42:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2208      	movs	r2, #8
 8002a54:	18ba      	adds	r2, r7, r2
 8002a56:	8812      	ldrh	r2, [r2, #0]
 8002a58:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	2bff      	cmp	r3, #255	; 0xff
 8002a68:	d911      	bls.n	8002a8e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	22ff      	movs	r2, #255	; 0xff
 8002a6e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	2380      	movs	r3, #128	; 0x80
 8002a78:	045c      	lsls	r4, r3, #17
 8002a7a:	230a      	movs	r3, #10
 8002a7c:	18fb      	adds	r3, r7, r3
 8002a7e:	8819      	ldrh	r1, [r3, #0]
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	4b55      	ldr	r3, [pc, #340]	; (8002bd8 <HAL_I2C_Master_Transmit+0x208>)
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	0023      	movs	r3, r4
 8002a88:	f000 fa00 	bl	8002e8c <I2C_TransferConfig>
 8002a8c:	e075      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	2380      	movs	r3, #128	; 0x80
 8002aa0:	049c      	lsls	r4, r3, #18
 8002aa2:	230a      	movs	r3, #10
 8002aa4:	18fb      	adds	r3, r7, r3
 8002aa6:	8819      	ldrh	r1, [r3, #0]
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	4b4b      	ldr	r3, [pc, #300]	; (8002bd8 <HAL_I2C_Master_Transmit+0x208>)
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	0023      	movs	r3, r4
 8002ab0:	f000 f9ec 	bl	8002e8c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002ab4:	e061      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	0018      	movs	r0, r3
 8002abe:	f000 f8f0 	bl	8002ca2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ac2:	1e03      	subs	r3, r0, #0
 8002ac4:	d001      	beq.n	8002aca <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e081      	b.n	8002bce <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ace:	781a      	ldrb	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ada:	1c5a      	adds	r2, r3, #1
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d03a      	beq.n	8002b7a <HAL_I2C_Master_Transmit+0x1aa>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d136      	bne.n	8002b7a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	0013      	movs	r3, r2
 8002b16:	2200      	movs	r2, #0
 8002b18:	2180      	movs	r1, #128	; 0x80
 8002b1a:	f000 f883 	bl	8002c24 <I2C_WaitOnFlagUntilTimeout>
 8002b1e:	1e03      	subs	r3, r0, #0
 8002b20:	d001      	beq.n	8002b26 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e053      	b.n	8002bce <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	2bff      	cmp	r3, #255	; 0xff
 8002b2e:	d911      	bls.n	8002b54 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	22ff      	movs	r2, #255	; 0xff
 8002b34:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3a:	b2da      	uxtb	r2, r3
 8002b3c:	2380      	movs	r3, #128	; 0x80
 8002b3e:	045c      	lsls	r4, r3, #17
 8002b40:	230a      	movs	r3, #10
 8002b42:	18fb      	adds	r3, r7, r3
 8002b44:	8819      	ldrh	r1, [r3, #0]
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	2300      	movs	r3, #0
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	0023      	movs	r3, r4
 8002b4e:	f000 f99d 	bl	8002e8c <I2C_TransferConfig>
 8002b52:	e012      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	2380      	movs	r3, #128	; 0x80
 8002b66:	049c      	lsls	r4, r3, #18
 8002b68:	230a      	movs	r3, #10
 8002b6a:	18fb      	adds	r3, r7, r3
 8002b6c:	8819      	ldrh	r1, [r3, #0]
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	2300      	movs	r3, #0
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	0023      	movs	r3, r4
 8002b76:	f000 f989 	bl	8002e8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d198      	bne.n	8002ab6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b84:	697a      	ldr	r2, [r7, #20]
 8002b86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f000 f8c8 	bl	8002d20 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b90:	1e03      	subs	r3, r0, #0
 8002b92:	d001      	beq.n	8002b98 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e01a      	b.n	8002bce <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	490c      	ldr	r1, [pc, #48]	; (8002bdc <HAL_I2C_Master_Transmit+0x20c>)
 8002bac:	400a      	ands	r2, r1
 8002bae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2241      	movs	r2, #65	; 0x41
 8002bb4:	2120      	movs	r1, #32
 8002bb6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2242      	movs	r2, #66	; 0x42
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2240      	movs	r2, #64	; 0x40
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	e000      	b.n	8002bce <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002bcc:	2302      	movs	r3, #2
  }
}
 8002bce:	0018      	movs	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	b007      	add	sp, #28
 8002bd4:	bd90      	pop	{r4, r7, pc}
 8002bd6:	46c0      	nop			; (mov r8, r8)
 8002bd8:	80002000 	.word	0x80002000
 8002bdc:	fe00e800 	.word	0xfe00e800

08002be0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d103      	bne.n	8002bfe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	2201      	movs	r2, #1
 8002c06:	4013      	ands	r3, r2
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d007      	beq.n	8002c1c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699a      	ldr	r2, [r3, #24]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2101      	movs	r1, #1
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	619a      	str	r2, [r3, #24]
  }
}
 8002c1c:	46c0      	nop			; (mov r8, r8)
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	b002      	add	sp, #8
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	603b      	str	r3, [r7, #0]
 8002c30:	1dfb      	adds	r3, r7, #7
 8002c32:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c34:	e021      	b.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	d01e      	beq.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c3c:	f7ff fbcc 	bl	80023d8 <HAL_GetTick>
 8002c40:	0002      	movs	r2, r0
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d302      	bcc.n	8002c52 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d113      	bne.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c56:	2220      	movs	r2, #32
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2241      	movs	r2, #65	; 0x41
 8002c62:	2120      	movs	r1, #32
 8002c64:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2242      	movs	r2, #66	; 0x42
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2240      	movs	r2, #64	; 0x40
 8002c72:	2100      	movs	r1, #0
 8002c74:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e00f      	b.n	8002c9a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	4013      	ands	r3, r2
 8002c84:	68ba      	ldr	r2, [r7, #8]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	425a      	negs	r2, r3
 8002c8a:	4153      	adcs	r3, r2
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	001a      	movs	r2, r3
 8002c90:	1dfb      	adds	r3, r7, #7
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d0ce      	beq.n	8002c36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	b004      	add	sp, #16
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b084      	sub	sp, #16
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cae:	e02b      	b.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	68b9      	ldr	r1, [r7, #8]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f000 f86e 	bl	8002d98 <I2C_IsAcknowledgeFailed>
 8002cbc:	1e03      	subs	r3, r0, #0
 8002cbe:	d001      	beq.n	8002cc4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e029      	b.n	8002d18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	d01e      	beq.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cca:	f7ff fb85 	bl	80023d8 <HAL_GetTick>
 8002cce:	0002      	movs	r2, r0
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	68ba      	ldr	r2, [r7, #8]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d302      	bcc.n	8002ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d113      	bne.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce4:	2220      	movs	r2, #32
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2241      	movs	r2, #65	; 0x41
 8002cf0:	2120      	movs	r1, #32
 8002cf2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2242      	movs	r2, #66	; 0x42
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2240      	movs	r2, #64	; 0x40
 8002d00:	2100      	movs	r1, #0
 8002d02:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e007      	b.n	8002d18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	4013      	ands	r3, r2
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d1cc      	bne.n	8002cb0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	0018      	movs	r0, r3
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	b004      	add	sp, #16
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d2c:	e028      	b.n	8002d80 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	68b9      	ldr	r1, [r7, #8]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	0018      	movs	r0, r3
 8002d36:	f000 f82f 	bl	8002d98 <I2C_IsAcknowledgeFailed>
 8002d3a:	1e03      	subs	r3, r0, #0
 8002d3c:	d001      	beq.n	8002d42 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e026      	b.n	8002d90 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d42:	f7ff fb49 	bl	80023d8 <HAL_GetTick>
 8002d46:	0002      	movs	r2, r0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d302      	bcc.n	8002d58 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d113      	bne.n	8002d80 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5c:	2220      	movs	r2, #32
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2241      	movs	r2, #65	; 0x41
 8002d68:	2120      	movs	r1, #32
 8002d6a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2242      	movs	r2, #66	; 0x42
 8002d70:	2100      	movs	r1, #0
 8002d72:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2240      	movs	r2, #64	; 0x40
 8002d78:	2100      	movs	r1, #0
 8002d7a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e007      	b.n	8002d90 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	2220      	movs	r2, #32
 8002d88:	4013      	ands	r3, r2
 8002d8a:	2b20      	cmp	r3, #32
 8002d8c:	d1cf      	bne.n	8002d2e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	0018      	movs	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	b004      	add	sp, #16
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	2210      	movs	r2, #16
 8002dac:	4013      	ands	r3, r2
 8002dae:	2b10      	cmp	r3, #16
 8002db0:	d164      	bne.n	8002e7c <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	2380      	movs	r3, #128	; 0x80
 8002dba:	049b      	lsls	r3, r3, #18
 8002dbc:	401a      	ands	r2, r3
 8002dbe:	2380      	movs	r3, #128	; 0x80
 8002dc0:	049b      	lsls	r3, r3, #18
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d02b      	beq.n	8002e1e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2180      	movs	r1, #128	; 0x80
 8002dd2:	01c9      	lsls	r1, r1, #7
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dd8:	e021      	b.n	8002e1e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	d01e      	beq.n	8002e1e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de0:	f7ff fafa 	bl	80023d8 <HAL_GetTick>
 8002de4:	0002      	movs	r2, r0
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d302      	bcc.n	8002df6 <I2C_IsAcknowledgeFailed+0x5e>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d113      	bne.n	8002e1e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2241      	movs	r2, #65	; 0x41
 8002e06:	2120      	movs	r1, #32
 8002e08:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2242      	movs	r2, #66	; 0x42
 8002e0e:	2100      	movs	r1, #0
 8002e10:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2240      	movs	r2, #64	; 0x40
 8002e16:	2100      	movs	r1, #0
 8002e18:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e02f      	b.n	8002e7e <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	2220      	movs	r2, #32
 8002e26:	4013      	ands	r3, r2
 8002e28:	2b20      	cmp	r3, #32
 8002e2a:	d1d6      	bne.n	8002dda <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2210      	movs	r2, #16
 8002e32:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f7ff fece 	bl	8002be0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	490e      	ldr	r1, [pc, #56]	; (8002e88 <I2C_IsAcknowledgeFailed+0xf0>)
 8002e50:	400a      	ands	r2, r1
 8002e52:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e58:	2204      	movs	r2, #4
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2241      	movs	r2, #65	; 0x41
 8002e64:	2120      	movs	r1, #32
 8002e66:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2242      	movs	r2, #66	; 0x42
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2240      	movs	r2, #64	; 0x40
 8002e74:	2100      	movs	r1, #0
 8002e76:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e000      	b.n	8002e7e <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	0018      	movs	r0, r3
 8002e80:	46bd      	mov	sp, r7
 8002e82:	b004      	add	sp, #16
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	fe00e800 	.word	0xfe00e800

08002e8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e8c:	b590      	push	{r4, r7, lr}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	0008      	movs	r0, r1
 8002e96:	0011      	movs	r1, r2
 8002e98:	607b      	str	r3, [r7, #4]
 8002e9a:	240a      	movs	r4, #10
 8002e9c:	193b      	adds	r3, r7, r4
 8002e9e:	1c02      	adds	r2, r0, #0
 8002ea0:	801a      	strh	r2, [r3, #0]
 8002ea2:	2009      	movs	r0, #9
 8002ea4:	183b      	adds	r3, r7, r0
 8002ea6:	1c0a      	adds	r2, r1, #0
 8002ea8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	6a3a      	ldr	r2, [r7, #32]
 8002eb2:	0d51      	lsrs	r1, r2, #21
 8002eb4:	2280      	movs	r2, #128	; 0x80
 8002eb6:	00d2      	lsls	r2, r2, #3
 8002eb8:	400a      	ands	r2, r1
 8002eba:	490e      	ldr	r1, [pc, #56]	; (8002ef4 <I2C_TransferConfig+0x68>)
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	43d2      	mvns	r2, r2
 8002ec0:	401a      	ands	r2, r3
 8002ec2:	0011      	movs	r1, r2
 8002ec4:	193b      	adds	r3, r7, r4
 8002ec6:	881b      	ldrh	r3, [r3, #0]
 8002ec8:	059b      	lsls	r3, r3, #22
 8002eca:	0d9a      	lsrs	r2, r3, #22
 8002ecc:	183b      	adds	r3, r7, r0
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	0418      	lsls	r0, r3, #16
 8002ed2:	23ff      	movs	r3, #255	; 0xff
 8002ed4:	041b      	lsls	r3, r3, #16
 8002ed6:	4003      	ands	r3, r0
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	431a      	orrs	r2, r3
 8002ede:	6a3b      	ldr	r3, [r7, #32]
 8002ee0:	431a      	orrs	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b005      	add	sp, #20
 8002ef0:	bd90      	pop	{r4, r7, pc}
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	03ff63ff 	.word	0x03ff63ff

08002ef8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2241      	movs	r2, #65	; 0x41
 8002f06:	5c9b      	ldrb	r3, [r3, r2]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b20      	cmp	r3, #32
 8002f0c:	d138      	bne.n	8002f80 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2240      	movs	r2, #64	; 0x40
 8002f12:	5c9b      	ldrb	r3, [r3, r2]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e032      	b.n	8002f82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2240      	movs	r2, #64	; 0x40
 8002f20:	2101      	movs	r1, #1
 8002f22:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2241      	movs	r2, #65	; 0x41
 8002f28:	2124      	movs	r1, #36	; 0x24
 8002f2a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2101      	movs	r1, #1
 8002f38:	438a      	bics	r2, r1
 8002f3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4911      	ldr	r1, [pc, #68]	; (8002f8c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002f48:	400a      	ands	r2, r1
 8002f4a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6819      	ldr	r1, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	683a      	ldr	r2, [r7, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2101      	movs	r1, #1
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2241      	movs	r2, #65	; 0x41
 8002f70:	2120      	movs	r1, #32
 8002f72:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2240      	movs	r2, #64	; 0x40
 8002f78:	2100      	movs	r1, #0
 8002f7a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	e000      	b.n	8002f82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f80:	2302      	movs	r3, #2
  }
}
 8002f82:	0018      	movs	r0, r3
 8002f84:	46bd      	mov	sp, r7
 8002f86:	b002      	add	sp, #8
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	46c0      	nop			; (mov r8, r8)
 8002f8c:	ffffefff 	.word	0xffffefff

08002f90 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2241      	movs	r2, #65	; 0x41
 8002f9e:	5c9b      	ldrb	r3, [r3, r2]
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b20      	cmp	r3, #32
 8002fa4:	d139      	bne.n	800301a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2240      	movs	r2, #64	; 0x40
 8002faa:	5c9b      	ldrb	r3, [r3, r2]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d101      	bne.n	8002fb4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	e033      	b.n	800301c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2240      	movs	r2, #64	; 0x40
 8002fb8:	2101      	movs	r1, #1
 8002fba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2241      	movs	r2, #65	; 0x41
 8002fc0:	2124      	movs	r1, #36	; 0x24
 8002fc2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2101      	movs	r1, #1
 8002fd0:	438a      	bics	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4a11      	ldr	r2, [pc, #68]	; (8003024 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	021b      	lsls	r3, r3, #8
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2101      	movs	r1, #1
 8003002:	430a      	orrs	r2, r1
 8003004:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2241      	movs	r2, #65	; 0x41
 800300a:	2120      	movs	r1, #32
 800300c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2240      	movs	r2, #64	; 0x40
 8003012:	2100      	movs	r1, #0
 8003014:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003016:	2300      	movs	r3, #0
 8003018:	e000      	b.n	800301c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800301a:	2302      	movs	r3, #2
  }
}
 800301c:	0018      	movs	r0, r3
 800301e:	46bd      	mov	sp, r7
 8003020:	b004      	add	sp, #16
 8003022:	bd80      	pop	{r7, pc}
 8003024:	fffff0ff 	.word	0xfffff0ff

08003028 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 800302c:	4b04      	ldr	r3, [pc, #16]	; (8003040 <HAL_PWR_EnableBkUpAccess+0x18>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	4b03      	ldr	r3, [pc, #12]	; (8003040 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003032:	2180      	movs	r1, #128	; 0x80
 8003034:	0049      	lsls	r1, r1, #1
 8003036:	430a      	orrs	r2, r1
 8003038:	601a      	str	r2, [r3, #0]
}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40007000 	.word	0x40007000

08003044 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2
  *           @arg PWR_WAKEUP_PIN3 for stm32l07xxx and stm32l08xxx devices only.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800304c:	4b04      	ldr	r3, [pc, #16]	; (8003060 <HAL_PWR_EnableWakeUpPin+0x1c>)
 800304e:	6859      	ldr	r1, [r3, #4]
 8003050:	4b03      	ldr	r3, [pc, #12]	; (8003060 <HAL_PWR_EnableWakeUpPin+0x1c>)
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	430a      	orrs	r2, r1
 8003056:	605a      	str	r2, [r3, #4]
}
 8003058:	46c0      	nop			; (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	b002      	add	sp, #8
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40007000 	.word	0x40007000

08003064 <HAL_PWR_EnterSTANDBYMode>:
  *          - WKUP pin 3 (PE06) if enabled, for stm32l07xxx and stm32l08xxx devices only.
  *          - WKUP pin 3 (PA02) if enabled, for stm32l031xx devices only.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8003068:	4b07      	ldr	r3, [pc, #28]	; (8003088 <HAL_PWR_EnterSTANDBYMode+0x24>)
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	4b06      	ldr	r3, [pc, #24]	; (8003088 <HAL_PWR_EnterSTANDBYMode+0x24>)
 800306e:	2102      	movs	r1, #2
 8003070:	430a      	orrs	r2, r1
 8003072:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003074:	4b05      	ldr	r3, [pc, #20]	; (800308c <HAL_PWR_EnterSTANDBYMode+0x28>)
 8003076:	691a      	ldr	r2, [r3, #16]
 8003078:	4b04      	ldr	r3, [pc, #16]	; (800308c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800307a:	2104      	movs	r1, #4
 800307c:	430a      	orrs	r2, r1
 800307e:	611a      	str	r2, [r3, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8003080:	bf30      	wfi
}
 8003082:	46c0      	nop			; (mov r8, r8)
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	40007000 	.word	0x40007000
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003090:	b5b0      	push	{r4, r5, r7, lr}
 8003092:	b08a      	sub	sp, #40	; 0x28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d102      	bne.n	80030a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	f000 fb6c 	bl	800377c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030a4:	4bc8      	ldr	r3, [pc, #800]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	220c      	movs	r2, #12
 80030aa:	4013      	ands	r3, r2
 80030ac:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030ae:	4bc6      	ldr	r3, [pc, #792]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	2380      	movs	r3, #128	; 0x80
 80030b4:	025b      	lsls	r3, r3, #9
 80030b6:	4013      	ands	r3, r2
 80030b8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2201      	movs	r2, #1
 80030c0:	4013      	ands	r3, r2
 80030c2:	d100      	bne.n	80030c6 <HAL_RCC_OscConfig+0x36>
 80030c4:	e07d      	b.n	80031c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	2b08      	cmp	r3, #8
 80030ca:	d007      	beq.n	80030dc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	2b0c      	cmp	r3, #12
 80030d0:	d112      	bne.n	80030f8 <HAL_RCC_OscConfig+0x68>
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	2380      	movs	r3, #128	; 0x80
 80030d6:	025b      	lsls	r3, r3, #9
 80030d8:	429a      	cmp	r2, r3
 80030da:	d10d      	bne.n	80030f8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030dc:	4bba      	ldr	r3, [pc, #744]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	2380      	movs	r3, #128	; 0x80
 80030e2:	029b      	lsls	r3, r3, #10
 80030e4:	4013      	ands	r3, r2
 80030e6:	d100      	bne.n	80030ea <HAL_RCC_OscConfig+0x5a>
 80030e8:	e06a      	b.n	80031c0 <HAL_RCC_OscConfig+0x130>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d166      	bne.n	80031c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	f000 fb42 	bl	800377c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	2380      	movs	r3, #128	; 0x80
 80030fe:	025b      	lsls	r3, r3, #9
 8003100:	429a      	cmp	r2, r3
 8003102:	d107      	bne.n	8003114 <HAL_RCC_OscConfig+0x84>
 8003104:	4bb0      	ldr	r3, [pc, #704]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	4baf      	ldr	r3, [pc, #700]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800310a:	2180      	movs	r1, #128	; 0x80
 800310c:	0249      	lsls	r1, r1, #9
 800310e:	430a      	orrs	r2, r1
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	e027      	b.n	8003164 <HAL_RCC_OscConfig+0xd4>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	23a0      	movs	r3, #160	; 0xa0
 800311a:	02db      	lsls	r3, r3, #11
 800311c:	429a      	cmp	r2, r3
 800311e:	d10e      	bne.n	800313e <HAL_RCC_OscConfig+0xae>
 8003120:	4ba9      	ldr	r3, [pc, #676]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4ba8      	ldr	r3, [pc, #672]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003126:	2180      	movs	r1, #128	; 0x80
 8003128:	02c9      	lsls	r1, r1, #11
 800312a:	430a      	orrs	r2, r1
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	4ba6      	ldr	r3, [pc, #664]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	4ba5      	ldr	r3, [pc, #660]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003134:	2180      	movs	r1, #128	; 0x80
 8003136:	0249      	lsls	r1, r1, #9
 8003138:	430a      	orrs	r2, r1
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	e012      	b.n	8003164 <HAL_RCC_OscConfig+0xd4>
 800313e:	4ba2      	ldr	r3, [pc, #648]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	4ba1      	ldr	r3, [pc, #644]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003144:	49a1      	ldr	r1, [pc, #644]	; (80033cc <HAL_RCC_OscConfig+0x33c>)
 8003146:	400a      	ands	r2, r1
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	4b9f      	ldr	r3, [pc, #636]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	025b      	lsls	r3, r3, #9
 8003152:	4013      	ands	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4b9b      	ldr	r3, [pc, #620]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	4b9a      	ldr	r3, [pc, #616]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800315e:	499c      	ldr	r1, [pc, #624]	; (80033d0 <HAL_RCC_OscConfig+0x340>)
 8003160:	400a      	ands	r2, r1
 8003162:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d014      	beq.n	8003196 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316c:	f7ff f934 	bl	80023d8 <HAL_GetTick>
 8003170:	0003      	movs	r3, r0
 8003172:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003176:	f7ff f92f 	bl	80023d8 <HAL_GetTick>
 800317a:	0002      	movs	r2, r0
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b64      	cmp	r3, #100	; 0x64
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e2f9      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003188:	4b8f      	ldr	r3, [pc, #572]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	2380      	movs	r3, #128	; 0x80
 800318e:	029b      	lsls	r3, r3, #10
 8003190:	4013      	ands	r3, r2
 8003192:	d0f0      	beq.n	8003176 <HAL_RCC_OscConfig+0xe6>
 8003194:	e015      	b.n	80031c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003196:	f7ff f91f 	bl	80023d8 <HAL_GetTick>
 800319a:	0003      	movs	r3, r0
 800319c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031a0:	f7ff f91a 	bl	80023d8 <HAL_GetTick>
 80031a4:	0002      	movs	r2, r0
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	; 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e2e4      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80031b2:	4b85      	ldr	r3, [pc, #532]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	2380      	movs	r3, #128	; 0x80
 80031b8:	029b      	lsls	r3, r3, #10
 80031ba:	4013      	ands	r3, r2
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0x110>
 80031be:	e000      	b.n	80031c2 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2202      	movs	r2, #2
 80031c8:	4013      	ands	r3, r2
 80031ca:	d100      	bne.n	80031ce <HAL_RCC_OscConfig+0x13e>
 80031cc:	e099      	b.n	8003302 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80031d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d6:	2220      	movs	r2, #32
 80031d8:	4013      	ands	r3, r2
 80031da:	d009      	beq.n	80031f0 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80031dc:	4b7a      	ldr	r3, [pc, #488]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	4b79      	ldr	r3, [pc, #484]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80031e2:	2120      	movs	r1, #32
 80031e4:	430a      	orrs	r2, r1
 80031e6:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80031e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ea:	2220      	movs	r2, #32
 80031ec:	4393      	bics	r3, r2
 80031ee:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d005      	beq.n	8003202 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	2b0c      	cmp	r3, #12
 80031fa:	d13e      	bne.n	800327a <HAL_RCC_OscConfig+0x1ea>
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d13b      	bne.n	800327a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003202:	4b71      	ldr	r3, [pc, #452]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2204      	movs	r2, #4
 8003208:	4013      	ands	r3, r2
 800320a:	d004      	beq.n	8003216 <HAL_RCC_OscConfig+0x186>
 800320c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e2b2      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003216:	4b6c      	ldr	r3, [pc, #432]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	4a6e      	ldr	r2, [pc, #440]	; (80033d4 <HAL_RCC_OscConfig+0x344>)
 800321c:	4013      	ands	r3, r2
 800321e:	0019      	movs	r1, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	021a      	lsls	r2, r3, #8
 8003226:	4b68      	ldr	r3, [pc, #416]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003228:	430a      	orrs	r2, r1
 800322a:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800322c:	4b66      	ldr	r3, [pc, #408]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2209      	movs	r2, #9
 8003232:	4393      	bics	r3, r2
 8003234:	0019      	movs	r1, r3
 8003236:	4b64      	ldr	r3, [pc, #400]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800323a:	430a      	orrs	r2, r1
 800323c:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800323e:	f000 fbeb 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 8003242:	0001      	movs	r1, r0
 8003244:	4b60      	ldr	r3, [pc, #384]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	091b      	lsrs	r3, r3, #4
 800324a:	220f      	movs	r2, #15
 800324c:	4013      	ands	r3, r2
 800324e:	4a62      	ldr	r2, [pc, #392]	; (80033d8 <HAL_RCC_OscConfig+0x348>)
 8003250:	5cd3      	ldrb	r3, [r2, r3]
 8003252:	000a      	movs	r2, r1
 8003254:	40da      	lsrs	r2, r3
 8003256:	4b61      	ldr	r3, [pc, #388]	; (80033dc <HAL_RCC_OscConfig+0x34c>)
 8003258:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800325a:	4b61      	ldr	r3, [pc, #388]	; (80033e0 <HAL_RCC_OscConfig+0x350>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2513      	movs	r5, #19
 8003260:	197c      	adds	r4, r7, r5
 8003262:	0018      	movs	r0, r3
 8003264:	f7ff f872 	bl	800234c <HAL_InitTick>
 8003268:	0003      	movs	r3, r0
 800326a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800326c:	197b      	adds	r3, r7, r5
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d046      	beq.n	8003302 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8003274:	197b      	adds	r3, r7, r5
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	e280      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327c:	2b00      	cmp	r3, #0
 800327e:	d027      	beq.n	80032d0 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003280:	4b51      	ldr	r3, [pc, #324]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2209      	movs	r2, #9
 8003286:	4393      	bics	r3, r2
 8003288:	0019      	movs	r1, r3
 800328a:	4b4f      	ldr	r3, [pc, #316]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800328c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800328e:	430a      	orrs	r2, r1
 8003290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003292:	f7ff f8a1 	bl	80023d8 <HAL_GetTick>
 8003296:	0003      	movs	r3, r0
 8003298:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800329c:	f7ff f89c 	bl	80023d8 <HAL_GetTick>
 80032a0:	0002      	movs	r2, r0
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e266      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032ae:	4b46      	ldr	r3, [pc, #280]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2204      	movs	r2, #4
 80032b4:	4013      	ands	r3, r2
 80032b6:	d0f1      	beq.n	800329c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b8:	4b43      	ldr	r3, [pc, #268]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	4a45      	ldr	r2, [pc, #276]	; (80033d4 <HAL_RCC_OscConfig+0x344>)
 80032be:	4013      	ands	r3, r2
 80032c0:	0019      	movs	r1, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	021a      	lsls	r2, r3, #8
 80032c8:	4b3f      	ldr	r3, [pc, #252]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80032ca:	430a      	orrs	r2, r1
 80032cc:	605a      	str	r2, [r3, #4]
 80032ce:	e018      	b.n	8003302 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032d0:	4b3d      	ldr	r3, [pc, #244]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	4b3c      	ldr	r3, [pc, #240]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80032d6:	2101      	movs	r1, #1
 80032d8:	438a      	bics	r2, r1
 80032da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032dc:	f7ff f87c 	bl	80023d8 <HAL_GetTick>
 80032e0:	0003      	movs	r3, r0
 80032e2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032e6:	f7ff f877 	bl	80023d8 <HAL_GetTick>
 80032ea:	0002      	movs	r2, r0
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e241      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80032f8:	4b33      	ldr	r3, [pc, #204]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2204      	movs	r2, #4
 80032fe:	4013      	ands	r3, r2
 8003300:	d1f1      	bne.n	80032e6 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2210      	movs	r2, #16
 8003308:	4013      	ands	r3, r2
 800330a:	d100      	bne.n	800330e <HAL_RCC_OscConfig+0x27e>
 800330c:	e0a1      	b.n	8003452 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d140      	bne.n	8003396 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003314:	4b2c      	ldr	r3, [pc, #176]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	2380      	movs	r3, #128	; 0x80
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4013      	ands	r3, r2
 800331e:	d005      	beq.n	800332c <HAL_RCC_OscConfig+0x29c>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d101      	bne.n	800332c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e227      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800332c:	4b26      	ldr	r3, [pc, #152]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	4a2c      	ldr	r2, [pc, #176]	; (80033e4 <HAL_RCC_OscConfig+0x354>)
 8003332:	4013      	ands	r3, r2
 8003334:	0019      	movs	r1, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1a      	ldr	r2, [r3, #32]
 800333a:	4b23      	ldr	r3, [pc, #140]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 800333c:	430a      	orrs	r2, r1
 800333e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003340:	4b21      	ldr	r3, [pc, #132]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	021b      	lsls	r3, r3, #8
 8003346:	0a19      	lsrs	r1, r3, #8
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	061a      	lsls	r2, r3, #24
 800334e:	4b1e      	ldr	r3, [pc, #120]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003350:	430a      	orrs	r2, r1
 8003352:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	0b5b      	lsrs	r3, r3, #13
 800335a:	3301      	adds	r3, #1
 800335c:	2280      	movs	r2, #128	; 0x80
 800335e:	0212      	lsls	r2, r2, #8
 8003360:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003362:	4b19      	ldr	r3, [pc, #100]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	091b      	lsrs	r3, r3, #4
 8003368:	210f      	movs	r1, #15
 800336a:	400b      	ands	r3, r1
 800336c:	491a      	ldr	r1, [pc, #104]	; (80033d8 <HAL_RCC_OscConfig+0x348>)
 800336e:	5ccb      	ldrb	r3, [r1, r3]
 8003370:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003372:	4b1a      	ldr	r3, [pc, #104]	; (80033dc <HAL_RCC_OscConfig+0x34c>)
 8003374:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003376:	4b1a      	ldr	r3, [pc, #104]	; (80033e0 <HAL_RCC_OscConfig+0x350>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2513      	movs	r5, #19
 800337c:	197c      	adds	r4, r7, r5
 800337e:	0018      	movs	r0, r3
 8003380:	f7fe ffe4 	bl	800234c <HAL_InitTick>
 8003384:	0003      	movs	r3, r0
 8003386:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003388:	197b      	adds	r3, r7, r5
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d060      	beq.n	8003452 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8003390:	197b      	adds	r3, r7, r5
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	e1f2      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d03f      	beq.n	800341e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800339e:	4b0a      	ldr	r3, [pc, #40]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <HAL_RCC_OscConfig+0x338>)
 80033a4:	2180      	movs	r1, #128	; 0x80
 80033a6:	0049      	lsls	r1, r1, #1
 80033a8:	430a      	orrs	r2, r1
 80033aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ac:	f7ff f814 	bl	80023d8 <HAL_GetTick>
 80033b0:	0003      	movs	r3, r0
 80033b2:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80033b4:	e018      	b.n	80033e8 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033b6:	f7ff f80f 	bl	80023d8 <HAL_GetTick>
 80033ba:	0002      	movs	r2, r0
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d911      	bls.n	80033e8 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e1d9      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
 80033c8:	40021000 	.word	0x40021000
 80033cc:	fffeffff 	.word	0xfffeffff
 80033d0:	fffbffff 	.word	0xfffbffff
 80033d4:	ffffe0ff 	.word	0xffffe0ff
 80033d8:	08004e58 	.word	0x08004e58
 80033dc:	2000000c 	.word	0x2000000c
 80033e0:	20000010 	.word	0x20000010
 80033e4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80033e8:	4bc9      	ldr	r3, [pc, #804]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	2380      	movs	r3, #128	; 0x80
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	4013      	ands	r3, r2
 80033f2:	d0e0      	beq.n	80033b6 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033f4:	4bc6      	ldr	r3, [pc, #792]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	4ac6      	ldr	r2, [pc, #792]	; (8003714 <HAL_RCC_OscConfig+0x684>)
 80033fa:	4013      	ands	r3, r2
 80033fc:	0019      	movs	r1, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a1a      	ldr	r2, [r3, #32]
 8003402:	4bc3      	ldr	r3, [pc, #780]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003404:	430a      	orrs	r2, r1
 8003406:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003408:	4bc1      	ldr	r3, [pc, #772]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	021b      	lsls	r3, r3, #8
 800340e:	0a19      	lsrs	r1, r3, #8
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69db      	ldr	r3, [r3, #28]
 8003414:	061a      	lsls	r2, r3, #24
 8003416:	4bbe      	ldr	r3, [pc, #760]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003418:	430a      	orrs	r2, r1
 800341a:	605a      	str	r2, [r3, #4]
 800341c:	e019      	b.n	8003452 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800341e:	4bbc      	ldr	r3, [pc, #752]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	4bbb      	ldr	r3, [pc, #748]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003424:	49bc      	ldr	r1, [pc, #752]	; (8003718 <HAL_RCC_OscConfig+0x688>)
 8003426:	400a      	ands	r2, r1
 8003428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800342a:	f7fe ffd5 	bl	80023d8 <HAL_GetTick>
 800342e:	0003      	movs	r3, r0
 8003430:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003434:	f7fe ffd0 	bl	80023d8 <HAL_GetTick>
 8003438:	0002      	movs	r2, r0
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e19a      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003446:	4bb2      	ldr	r3, [pc, #712]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	2380      	movs	r3, #128	; 0x80
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	4013      	ands	r3, r2
 8003450:	d1f0      	bne.n	8003434 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2208      	movs	r2, #8
 8003458:	4013      	ands	r3, r2
 800345a:	d036      	beq.n	80034ca <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d019      	beq.n	8003498 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003464:	4baa      	ldr	r3, [pc, #680]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003466:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003468:	4ba9      	ldr	r3, [pc, #676]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800346a:	2101      	movs	r1, #1
 800346c:	430a      	orrs	r2, r1
 800346e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003470:	f7fe ffb2 	bl	80023d8 <HAL_GetTick>
 8003474:	0003      	movs	r3, r0
 8003476:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800347a:	f7fe ffad 	bl	80023d8 <HAL_GetTick>
 800347e:	0002      	movs	r2, r0
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e177      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800348c:	4ba0      	ldr	r3, [pc, #640]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800348e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003490:	2202      	movs	r2, #2
 8003492:	4013      	ands	r3, r2
 8003494:	d0f1      	beq.n	800347a <HAL_RCC_OscConfig+0x3ea>
 8003496:	e018      	b.n	80034ca <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003498:	4b9d      	ldr	r3, [pc, #628]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800349a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800349c:	4b9c      	ldr	r3, [pc, #624]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800349e:	2101      	movs	r1, #1
 80034a0:	438a      	bics	r2, r1
 80034a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034a4:	f7fe ff98 	bl	80023d8 <HAL_GetTick>
 80034a8:	0003      	movs	r3, r0
 80034aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80034ac:	e008      	b.n	80034c0 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034ae:	f7fe ff93 	bl	80023d8 <HAL_GetTick>
 80034b2:	0002      	movs	r2, r0
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d901      	bls.n	80034c0 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e15d      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80034c0:	4b93      	ldr	r3, [pc, #588]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80034c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034c4:	2202      	movs	r2, #2
 80034c6:	4013      	ands	r3, r2
 80034c8:	d1f1      	bne.n	80034ae <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2204      	movs	r2, #4
 80034d0:	4013      	ands	r3, r2
 80034d2:	d100      	bne.n	80034d6 <HAL_RCC_OscConfig+0x446>
 80034d4:	e0ae      	b.n	8003634 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034d6:	2023      	movs	r0, #35	; 0x23
 80034d8:	183b      	adds	r3, r7, r0
 80034da:	2200      	movs	r2, #0
 80034dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034de:	4b8c      	ldr	r3, [pc, #560]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80034e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034e2:	2380      	movs	r3, #128	; 0x80
 80034e4:	055b      	lsls	r3, r3, #21
 80034e6:	4013      	ands	r3, r2
 80034e8:	d109      	bne.n	80034fe <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ea:	4b89      	ldr	r3, [pc, #548]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80034ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034ee:	4b88      	ldr	r3, [pc, #544]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80034f0:	2180      	movs	r1, #128	; 0x80
 80034f2:	0549      	lsls	r1, r1, #21
 80034f4:	430a      	orrs	r2, r1
 80034f6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80034f8:	183b      	adds	r3, r7, r0
 80034fa:	2201      	movs	r2, #1
 80034fc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fe:	4b87      	ldr	r3, [pc, #540]	; (800371c <HAL_RCC_OscConfig+0x68c>)
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	2380      	movs	r3, #128	; 0x80
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	4013      	ands	r3, r2
 8003508:	d11a      	bne.n	8003540 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800350a:	4b84      	ldr	r3, [pc, #528]	; (800371c <HAL_RCC_OscConfig+0x68c>)
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	4b83      	ldr	r3, [pc, #524]	; (800371c <HAL_RCC_OscConfig+0x68c>)
 8003510:	2180      	movs	r1, #128	; 0x80
 8003512:	0049      	lsls	r1, r1, #1
 8003514:	430a      	orrs	r2, r1
 8003516:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003518:	f7fe ff5e 	bl	80023d8 <HAL_GetTick>
 800351c:	0003      	movs	r3, r0
 800351e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003522:	f7fe ff59 	bl	80023d8 <HAL_GetTick>
 8003526:	0002      	movs	r2, r0
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b64      	cmp	r3, #100	; 0x64
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e123      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003534:	4b79      	ldr	r3, [pc, #484]	; (800371c <HAL_RCC_OscConfig+0x68c>)
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	2380      	movs	r3, #128	; 0x80
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	4013      	ands	r3, r2
 800353e:	d0f0      	beq.n	8003522 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	2380      	movs	r3, #128	; 0x80
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	429a      	cmp	r2, r3
 800354a:	d107      	bne.n	800355c <HAL_RCC_OscConfig+0x4cc>
 800354c:	4b70      	ldr	r3, [pc, #448]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800354e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003550:	4b6f      	ldr	r3, [pc, #444]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003552:	2180      	movs	r1, #128	; 0x80
 8003554:	0049      	lsls	r1, r1, #1
 8003556:	430a      	orrs	r2, r1
 8003558:	651a      	str	r2, [r3, #80]	; 0x50
 800355a:	e031      	b.n	80035c0 <HAL_RCC_OscConfig+0x530>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10c      	bne.n	800357e <HAL_RCC_OscConfig+0x4ee>
 8003564:	4b6a      	ldr	r3, [pc, #424]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003566:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003568:	4b69      	ldr	r3, [pc, #420]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800356a:	496b      	ldr	r1, [pc, #428]	; (8003718 <HAL_RCC_OscConfig+0x688>)
 800356c:	400a      	ands	r2, r1
 800356e:	651a      	str	r2, [r3, #80]	; 0x50
 8003570:	4b67      	ldr	r3, [pc, #412]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003572:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003574:	4b66      	ldr	r3, [pc, #408]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003576:	496a      	ldr	r1, [pc, #424]	; (8003720 <HAL_RCC_OscConfig+0x690>)
 8003578:	400a      	ands	r2, r1
 800357a:	651a      	str	r2, [r3, #80]	; 0x50
 800357c:	e020      	b.n	80035c0 <HAL_RCC_OscConfig+0x530>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689a      	ldr	r2, [r3, #8]
 8003582:	23a0      	movs	r3, #160	; 0xa0
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	429a      	cmp	r2, r3
 8003588:	d10e      	bne.n	80035a8 <HAL_RCC_OscConfig+0x518>
 800358a:	4b61      	ldr	r3, [pc, #388]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800358c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800358e:	4b60      	ldr	r3, [pc, #384]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003590:	2180      	movs	r1, #128	; 0x80
 8003592:	00c9      	lsls	r1, r1, #3
 8003594:	430a      	orrs	r2, r1
 8003596:	651a      	str	r2, [r3, #80]	; 0x50
 8003598:	4b5d      	ldr	r3, [pc, #372]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800359a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800359c:	4b5c      	ldr	r3, [pc, #368]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800359e:	2180      	movs	r1, #128	; 0x80
 80035a0:	0049      	lsls	r1, r1, #1
 80035a2:	430a      	orrs	r2, r1
 80035a4:	651a      	str	r2, [r3, #80]	; 0x50
 80035a6:	e00b      	b.n	80035c0 <HAL_RCC_OscConfig+0x530>
 80035a8:	4b59      	ldr	r3, [pc, #356]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80035aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035ac:	4b58      	ldr	r3, [pc, #352]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80035ae:	495a      	ldr	r1, [pc, #360]	; (8003718 <HAL_RCC_OscConfig+0x688>)
 80035b0:	400a      	ands	r2, r1
 80035b2:	651a      	str	r2, [r3, #80]	; 0x50
 80035b4:	4b56      	ldr	r3, [pc, #344]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80035b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035b8:	4b55      	ldr	r3, [pc, #340]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80035ba:	4959      	ldr	r1, [pc, #356]	; (8003720 <HAL_RCC_OscConfig+0x690>)
 80035bc:	400a      	ands	r2, r1
 80035be:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d015      	beq.n	80035f4 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035c8:	f7fe ff06 	bl	80023d8 <HAL_GetTick>
 80035cc:	0003      	movs	r3, r0
 80035ce:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035d0:	e009      	b.n	80035e6 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035d2:	f7fe ff01 	bl	80023d8 <HAL_GetTick>
 80035d6:	0002      	movs	r2, r0
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	4a51      	ldr	r2, [pc, #324]	; (8003724 <HAL_RCC_OscConfig+0x694>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e0ca      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035e6:	4b4a      	ldr	r3, [pc, #296]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80035e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035ea:	2380      	movs	r3, #128	; 0x80
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4013      	ands	r3, r2
 80035f0:	d0ef      	beq.n	80035d2 <HAL_RCC_OscConfig+0x542>
 80035f2:	e014      	b.n	800361e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035f4:	f7fe fef0 	bl	80023d8 <HAL_GetTick>
 80035f8:	0003      	movs	r3, r0
 80035fa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80035fc:	e009      	b.n	8003612 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035fe:	f7fe feeb 	bl	80023d8 <HAL_GetTick>
 8003602:	0002      	movs	r2, r0
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	4a46      	ldr	r2, [pc, #280]	; (8003724 <HAL_RCC_OscConfig+0x694>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e0b4      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003612:	4b3f      	ldr	r3, [pc, #252]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003614:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003616:	2380      	movs	r3, #128	; 0x80
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4013      	ands	r3, r2
 800361c:	d1ef      	bne.n	80035fe <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800361e:	2323      	movs	r3, #35	; 0x23
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d105      	bne.n	8003634 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003628:	4b39      	ldr	r3, [pc, #228]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800362a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800362c:	4b38      	ldr	r3, [pc, #224]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800362e:	493e      	ldr	r1, [pc, #248]	; (8003728 <HAL_RCC_OscConfig+0x698>)
 8003630:	400a      	ands	r2, r1
 8003632:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	2b00      	cmp	r3, #0
 800363a:	d100      	bne.n	800363e <HAL_RCC_OscConfig+0x5ae>
 800363c:	e09d      	b.n	800377a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	2b0c      	cmp	r3, #12
 8003642:	d100      	bne.n	8003646 <HAL_RCC_OscConfig+0x5b6>
 8003644:	e076      	b.n	8003734 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364a:	2b02      	cmp	r3, #2
 800364c:	d145      	bne.n	80036da <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800364e:	4b30      	ldr	r3, [pc, #192]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	4b2f      	ldr	r3, [pc, #188]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003654:	4935      	ldr	r1, [pc, #212]	; (800372c <HAL_RCC_OscConfig+0x69c>)
 8003656:	400a      	ands	r2, r1
 8003658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365a:	f7fe febd 	bl	80023d8 <HAL_GetTick>
 800365e:	0003      	movs	r3, r0
 8003660:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003664:	f7fe feb8 	bl	80023d8 <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e082      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003676:	4b26      	ldr	r3, [pc, #152]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	2380      	movs	r3, #128	; 0x80
 800367c:	049b      	lsls	r3, r3, #18
 800367e:	4013      	ands	r3, r2
 8003680:	d1f0      	bne.n	8003664 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003682:	4b23      	ldr	r3, [pc, #140]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	4a2a      	ldr	r2, [pc, #168]	; (8003730 <HAL_RCC_OscConfig+0x6a0>)
 8003688:	4013      	ands	r3, r2
 800368a:	0019      	movs	r1, r3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003694:	431a      	orrs	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	431a      	orrs	r2, r3
 800369c:	4b1c      	ldr	r3, [pc, #112]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 800369e:	430a      	orrs	r2, r1
 80036a0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036a2:	4b1b      	ldr	r3, [pc, #108]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	4b1a      	ldr	r3, [pc, #104]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80036a8:	2180      	movs	r1, #128	; 0x80
 80036aa:	0449      	lsls	r1, r1, #17
 80036ac:	430a      	orrs	r2, r1
 80036ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b0:	f7fe fe92 	bl	80023d8 <HAL_GetTick>
 80036b4:	0003      	movs	r3, r0
 80036b6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80036b8:	e008      	b.n	80036cc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036ba:	f7fe fe8d 	bl	80023d8 <HAL_GetTick>
 80036be:	0002      	movs	r2, r0
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e057      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80036cc:	4b10      	ldr	r3, [pc, #64]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	049b      	lsls	r3, r3, #18
 80036d4:	4013      	ands	r3, r2
 80036d6:	d0f0      	beq.n	80036ba <HAL_RCC_OscConfig+0x62a>
 80036d8:	e04f      	b.n	800377a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036da:	4b0d      	ldr	r3, [pc, #52]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	4b0c      	ldr	r3, [pc, #48]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 80036e0:	4912      	ldr	r1, [pc, #72]	; (800372c <HAL_RCC_OscConfig+0x69c>)
 80036e2:	400a      	ands	r2, r1
 80036e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e6:	f7fe fe77 	bl	80023d8 <HAL_GetTick>
 80036ea:	0003      	movs	r3, r0
 80036ec:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036f0:	f7fe fe72 	bl	80023d8 <HAL_GetTick>
 80036f4:	0002      	movs	r2, r0
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e03c      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003702:	4b03      	ldr	r3, [pc, #12]	; (8003710 <HAL_RCC_OscConfig+0x680>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	2380      	movs	r3, #128	; 0x80
 8003708:	049b      	lsls	r3, r3, #18
 800370a:	4013      	ands	r3, r2
 800370c:	d1f0      	bne.n	80036f0 <HAL_RCC_OscConfig+0x660>
 800370e:	e034      	b.n	800377a <HAL_RCC_OscConfig+0x6ea>
 8003710:	40021000 	.word	0x40021000
 8003714:	ffff1fff 	.word	0xffff1fff
 8003718:	fffffeff 	.word	0xfffffeff
 800371c:	40007000 	.word	0x40007000
 8003720:	fffffbff 	.word	0xfffffbff
 8003724:	00001388 	.word	0x00001388
 8003728:	efffffff 	.word	0xefffffff
 800372c:	feffffff 	.word	0xfeffffff
 8003730:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e01d      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003740:	4b10      	ldr	r3, [pc, #64]	; (8003784 <HAL_RCC_OscConfig+0x6f4>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	2380      	movs	r3, #128	; 0x80
 800374a:	025b      	lsls	r3, r3, #9
 800374c:	401a      	ands	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003752:	429a      	cmp	r2, r3
 8003754:	d10f      	bne.n	8003776 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	23f0      	movs	r3, #240	; 0xf0
 800375a:	039b      	lsls	r3, r3, #14
 800375c:	401a      	ands	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003762:	429a      	cmp	r2, r3
 8003764:	d107      	bne.n	8003776 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	23c0      	movs	r3, #192	; 0xc0
 800376a:	041b      	lsls	r3, r3, #16
 800376c:	401a      	ands	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003772:	429a      	cmp	r2, r3
 8003774:	d001      	beq.n	800377a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	0018      	movs	r0, r3
 800377e:	46bd      	mov	sp, r7
 8003780:	b00a      	add	sp, #40	; 0x28
 8003782:	bdb0      	pop	{r4, r5, r7, pc}
 8003784:	40021000 	.word	0x40021000

08003788 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003788:	b5b0      	push	{r4, r5, r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e128      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800379c:	4b96      	ldr	r3, [pc, #600]	; (80039f8 <HAL_RCC_ClockConfig+0x270>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2201      	movs	r2, #1
 80037a2:	4013      	ands	r3, r2
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d91e      	bls.n	80037e8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037aa:	4b93      	ldr	r3, [pc, #588]	; (80039f8 <HAL_RCC_ClockConfig+0x270>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2201      	movs	r2, #1
 80037b0:	4393      	bics	r3, r2
 80037b2:	0019      	movs	r1, r3
 80037b4:	4b90      	ldr	r3, [pc, #576]	; (80039f8 <HAL_RCC_ClockConfig+0x270>)
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80037bc:	f7fe fe0c 	bl	80023d8 <HAL_GetTick>
 80037c0:	0003      	movs	r3, r0
 80037c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c4:	e009      	b.n	80037da <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037c6:	f7fe fe07 	bl	80023d8 <HAL_GetTick>
 80037ca:	0002      	movs	r2, r0
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	4a8a      	ldr	r2, [pc, #552]	; (80039fc <HAL_RCC_ClockConfig+0x274>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e109      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037da:	4b87      	ldr	r3, [pc, #540]	; (80039f8 <HAL_RCC_ClockConfig+0x270>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2201      	movs	r2, #1
 80037e0:	4013      	ands	r3, r2
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d1ee      	bne.n	80037c6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2202      	movs	r2, #2
 80037ee:	4013      	ands	r3, r2
 80037f0:	d009      	beq.n	8003806 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037f2:	4b83      	ldr	r3, [pc, #524]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	22f0      	movs	r2, #240	; 0xf0
 80037f8:	4393      	bics	r3, r2
 80037fa:	0019      	movs	r1, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	4b7f      	ldr	r3, [pc, #508]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 8003802:	430a      	orrs	r2, r1
 8003804:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2201      	movs	r2, #1
 800380c:	4013      	ands	r3, r2
 800380e:	d100      	bne.n	8003812 <HAL_RCC_ClockConfig+0x8a>
 8003810:	e089      	b.n	8003926 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d107      	bne.n	800382a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800381a:	4b79      	ldr	r3, [pc, #484]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	2380      	movs	r3, #128	; 0x80
 8003820:	029b      	lsls	r3, r3, #10
 8003822:	4013      	ands	r3, r2
 8003824:	d120      	bne.n	8003868 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e0e1      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b03      	cmp	r3, #3
 8003830:	d107      	bne.n	8003842 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003832:	4b73      	ldr	r3, [pc, #460]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	2380      	movs	r3, #128	; 0x80
 8003838:	049b      	lsls	r3, r3, #18
 800383a:	4013      	ands	r3, r2
 800383c:	d114      	bne.n	8003868 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e0d5      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d106      	bne.n	8003858 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800384a:	4b6d      	ldr	r3, [pc, #436]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2204      	movs	r2, #4
 8003850:	4013      	ands	r3, r2
 8003852:	d109      	bne.n	8003868 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e0ca      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003858:	4b69      	ldr	r3, [pc, #420]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	2380      	movs	r3, #128	; 0x80
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	4013      	ands	r3, r2
 8003862:	d101      	bne.n	8003868 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e0c2      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003868:	4b65      	ldr	r3, [pc, #404]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	2203      	movs	r2, #3
 800386e:	4393      	bics	r3, r2
 8003870:	0019      	movs	r1, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685a      	ldr	r2, [r3, #4]
 8003876:	4b62      	ldr	r3, [pc, #392]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 8003878:	430a      	orrs	r2, r1
 800387a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800387c:	f7fe fdac 	bl	80023d8 <HAL_GetTick>
 8003880:	0003      	movs	r3, r0
 8003882:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	2b02      	cmp	r3, #2
 800388a:	d111      	bne.n	80038b0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800388c:	e009      	b.n	80038a2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800388e:	f7fe fda3 	bl	80023d8 <HAL_GetTick>
 8003892:	0002      	movs	r2, r0
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	4a58      	ldr	r2, [pc, #352]	; (80039fc <HAL_RCC_ClockConfig+0x274>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e0a5      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80038a2:	4b57      	ldr	r3, [pc, #348]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	220c      	movs	r2, #12
 80038a8:	4013      	ands	r3, r2
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d1ef      	bne.n	800388e <HAL_RCC_ClockConfig+0x106>
 80038ae:	e03a      	b.n	8003926 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	2b03      	cmp	r3, #3
 80038b6:	d111      	bne.n	80038dc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038b8:	e009      	b.n	80038ce <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038ba:	f7fe fd8d 	bl	80023d8 <HAL_GetTick>
 80038be:	0002      	movs	r2, r0
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	4a4d      	ldr	r2, [pc, #308]	; (80039fc <HAL_RCC_ClockConfig+0x274>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e08f      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038ce:	4b4c      	ldr	r3, [pc, #304]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	220c      	movs	r2, #12
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b0c      	cmp	r3, #12
 80038d8:	d1ef      	bne.n	80038ba <HAL_RCC_ClockConfig+0x132>
 80038da:	e024      	b.n	8003926 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d11b      	bne.n	800391c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80038e4:	e009      	b.n	80038fa <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e6:	f7fe fd77 	bl	80023d8 <HAL_GetTick>
 80038ea:	0002      	movs	r2, r0
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	4a42      	ldr	r2, [pc, #264]	; (80039fc <HAL_RCC_ClockConfig+0x274>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e079      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80038fa:	4b41      	ldr	r3, [pc, #260]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	220c      	movs	r2, #12
 8003900:	4013      	ands	r3, r2
 8003902:	2b04      	cmp	r3, #4
 8003904:	d1ef      	bne.n	80038e6 <HAL_RCC_ClockConfig+0x15e>
 8003906:	e00e      	b.n	8003926 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003908:	f7fe fd66 	bl	80023d8 <HAL_GetTick>
 800390c:	0002      	movs	r2, r0
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	4a3a      	ldr	r2, [pc, #232]	; (80039fc <HAL_RCC_ClockConfig+0x274>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d901      	bls.n	800391c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e068      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800391c:	4b38      	ldr	r3, [pc, #224]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	220c      	movs	r2, #12
 8003922:	4013      	ands	r3, r2
 8003924:	d1f0      	bne.n	8003908 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003926:	4b34      	ldr	r3, [pc, #208]	; (80039f8 <HAL_RCC_ClockConfig+0x270>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2201      	movs	r2, #1
 800392c:	4013      	ands	r3, r2
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	429a      	cmp	r2, r3
 8003932:	d21e      	bcs.n	8003972 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003934:	4b30      	ldr	r3, [pc, #192]	; (80039f8 <HAL_RCC_ClockConfig+0x270>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2201      	movs	r2, #1
 800393a:	4393      	bics	r3, r2
 800393c:	0019      	movs	r1, r3
 800393e:	4b2e      	ldr	r3, [pc, #184]	; (80039f8 <HAL_RCC_ClockConfig+0x270>)
 8003940:	683a      	ldr	r2, [r7, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003946:	f7fe fd47 	bl	80023d8 <HAL_GetTick>
 800394a:	0003      	movs	r3, r0
 800394c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800394e:	e009      	b.n	8003964 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003950:	f7fe fd42 	bl	80023d8 <HAL_GetTick>
 8003954:	0002      	movs	r2, r0
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	4a28      	ldr	r2, [pc, #160]	; (80039fc <HAL_RCC_ClockConfig+0x274>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d901      	bls.n	8003964 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e044      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003964:	4b24      	ldr	r3, [pc, #144]	; (80039f8 <HAL_RCC_ClockConfig+0x270>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2201      	movs	r2, #1
 800396a:	4013      	ands	r3, r2
 800396c:	683a      	ldr	r2, [r7, #0]
 800396e:	429a      	cmp	r2, r3
 8003970:	d1ee      	bne.n	8003950 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2204      	movs	r2, #4
 8003978:	4013      	ands	r3, r2
 800397a:	d009      	beq.n	8003990 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800397c:	4b20      	ldr	r3, [pc, #128]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	4a20      	ldr	r2, [pc, #128]	; (8003a04 <HAL_RCC_ClockConfig+0x27c>)
 8003982:	4013      	ands	r3, r2
 8003984:	0019      	movs	r1, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 800398c:	430a      	orrs	r2, r1
 800398e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2208      	movs	r2, #8
 8003996:	4013      	ands	r3, r2
 8003998:	d00a      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800399a:	4b19      	ldr	r3, [pc, #100]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	4a1a      	ldr	r2, [pc, #104]	; (8003a08 <HAL_RCC_ClockConfig+0x280>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	0019      	movs	r1, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	00da      	lsls	r2, r3, #3
 80039aa:	4b15      	ldr	r3, [pc, #84]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 80039ac:	430a      	orrs	r2, r1
 80039ae:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039b0:	f000 f832 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 80039b4:	0001      	movs	r1, r0
 80039b6:	4b12      	ldr	r3, [pc, #72]	; (8003a00 <HAL_RCC_ClockConfig+0x278>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	091b      	lsrs	r3, r3, #4
 80039bc:	220f      	movs	r2, #15
 80039be:	4013      	ands	r3, r2
 80039c0:	4a12      	ldr	r2, [pc, #72]	; (8003a0c <HAL_RCC_ClockConfig+0x284>)
 80039c2:	5cd3      	ldrb	r3, [r2, r3]
 80039c4:	000a      	movs	r2, r1
 80039c6:	40da      	lsrs	r2, r3
 80039c8:	4b11      	ldr	r3, [pc, #68]	; (8003a10 <HAL_RCC_ClockConfig+0x288>)
 80039ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039cc:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <HAL_RCC_ClockConfig+0x28c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	250b      	movs	r5, #11
 80039d2:	197c      	adds	r4, r7, r5
 80039d4:	0018      	movs	r0, r3
 80039d6:	f7fe fcb9 	bl	800234c <HAL_InitTick>
 80039da:	0003      	movs	r3, r0
 80039dc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80039de:	197b      	adds	r3, r7, r5
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d002      	beq.n	80039ec <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80039e6:	197b      	adds	r3, r7, r5
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	e000      	b.n	80039ee <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	0018      	movs	r0, r3
 80039f0:	46bd      	mov	sp, r7
 80039f2:	b004      	add	sp, #16
 80039f4:	bdb0      	pop	{r4, r5, r7, pc}
 80039f6:	46c0      	nop			; (mov r8, r8)
 80039f8:	40022000 	.word	0x40022000
 80039fc:	00001388 	.word	0x00001388
 8003a00:	40021000 	.word	0x40021000
 8003a04:	fffff8ff 	.word	0xfffff8ff
 8003a08:	ffffc7ff 	.word	0xffffc7ff
 8003a0c:	08004e58 	.word	0x08004e58
 8003a10:	2000000c 	.word	0x2000000c
 8003a14:	20000010 	.word	0x20000010

08003a18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a18:	b5b0      	push	{r4, r5, r7, lr}
 8003a1a:	b08e      	sub	sp, #56	; 0x38
 8003a1c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003a1e:	4b4c      	ldr	r3, [pc, #304]	; (8003b50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a26:	230c      	movs	r3, #12
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b0c      	cmp	r3, #12
 8003a2c:	d014      	beq.n	8003a58 <HAL_RCC_GetSysClockFreq+0x40>
 8003a2e:	d900      	bls.n	8003a32 <HAL_RCC_GetSysClockFreq+0x1a>
 8003a30:	e07b      	b.n	8003b2a <HAL_RCC_GetSysClockFreq+0x112>
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d002      	beq.n	8003a3c <HAL_RCC_GetSysClockFreq+0x24>
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d00b      	beq.n	8003a52 <HAL_RCC_GetSysClockFreq+0x3a>
 8003a3a:	e076      	b.n	8003b2a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003a3c:	4b44      	ldr	r3, [pc, #272]	; (8003b50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2210      	movs	r2, #16
 8003a42:	4013      	ands	r3, r2
 8003a44:	d002      	beq.n	8003a4c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003a46:	4b43      	ldr	r3, [pc, #268]	; (8003b54 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003a48:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003a4a:	e07c      	b.n	8003b46 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003a4c:	4b42      	ldr	r3, [pc, #264]	; (8003b58 <HAL_RCC_GetSysClockFreq+0x140>)
 8003a4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003a50:	e079      	b.n	8003b46 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a52:	4b42      	ldr	r3, [pc, #264]	; (8003b5c <HAL_RCC_GetSysClockFreq+0x144>)
 8003a54:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003a56:	e076      	b.n	8003b46 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a5a:	0c9a      	lsrs	r2, r3, #18
 8003a5c:	230f      	movs	r3, #15
 8003a5e:	401a      	ands	r2, r3
 8003a60:	4b3f      	ldr	r3, [pc, #252]	; (8003b60 <HAL_RCC_GetSysClockFreq+0x148>)
 8003a62:	5c9b      	ldrb	r3, [r3, r2]
 8003a64:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a68:	0d9a      	lsrs	r2, r3, #22
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	3301      	adds	r3, #1
 8003a70:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a72:	4b37      	ldr	r3, [pc, #220]	; (8003b50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003a74:	68da      	ldr	r2, [r3, #12]
 8003a76:	2380      	movs	r3, #128	; 0x80
 8003a78:	025b      	lsls	r3, r3, #9
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	d01a      	beq.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a80:	61bb      	str	r3, [r7, #24]
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
 8003a86:	4a35      	ldr	r2, [pc, #212]	; (8003b5c <HAL_RCC_GetSysClockFreq+0x144>)
 8003a88:	2300      	movs	r3, #0
 8003a8a:	69b8      	ldr	r0, [r7, #24]
 8003a8c:	69f9      	ldr	r1, [r7, #28]
 8003a8e:	f7fc fcd1 	bl	8000434 <__aeabi_lmul>
 8003a92:	0002      	movs	r2, r0
 8003a94:	000b      	movs	r3, r1
 8003a96:	0010      	movs	r0, r2
 8003a98:	0019      	movs	r1, r3
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f7fc fca5 	bl	80003f4 <__aeabi_uldivmod>
 8003aaa:	0002      	movs	r2, r0
 8003aac:	000b      	movs	r3, r1
 8003aae:	0013      	movs	r3, r2
 8003ab0:	637b      	str	r3, [r7, #52]	; 0x34
 8003ab2:	e037      	b.n	8003b24 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003ab4:	4b26      	ldr	r3, [pc, #152]	; (8003b50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2210      	movs	r2, #16
 8003aba:	4013      	ands	r3, r2
 8003abc:	d01a      	beq.n	8003af4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac0:	60bb      	str	r3, [r7, #8]
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	4a23      	ldr	r2, [pc, #140]	; (8003b54 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003ac8:	2300      	movs	r3, #0
 8003aca:	68b8      	ldr	r0, [r7, #8]
 8003acc:	68f9      	ldr	r1, [r7, #12]
 8003ace:	f7fc fcb1 	bl	8000434 <__aeabi_lmul>
 8003ad2:	0002      	movs	r2, r0
 8003ad4:	000b      	movs	r3, r1
 8003ad6:	0010      	movs	r0, r2
 8003ad8:	0019      	movs	r1, r3
 8003ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003adc:	603b      	str	r3, [r7, #0]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	607b      	str	r3, [r7, #4]
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f7fc fc85 	bl	80003f4 <__aeabi_uldivmod>
 8003aea:	0002      	movs	r2, r0
 8003aec:	000b      	movs	r3, r1
 8003aee:	0013      	movs	r3, r2
 8003af0:	637b      	str	r3, [r7, #52]	; 0x34
 8003af2:	e017      	b.n	8003b24 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af6:	0018      	movs	r0, r3
 8003af8:	2300      	movs	r3, #0
 8003afa:	0019      	movs	r1, r3
 8003afc:	4a16      	ldr	r2, [pc, #88]	; (8003b58 <HAL_RCC_GetSysClockFreq+0x140>)
 8003afe:	2300      	movs	r3, #0
 8003b00:	f7fc fc98 	bl	8000434 <__aeabi_lmul>
 8003b04:	0002      	movs	r2, r0
 8003b06:	000b      	movs	r3, r1
 8003b08:	0010      	movs	r0, r2
 8003b0a:	0019      	movs	r1, r3
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0e:	001c      	movs	r4, r3
 8003b10:	2300      	movs	r3, #0
 8003b12:	001d      	movs	r5, r3
 8003b14:	0022      	movs	r2, r4
 8003b16:	002b      	movs	r3, r5
 8003b18:	f7fc fc6c 	bl	80003f4 <__aeabi_uldivmod>
 8003b1c:	0002      	movs	r2, r0
 8003b1e:	000b      	movs	r3, r1
 8003b20:	0013      	movs	r3, r2
 8003b22:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b26:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003b28:	e00d      	b.n	8003b46 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003b2a:	4b09      	ldr	r3, [pc, #36]	; (8003b50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	0b5b      	lsrs	r3, r3, #13
 8003b30:	2207      	movs	r2, #7
 8003b32:	4013      	ands	r3, r2
 8003b34:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003b36:	6a3b      	ldr	r3, [r7, #32]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	2280      	movs	r2, #128	; 0x80
 8003b3c:	0212      	lsls	r2, r2, #8
 8003b3e:	409a      	lsls	r2, r3
 8003b40:	0013      	movs	r3, r2
 8003b42:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003b44:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003b48:	0018      	movs	r0, r3
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	b00e      	add	sp, #56	; 0x38
 8003b4e:	bdb0      	pop	{r4, r5, r7, pc}
 8003b50:	40021000 	.word	0x40021000
 8003b54:	003d0900 	.word	0x003d0900
 8003b58:	00f42400 	.word	0x00f42400
 8003b5c:	007a1200 	.word	0x007a1200
 8003b60:	08004e70 	.word	0x08004e70

08003b64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b68:	4b02      	ldr	r3, [pc, #8]	; (8003b74 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
}
 8003b6c:	0018      	movs	r0, r3
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	46c0      	nop			; (mov r8, r8)
 8003b74:	2000000c 	.word	0x2000000c

08003b78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b7c:	f7ff fff2 	bl	8003b64 <HAL_RCC_GetHCLKFreq>
 8003b80:	0001      	movs	r1, r0
 8003b82:	4b06      	ldr	r3, [pc, #24]	; (8003b9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	0a1b      	lsrs	r3, r3, #8
 8003b88:	2207      	movs	r2, #7
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	4a04      	ldr	r2, [pc, #16]	; (8003ba0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b8e:	5cd3      	ldrb	r3, [r2, r3]
 8003b90:	40d9      	lsrs	r1, r3
 8003b92:	000b      	movs	r3, r1
}
 8003b94:	0018      	movs	r0, r3
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	08004e68 	.word	0x08004e68

08003ba4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ba8:	f7ff ffdc 	bl	8003b64 <HAL_RCC_GetHCLKFreq>
 8003bac:	0001      	movs	r1, r0
 8003bae:	4b06      	ldr	r3, [pc, #24]	; (8003bc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	0adb      	lsrs	r3, r3, #11
 8003bb4:	2207      	movs	r2, #7
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	4a04      	ldr	r2, [pc, #16]	; (8003bcc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003bba:	5cd3      	ldrb	r3, [r2, r3]
 8003bbc:	40d9      	lsrs	r1, r3
 8003bbe:	000b      	movs	r3, r1
}
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	46c0      	nop			; (mov r8, r8)
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	08004e68 	.word	0x08004e68

08003bd0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003bd8:	2017      	movs	r0, #23
 8003bda:	183b      	adds	r3, r7, r0
 8003bdc:	2200      	movs	r2, #0
 8003bde:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2220      	movs	r2, #32
 8003be6:	4013      	ands	r3, r2
 8003be8:	d100      	bne.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003bea:	e0c2      	b.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bec:	4b81      	ldr	r3, [pc, #516]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003bee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bf0:	2380      	movs	r3, #128	; 0x80
 8003bf2:	055b      	lsls	r3, r3, #21
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d109      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bf8:	4b7e      	ldr	r3, [pc, #504]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003bfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bfc:	4b7d      	ldr	r3, [pc, #500]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003bfe:	2180      	movs	r1, #128	; 0x80
 8003c00:	0549      	lsls	r1, r1, #21
 8003c02:	430a      	orrs	r2, r1
 8003c04:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003c06:	183b      	adds	r3, r7, r0
 8003c08:	2201      	movs	r2, #1
 8003c0a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0c:	4b7a      	ldr	r3, [pc, #488]	; (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	2380      	movs	r3, #128	; 0x80
 8003c12:	005b      	lsls	r3, r3, #1
 8003c14:	4013      	ands	r3, r2
 8003c16:	d11a      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c18:	4b77      	ldr	r3, [pc, #476]	; (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	4b76      	ldr	r3, [pc, #472]	; (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003c1e:	2180      	movs	r1, #128	; 0x80
 8003c20:	0049      	lsls	r1, r1, #1
 8003c22:	430a      	orrs	r2, r1
 8003c24:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c26:	f7fe fbd7 	bl	80023d8 <HAL_GetTick>
 8003c2a:	0003      	movs	r3, r0
 8003c2c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c2e:	e008      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c30:	f7fe fbd2 	bl	80023d8 <HAL_GetTick>
 8003c34:	0002      	movs	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b64      	cmp	r3, #100	; 0x64
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e0d4      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c42:	4b6d      	ldr	r3, [pc, #436]	; (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	2380      	movs	r3, #128	; 0x80
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d0f0      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003c4e:	4b69      	ldr	r3, [pc, #420]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	23c0      	movs	r3, #192	; 0xc0
 8003c54:	039b      	lsls	r3, r3, #14
 8003c56:	4013      	ands	r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	23c0      	movs	r3, #192	; 0xc0
 8003c60:	039b      	lsls	r3, r3, #14
 8003c62:	4013      	ands	r3, r2
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d013      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	23c0      	movs	r3, #192	; 0xc0
 8003c70:	029b      	lsls	r3, r3, #10
 8003c72:	401a      	ands	r2, r3
 8003c74:	23c0      	movs	r3, #192	; 0xc0
 8003c76:	029b      	lsls	r3, r3, #10
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d10a      	bne.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003c7c:	4b5d      	ldr	r3, [pc, #372]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	2380      	movs	r3, #128	; 0x80
 8003c82:	029b      	lsls	r3, r3, #10
 8003c84:	401a      	ands	r2, r3
 8003c86:	2380      	movs	r3, #128	; 0x80
 8003c88:	029b      	lsls	r3, r3, #10
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d101      	bne.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e0ac      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003c92:	4b58      	ldr	r3, [pc, #352]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003c94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003c96:	23c0      	movs	r3, #192	; 0xc0
 8003c98:	029b      	lsls	r3, r3, #10
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d03b      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	23c0      	movs	r3, #192	; 0xc0
 8003caa:	029b      	lsls	r3, r3, #10
 8003cac:	4013      	ands	r3, r2
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d033      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	4013      	ands	r3, r2
 8003cbc:	d02e      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003cbe:	4b4d      	ldr	r3, [pc, #308]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cc2:	4a4e      	ldr	r2, [pc, #312]	; (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cc8:	4b4a      	ldr	r3, [pc, #296]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003cca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ccc:	4b49      	ldr	r3, [pc, #292]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003cce:	2180      	movs	r1, #128	; 0x80
 8003cd0:	0309      	lsls	r1, r1, #12
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cd6:	4b47      	ldr	r3, [pc, #284]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003cd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003cda:	4b46      	ldr	r3, [pc, #280]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003cdc:	4948      	ldr	r1, [pc, #288]	; (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003cde:	400a      	ands	r2, r1
 8003ce0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003ce2:	4b44      	ldr	r3, [pc, #272]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	2380      	movs	r3, #128	; 0x80
 8003cec:	005b      	lsls	r3, r3, #1
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d014      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf2:	f7fe fb71 	bl	80023d8 <HAL_GetTick>
 8003cf6:	0003      	movs	r3, r0
 8003cf8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cfa:	e009      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cfc:	f7fe fb6c 	bl	80023d8 <HAL_GetTick>
 8003d00:	0002      	movs	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	4a3f      	ldr	r2, [pc, #252]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e06d      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d10:	4b38      	ldr	r3, [pc, #224]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d0ef      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	23c0      	movs	r3, #192	; 0xc0
 8003d22:	029b      	lsls	r3, r3, #10
 8003d24:	401a      	ands	r2, r3
 8003d26:	23c0      	movs	r3, #192	; 0xc0
 8003d28:	029b      	lsls	r3, r3, #10
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d10c      	bne.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003d2e:	4b31      	ldr	r3, [pc, #196]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a35      	ldr	r2, [pc, #212]	; (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	0019      	movs	r1, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	23c0      	movs	r3, #192	; 0xc0
 8003d3e:	039b      	lsls	r3, r3, #14
 8003d40:	401a      	ands	r2, r3
 8003d42:	4b2c      	ldr	r3, [pc, #176]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d44:	430a      	orrs	r2, r1
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	4b2a      	ldr	r3, [pc, #168]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d4a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	23c0      	movs	r3, #192	; 0xc0
 8003d52:	029b      	lsls	r3, r3, #10
 8003d54:	401a      	ands	r2, r3
 8003d56:	4b27      	ldr	r3, [pc, #156]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d5c:	2317      	movs	r3, #23
 8003d5e:	18fb      	adds	r3, r7, r3
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d105      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d66:	4b23      	ldr	r3, [pc, #140]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d6a:	4b22      	ldr	r3, [pc, #136]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d6c:	4927      	ldr	r1, [pc, #156]	; (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003d6e:	400a      	ands	r2, r1
 8003d70:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2202      	movs	r2, #2
 8003d78:	4013      	ands	r3, r2
 8003d7a:	d009      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d7c:	4b1d      	ldr	r3, [pc, #116]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d80:	220c      	movs	r2, #12
 8003d82:	4393      	bics	r3, r2
 8003d84:	0019      	movs	r1, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	689a      	ldr	r2, [r3, #8]
 8003d8a:	4b1a      	ldr	r3, [pc, #104]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2204      	movs	r2, #4
 8003d96:	4013      	ands	r3, r2
 8003d98:	d009      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d9a:	4b16      	ldr	r3, [pc, #88]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d9e:	4a1c      	ldr	r2, [pc, #112]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003da0:	4013      	ands	r3, r2
 8003da2:	0019      	movs	r1, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	4b12      	ldr	r3, [pc, #72]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003daa:	430a      	orrs	r2, r1
 8003dac:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2208      	movs	r2, #8
 8003db4:	4013      	ands	r3, r2
 8003db6:	d009      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003db8:	4b0e      	ldr	r3, [pc, #56]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dbc:	4a15      	ldr	r2, [pc, #84]	; (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	0019      	movs	r1, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691a      	ldr	r2, [r3, #16]
 8003dc6:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2280      	movs	r2, #128	; 0x80
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	d009      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003dd6:	4b07      	ldr	r3, [pc, #28]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dda:	4a0f      	ldr	r2, [pc, #60]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003ddc:	4013      	ands	r3, r2
 8003dde:	0019      	movs	r1, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	695a      	ldr	r2, [r3, #20]
 8003de4:	4b03      	ldr	r3, [pc, #12]	; (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003de6:	430a      	orrs	r2, r1
 8003de8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	0018      	movs	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	b006      	add	sp, #24
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40021000 	.word	0x40021000
 8003df8:	40007000 	.word	0x40007000
 8003dfc:	fffcffff 	.word	0xfffcffff
 8003e00:	fff7ffff 	.word	0xfff7ffff
 8003e04:	00001388 	.word	0x00001388
 8003e08:	ffcfffff 	.word	0xffcfffff
 8003e0c:	efffffff 	.word	0xefffffff
 8003e10:	fffff3ff 	.word	0xfffff3ff
 8003e14:	ffffcfff 	.word	0xffffcfff
 8003e18:	fff3ffff 	.word	0xfff3ffff

08003e1c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e08e      	b.n	8003f4c <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2221      	movs	r2, #33	; 0x21
 8003e32:	5c9b      	ldrb	r3, [r3, r2]
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d107      	bne.n	8003e4a <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	2100      	movs	r1, #0
 8003e40:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	0018      	movs	r0, r3
 8003e46:	f7fe f9bd 	bl	80021c4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2221      	movs	r2, #33	; 0x21
 8003e4e:	2102      	movs	r1, #2
 8003e50:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	22ca      	movs	r2, #202	; 0xca
 8003e58:	625a      	str	r2, [r3, #36]	; 0x24
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2253      	movs	r2, #83	; 0x53
 8003e60:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	0018      	movs	r0, r3
 8003e66:	f000 faba 	bl	80043de <RTC_EnterInitMode>
 8003e6a:	1e03      	subs	r3, r0, #0
 8003e6c:	d009      	beq.n	8003e82 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	22ff      	movs	r2, #255	; 0xff
 8003e74:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2221      	movs	r2, #33	; 0x21
 8003e7a:	2104      	movs	r1, #4
 8003e7c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e064      	b.n	8003f4c <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4931      	ldr	r1, [pc, #196]	; (8003f54 <HAL_RTC_Init+0x138>)
 8003e8e:	400a      	ands	r2, r1
 8003e90:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	6899      	ldr	r1, [r3, #8]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685a      	ldr	r2, [r3, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	431a      	orrs	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	68d2      	ldr	r2, [r2, #12]
 8003eb8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	6919      	ldr	r1, [r3, #16]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	041a      	lsls	r2, r3, #16
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68da      	ldr	r2, [r3, #12]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2180      	movs	r1, #128	; 0x80
 8003eda:	438a      	bics	r2, r1
 8003edc:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2103      	movs	r1, #3
 8003eea:	438a      	bics	r2, r1
 8003eec:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	69da      	ldr	r2, [r3, #28]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	695b      	ldr	r3, [r3, #20]
 8003efc:	431a      	orrs	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	2220      	movs	r2, #32
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d113      	bne.n	8003f3a <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	0018      	movs	r0, r3
 8003f16:	f000 fa3b 	bl	8004390 <HAL_RTC_WaitForSynchro>
 8003f1a:	1e03      	subs	r3, r0, #0
 8003f1c:	d00d      	beq.n	8003f3a <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	22ff      	movs	r2, #255	; 0xff
 8003f24:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2221      	movs	r2, #33	; 0x21
 8003f2a:	2104      	movs	r1, #4
 8003f2c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2220      	movs	r2, #32
 8003f32:	2100      	movs	r1, #0
 8003f34:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e008      	b.n	8003f4c <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	22ff      	movs	r2, #255	; 0xff
 8003f40:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2221      	movs	r2, #33	; 0x21
 8003f46:	2101      	movs	r1, #1
 8003f48:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
  }
}
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b002      	add	sp, #8
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	ff8fffbf 	.word	0xff8fffbf

08003f58 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003f58:	b590      	push	{r4, r7, lr}
 8003f5a:	b087      	sub	sp, #28
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2220      	movs	r2, #32
 8003f68:	5c9b      	ldrb	r3, [r3, r2]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d101      	bne.n	8003f72 <HAL_RTC_SetTime+0x1a>
 8003f6e:	2302      	movs	r3, #2
 8003f70:	e0ad      	b.n	80040ce <HAL_RTC_SetTime+0x176>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2220      	movs	r2, #32
 8003f76:	2101      	movs	r1, #1
 8003f78:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2221      	movs	r2, #33	; 0x21
 8003f7e:	2102      	movs	r1, #2
 8003f80:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d125      	bne.n	8003fd4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	2240      	movs	r2, #64	; 0x40
 8003f90:	4013      	ands	r3, r2
 8003f92:	d102      	bne.n	8003f9a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2200      	movs	r2, #0
 8003f98:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	0018      	movs	r0, r3
 8003fa0:	f000 fa47 	bl	8004432 <RTC_ByteToBcd2>
 8003fa4:	0003      	movs	r3, r0
 8003fa6:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	785b      	ldrb	r3, [r3, #1]
 8003fac:	0018      	movs	r0, r3
 8003fae:	f000 fa40 	bl	8004432 <RTC_ByteToBcd2>
 8003fb2:	0003      	movs	r3, r0
 8003fb4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003fb6:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	789b      	ldrb	r3, [r3, #2]
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f000 fa38 	bl	8004432 <RTC_ByteToBcd2>
 8003fc2:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003fc4:	0022      	movs	r2, r4
 8003fc6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	78db      	ldrb	r3, [r3, #3]
 8003fcc:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	617b      	str	r3, [r7, #20]
 8003fd2:	e017      	b.n	8004004 <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2240      	movs	r2, #64	; 0x40
 8003fdc:	4013      	ands	r3, r2
 8003fde:	d102      	bne.n	8003fe6 <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	785b      	ldrb	r3, [r3, #1]
 8003ff0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003ff2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003ff8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	78db      	ldrb	r3, [r3, #3]
 8003ffe:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004000:	4313      	orrs	r3, r2
 8004002:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	22ca      	movs	r2, #202	; 0xca
 800400a:	625a      	str	r2, [r3, #36]	; 0x24
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2253      	movs	r2, #83	; 0x53
 8004012:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	0018      	movs	r0, r3
 8004018:	f000 f9e1 	bl	80043de <RTC_EnterInitMode>
 800401c:	1e03      	subs	r3, r0, #0
 800401e:	d00d      	beq.n	800403c <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	22ff      	movs	r2, #255	; 0xff
 8004026:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2221      	movs	r2, #33	; 0x21
 800402c:	2104      	movs	r1, #4
 800402e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2220      	movs	r2, #32
 8004034:	2100      	movs	r1, #0
 8004036:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e048      	b.n	80040ce <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	4925      	ldr	r1, [pc, #148]	; (80040d8 <HAL_RTC_SetTime+0x180>)
 8004044:	400a      	ands	r2, r1
 8004046:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4922      	ldr	r1, [pc, #136]	; (80040dc <HAL_RTC_SetTime+0x184>)
 8004054:	400a      	ands	r2, r1
 8004056:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6899      	ldr	r1, [r3, #8]
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	431a      	orrs	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	430a      	orrs	r2, r1
 800406e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2180      	movs	r1, #128	; 0x80
 800407c:	438a      	bics	r2, r1
 800407e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	2220      	movs	r2, #32
 8004088:	4013      	ands	r3, r2
 800408a:	d113      	bne.n	80040b4 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	0018      	movs	r0, r3
 8004090:	f000 f97e 	bl	8004390 <HAL_RTC_WaitForSynchro>
 8004094:	1e03      	subs	r3, r0, #0
 8004096:	d00d      	beq.n	80040b4 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	22ff      	movs	r2, #255	; 0xff
 800409e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2221      	movs	r2, #33	; 0x21
 80040a4:	2104      	movs	r1, #4
 80040a6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2220      	movs	r2, #32
 80040ac:	2100      	movs	r1, #0
 80040ae:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e00c      	b.n	80040ce <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	22ff      	movs	r2, #255	; 0xff
 80040ba:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2221      	movs	r2, #33	; 0x21
 80040c0:	2101      	movs	r1, #1
 80040c2:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2220      	movs	r2, #32
 80040c8:	2100      	movs	r1, #0
 80040ca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80040cc:	2300      	movs	r3, #0
  }
}
 80040ce:	0018      	movs	r0, r3
 80040d0:	46bd      	mov	sp, r7
 80040d2:	b007      	add	sp, #28
 80040d4:	bd90      	pop	{r4, r7, pc}
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	007f7f7f 	.word	0x007f7f7f
 80040dc:	fffbffff 	.word	0xfffbffff

080040e0 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	045b      	lsls	r3, r3, #17
 80040fe:	0c5a      	lsrs	r2, r3, #17
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a22      	ldr	r2, [pc, #136]	; (8004194 <HAL_RTC_GetTime+0xb4>)
 800410c:	4013      	ands	r3, r2
 800410e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	0c1b      	lsrs	r3, r3, #16
 8004114:	b2db      	uxtb	r3, r3
 8004116:	223f      	movs	r2, #63	; 0x3f
 8004118:	4013      	ands	r3, r2
 800411a:	b2da      	uxtb	r2, r3
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	0a1b      	lsrs	r3, r3, #8
 8004124:	b2db      	uxtb	r3, r3
 8004126:	227f      	movs	r2, #127	; 0x7f
 8004128:	4013      	ands	r3, r2
 800412a:	b2da      	uxtb	r2, r3
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	b2db      	uxtb	r3, r3
 8004134:	227f      	movs	r2, #127	; 0x7f
 8004136:	4013      	ands	r3, r2
 8004138:	b2da      	uxtb	r2, r3
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	0c1b      	lsrs	r3, r3, #16
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2240      	movs	r2, #64	; 0x40
 8004146:	4013      	ands	r3, r2
 8004148:	b2da      	uxtb	r2, r3
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d11a      	bne.n	800418a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	0018      	movs	r0, r3
 800415a:	f000 f992 	bl	8004482 <RTC_Bcd2ToByte>
 800415e:	0003      	movs	r3, r0
 8004160:	001a      	movs	r2, r3
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	785b      	ldrb	r3, [r3, #1]
 800416a:	0018      	movs	r0, r3
 800416c:	f000 f989 	bl	8004482 <RTC_Bcd2ToByte>
 8004170:	0003      	movs	r3, r0
 8004172:	001a      	movs	r2, r3
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	789b      	ldrb	r3, [r3, #2]
 800417c:	0018      	movs	r0, r3
 800417e:	f000 f980 	bl	8004482 <RTC_Bcd2ToByte>
 8004182:	0003      	movs	r3, r0
 8004184:	001a      	movs	r2, r3
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	0018      	movs	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	b006      	add	sp, #24
 8004192:	bd80      	pop	{r7, pc}
 8004194:	007f7f7f 	.word	0x007f7f7f

08004198 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004198:	b590      	push	{r4, r7, lr}
 800419a:	b087      	sub	sp, #28
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2220      	movs	r2, #32
 80041a8:	5c9b      	ldrb	r3, [r3, r2]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d101      	bne.n	80041b2 <HAL_RTC_SetDate+0x1a>
 80041ae:	2302      	movs	r3, #2
 80041b0:	e099      	b.n	80042e6 <HAL_RTC_SetDate+0x14e>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2220      	movs	r2, #32
 80041b6:	2101      	movs	r1, #1
 80041b8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2221      	movs	r2, #33	; 0x21
 80041be:	2102      	movs	r1, #2
 80041c0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d10e      	bne.n	80041e6 <HAL_RTC_SetDate+0x4e>
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	785b      	ldrb	r3, [r3, #1]
 80041cc:	001a      	movs	r2, r3
 80041ce:	2310      	movs	r3, #16
 80041d0:	4013      	ands	r3, r2
 80041d2:	d008      	beq.n	80041e6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	785b      	ldrb	r3, [r3, #1]
 80041d8:	2210      	movs	r2, #16
 80041da:	4393      	bics	r3, r2
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	330a      	adds	r3, #10
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d11c      	bne.n	8004226 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	78db      	ldrb	r3, [r3, #3]
 80041f0:	0018      	movs	r0, r3
 80041f2:	f000 f91e 	bl	8004432 <RTC_ByteToBcd2>
 80041f6:	0003      	movs	r3, r0
 80041f8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	785b      	ldrb	r3, [r3, #1]
 80041fe:	0018      	movs	r0, r3
 8004200:	f000 f917 	bl	8004432 <RTC_ByteToBcd2>
 8004204:	0003      	movs	r3, r0
 8004206:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004208:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	789b      	ldrb	r3, [r3, #2]
 800420e:	0018      	movs	r0, r3
 8004210:	f000 f90f 	bl	8004432 <RTC_ByteToBcd2>
 8004214:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004216:	0022      	movs	r2, r4
 8004218:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004220:	4313      	orrs	r3, r2
 8004222:	617b      	str	r3, [r7, #20]
 8004224:	e00e      	b.n	8004244 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	78db      	ldrb	r3, [r3, #3]
 800422a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	785b      	ldrb	r3, [r3, #1]
 8004230:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004232:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8004234:	68ba      	ldr	r2, [r7, #8]
 8004236:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004238:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004240:	4313      	orrs	r3, r2
 8004242:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	22ca      	movs	r2, #202	; 0xca
 800424a:	625a      	str	r2, [r3, #36]	; 0x24
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2253      	movs	r2, #83	; 0x53
 8004252:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	0018      	movs	r0, r3
 8004258:	f000 f8c1 	bl	80043de <RTC_EnterInitMode>
 800425c:	1e03      	subs	r3, r0, #0
 800425e:	d00d      	beq.n	800427c <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	22ff      	movs	r2, #255	; 0xff
 8004266:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2221      	movs	r2, #33	; 0x21
 800426c:	2104      	movs	r1, #4
 800426e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2220      	movs	r2, #32
 8004274:	2100      	movs	r1, #0
 8004276:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e034      	b.n	80042e6 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	491b      	ldr	r1, [pc, #108]	; (80042f0 <HAL_RTC_SetDate+0x158>)
 8004284:	400a      	ands	r2, r1
 8004286:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68da      	ldr	r2, [r3, #12]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2180      	movs	r1, #128	; 0x80
 8004294:	438a      	bics	r2, r1
 8004296:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	2220      	movs	r2, #32
 80042a0:	4013      	ands	r3, r2
 80042a2:	d113      	bne.n	80042cc <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	0018      	movs	r0, r3
 80042a8:	f000 f872 	bl	8004390 <HAL_RTC_WaitForSynchro>
 80042ac:	1e03      	subs	r3, r0, #0
 80042ae:	d00d      	beq.n	80042cc <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	22ff      	movs	r2, #255	; 0xff
 80042b6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2221      	movs	r2, #33	; 0x21
 80042bc:	2104      	movs	r1, #4
 80042be:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2220      	movs	r2, #32
 80042c4:	2100      	movs	r1, #0
 80042c6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e00c      	b.n	80042e6 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	22ff      	movs	r2, #255	; 0xff
 80042d2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2221      	movs	r2, #33	; 0x21
 80042d8:	2101      	movs	r1, #1
 80042da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2220      	movs	r2, #32
 80042e0:	2100      	movs	r1, #0
 80042e2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80042e4:	2300      	movs	r3, #0
  }
}
 80042e6:	0018      	movs	r0, r3
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b007      	add	sp, #28
 80042ec:	bd90      	pop	{r4, r7, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	00ffff3f 	.word	0x00ffff3f

080042f4 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	4a21      	ldr	r2, [pc, #132]	; (800438c <HAL_RTC_GetDate+0x98>)
 8004308:	4013      	ands	r3, r2
 800430a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	0c1b      	lsrs	r3, r3, #16
 8004310:	b2da      	uxtb	r2, r3
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	0a1b      	lsrs	r3, r3, #8
 800431a:	b2db      	uxtb	r3, r3
 800431c:	221f      	movs	r2, #31
 800431e:	4013      	ands	r3, r2
 8004320:	b2da      	uxtb	r2, r3
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	b2db      	uxtb	r3, r3
 800432a:	223f      	movs	r2, #63	; 0x3f
 800432c:	4013      	ands	r3, r2
 800432e:	b2da      	uxtb	r2, r3
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	0b5b      	lsrs	r3, r3, #13
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2207      	movs	r2, #7
 800433c:	4013      	ands	r3, r2
 800433e:	b2da      	uxtb	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d11a      	bne.n	8004380 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	78db      	ldrb	r3, [r3, #3]
 800434e:	0018      	movs	r0, r3
 8004350:	f000 f897 	bl	8004482 <RTC_Bcd2ToByte>
 8004354:	0003      	movs	r3, r0
 8004356:	001a      	movs	r2, r3
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	785b      	ldrb	r3, [r3, #1]
 8004360:	0018      	movs	r0, r3
 8004362:	f000 f88e 	bl	8004482 <RTC_Bcd2ToByte>
 8004366:	0003      	movs	r3, r0
 8004368:	001a      	movs	r2, r3
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	789b      	ldrb	r3, [r3, #2]
 8004372:	0018      	movs	r0, r3
 8004374:	f000 f885 	bl	8004482 <RTC_Bcd2ToByte>
 8004378:	0003      	movs	r3, r0
 800437a:	001a      	movs	r2, r3
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	0018      	movs	r0, r3
 8004384:	46bd      	mov	sp, r7
 8004386:	b006      	add	sp, #24
 8004388:	bd80      	pop	{r7, pc}
 800438a:	46c0      	nop			; (mov r8, r8)
 800438c:	00ffff3f 	.word	0x00ffff3f

08004390 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	21a0      	movs	r1, #160	; 0xa0
 80043a4:	438a      	bics	r2, r1
 80043a6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80043a8:	f7fe f816 	bl	80023d8 <HAL_GetTick>
 80043ac:	0003      	movs	r3, r0
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80043b0:	e00a      	b.n	80043c8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80043b2:	f7fe f811 	bl	80023d8 <HAL_GetTick>
 80043b6:	0002      	movs	r2, r0
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	1ad2      	subs	r2, r2, r3
 80043bc:	23fa      	movs	r3, #250	; 0xfa
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d901      	bls.n	80043c8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80043c4:	2303      	movs	r3, #3
 80043c6:	e006      	b.n	80043d6 <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	2220      	movs	r2, #32
 80043d0:	4013      	ands	r3, r2
 80043d2:	d0ee      	beq.n	80043b2 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	0018      	movs	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	b004      	add	sp, #16
 80043dc:	bd80      	pop	{r7, pc}

080043de <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b084      	sub	sp, #16
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	2240      	movs	r2, #64	; 0x40
 80043ee:	4013      	ands	r3, r2
 80043f0:	d11a      	bne.n	8004428 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2201      	movs	r2, #1
 80043f8:	4252      	negs	r2, r2
 80043fa:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80043fc:	f7fd ffec 	bl	80023d8 <HAL_GetTick>
 8004400:	0003      	movs	r3, r0
 8004402:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004404:	e00a      	b.n	800441c <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004406:	f7fd ffe7 	bl	80023d8 <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	1ad2      	subs	r2, r2, r3
 8004410:	23fa      	movs	r3, #250	; 0xfa
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	429a      	cmp	r2, r3
 8004416:	d901      	bls.n	800441c <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e006      	b.n	800442a <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	2240      	movs	r2, #64	; 0x40
 8004424:	4013      	ands	r3, r2
 8004426:	d0ee      	beq.n	8004406 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	0018      	movs	r0, r3
 800442c:	46bd      	mov	sp, r7
 800442e:	b004      	add	sp, #16
 8004430:	bd80      	pop	{r7, pc}

08004432 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b084      	sub	sp, #16
 8004436:	af00      	add	r7, sp, #0
 8004438:	0002      	movs	r2, r0
 800443a:	1dfb      	adds	r3, r7, #7
 800443c:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800443e:	2300      	movs	r3, #0
 8004440:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004442:	230b      	movs	r3, #11
 8004444:	18fb      	adds	r3, r7, r3
 8004446:	1dfa      	adds	r2, r7, #7
 8004448:	7812      	ldrb	r2, [r2, #0]
 800444a:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 800444c:	e008      	b.n	8004460 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	3301      	adds	r3, #1
 8004452:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004454:	220b      	movs	r2, #11
 8004456:	18bb      	adds	r3, r7, r2
 8004458:	18ba      	adds	r2, r7, r2
 800445a:	7812      	ldrb	r2, [r2, #0]
 800445c:	3a0a      	subs	r2, #10
 800445e:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 8004460:	210b      	movs	r1, #11
 8004462:	187b      	adds	r3, r7, r1
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	2b09      	cmp	r3, #9
 8004468:	d8f1      	bhi.n	800444e <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	b2da      	uxtb	r2, r3
 8004472:	187b      	adds	r3, r7, r1
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	4313      	orrs	r3, r2
 8004478:	b2db      	uxtb	r3, r3
}
 800447a:	0018      	movs	r0, r3
 800447c:	46bd      	mov	sp, r7
 800447e:	b004      	add	sp, #16
 8004480:	bd80      	pop	{r7, pc}

08004482 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b084      	sub	sp, #16
 8004486:	af00      	add	r7, sp, #0
 8004488:	0002      	movs	r2, r0
 800448a:	1dfb      	adds	r3, r7, #7
 800448c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800448e:	1dfb      	adds	r3, r7, #7
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	091b      	lsrs	r3, r3, #4
 8004494:	b2db      	uxtb	r3, r3
 8004496:	001a      	movs	r2, r3
 8004498:	0013      	movs	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	189b      	adds	r3, r3, r2
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	1dfb      	adds	r3, r7, #7
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	210f      	movs	r1, #15
 80044ac:	400b      	ands	r3, r1
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	18d3      	adds	r3, r2, r3
 80044b2:	b2db      	uxtb	r3, r3
}
 80044b4:	0018      	movs	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	b004      	add	sp, #16
 80044ba:	bd80      	pop	{r7, pc}

080044bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e044      	b.n	8004558 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d107      	bne.n	80044e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2274      	movs	r2, #116	; 0x74
 80044da:	2100      	movs	r1, #0
 80044dc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	0018      	movs	r0, r3
 80044e2:	f7fd fe87 	bl	80021f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2224      	movs	r2, #36	; 0x24
 80044ea:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2101      	movs	r1, #1
 80044f8:	438a      	bics	r2, r1
 80044fa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	0018      	movs	r0, r3
 8004500:	f000 f830 	bl	8004564 <UART_SetConfig>
 8004504:	0003      	movs	r3, r0
 8004506:	2b01      	cmp	r3, #1
 8004508:	d101      	bne.n	800450e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e024      	b.n	8004558 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	0018      	movs	r0, r3
 800451a:	f000 fa85 	bl	8004a28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685a      	ldr	r2, [r3, #4]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	490d      	ldr	r1, [pc, #52]	; (8004560 <HAL_UART_Init+0xa4>)
 800452a:	400a      	ands	r2, r1
 800452c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	212a      	movs	r1, #42	; 0x2a
 800453a:	438a      	bics	r2, r1
 800453c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2101      	movs	r1, #1
 800454a:	430a      	orrs	r2, r1
 800454c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	0018      	movs	r0, r3
 8004552:	f000 fb1d 	bl	8004b90 <UART_CheckIdleState>
 8004556:	0003      	movs	r3, r0
}
 8004558:	0018      	movs	r0, r3
 800455a:	46bd      	mov	sp, r7
 800455c:	b002      	add	sp, #8
 800455e:	bd80      	pop	{r7, pc}
 8004560:	ffffb7ff 	.word	0xffffb7ff

08004564 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004564:	b5b0      	push	{r4, r5, r7, lr}
 8004566:	b08e      	sub	sp, #56	; 0x38
 8004568:	af00      	add	r7, sp, #0
 800456a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800456c:	231a      	movs	r3, #26
 800456e:	2218      	movs	r2, #24
 8004570:	4694      	mov	ip, r2
 8004572:	44bc      	add	ip, r7
 8004574:	4463      	add	r3, ip
 8004576:	2200      	movs	r2, #0
 8004578:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	431a      	orrs	r2, r3
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	431a      	orrs	r2, r3
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	4313      	orrs	r3, r2
 8004590:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4abc      	ldr	r2, [pc, #752]	; (800488c <UART_SetConfig+0x328>)
 800459a:	4013      	ands	r3, r2
 800459c:	0019      	movs	r1, r3
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045a4:	430a      	orrs	r2, r1
 80045a6:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	4ab8      	ldr	r2, [pc, #736]	; (8004890 <UART_SetConfig+0x32c>)
 80045b0:	4013      	ands	r3, r2
 80045b2:	0019      	movs	r1, r3
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	68da      	ldr	r2, [r3, #12]
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4ab2      	ldr	r2, [pc, #712]	; (8004894 <UART_SetConfig+0x330>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d004      	beq.n	80045da <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045d6:	4313      	orrs	r3, r2
 80045d8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	4aad      	ldr	r2, [pc, #692]	; (8004898 <UART_SetConfig+0x334>)
 80045e2:	4013      	ands	r3, r2
 80045e4:	0019      	movs	r1, r3
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045ec:	430a      	orrs	r2, r1
 80045ee:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4aa9      	ldr	r2, [pc, #676]	; (800489c <UART_SetConfig+0x338>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d136      	bne.n	8004668 <UART_SetConfig+0x104>
 80045fa:	4ba9      	ldr	r3, [pc, #676]	; (80048a0 <UART_SetConfig+0x33c>)
 80045fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fe:	220c      	movs	r2, #12
 8004600:	4013      	ands	r3, r2
 8004602:	2b0c      	cmp	r3, #12
 8004604:	d020      	beq.n	8004648 <UART_SetConfig+0xe4>
 8004606:	d827      	bhi.n	8004658 <UART_SetConfig+0xf4>
 8004608:	2b08      	cmp	r3, #8
 800460a:	d00d      	beq.n	8004628 <UART_SetConfig+0xc4>
 800460c:	d824      	bhi.n	8004658 <UART_SetConfig+0xf4>
 800460e:	2b00      	cmp	r3, #0
 8004610:	d002      	beq.n	8004618 <UART_SetConfig+0xb4>
 8004612:	2b04      	cmp	r3, #4
 8004614:	d010      	beq.n	8004638 <UART_SetConfig+0xd4>
 8004616:	e01f      	b.n	8004658 <UART_SetConfig+0xf4>
 8004618:	231b      	movs	r3, #27
 800461a:	2218      	movs	r2, #24
 800461c:	4694      	mov	ip, r2
 800461e:	44bc      	add	ip, r7
 8004620:	4463      	add	r3, ip
 8004622:	2200      	movs	r2, #0
 8004624:	701a      	strb	r2, [r3, #0]
 8004626:	e06f      	b.n	8004708 <UART_SetConfig+0x1a4>
 8004628:	231b      	movs	r3, #27
 800462a:	2218      	movs	r2, #24
 800462c:	4694      	mov	ip, r2
 800462e:	44bc      	add	ip, r7
 8004630:	4463      	add	r3, ip
 8004632:	2202      	movs	r2, #2
 8004634:	701a      	strb	r2, [r3, #0]
 8004636:	e067      	b.n	8004708 <UART_SetConfig+0x1a4>
 8004638:	231b      	movs	r3, #27
 800463a:	2218      	movs	r2, #24
 800463c:	4694      	mov	ip, r2
 800463e:	44bc      	add	ip, r7
 8004640:	4463      	add	r3, ip
 8004642:	2204      	movs	r2, #4
 8004644:	701a      	strb	r2, [r3, #0]
 8004646:	e05f      	b.n	8004708 <UART_SetConfig+0x1a4>
 8004648:	231b      	movs	r3, #27
 800464a:	2218      	movs	r2, #24
 800464c:	4694      	mov	ip, r2
 800464e:	44bc      	add	ip, r7
 8004650:	4463      	add	r3, ip
 8004652:	2208      	movs	r2, #8
 8004654:	701a      	strb	r2, [r3, #0]
 8004656:	e057      	b.n	8004708 <UART_SetConfig+0x1a4>
 8004658:	231b      	movs	r3, #27
 800465a:	2218      	movs	r2, #24
 800465c:	4694      	mov	ip, r2
 800465e:	44bc      	add	ip, r7
 8004660:	4463      	add	r3, ip
 8004662:	2210      	movs	r2, #16
 8004664:	701a      	strb	r2, [r3, #0]
 8004666:	e04f      	b.n	8004708 <UART_SetConfig+0x1a4>
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a89      	ldr	r2, [pc, #548]	; (8004894 <UART_SetConfig+0x330>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d143      	bne.n	80046fa <UART_SetConfig+0x196>
 8004672:	4b8b      	ldr	r3, [pc, #556]	; (80048a0 <UART_SetConfig+0x33c>)
 8004674:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004676:	23c0      	movs	r3, #192	; 0xc0
 8004678:	011b      	lsls	r3, r3, #4
 800467a:	4013      	ands	r3, r2
 800467c:	22c0      	movs	r2, #192	; 0xc0
 800467e:	0112      	lsls	r2, r2, #4
 8004680:	4293      	cmp	r3, r2
 8004682:	d02a      	beq.n	80046da <UART_SetConfig+0x176>
 8004684:	22c0      	movs	r2, #192	; 0xc0
 8004686:	0112      	lsls	r2, r2, #4
 8004688:	4293      	cmp	r3, r2
 800468a:	d82e      	bhi.n	80046ea <UART_SetConfig+0x186>
 800468c:	2280      	movs	r2, #128	; 0x80
 800468e:	0112      	lsls	r2, r2, #4
 8004690:	4293      	cmp	r3, r2
 8004692:	d012      	beq.n	80046ba <UART_SetConfig+0x156>
 8004694:	2280      	movs	r2, #128	; 0x80
 8004696:	0112      	lsls	r2, r2, #4
 8004698:	4293      	cmp	r3, r2
 800469a:	d826      	bhi.n	80046ea <UART_SetConfig+0x186>
 800469c:	2b00      	cmp	r3, #0
 800469e:	d004      	beq.n	80046aa <UART_SetConfig+0x146>
 80046a0:	2280      	movs	r2, #128	; 0x80
 80046a2:	00d2      	lsls	r2, r2, #3
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d010      	beq.n	80046ca <UART_SetConfig+0x166>
 80046a8:	e01f      	b.n	80046ea <UART_SetConfig+0x186>
 80046aa:	231b      	movs	r3, #27
 80046ac:	2218      	movs	r2, #24
 80046ae:	4694      	mov	ip, r2
 80046b0:	44bc      	add	ip, r7
 80046b2:	4463      	add	r3, ip
 80046b4:	2200      	movs	r2, #0
 80046b6:	701a      	strb	r2, [r3, #0]
 80046b8:	e026      	b.n	8004708 <UART_SetConfig+0x1a4>
 80046ba:	231b      	movs	r3, #27
 80046bc:	2218      	movs	r2, #24
 80046be:	4694      	mov	ip, r2
 80046c0:	44bc      	add	ip, r7
 80046c2:	4463      	add	r3, ip
 80046c4:	2202      	movs	r2, #2
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	e01e      	b.n	8004708 <UART_SetConfig+0x1a4>
 80046ca:	231b      	movs	r3, #27
 80046cc:	2218      	movs	r2, #24
 80046ce:	4694      	mov	ip, r2
 80046d0:	44bc      	add	ip, r7
 80046d2:	4463      	add	r3, ip
 80046d4:	2204      	movs	r2, #4
 80046d6:	701a      	strb	r2, [r3, #0]
 80046d8:	e016      	b.n	8004708 <UART_SetConfig+0x1a4>
 80046da:	231b      	movs	r3, #27
 80046dc:	2218      	movs	r2, #24
 80046de:	4694      	mov	ip, r2
 80046e0:	44bc      	add	ip, r7
 80046e2:	4463      	add	r3, ip
 80046e4:	2208      	movs	r2, #8
 80046e6:	701a      	strb	r2, [r3, #0]
 80046e8:	e00e      	b.n	8004708 <UART_SetConfig+0x1a4>
 80046ea:	231b      	movs	r3, #27
 80046ec:	2218      	movs	r2, #24
 80046ee:	4694      	mov	ip, r2
 80046f0:	44bc      	add	ip, r7
 80046f2:	4463      	add	r3, ip
 80046f4:	2210      	movs	r2, #16
 80046f6:	701a      	strb	r2, [r3, #0]
 80046f8:	e006      	b.n	8004708 <UART_SetConfig+0x1a4>
 80046fa:	231b      	movs	r3, #27
 80046fc:	2218      	movs	r2, #24
 80046fe:	4694      	mov	ip, r2
 8004700:	44bc      	add	ip, r7
 8004702:	4463      	add	r3, ip
 8004704:	2210      	movs	r2, #16
 8004706:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a61      	ldr	r2, [pc, #388]	; (8004894 <UART_SetConfig+0x330>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d000      	beq.n	8004714 <UART_SetConfig+0x1b0>
 8004712:	e088      	b.n	8004826 <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004714:	231b      	movs	r3, #27
 8004716:	2218      	movs	r2, #24
 8004718:	4694      	mov	ip, r2
 800471a:	44bc      	add	ip, r7
 800471c:	4463      	add	r3, ip
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	2b08      	cmp	r3, #8
 8004722:	d01d      	beq.n	8004760 <UART_SetConfig+0x1fc>
 8004724:	dc20      	bgt.n	8004768 <UART_SetConfig+0x204>
 8004726:	2b04      	cmp	r3, #4
 8004728:	d015      	beq.n	8004756 <UART_SetConfig+0x1f2>
 800472a:	dc1d      	bgt.n	8004768 <UART_SetConfig+0x204>
 800472c:	2b00      	cmp	r3, #0
 800472e:	d002      	beq.n	8004736 <UART_SetConfig+0x1d2>
 8004730:	2b02      	cmp	r3, #2
 8004732:	d005      	beq.n	8004740 <UART_SetConfig+0x1dc>
 8004734:	e018      	b.n	8004768 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004736:	f7ff fa1f 	bl	8003b78 <HAL_RCC_GetPCLK1Freq>
 800473a:	0003      	movs	r3, r0
 800473c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800473e:	e01d      	b.n	800477c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004740:	4b57      	ldr	r3, [pc, #348]	; (80048a0 <UART_SetConfig+0x33c>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2210      	movs	r2, #16
 8004746:	4013      	ands	r3, r2
 8004748:	d002      	beq.n	8004750 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800474a:	4b56      	ldr	r3, [pc, #344]	; (80048a4 <UART_SetConfig+0x340>)
 800474c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800474e:	e015      	b.n	800477c <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8004750:	4b55      	ldr	r3, [pc, #340]	; (80048a8 <UART_SetConfig+0x344>)
 8004752:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004754:	e012      	b.n	800477c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004756:	f7ff f95f 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 800475a:	0003      	movs	r3, r0
 800475c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800475e:	e00d      	b.n	800477c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004760:	2380      	movs	r3, #128	; 0x80
 8004762:	021b      	lsls	r3, r3, #8
 8004764:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004766:	e009      	b.n	800477c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8004768:	2300      	movs	r3, #0
 800476a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800476c:	231a      	movs	r3, #26
 800476e:	2218      	movs	r2, #24
 8004770:	4694      	mov	ip, r2
 8004772:	44bc      	add	ip, r7
 8004774:	4463      	add	r3, ip
 8004776:	2201      	movs	r2, #1
 8004778:	701a      	strb	r2, [r3, #0]
        break;
 800477a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800477c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477e:	2b00      	cmp	r3, #0
 8004780:	d100      	bne.n	8004784 <UART_SetConfig+0x220>
 8004782:	e139      	b.n	80049f8 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	685a      	ldr	r2, [r3, #4]
 8004788:	0013      	movs	r3, r2
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	189b      	adds	r3, r3, r2
 800478e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004790:	429a      	cmp	r2, r3
 8004792:	d305      	bcc.n	80047a0 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800479a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800479c:	429a      	cmp	r2, r3
 800479e:	d907      	bls.n	80047b0 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 80047a0:	231a      	movs	r3, #26
 80047a2:	2218      	movs	r2, #24
 80047a4:	4694      	mov	ip, r2
 80047a6:	44bc      	add	ip, r7
 80047a8:	4463      	add	r3, ip
 80047aa:	2201      	movs	r2, #1
 80047ac:	701a      	strb	r2, [r3, #0]
 80047ae:	e123      	b.n	80049f8 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80047b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b2:	613b      	str	r3, [r7, #16]
 80047b4:	2300      	movs	r3, #0
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	6939      	ldr	r1, [r7, #16]
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	000b      	movs	r3, r1
 80047be:	0e1b      	lsrs	r3, r3, #24
 80047c0:	0010      	movs	r0, r2
 80047c2:	0205      	lsls	r5, r0, #8
 80047c4:	431d      	orrs	r5, r3
 80047c6:	000b      	movs	r3, r1
 80047c8:	021c      	lsls	r4, r3, #8
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	085b      	lsrs	r3, r3, #1
 80047d0:	60bb      	str	r3, [r7, #8]
 80047d2:	2300      	movs	r3, #0
 80047d4:	60fb      	str	r3, [r7, #12]
 80047d6:	68b8      	ldr	r0, [r7, #8]
 80047d8:	68f9      	ldr	r1, [r7, #12]
 80047da:	1900      	adds	r0, r0, r4
 80047dc:	4169      	adcs	r1, r5
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	2300      	movs	r3, #0
 80047e6:	607b      	str	r3, [r7, #4]
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f7fb fe02 	bl	80003f4 <__aeabi_uldivmod>
 80047f0:	0002      	movs	r2, r0
 80047f2:	000b      	movs	r3, r1
 80047f4:	0013      	movs	r3, r2
 80047f6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80047f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047fa:	23c0      	movs	r3, #192	; 0xc0
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	429a      	cmp	r2, r3
 8004800:	d309      	bcc.n	8004816 <UART_SetConfig+0x2b2>
 8004802:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004804:	2380      	movs	r3, #128	; 0x80
 8004806:	035b      	lsls	r3, r3, #13
 8004808:	429a      	cmp	r2, r3
 800480a:	d204      	bcs.n	8004816 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004812:	60da      	str	r2, [r3, #12]
 8004814:	e0f0      	b.n	80049f8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8004816:	231a      	movs	r3, #26
 8004818:	2218      	movs	r2, #24
 800481a:	4694      	mov	ip, r2
 800481c:	44bc      	add	ip, r7
 800481e:	4463      	add	r3, ip
 8004820:	2201      	movs	r2, #1
 8004822:	701a      	strb	r2, [r3, #0]
 8004824:	e0e8      	b.n	80049f8 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	69da      	ldr	r2, [r3, #28]
 800482a:	2380      	movs	r3, #128	; 0x80
 800482c:	021b      	lsls	r3, r3, #8
 800482e:	429a      	cmp	r2, r3
 8004830:	d000      	beq.n	8004834 <UART_SetConfig+0x2d0>
 8004832:	e087      	b.n	8004944 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 8004834:	231b      	movs	r3, #27
 8004836:	2218      	movs	r2, #24
 8004838:	4694      	mov	ip, r2
 800483a:	44bc      	add	ip, r7
 800483c:	4463      	add	r3, ip
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	2b08      	cmp	r3, #8
 8004842:	d835      	bhi.n	80048b0 <UART_SetConfig+0x34c>
 8004844:	009a      	lsls	r2, r3, #2
 8004846:	4b19      	ldr	r3, [pc, #100]	; (80048ac <UART_SetConfig+0x348>)
 8004848:	18d3      	adds	r3, r2, r3
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800484e:	f7ff f993 	bl	8003b78 <HAL_RCC_GetPCLK1Freq>
 8004852:	0003      	movs	r3, r0
 8004854:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004856:	e035      	b.n	80048c4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004858:	f7ff f9a4 	bl	8003ba4 <HAL_RCC_GetPCLK2Freq>
 800485c:	0003      	movs	r3, r0
 800485e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004860:	e030      	b.n	80048c4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004862:	4b0f      	ldr	r3, [pc, #60]	; (80048a0 <UART_SetConfig+0x33c>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2210      	movs	r2, #16
 8004868:	4013      	ands	r3, r2
 800486a:	d002      	beq.n	8004872 <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800486c:	4b0d      	ldr	r3, [pc, #52]	; (80048a4 <UART_SetConfig+0x340>)
 800486e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004870:	e028      	b.n	80048c4 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 8004872:	4b0d      	ldr	r3, [pc, #52]	; (80048a8 <UART_SetConfig+0x344>)
 8004874:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004876:	e025      	b.n	80048c4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004878:	f7ff f8ce 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 800487c:	0003      	movs	r3, r0
 800487e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004880:	e020      	b.n	80048c4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004882:	2380      	movs	r3, #128	; 0x80
 8004884:	021b      	lsls	r3, r3, #8
 8004886:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004888:	e01c      	b.n	80048c4 <UART_SetConfig+0x360>
 800488a:	46c0      	nop			; (mov r8, r8)
 800488c:	efff69f3 	.word	0xefff69f3
 8004890:	ffffcfff 	.word	0xffffcfff
 8004894:	40004800 	.word	0x40004800
 8004898:	fffff4ff 	.word	0xfffff4ff
 800489c:	40004400 	.word	0x40004400
 80048a0:	40021000 	.word	0x40021000
 80048a4:	003d0900 	.word	0x003d0900
 80048a8:	00f42400 	.word	0x00f42400
 80048ac:	08004e7c 	.word	0x08004e7c
      default:
        pclk = 0U;
 80048b0:	2300      	movs	r3, #0
 80048b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80048b4:	231a      	movs	r3, #26
 80048b6:	2218      	movs	r2, #24
 80048b8:	4694      	mov	ip, r2
 80048ba:	44bc      	add	ip, r7
 80048bc:	4463      	add	r3, ip
 80048be:	2201      	movs	r2, #1
 80048c0:	701a      	strb	r2, [r3, #0]
        break;
 80048c2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d100      	bne.n	80048cc <UART_SetConfig+0x368>
 80048ca:	e095      	b.n	80049f8 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ce:	005a      	lsls	r2, r3, #1
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	085b      	lsrs	r3, r3, #1
 80048d6:	18d2      	adds	r2, r2, r3
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	0019      	movs	r1, r3
 80048de:	0010      	movs	r0, r2
 80048e0:	f7fb fc12 	bl	8000108 <__udivsi3>
 80048e4:	0003      	movs	r3, r0
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ec:	2b0f      	cmp	r3, #15
 80048ee:	d921      	bls.n	8004934 <UART_SetConfig+0x3d0>
 80048f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048f2:	2380      	movs	r3, #128	; 0x80
 80048f4:	025b      	lsls	r3, r3, #9
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d21c      	bcs.n	8004934 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80048fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	200e      	movs	r0, #14
 8004900:	2418      	movs	r4, #24
 8004902:	193b      	adds	r3, r7, r4
 8004904:	181b      	adds	r3, r3, r0
 8004906:	210f      	movs	r1, #15
 8004908:	438a      	bics	r2, r1
 800490a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800490c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800490e:	085b      	lsrs	r3, r3, #1
 8004910:	b29b      	uxth	r3, r3
 8004912:	2207      	movs	r2, #7
 8004914:	4013      	ands	r3, r2
 8004916:	b299      	uxth	r1, r3
 8004918:	193b      	adds	r3, r7, r4
 800491a:	181b      	adds	r3, r3, r0
 800491c:	193a      	adds	r2, r7, r4
 800491e:	1812      	adds	r2, r2, r0
 8004920:	8812      	ldrh	r2, [r2, #0]
 8004922:	430a      	orrs	r2, r1
 8004924:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	193a      	adds	r2, r7, r4
 800492c:	1812      	adds	r2, r2, r0
 800492e:	8812      	ldrh	r2, [r2, #0]
 8004930:	60da      	str	r2, [r3, #12]
 8004932:	e061      	b.n	80049f8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8004934:	231a      	movs	r3, #26
 8004936:	2218      	movs	r2, #24
 8004938:	4694      	mov	ip, r2
 800493a:	44bc      	add	ip, r7
 800493c:	4463      	add	r3, ip
 800493e:	2201      	movs	r2, #1
 8004940:	701a      	strb	r2, [r3, #0]
 8004942:	e059      	b.n	80049f8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004944:	231b      	movs	r3, #27
 8004946:	2218      	movs	r2, #24
 8004948:	4694      	mov	ip, r2
 800494a:	44bc      	add	ip, r7
 800494c:	4463      	add	r3, ip
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	2b08      	cmp	r3, #8
 8004952:	d822      	bhi.n	800499a <UART_SetConfig+0x436>
 8004954:	009a      	lsls	r2, r3, #2
 8004956:	4b30      	ldr	r3, [pc, #192]	; (8004a18 <UART_SetConfig+0x4b4>)
 8004958:	18d3      	adds	r3, r2, r3
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800495e:	f7ff f90b 	bl	8003b78 <HAL_RCC_GetPCLK1Freq>
 8004962:	0003      	movs	r3, r0
 8004964:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004966:	e022      	b.n	80049ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004968:	f7ff f91c 	bl	8003ba4 <HAL_RCC_GetPCLK2Freq>
 800496c:	0003      	movs	r3, r0
 800496e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004970:	e01d      	b.n	80049ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004972:	4b2a      	ldr	r3, [pc, #168]	; (8004a1c <UART_SetConfig+0x4b8>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2210      	movs	r2, #16
 8004978:	4013      	ands	r3, r2
 800497a:	d002      	beq.n	8004982 <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800497c:	4b28      	ldr	r3, [pc, #160]	; (8004a20 <UART_SetConfig+0x4bc>)
 800497e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004980:	e015      	b.n	80049ae <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 8004982:	4b28      	ldr	r3, [pc, #160]	; (8004a24 <UART_SetConfig+0x4c0>)
 8004984:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004986:	e012      	b.n	80049ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004988:	f7ff f846 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 800498c:	0003      	movs	r3, r0
 800498e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004990:	e00d      	b.n	80049ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004992:	2380      	movs	r3, #128	; 0x80
 8004994:	021b      	lsls	r3, r3, #8
 8004996:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004998:	e009      	b.n	80049ae <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800499a:	2300      	movs	r3, #0
 800499c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800499e:	231a      	movs	r3, #26
 80049a0:	2218      	movs	r2, #24
 80049a2:	4694      	mov	ip, r2
 80049a4:	44bc      	add	ip, r7
 80049a6:	4463      	add	r3, ip
 80049a8:	2201      	movs	r2, #1
 80049aa:	701a      	strb	r2, [r3, #0]
        break;
 80049ac:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80049ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d021      	beq.n	80049f8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	085a      	lsrs	r2, r3, #1
 80049ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049bc:	18d2      	adds	r2, r2, r3
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	0019      	movs	r1, r3
 80049c4:	0010      	movs	r0, r2
 80049c6:	f7fb fb9f 	bl	8000108 <__udivsi3>
 80049ca:	0003      	movs	r3, r0
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d2:	2b0f      	cmp	r3, #15
 80049d4:	d909      	bls.n	80049ea <UART_SetConfig+0x486>
 80049d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049d8:	2380      	movs	r3, #128	; 0x80
 80049da:	025b      	lsls	r3, r3, #9
 80049dc:	429a      	cmp	r2, r3
 80049de:	d204      	bcs.n	80049ea <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049e6:	60da      	str	r2, [r3, #12]
 80049e8:	e006      	b.n	80049f8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80049ea:	231a      	movs	r3, #26
 80049ec:	2218      	movs	r2, #24
 80049ee:	4694      	mov	ip, r2
 80049f0:	44bc      	add	ip, r7
 80049f2:	4463      	add	r3, ip
 80049f4:	2201      	movs	r2, #1
 80049f6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	2200      	movs	r2, #0
 80049fc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	2200      	movs	r2, #0
 8004a02:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004a04:	231a      	movs	r3, #26
 8004a06:	2218      	movs	r2, #24
 8004a08:	4694      	mov	ip, r2
 8004a0a:	44bc      	add	ip, r7
 8004a0c:	4463      	add	r3, ip
 8004a0e:	781b      	ldrb	r3, [r3, #0]
}
 8004a10:	0018      	movs	r0, r3
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b00e      	add	sp, #56	; 0x38
 8004a16:	bdb0      	pop	{r4, r5, r7, pc}
 8004a18:	08004ea0 	.word	0x08004ea0
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	003d0900 	.word	0x003d0900
 8004a24:	00f42400 	.word	0x00f42400

08004a28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	2201      	movs	r2, #1
 8004a36:	4013      	ands	r3, r2
 8004a38:	d00b      	beq.n	8004a52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	4a4a      	ldr	r2, [pc, #296]	; (8004b6c <UART_AdvFeatureConfig+0x144>)
 8004a42:	4013      	ands	r3, r2
 8004a44:	0019      	movs	r1, r3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	2202      	movs	r2, #2
 8004a58:	4013      	ands	r3, r2
 8004a5a:	d00b      	beq.n	8004a74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	4a43      	ldr	r2, [pc, #268]	; (8004b70 <UART_AdvFeatureConfig+0x148>)
 8004a64:	4013      	ands	r3, r2
 8004a66:	0019      	movs	r1, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	430a      	orrs	r2, r1
 8004a72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a78:	2204      	movs	r2, #4
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	d00b      	beq.n	8004a96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	4a3b      	ldr	r2, [pc, #236]	; (8004b74 <UART_AdvFeatureConfig+0x14c>)
 8004a86:	4013      	ands	r3, r2
 8004a88:	0019      	movs	r1, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9a:	2208      	movs	r2, #8
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	d00b      	beq.n	8004ab8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	4a34      	ldr	r2, [pc, #208]	; (8004b78 <UART_AdvFeatureConfig+0x150>)
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	0019      	movs	r1, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	2210      	movs	r2, #16
 8004abe:	4013      	ands	r3, r2
 8004ac0:	d00b      	beq.n	8004ada <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	4a2c      	ldr	r2, [pc, #176]	; (8004b7c <UART_AdvFeatureConfig+0x154>)
 8004aca:	4013      	ands	r3, r2
 8004acc:	0019      	movs	r1, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ade:	2220      	movs	r2, #32
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	d00b      	beq.n	8004afc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	4a25      	ldr	r2, [pc, #148]	; (8004b80 <UART_AdvFeatureConfig+0x158>)
 8004aec:	4013      	ands	r3, r2
 8004aee:	0019      	movs	r1, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	430a      	orrs	r2, r1
 8004afa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	2240      	movs	r2, #64	; 0x40
 8004b02:	4013      	ands	r3, r2
 8004b04:	d01d      	beq.n	8004b42 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	4a1d      	ldr	r2, [pc, #116]	; (8004b84 <UART_AdvFeatureConfig+0x15c>)
 8004b0e:	4013      	ands	r3, r2
 8004b10:	0019      	movs	r1, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b22:	2380      	movs	r3, #128	; 0x80
 8004b24:	035b      	lsls	r3, r3, #13
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d10b      	bne.n	8004b42 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	4a15      	ldr	r2, [pc, #84]	; (8004b88 <UART_AdvFeatureConfig+0x160>)
 8004b32:	4013      	ands	r3, r2
 8004b34:	0019      	movs	r1, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b46:	2280      	movs	r2, #128	; 0x80
 8004b48:	4013      	ands	r3, r2
 8004b4a:	d00b      	beq.n	8004b64 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	4a0e      	ldr	r2, [pc, #56]	; (8004b8c <UART_AdvFeatureConfig+0x164>)
 8004b54:	4013      	ands	r3, r2
 8004b56:	0019      	movs	r1, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	430a      	orrs	r2, r1
 8004b62:	605a      	str	r2, [r3, #4]
  }
}
 8004b64:	46c0      	nop			; (mov r8, r8)
 8004b66:	46bd      	mov	sp, r7
 8004b68:	b002      	add	sp, #8
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	fffdffff 	.word	0xfffdffff
 8004b70:	fffeffff 	.word	0xfffeffff
 8004b74:	fffbffff 	.word	0xfffbffff
 8004b78:	ffff7fff 	.word	0xffff7fff
 8004b7c:	ffffefff 	.word	0xffffefff
 8004b80:	ffffdfff 	.word	0xffffdfff
 8004b84:	ffefffff 	.word	0xffefffff
 8004b88:	ff9fffff 	.word	0xff9fffff
 8004b8c:	fff7ffff 	.word	0xfff7ffff

08004b90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af02      	add	r7, sp, #8
 8004b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2280      	movs	r2, #128	; 0x80
 8004b9c:	2100      	movs	r1, #0
 8004b9e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ba0:	f7fd fc1a 	bl	80023d8 <HAL_GetTick>
 8004ba4:	0003      	movs	r3, r0
 8004ba6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2208      	movs	r2, #8
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	2b08      	cmp	r3, #8
 8004bb4:	d10c      	bne.n	8004bd0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2280      	movs	r2, #128	; 0x80
 8004bba:	0391      	lsls	r1, r2, #14
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	4a17      	ldr	r2, [pc, #92]	; (8004c1c <UART_CheckIdleState+0x8c>)
 8004bc0:	9200      	str	r2, [sp, #0]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f000 f82c 	bl	8004c20 <UART_WaitOnFlagUntilTimeout>
 8004bc8:	1e03      	subs	r3, r0, #0
 8004bca:	d001      	beq.n	8004bd0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e021      	b.n	8004c14 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2204      	movs	r2, #4
 8004bd8:	4013      	ands	r3, r2
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d10c      	bne.n	8004bf8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2280      	movs	r2, #128	; 0x80
 8004be2:	03d1      	lsls	r1, r2, #15
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	4a0d      	ldr	r2, [pc, #52]	; (8004c1c <UART_CheckIdleState+0x8c>)
 8004be8:	9200      	str	r2, [sp, #0]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f000 f818 	bl	8004c20 <UART_WaitOnFlagUntilTimeout>
 8004bf0:	1e03      	subs	r3, r0, #0
 8004bf2:	d001      	beq.n	8004bf8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e00d      	b.n	8004c14 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2220      	movs	r2, #32
 8004c02:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2274      	movs	r2, #116	; 0x74
 8004c0e:	2100      	movs	r1, #0
 8004c10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	0018      	movs	r0, r3
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b004      	add	sp, #16
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	01ffffff 	.word	0x01ffffff

08004c20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b094      	sub	sp, #80	; 0x50
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	603b      	str	r3, [r7, #0]
 8004c2c:	1dfb      	adds	r3, r7, #7
 8004c2e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c30:	e0a3      	b.n	8004d7a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c34:	3301      	adds	r3, #1
 8004c36:	d100      	bne.n	8004c3a <UART_WaitOnFlagUntilTimeout+0x1a>
 8004c38:	e09f      	b.n	8004d7a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c3a:	f7fd fbcd 	bl	80023d8 <HAL_GetTick>
 8004c3e:	0002      	movs	r2, r0
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d302      	bcc.n	8004c50 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d13d      	bne.n	8004ccc <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c50:	f3ef 8310 	mrs	r3, PRIMASK
 8004c54:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c58:	647b      	str	r3, [r7, #68]	; 0x44
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c60:	f383 8810 	msr	PRIMASK, r3
}
 8004c64:	46c0      	nop			; (mov r8, r8)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	494c      	ldr	r1, [pc, #304]	; (8004da4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004c72:	400a      	ands	r2, r1
 8004c74:	601a      	str	r2, [r3, #0]
 8004c76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c78:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c7c:	f383 8810 	msr	PRIMASK, r3
}
 8004c80:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c82:	f3ef 8310 	mrs	r3, PRIMASK
 8004c86:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c8a:	643b      	str	r3, [r7, #64]	; 0x40
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c92:	f383 8810 	msr	PRIMASK, r3
}
 8004c96:	46c0      	nop			; (mov r8, r8)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689a      	ldr	r2, [r3, #8]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	438a      	bics	r2, r1
 8004ca6:	609a      	str	r2, [r3, #8]
 8004ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004caa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cae:	f383 8810 	msr	PRIMASK, r3
}
 8004cb2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2274      	movs	r2, #116	; 0x74
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e067      	b.n	8004d9c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2204      	movs	r2, #4
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	d050      	beq.n	8004d7a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	69da      	ldr	r2, [r3, #28]
 8004cde:	2380      	movs	r3, #128	; 0x80
 8004ce0:	011b      	lsls	r3, r3, #4
 8004ce2:	401a      	ands	r2, r3
 8004ce4:	2380      	movs	r3, #128	; 0x80
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d146      	bne.n	8004d7a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2280      	movs	r2, #128	; 0x80
 8004cf2:	0112      	lsls	r2, r2, #4
 8004cf4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cf6:	f3ef 8310 	mrs	r3, PRIMASK
 8004cfa:	613b      	str	r3, [r7, #16]
  return(result);
 8004cfc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d00:	2301      	movs	r3, #1
 8004d02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f383 8810 	msr	PRIMASK, r3
}
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4923      	ldr	r1, [pc, #140]	; (8004da4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004d18:	400a      	ands	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]
 8004d1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d1e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	f383 8810 	msr	PRIMASK, r3
}
 8004d26:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d28:	f3ef 8310 	mrs	r3, PRIMASK
 8004d2c:	61fb      	str	r3, [r7, #28]
  return(result);
 8004d2e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d30:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d32:	2301      	movs	r3, #1
 8004d34:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	f383 8810 	msr	PRIMASK, r3
}
 8004d3c:	46c0      	nop			; (mov r8, r8)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2101      	movs	r1, #1
 8004d4a:	438a      	bics	r2, r1
 8004d4c:	609a      	str	r2, [r3, #8]
 8004d4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d50:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d54:	f383 8810 	msr	PRIMASK, r3
}
 8004d58:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2220      	movs	r2, #32
 8004d64:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2280      	movs	r2, #128	; 0x80
 8004d6a:	2120      	movs	r1, #32
 8004d6c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2274      	movs	r2, #116	; 0x74
 8004d72:	2100      	movs	r1, #0
 8004d74:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e010      	b.n	8004d9c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69db      	ldr	r3, [r3, #28]
 8004d80:	68ba      	ldr	r2, [r7, #8]
 8004d82:	4013      	ands	r3, r2
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	425a      	negs	r2, r3
 8004d8a:	4153      	adcs	r3, r2
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	001a      	movs	r2, r3
 8004d90:	1dfb      	adds	r3, r7, #7
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d100      	bne.n	8004d9a <UART_WaitOnFlagUntilTimeout+0x17a>
 8004d98:	e74b      	b.n	8004c32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	0018      	movs	r0, r3
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	b014      	add	sp, #80	; 0x50
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	fffffe5f 	.word	0xfffffe5f

08004da8 <__libc_init_array>:
 8004da8:	b570      	push	{r4, r5, r6, lr}
 8004daa:	2600      	movs	r6, #0
 8004dac:	4d0c      	ldr	r5, [pc, #48]	; (8004de0 <__libc_init_array+0x38>)
 8004dae:	4c0d      	ldr	r4, [pc, #52]	; (8004de4 <__libc_init_array+0x3c>)
 8004db0:	1b64      	subs	r4, r4, r5
 8004db2:	10a4      	asrs	r4, r4, #2
 8004db4:	42a6      	cmp	r6, r4
 8004db6:	d109      	bne.n	8004dcc <__libc_init_array+0x24>
 8004db8:	2600      	movs	r6, #0
 8004dba:	f000 f821 	bl	8004e00 <_init>
 8004dbe:	4d0a      	ldr	r5, [pc, #40]	; (8004de8 <__libc_init_array+0x40>)
 8004dc0:	4c0a      	ldr	r4, [pc, #40]	; (8004dec <__libc_init_array+0x44>)
 8004dc2:	1b64      	subs	r4, r4, r5
 8004dc4:	10a4      	asrs	r4, r4, #2
 8004dc6:	42a6      	cmp	r6, r4
 8004dc8:	d105      	bne.n	8004dd6 <__libc_init_array+0x2e>
 8004dca:	bd70      	pop	{r4, r5, r6, pc}
 8004dcc:	00b3      	lsls	r3, r6, #2
 8004dce:	58eb      	ldr	r3, [r5, r3]
 8004dd0:	4798      	blx	r3
 8004dd2:	3601      	adds	r6, #1
 8004dd4:	e7ee      	b.n	8004db4 <__libc_init_array+0xc>
 8004dd6:	00b3      	lsls	r3, r6, #2
 8004dd8:	58eb      	ldr	r3, [r5, r3]
 8004dda:	4798      	blx	r3
 8004ddc:	3601      	adds	r6, #1
 8004dde:	e7f2      	b.n	8004dc6 <__libc_init_array+0x1e>
 8004de0:	08004ecc 	.word	0x08004ecc
 8004de4:	08004ecc 	.word	0x08004ecc
 8004de8:	08004ecc 	.word	0x08004ecc
 8004dec:	08004ed0 	.word	0x08004ed0

08004df0 <memset>:
 8004df0:	0003      	movs	r3, r0
 8004df2:	1882      	adds	r2, r0, r2
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d100      	bne.n	8004dfa <memset+0xa>
 8004df8:	4770      	bx	lr
 8004dfa:	7019      	strb	r1, [r3, #0]
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	e7f9      	b.n	8004df4 <memset+0x4>

08004e00 <_init>:
 8004e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e02:	46c0      	nop			; (mov r8, r8)
 8004e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e06:	bc08      	pop	{r3}
 8004e08:	469e      	mov	lr, r3
 8004e0a:	4770      	bx	lr

08004e0c <_fini>:
 8004e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e0e:	46c0      	nop			; (mov r8, r8)
 8004e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e12:	bc08      	pop	{r3}
 8004e14:	469e      	mov	lr, r3
 8004e16:	4770      	bx	lr
