
*** Running vivado
    with args -log spi.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi.tcl


Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source spi.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 498.828 ; gain = 200.840
Command: read_checkpoint -auto_incremental -incremental Z:/Documents/GitHub/VHDL-VLSI/MAIN_project/MAIN_project.srcs/utils_1/imports/synth_1/spi.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/Documents/GitHub/VHDL-VLSI/MAIN_project/MAIN_project.srcs/utils_1/imports/synth_1/spi.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top spi -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9032
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 938.254 ; gain = 406.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spi' [Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd:49]
INFO: [Synth 8-638] synthesizing module 'ddf' [Z:/Documents/GitHub/VHDL-VLSI/src/ddf.vhd:39]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [Z:/Documents/GitHub/VHDL-VLSI/src/ddf.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ddf' (0#1) [Z:/Documents/GitHub/VHDL-VLSI/src/ddf.vhd:39]
INFO: [Synth 8-638] synthesizing module 'detector_RE' [Z:/Documents/GitHub/VHDL-VLSI/src/detector_RE.vhd:39]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [Z:/Documents/GitHub/VHDL-VLSI/src/detector_RE.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'detector_RE' (0#1) [Z:/Documents/GitHub/VHDL-VLSI/src/detector_RE.vhd:39]
INFO: [Synth 8-638] synthesizing module 'detector_FE' [Z:/Documents/GitHub/VHDL-VLSI/src/detector_FE.vhd:39]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [Z:/Documents/GitHub/VHDL-VLSI/src/detector_FE.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'detector_FE' (0#1) [Z:/Documents/GitHub/VHDL-VLSI/src/detector_FE.vhd:39]
INFO: [Synth 8-638] synthesizing module 'frame_check' [Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd:47]
WARNING: [Synth 8-614] signal 'fr_err_c' is read in the process but is not in the sensitivity list [Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'frame_check' (0#1) [Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd:47]
INFO: [Synth 8-638] synthesizing module 'deserializer' [Z:/Documents/GitHub/VHDL-VLSI/src/deserializer.vhd:42]
	Parameter g_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'deserializer' (0#1) [Z:/Documents/GitHub/VHDL-VLSI/src/deserializer.vhd:42]
INFO: [Synth 8-638] synthesizing module 'serializer' [Z:/Documents/GitHub/VHDL-VLSI/src/serializer.vhd:46]
	Parameter g_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [Z:/Documents/GitHub/VHDL-VLSI/src/serializer.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'serializer' (0#1) [Z:/Documents/GitHub/VHDL-VLSI/src/serializer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'spi' (0#1) [Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.277 ; gain = 499.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.277 ; gain = 499.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.277 ; gain = 499.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'sig_reg_in_reg' [Z:/Documents/GitHub/VHDL-VLSI/src/serializer.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.277 ; gain = 499.445
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |    47|
|5     |LUT3   |     5|
|6     |LUT4   |     1|
|7     |LUT5   |    33|
|8     |LUT6   |    22|
|9     |FDCE   |    40|
|10    |FDRE   |    33|
|11    |LD     |    16|
|12    |IBUF   |    22|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |   257|
|2     |  MOSI_dff     |ddf           |     2|
|3     |  cs_R         |detector_RE   |     2|
|4     |  cs_b_dff     |ddf_0         |     5|
|5     |  deserializer |deserializer  |    16|
|6     |  frame_det    |frame_check   |   133|
|7     |  sclk_R       |detector_RE_1 |     3|
|8     |  sclk_dff     |ddf_2         |     3|
|9     |  serializer   |serializer    |    50|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.828 ; gain = 711.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1254.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1350.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete | Checksum: b002f469
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1350.305 ; gain = 826.570
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/GitHub/VHDL-VLSI/MAIN_project/MAIN_project.runs/synth_1/spi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_utilization_synth.rpt -pb spi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 13:11:52 2023...
