# VLSI Design Lab-01 [15-01-26]
## 1-input Inverter ✅
<img width="1049" height="856" alt="1in-Inverter" src="https://github.com/user-attachments/assets/a129513b-fe2f-46d6-98b2-0cef9e6d5c7d" />

## 2-input NAND     ✅
<img width="1273" height="866" alt="2in-AND" src="https://github.com/user-attachments/assets/64bd431f-6b2e-4a97-9d99-9f2753924618" />

## 3-input NAND     ✅
<img width="1331" height="926" alt="3in-NAND" src="https://github.com/user-attachments/assets/6bac6e78-07e2-4ca9-ae13-588985ef550d" />

## 2-input NOR      ✅
<img width="983" height="839" alt="2in-NOR" src="https://github.com/user-attachments/assets/f921a876-b790-418d-a12b-149463f2d505" />

## 3-input NOR      ✅
<img width="756" height="688" alt="3in-NOR" src="https://github.com/user-attachments/assets/30c243e1-92bc-456b-b556-7ed2bc5f7dbc" />

## 2-input AND      ✅
<img width="1273" height="866" alt="2in-AND" src="https://github.com/user-attachments/assets/597aba00-ad3a-4cc6-a290-a84e2692cfbe" />

## 2-input OR       ✅
<img width="1171" height="841" alt="2in-OR" src="https://github.com/user-attachments/assets/0dd4c867-fdfb-447b-b8d1-21b81c633b14" />

## 2-input XOR      ✅
<img width="1749" height="907" alt="2in-XOR" src="https://github.com/user-attachments/assets/94d21067-b008-41b3-bceb-761e973321b0" />

