==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
INFO: [LIC 200-101] Checked out feature [xczu9eg-es1]
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-1-i-es1'
WARNING: [HLS 200-40] Cannot find source file Memcore.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'MemHLS.cpp' ... 
WARNING: [HLS 200-40] MemHLS.cpp:676:10: warning: 4 enumeration values not handled in switch: 'DELETE_CMD', 'VALUE_RESP', 'DELETED_RESP'... [-Wswitch]
        switch (Command)
                ^
1 warning generated.

INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 401.199 ; gain = 58.430 ; free physical = 6096 ; free virtual = 25961
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 401.199 ; gain = 58.430 ; free physical = 6084 ; free virtual = 25960
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'Read_and_Align' into 'Parse_Command' (MemHLS.cpp:157).
INFO: [XFORM 203-603] Inlining function 'Read_and_Align' into 'Parse_Data' (MemHLS.cpp:296).
INFO: [XFORM 203-603] Inlining function 'Read_and_Align' into 'Parse_Data' (MemHLS.cpp:289).
INFO: [XFORM 203-603] Inlining function 'Read_and_Align' into 'Parse_Key' (MemHLS.cpp:268).
INFO: [XFORM 203-603] Inlining function 'Read_and_Align' into 'Parse_Key' (MemHLS.cpp:232).
INFO: [XFORM 203-603] Inlining function 'Read_and_Align' into 'Parse_Numerical_Field' (MemHLS.cpp:193).
INFO: [XFORM 203-603] Inlining function 'Find_Delimiter' into 'Parse_Numerical_Field' (MemHLS.cpp:196).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 529.199 ; gain = 186.430 ; free physical = 6032 ; free virtual = 25936
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hash' into 'Parse_Key' (MemHLS.cpp:247) automatically.
INFO: [XFORM 203-602] Inlining function 'Save_key' into 'Mem_Parse_Set' (MemHLS.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Protocl' into 'Mem_Action_Set' (MemHLS.cpp:594) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Resp_Word' into 'Mem_Action_Set' (MemHLS.cpp:597) automatically.
INFO: [XFORM 203-602] Inlining function 'Modify_Hdr_Length' into 'Mem_Action_Set' (MemHLS.cpp:603) automatically.
INFO: [XFORM 203-602] Inlining function 'Swap_Hdr_address' into 'Mem_Action_Set' (MemHLS.cpp:604) automatically.
INFO: [XFORM 203-602] Inlining function 'Save_key' into 'Mem_Parse_Get' (MemHLS.cpp:377) automatically.
INFO: [XFORM 203-602] Inlining function 'Generate_Word_for_Number' into 'Add_Numerical_Word' (MemHLS.cpp:491) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Protocl' into 'Mem_Action_Get' (MemHLS.cpp:613) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Resp_Word' into 'Mem_Action_Get' (MemHLS.cpp:617) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Resp_Key' into 'Mem_Action_Get' (MemHLS.cpp:619) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Numerical_Word' into 'Mem_Action_Get' (MemHLS.cpp:624) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Resp_Data' into 'Mem_Action_Get' (MemHLS.cpp:634) automatically.
INFO: [XFORM 203-602] Inlining function 'Modify_Hdr_Length' into 'Mem_Action_Get' (MemHLS.cpp:655) automatically.
INFO: [XFORM 203-602] Inlining function 'Swap_Hdr_address' into 'Mem_Action_Get' (MemHLS.cpp:656) automatically.
INFO: [XFORM 203-602] Inlining function 'Mem_Action_Set' into 'Mem_Parser' (MemHLS.cpp:680) automatically.
WARNING: [SYNCHK 200-23] MemHLS.cpp:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 529.199 ; gain = 186.430 ; free physical = 6017 ; free virtual = 25924
INFO: [XFORM 203-1101] Packing variable 'Input_tuples.V.Hdr' (MemHLS.cpp:692) into a 372-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Output_tuples.V.Hdr' (MemHLS.cpp:692) into a 372-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Packet_input.V' (MemHLS.cpp:693) into a 71-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Packet_output.V' (MemHLS.cpp:693) into a 71-bit variable.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0' (MemHLS.cpp:180:1) in function 'Parse_Numerical_Field'.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (MemHLS.cpp:177) in function 'Parse_Numerical_Field' completely.
INFO: [XFORM 203-102] Partitioning array 'commands.cmd' (MemHLS.cpp:109) in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 33 to 1 for loop 'Loop-0' (MemHLS.cpp:238:1) in function 'Parse_Key'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'Loop-0' (MemHLS.cpp:201:1) in function 'Parse_Numerical_Field'.
INFO: [XFORM 203-602] Inlining function 'hash' into 'Parse_Key' (MemHLS.cpp:247) automatically.
INFO: [XFORM 203-602] Inlining function 'Save_key' into 'Mem_Parse_Set' (MemHLS.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Protocl' into 'Mem_Action_Set' (MemHLS.cpp:594) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Resp_Word' into 'Mem_Action_Set' (MemHLS.cpp:597) automatically.
INFO: [XFORM 203-602] Inlining function 'Modify_Hdr_Length' into 'Mem_Action_Set' (MemHLS.cpp:603) automatically.
INFO: [XFORM 203-602] Inlining function 'Swap_Hdr_address' into 'Mem_Action_Set' (MemHLS.cpp:604) automatically.
INFO: [XFORM 203-602] Inlining function 'Save_key' into 'Mem_Parse_Get' (MemHLS.cpp:377) automatically.
INFO: [XFORM 203-602] Inlining function 'Merge_Full_and_Part' into 'Add_Resp_Key' (MemHLS.cpp:445) automatically.
INFO: [XFORM 203-602] Inlining function 'Generate_Word_for_Number' into 'Add_Numerical_Word' (MemHLS.cpp:491) automatically.
INFO: [XFORM 203-602] Inlining function 'Merge_Full_and_Part' into 'Add_Resp_Data' (MemHLS.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Protocl' into 'Mem_Action_Get' (MemHLS.cpp:613) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Resp_Word' into 'Mem_Action_Get' (MemHLS.cpp:617) automatically.
INFO: [XFORM 203-602] Inlining function 'Add_Numerical_Word' into 'Mem_Action_Get' (MemHLS.cpp:624) automatically.
INFO: [XFORM 203-602] Inlining function 'Modify_Hdr_Length' into 'Mem_Action_Get' (MemHLS.cpp:655) automatically.
INFO: [XFORM 203-602] Inlining function 'Swap_Hdr_address' into 'Mem_Action_Get' (MemHLS.cpp:656) automatically.
INFO: [XFORM 203-602] Inlining function 'Mem_Action_Set' into 'Mem_Parser' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 1 for loop 'Loop-1' (MemHLS.cpp:479:1) in function 'Mem_Action_Get'.
WARNING: [XFORM 203-731] Internal stream variable 'Key_Stream.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'Key_Stream.V.V' is invalid: it has no data producer
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (MemHLS.cpp:92:6) in function 'Remove_and_Realign'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MemHLS.cpp:236:3) to (MemHLS.cpp:270:2) in function 'Parse_Key'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MemHLS.cpp:558:3) in function 'Output_packets'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MemHLS.cpp:428:39) in function 'Merge_Part_and_Part'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MemHLS.cpp:443:3) to (MemHLS.cpp:442:29) in function 'Add_Resp_Key'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MemHLS.cpp:460:3) to (MemHLS.cpp:459:29) in function 'Add_Resp_Data'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Parse_Numerical_Field' (MemHLS.cpp:188)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 529.199 ; gain = 186.430 ; free physical = 5975 ; free virtual = 25890
WARNING: [XFORM 203-631] Renaming function 'Parse_Numerical_Field' (MemHLS.cpp:188) into Parse_Numerical_Fiel.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 593.199 ; gain = 250.430 ; free physical = 5847 ; free virtual = 25764
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Memcore' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Parse_Internet_Hdr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.32 seconds; current allocated memory: 250.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 250.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Remove_and_Realign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Remove_and_Realign'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 250.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 250.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Parse_Command' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 251.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 251.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Parse_Key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
WARNING: [SCHED 204-21] Estimated clock period (9.37ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 0.8ns, effective delay budget: 5.6ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sub' operation ('Lo', MemHLS.cpp:245) (0.948 ns)
	'sub' operation ('tmp_39', MemHLS.cpp:245) (0.897 ns)
	'select' operation ('tmp_43', MemHLS.cpp:245) (0 ns)
	'lshr' operation ('tmp_47', MemHLS.cpp:245) (1.72 ns)
	'and' operation ('__Result__', MemHLS.cpp:245) (0.893 ns)
	'select' operation ('__Val2__', MemHLS.cpp:243) (0.55 ns)
	'call' operation ('call_ret7', MemHLS.cpp:253) to 'Remove_and_Realign' (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 252.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 252.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_Parse_Get' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 253.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 253.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Merge_Part_and_Part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 253.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 253.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Resp_Key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 253.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 254.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Resp_Data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 254.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 254.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Output_packets' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 255.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 255.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_Action_Get' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 37.
WARNING: [SCHED 204-21] Estimated clock period (6.35ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 0.8ns, effective delay budget: 5.6ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_i4', MemHLS.cpp:436->MemHLS.cpp:651) to 'Merge_Part_and_Part' (5.6 ns)
	multiplexor before 'phi' operation ('Left_word.Data.V') with incoming values : ('Left_word.Data.V', MemHLS.cpp:651) ('Left_word.Data.V', MemHLS.cpp:640) (0.755 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 256.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 257.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Parse_Numerical_Fiel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 257.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 258.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Parse_Data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 258.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 258.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_Parse_Set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 258.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 259.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_Parser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 259.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 260.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Memcore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 261.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 261.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Parse_Internet_Hdr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Parse_Internet_Hdr'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 262.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Remove_and_Realign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Remove_and_Realign'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 263.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Parse_Command' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Parse_Command_commands_0_cmd' to 'Parse_Command_combkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Parse_Command_commands_len' to 'Parse_Command_comcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Parse_Command_commands_cc' to 'Parse_Command_comdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Parse_Command'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 264.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Parse_Key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Parse_Key'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 266.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_Parse_Get' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Key_Stream_V_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_Parse_Get'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 268.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Merge_Part_and_Part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Merge_Part_and_Part'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 269.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Resp_Key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Resp_Key'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 271.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Resp_Data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Resp_Data'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 272.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Output_packets' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Output_packets'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 274.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_Action_Get' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Memcore_srem_20ns_5ns_6_24' to 'Memcore_srem_20nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Memcore_srem_32ns_5ns_6_36' to 'Memcore_srem_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Memcore_srem_20nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Memcore_srem_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_Action_Get'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 277.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Parse_Numerical_Fiel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Parse_Numerical_Fiel'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 280.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Parse_Data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Parse_Data'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 282.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_Parse_Set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Key_Stream_V_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_Parse_Set'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 284.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_Parser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Mem_Parser_Memory_VALID' to 'Mem_Parser_Memoryg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Mem_Parser_Memory_KEY_V' to 'Mem_Parser_Memoryhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Mem_Parser_Memory_KEY_LEN' to 'Mem_Parser_Memoryibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Mem_Parser_Memory_DATA_LEN' to 'Mem_Parser_MemoryjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Mem_Parser_Memory_DATA_V' to 'Mem_Parser_MemorykbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_Parser'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 286.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Memcore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Memcore/Input_tuples_V_Hdr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Memcore/Output_tuples_V_Hdr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Memcore/Packet_input_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Memcore/Packet_output_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Memcore' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Memcore'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 289.141 MB.
INFO: [RTMG 210-278] Implementing memory 'Parse_Command_combkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Parse_Command_comcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Parse_Command_comdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'Memcore_srem_20nseOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Memcore_srem_32nsfYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d5_A' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Mem_Parser_Memoryg8j_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Mem_Parser_Memoryhbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Mem_Parser_Memoryibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Mem_Parser_MemorykbM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d319_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d319_A' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 721.199 ; gain = 378.430 ; free physical = 5784 ; free virtual = 25718
INFO: [SYSC 207-301] Generating SystemC RTL for Memcore.
INFO: [VHDL 208-304] Generating VHDL RTL for Memcore.
INFO: [VLOG 209-307] Generating Verilog RTL for Memcore.
INFO: [HLS 200-112] Total elapsed time: 24.95 seconds; peak allocated memory: 289.141 MB.
INFO: [LIC 200-101] Checked in feature [xczu9eg-es1]
