

================================================================
== Vitis HLS Report for 'decision_function_46'
================================================================
* Date:           Thu Jan 23 13:47:58 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_383 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_384 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_385 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_386 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_387 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read_386, i18 63" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1217 = icmp_slt  i18 %p_read2130, i18 92405" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1217' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1218 = icmp_slt  i18 %p_read110, i18 245588" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1218' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1219 = icmp_slt  i18 %p_read_387, i18 7" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1219' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1220 = icmp_slt  i18 %p_read1120, i18 251" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1220' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1221 = icmp_slt  i18 %p_read, i18 82626" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1221' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1222 = icmp_slt  i18 %p_read1322, i18 36" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1222' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1223 = icmp_slt  i18 %p_read312, i18 6439" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1223' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1224 = icmp_slt  i18 %p_read918, i18 1130" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1224' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1225 = icmp_slt  i18 %p_read_385, i18 1928" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1225' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1226 = icmp_slt  i18 %p_read1221, i18 87046" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1226' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1227 = icmp_slt  i18 %p_read1019, i18 42" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1227' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1228 = icmp_slt  i18 %p_read817, i18 7" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1228' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1229 = icmp_slt  i18 %p_read_384, i18 2753" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1229' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1230 = icmp_slt  i18 %p_read2130, i18 82742" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1230' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1231 = icmp_slt  i18 %p_read413, i18 2557" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1231' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1232 = icmp_slt  i18 %p_read211, i18 25981" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1232' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1233 = icmp_slt  i18 %p_read_384, i18 794" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1233' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1234 = icmp_slt  i18 %p_read, i18 214873" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1234' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1235 = icmp_slt  i18 %p_read2029, i18 96590" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1235' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1236 = icmp_slt  i18 %p_read716, i18 355" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1236' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1237 = icmp_slt  i18 %p_read_386, i18 66" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1237' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1238 = icmp_slt  i18 %p_read312, i18 6645" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1238' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1239 = icmp_slt  i18 %p_read514, i18 1057" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1239' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1240 = icmp_slt  i18 %p_read615, i18 774" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1240' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1241 = icmp_slt  i18 %p_read_383, i18 18" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1241' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_1242 = icmp_slt  i18 %p_read1019, i18 35" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1242' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_1243 = icmp_slt  i18 %p_read615, i18 882" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1243' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1217, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_582 = xor i1 %icmp_ln86_1217, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_582" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_1172 = and i1 %icmp_ln86_1219, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_235)   --->   "%xor_ln104_584 = xor i1 %icmp_ln86_1219, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_235 = and i1 %and_ln102, i1 %xor_ln104_584" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_235' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_1173 = and i1 %icmp_ln86_1220, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1173' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_236)   --->   "%xor_ln104_585 = xor i1 %icmp_ln86_1220, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_236 = and i1 %and_ln104, i1 %xor_ln104_585" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_236' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_1176 = and i1 %icmp_ln86_1223, i1 %and_ln102_1172" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1176' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_1177 = and i1 %icmp_ln86_1224, i1 %and_ln104_235" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1177' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_1178 = and i1 %icmp_ln86_1225, i1 %and_ln102_1173" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1178' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_590 = xor i1 %icmp_ln86_1225, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_239 = and i1 %and_ln102_1173, i1 %xor_ln104_590" [firmware/BDT.h:104]   --->   Operation 71 'and' 'and_ln104_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_1179 = and i1 %icmp_ln86_1226, i1 %and_ln104_236" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1179' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_591 = xor i1 %icmp_ln86_1226, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_240 = and i1 %and_ln104_236, i1 %xor_ln104_591" [firmware/BDT.h:104]   --->   Operation 74 'and' 'and_ln104_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1178)   --->   "%and_ln102_1184 = and i1 %icmp_ln86_1231, i1 %and_ln102_1176" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_239, i1 %and_ln104_240" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1178)   --->   "%xor_ln117 = xor i1 %and_ln102_1173, i1 1" [firmware/BDT.h:117]   --->   Operation 77 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1178)   --->   "%or_ln117_1131 = or i1 %icmp_ln86_1225, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1178)   --->   "%zext_ln117 = zext i1 %or_ln117_1131" [firmware/BDT.h:117]   --->   Operation 79 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1178)   --->   "%or_ln117_1103 = or i1 %or_ln117, i1 %and_ln102_1184" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1178)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln117_1104 = or i1 %or_ln117, i1 %and_ln102_1176" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_1104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1178 = select i1 %or_ln117_1103, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_1178' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_1106 = or i1 %or_ln117, i1 %and_ln102_1172" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_1106' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "%or_ln117_1110 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 86 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_1171 = and i1 %icmp_ln86_1218, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln102_1174 = and i1 %icmp_ln86_1221, i1 %and_ln102_1171" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1174' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1180)   --->   "%xor_ln104_588 = xor i1 %icmp_ln86_1223, i1 1" [firmware/BDT.h:104]   --->   Operation 89 'xor' 'xor_ln104_588' <Predicate = (or_ln117_1106 & or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1185)   --->   "%xor_ln104_589 = xor i1 %icmp_ln86_1224, i1 1" [firmware/BDT.h:104]   --->   Operation 90 'xor' 'xor_ln104_589' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1180)   --->   "%and_ln102_1198 = and i1 %icmp_ln86_1232, i1 %xor_ln104_588" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1198' <Predicate = (or_ln117_1106 & or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1180)   --->   "%and_ln102_1185 = and i1 %and_ln102_1198, i1 %and_ln102_1172" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_1185' <Predicate = (or_ln117_1106 & or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1183)   --->   "%and_ln102_1186 = and i1 %icmp_ln86_1228, i1 %and_ln102_1177" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1186' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1185)   --->   "%and_ln102_1199 = and i1 %icmp_ln86_1233, i1 %xor_ln104_589" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_1199' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1185)   --->   "%and_ln102_1187 = and i1 %and_ln102_1199, i1 %and_ln104_235" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_1187' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1180)   --->   "%zext_ln117_135 = zext i2 %select_ln117_1178" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_135' <Predicate = (or_ln117_1104 & or_ln117_1106 & or_ln117_1110)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1180)   --->   "%or_ln117_1105 = or i1 %or_ln117_1104, i1 %and_ln102_1185" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1105' <Predicate = (or_ln117_1106 & or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1180)   --->   "%select_ln117_1179 = select i1 %or_ln117_1104, i3 %zext_ln117_135, i3 4" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1179' <Predicate = (or_ln117_1106 & or_ln117_1110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1180 = select i1 %or_ln117_1105, i3 %select_ln117_1179, i3 5" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1180' <Predicate = (or_ln117_1106 & or_ln117_1110)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1183)   --->   "%or_ln117_1107 = or i1 %or_ln117_1106, i1 %and_ln102_1186" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1107' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1183)   --->   "%select_ln117_1181 = select i1 %or_ln117_1106, i3 %select_ln117_1180, i3 6" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1181' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_1108 = or i1 %or_ln117_1106, i1 %and_ln102_1177" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1108' <Predicate = (or_ln117_1110)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1183)   --->   "%select_ln117_1182 = select i1 %or_ln117_1107, i3 %select_ln117_1181, i3 7" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1182' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1183)   --->   "%zext_ln117_136 = zext i3 %select_ln117_1182" [firmware/BDT.h:117]   --->   Operation 104 'zext' 'zext_ln117_136' <Predicate = (or_ln117_1110)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1185)   --->   "%or_ln117_1109 = or i1 %or_ln117_1108, i1 %and_ln102_1187" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1109' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1183 = select i1 %or_ln117_1108, i4 %zext_ln117_136, i4 8" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1183' <Predicate = (or_ln117_1110)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1185)   --->   "%select_ln117_1184 = select i1 %or_ln117_1109, i4 %select_ln117_1183, i4 9" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1184' <Predicate = (or_ln117_1110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1185 = select i1 %or_ln117_1110, i4 %select_ln117_1184, i4 10" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1185' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln117_1112 = or i1 %or_ln117_1110, i1 %and_ln102_1178" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_234)   --->   "%xor_ln104_583 = xor i1 %icmp_ln86_1218, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_234 = and i1 %xor_ln104_583, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 111 'and' 'and_ln104_234' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_237)   --->   "%xor_ln104_586 = xor i1 %icmp_ln86_1221, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_237 = and i1 %and_ln102_1171, i1 %xor_ln104_586" [firmware/BDT.h:104]   --->   Operation 113 'and' 'and_ln104_237' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln102_1180 = and i1 %icmp_ln86_1227, i1 %and_ln102_1174" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1180' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%and_ln102_1181 = and i1 %icmp_ln86_1228, i1 %and_ln104_237" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1181' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1187)   --->   "%and_ln102_1188 = and i1 %icmp_ln86_1234, i1 %and_ln102_1178" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1188' <Predicate = (or_ln117_1112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1189)   --->   "%and_ln102_1189 = and i1 %icmp_ln86_1235, i1 %and_ln102_1179" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1191)   --->   "%and_ln102_1190 = and i1 %icmp_ln86_1236, i1 %and_ln102_1180" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1187)   --->   "%or_ln117_1111 = or i1 %or_ln117_1110, i1 %and_ln102_1188" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1111' <Predicate = (or_ln117_1112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1187)   --->   "%select_ln117_1186 = select i1 %or_ln117_1111, i4 %select_ln117_1185, i4 11" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1186' <Predicate = (or_ln117_1112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1189)   --->   "%or_ln117_1113 = or i1 %or_ln117_1112, i1 %and_ln102_1189" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1187 = select i1 %or_ln117_1112, i4 %select_ln117_1186, i4 12" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1187' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_1114 = or i1 %or_ln117_1112, i1 %and_ln102_1179" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_1114' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1189)   --->   "%select_ln117_1188 = select i1 %or_ln117_1113, i4 %select_ln117_1187, i4 13" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_1188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1191)   --->   "%or_ln117_1115 = or i1 %or_ln117_1114, i1 %and_ln102_1190" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1189 = select i1 %or_ln117_1114, i4 %select_ln117_1188, i4 14" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_1189' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_1116 = or i1 %or_ln117_1114, i1 %and_ln102_1180" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1116' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1191)   --->   "%select_ln117_1190 = select i1 %or_ln117_1115, i4 %select_ln117_1189, i4 15" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1191)   --->   "%zext_ln117_137 = zext i4 %select_ln117_1190" [firmware/BDT.h:117]   --->   Operation 129 'zext' 'zext_ln117_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1191 = select i1 %or_ln117_1116, i5 %zext_ln117_137, i5 16" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1191' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_1118 = or i1 %or_ln117_1114, i1 %and_ln102_1174" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1118' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%and_ln102_1175 = and i1 %icmp_ln86_1222, i1 %and_ln104_234" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1175' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_238)   --->   "%xor_ln104_587 = xor i1 %icmp_ln86_1222, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_238 = and i1 %and_ln104_234, i1 %xor_ln104_587" [firmware/BDT.h:104]   --->   Operation 134 'and' 'and_ln104_238' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1193)   --->   "%xor_ln104_592 = xor i1 %icmp_ln86_1227, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_592' <Predicate = (or_ln117_1118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1197)   --->   "%xor_ln104_593 = xor i1 %icmp_ln86_1228, i1 1" [firmware/BDT.h:104]   --->   Operation 136 'xor' 'xor_ln104_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.97ns)   --->   "%and_ln102_1182 = and i1 %icmp_ln86_1229, i1 %and_ln102_1175" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1182' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1193)   --->   "%and_ln102_1200 = and i1 %icmp_ln86_1237, i1 %xor_ln104_592" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1200' <Predicate = (or_ln117_1118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1193)   --->   "%and_ln102_1191 = and i1 %and_ln102_1200, i1 %and_ln102_1174" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1191' <Predicate = (or_ln117_1118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1195)   --->   "%and_ln102_1192 = and i1 %icmp_ln86_1238, i1 %and_ln102_1181" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1197)   --->   "%and_ln102_1201 = and i1 %icmp_ln86_1239, i1 %xor_ln104_593" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1197)   --->   "%and_ln102_1193 = and i1 %and_ln102_1201, i1 %and_ln104_237" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1193)   --->   "%or_ln117_1117 = or i1 %or_ln117_1116, i1 %and_ln102_1191" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1117' <Predicate = (or_ln117_1118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1193)   --->   "%select_ln117_1192 = select i1 %or_ln117_1117, i5 %select_ln117_1191, i5 17" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1192' <Predicate = (or_ln117_1118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1195)   --->   "%or_ln117_1119 = or i1 %or_ln117_1118, i1 %and_ln102_1192" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1193 = select i1 %or_ln117_1118, i5 %select_ln117_1192, i5 18" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1193' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.97ns)   --->   "%or_ln117_1120 = or i1 %or_ln117_1118, i1 %and_ln102_1181" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1195)   --->   "%select_ln117_1194 = select i1 %or_ln117_1119, i5 %select_ln117_1193, i5 19" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1197)   --->   "%or_ln117_1121 = or i1 %or_ln117_1120, i1 %and_ln102_1193" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1195 = select i1 %or_ln117_1120, i5 %select_ln117_1194, i5 20" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1195' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln117_1122 = or i1 %or_ln117_1114, i1 %and_ln102_1171" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1122' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1197)   --->   "%select_ln117_1196 = select i1 %or_ln117_1121, i5 %select_ln117_1195, i5 21" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1197 = select i1 %or_ln117_1122, i5 %select_ln117_1196, i5 22" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1197' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_1124 = or i1 %or_ln117_1122, i1 %and_ln102_1182" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1124' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1201)   --->   "%xor_ln104_594 = xor i1 %icmp_ln86_1229, i1 1" [firmware/BDT.h:104]   --->   Operation 155 'xor' 'xor_ln104_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.97ns)   --->   "%and_ln102_1183 = and i1 %icmp_ln86_1230, i1 %and_ln104_238" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1183' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1199)   --->   "%and_ln102_1194 = and i1 %icmp_ln86_1240, i1 %and_ln102_1182" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1194' <Predicate = (or_ln117_1124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1201)   --->   "%and_ln102_1202 = and i1 %icmp_ln86_1241, i1 %xor_ln104_594" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_1202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1201)   --->   "%and_ln102_1195 = and i1 %and_ln102_1202, i1 %and_ln102_1175" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_1195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%and_ln102_1196 = and i1 %icmp_ln86_1242, i1 %and_ln102_1183" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1199)   --->   "%or_ln117_1123 = or i1 %or_ln117_1122, i1 %and_ln102_1194" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1123' <Predicate = (or_ln117_1124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1199)   --->   "%select_ln117_1198 = select i1 %or_ln117_1123, i5 %select_ln117_1197, i5 23" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1198' <Predicate = (or_ln117_1124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1201)   --->   "%or_ln117_1125 = or i1 %or_ln117_1124, i1 %and_ln102_1195" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1199 = select i1 %or_ln117_1124, i5 %select_ln117_1198, i5 24" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1199' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.97ns)   --->   "%or_ln117_1126 = or i1 %or_ln117_1122, i1 %and_ln102_1175" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1126' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1201)   --->   "%select_ln117_1200 = select i1 %or_ln117_1125, i5 %select_ln117_1199, i5 25" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%or_ln117_1127 = or i1 %or_ln117_1126, i1 %and_ln102_1196" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1201 = select i1 %or_ln117_1126, i5 %select_ln117_1200, i5 26" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1201' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.97ns)   --->   "%or_ln117_1128 = or i1 %or_ln117_1126, i1 %and_ln102_1183" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_1128' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1203)   --->   "%select_ln117_1202 = select i1 %or_ln117_1127, i5 %select_ln117_1201, i5 27" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_1202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1203 = select i1 %or_ln117_1128, i5 %select_ln117_1202, i5 28" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1203' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_595 = xor i1 %icmp_ln86_1230, i1 1" [firmware/BDT.h:104]   --->   Operation 172 'xor' 'xor_ln104_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1203 = and i1 %icmp_ln86_1243, i1 %xor_ln104_595" [firmware/BDT.h:102]   --->   Operation 173 'and' 'and_ln102_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1197 = and i1 %and_ln102_1203, i1 %and_ln104_238" [firmware/BDT.h:102]   --->   Operation 174 'and' 'and_ln102_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1129 = or i1 %or_ln117_1128, i1 %and_ln102_1197" [firmware/BDT.h:117]   --->   Operation 175 'or' 'or_ln117_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1204 = select i1 %or_ln117_1129, i5 %select_ln117_1203, i5 29" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.30i13.i13.i5, i5 0, i13 750, i5 1, i13 7854, i5 2, i13 8191, i5 3, i13 140, i5 4, i13 7651, i5 5, i13 8121, i5 6, i13 188, i5 7, i13 8122, i5 8, i13 196, i5 9, i13 8165, i5 10, i13 7822, i5 11, i13 545, i5 12, i13 7925, i5 13, i13 2206, i5 14, i13 739, i5 15, i13 7924, i5 16, i13 8007, i5 17, i13 299, i5 18, i13 7881, i5 19, i13 7160, i5 20, i13 8155, i5 21, i13 7805, i5 22, i13 8084, i5 23, i13 7827, i5 24, i13 1263, i5 25, i13 59, i5 26, i13 465, i5 27, i13 100, i5 28, i13 8136, i5 29, i13 608, i13 0, i5 %select_ln117_1204" [firmware/BDT.h:118]   --->   Operation 177 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 178 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1130 = or i1 %or_ln117_1114, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 179 'or' 'or_ln117_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1130, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 180 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 181 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read2130', firmware/BDT.h:86) on port 'p_read21' (firmware/BDT.h:86) [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1217', firmware/BDT.h:86) [45]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [73]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1172', firmware/BDT.h:102) [79]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1176', firmware/BDT.h:102) [91]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1184', firmware/BDT.h:102) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1103', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1178', firmware/BDT.h:117) [136]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_588', firmware/BDT.h:104) [92]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1198', firmware/BDT.h:102) [110]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1185', firmware/BDT.h:102) [111]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1105', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1180', firmware/BDT.h:117) [141]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1181', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1182', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1183', firmware/BDT.h:117) [148]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1184', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1185', firmware/BDT.h:117) [152]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1188', firmware/BDT.h:102) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1111', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1186', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1187', firmware/BDT.h:117) [156]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1188', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1189', firmware/BDT.h:117) [160]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1190', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1191', firmware/BDT.h:117) [165]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_592', firmware/BDT.h:104) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1200', firmware/BDT.h:102) [118]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1191', firmware/BDT.h:102) [119]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1117', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1192', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1193', firmware/BDT.h:117) [169]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1194', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1195', firmware/BDT.h:117) [173]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1196', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1197', firmware/BDT.h:117) [177]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1194', firmware/BDT.h:102) [123]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1123', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1198', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1199', firmware/BDT.h:117) [181]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1200', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1201', firmware/BDT.h:117) [185]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1202', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1203', firmware/BDT.h:117) [189]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_595', firmware/BDT.h:104) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1203', firmware/BDT.h:102) [127]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1197', firmware/BDT.h:102) [128]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1129', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1204', firmware/BDT.h:117) [191]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [192]  (3.205 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1130', firmware/BDT.h:117) [190]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [193]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
