module logic_unit #(parameter N = 2)
						(input logic[N-1:0] a,b, output logic[N-1:0] y);
						
			
			and_N AND(.a(a), .b(b), .c(c));
						
						
endmodule