Analysis & Synthesis report for puzzle_test
Fri Dec 07 12:05:09 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Source assignments for lpm_counter:r_cnt_rtl_0
 11. Source assignments for lpm_counter:p_cnt_rtl_1
 12. Source assignments for lpm_add_sub:Add0|addcore:adder
 13. Source assignments for lpm_add_sub:Add1|addcore:adder
 14. Source assignments for lpm_add_sub:Add2|addcore:adder
 15. Source assignments for lpm_add_sub:Add3|addcore:adder
 16. Source assignments for lpm_add_sub:Add4|addcore:adder
 17. Source assignments for lpm_add_sub:Add5|addcore:adder
 18. Source assignments for lpm_add_sub:Add6|addcore:adder
 19. Source assignments for lpm_add_sub:Add7|addcore:adder
 20. Source assignments for lpm_add_sub:Add8|addcore:adder
 21. Source assignments for lpm_add_sub:Add9|addcore:adder
 22. Source assignments for lpm_add_sub:Add10|addcore:adder
 23. Source assignments for lpm_add_sub:Add11|addcore:adder
 24. Source assignments for lpm_add_sub:Add12|addcore:adder
 25. Source assignments for lpm_add_sub:Add13|addcore:adder
 26. Source assignments for lpm_add_sub:Add15|addcore:adder
 27. Source assignments for lpm_add_sub:Add14|addcore:adder
 28. Parameter Settings for Inferred Entity Instance: lpm_counter:r_cnt_rtl_0
 29. Parameter Settings for Inferred Entity Instance: lpm_counter:p_cnt_rtl_1
 30. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0
 31. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add1
 32. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add2
 33. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add3
 34. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add4
 35. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add5
 36. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add6
 37. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add7
 38. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add8
 39. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add9
 40. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add10
 41. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add11
 42. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add12
 43. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add13
 44. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add15
 45. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add14
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Dec 07 12:05:09 2018        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; puzzle_test                                  ;
; Top-level Entity Name       ; puzl_e                                       ;
; Family                      ; ACEX1K                                       ;
; Total logic elements        ; 670                                          ;
; Total pins                  ; 34                                           ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+--------------------------------------------------------------+----------------+---------------+
; Option                                                       ; Setting        ; Default Value ;
+--------------------------------------------------------------+----------------+---------------+
; Device                                                       ; EP1K100QC208-3 ;               ;
; Top-level entity name                                        ; puzl_e         ; puzzle_test   ;
; Family name                                                  ; ACEX1K         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off            ;               ;
; Use smart compilation                                        ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off            ; Off           ;
; Preserve fewer node names                                    ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off            ; Off           ;
; Verilog Version                                              ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93         ; VHDL93        ;
; State Machine Processing                                     ; Auto           ; Auto          ;
; Safe State Machine                                           ; Off            ; Off           ;
; Extract Verilog State Machines                               ; On             ; On            ;
; Extract VHDL State Machines                                  ; On             ; On            ;
; Ignore Verilog initial constructs                            ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On             ; On            ;
; Parallel Synthesis                                           ; Off            ; Off           ;
; NOT Gate Push-Back                                           ; On             ; On            ;
; Power-Up Don't Care                                          ; On             ; On            ;
; Remove Redundant Logic Cells                                 ; Off            ; Off           ;
; Remove Duplicate Registers                                   ; On             ; On            ;
; Ignore CARRY Buffers                                         ; Off            ; Off           ;
; Ignore CASCADE Buffers                                       ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off            ; Off           ;
; Ignore LCELL Buffers                                         ; Off            ; Off           ;
; Ignore SOFT Buffers                                          ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off            ; Off           ;
; Auto Implement in ROM                                        ; Off            ; Off           ;
; Optimization Technique                                       ; Area           ; Area          ;
; Carry Chain Length                                           ; 32             ; 32            ;
; Cascade Chain Length                                         ; 2              ; 2             ;
; Auto Carry Chains                                            ; On             ; On            ;
; Auto Open-Drain Pins                                         ; On             ; On            ;
; Auto ROM Replacement                                         ; On             ; On            ;
; Auto RAM Replacement                                         ; On             ; On            ;
; Auto Clock Enable Replacement                                ; On             ; On            ;
; Strict RAM Replacement                                       ; Off            ; Off           ;
; Auto Resource Sharing                                        ; Off            ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off            ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On             ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On             ; On            ;
; HDL message level                                            ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100            ; 100           ;
; Block Design Naming                                          ; Auto           ; Auto          ;
; Synthesis Effort                                             ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On             ; On            ;
; Analysis & Synthesis Message Level                           ; Medium         ; Medium        ;
+--------------------------------------------------------------+----------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                       ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+
; puzzle_test.vhd                  ; yes             ; User VHDL File  ; C:/Users/5E405-01/Desktop/digital design/2018_12_07/01_puzzle_test/puzzle_test.vhd ;
; lpm_counter.tdf                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf                    ;
; lpm_constant.inc                 ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc                   ;
; lpm_decode.inc                   ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                     ;
; lpm_add_sub.inc                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;
; cmpconst.inc                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc                       ;
; lpm_compare.inc                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc                    ;
; lpm_counter.inc                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc                    ;
; dffeea.inc                       ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc                         ;
; alt_synch_counter.inc            ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc              ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc            ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc              ;
; alt_counter_stratix.inc          ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;
; aglobal90.inc                    ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                      ;
; alt_counter_f10ke.tdf            ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf              ;
; flex10ke_lcell.inc               ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/flex10ke_lcell.inc                 ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf                    ;
; addcore.inc                      ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc                        ;
; look_add.inc                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc                       ;
; bypassff.inc                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                       ;
; altshift.inc                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                       ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc            ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc            ;
; addcore.tdf                      ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf                        ;
; a_csnbuffer.inc                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.inc                    ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf                    ;
; altshift.tdf                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf                       ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 670     ;
; Total combinational functions     ; 666     ;
;     -- Total 4-input functions    ; 487     ;
;     -- Total 3-input functions    ; 76      ;
;     -- Total 2-input functions    ; 49      ;
;     -- Total 1-input functions    ; 54      ;
;     -- Total 0-input functions    ; 0       ;
; Total registers                   ; 122     ;
; Total logic cells in carry chains ; 73      ;
; I/O pins                          ; 34      ;
; Maximum fan-out node              ; clk     ;
; Maximum fan-out                   ; 122     ;
; Total fan-out                     ; 2623    ;
; Average fan-out                   ; 3.73    ;
+-----------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                             ; Library Name ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------+--------------+
; |puzl_e                                ; 670 (597)   ; 122          ; 0           ; 34   ; 548 (484)    ; 4 (4)             ; 118 (109)        ; 73 (0)          ; 0 (0)      ; |puzl_e                                                         ; work         ;
;    |lpm_add_sub:Add0|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add0                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add0|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add10|                 ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add10                                       ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add10|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add11|                 ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add11                                       ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add11|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add12|                 ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add12                                       ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add12|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add13|                 ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add13                                       ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add13|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add13|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add14|                 ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add14                                       ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add14|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add14|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add15|                 ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add15                                       ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add15|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add1|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add1                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add1|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add2|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add2                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add2|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add3|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add3                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add3|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add4|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add4                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add4|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add5|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add5                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add5|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add6|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add6                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add6|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add7|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add7                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add7|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add8|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add8                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add8|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add8|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add9|                  ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add9                                        ; work         ;
;       |addcore:adder|                  ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add9|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |puzl_e|lpm_add_sub:Add9|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_counter:p_cnt_rtl_1|           ; 5 (0)       ; 5            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; 0 (0)      ; |puzl_e|lpm_counter:p_cnt_rtl_1                                 ; work         ;
;       |alt_counter_f10ke:wysi_counter| ; 5 (5)       ; 5            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |puzl_e|lpm_counter:p_cnt_rtl_1|alt_counter_f10ke:wysi_counter  ; work         ;
;    |lpm_counter:r_cnt_rtl_0|           ; 4 (0)       ; 4            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |puzl_e|lpm_counter:r_cnt_rtl_0                                 ; work         ;
;       |alt_counter_f10ke:wysi_counter| ; 4 (4)       ; 4            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |puzl_e|lpm_counter:r_cnt_rtl_0|alt_counter_f10ke:wysi_counter  ; work         ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; displ_e                               ; Stuck at VCC due to stuck port data_in ;
; veri                                  ; Stuck at VCC due to stuck port data_in ;
; data[7]~reg0                          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; displ_e       ; Stuck at VCC              ; data[7]~reg0                           ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 122   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------+
; Source assignments for lpm_counter:r_cnt_rtl_0 ;
+---------------------------+-------+------+-----+
; Assignment                ; Value ; From ; To  ;
+---------------------------+-------+------+-----+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -   ;
+---------------------------+-------+------+-----+


+------------------------------------------------+
; Source assignments for lpm_counter:p_cnt_rtl_1 ;
+---------------------------+-------+------+-----+
; Assignment                ; Value ; From ; To  ;
+---------------------------+-------+------+-----+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -   ;
+---------------------------+-------+------+-----+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add2|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add3|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add4|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add5|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add6|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add7|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add8|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add9|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add10|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add11|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add12|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add13|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add15|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add14|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:r_cnt_rtl_0 ;
+------------------------+-------------------+-----------------------------+
; Parameter Name         ; Value             ; Type                        ;
+------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 4                 ; Untyped                     ;
; LPM_DIRECTION          ; UP                ; Untyped                     ;
; LPM_MODULUS            ; 0                 ; Untyped                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                     ;
; LPM_SVALUE             ; UNUSED            ; Untyped                     ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                     ;
; DEVICE_FAMILY          ; ACEX1K            ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH          ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK          ;
; CARRY_CNT_EN           ; SMART             ; Untyped                     ;
; LABWIDE_SCLR           ; ON                ; Untyped                     ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                     ;
+------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:p_cnt_rtl_1 ;
+------------------------+-------------------+-----------------------------+
; Parameter Name         ; Value             ; Type                        ;
+------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 5                 ; Untyped                     ;
; LPM_DIRECTION          ; UP                ; Untyped                     ;
; LPM_MODULUS            ; 0                 ; Untyped                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                     ;
; LPM_SVALUE             ; UNUSED            ; Untyped                     ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                     ;
; DEVICE_FAMILY          ; ACEX1K            ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH          ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK          ;
; CARRY_CNT_EN           ; SMART             ; Untyped                     ;
; LABWIDE_SCLR           ; ON                ; Untyped                     ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                     ;
+------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add1 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add2 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add3 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add4 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add5 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add6 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add7 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add8 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add9 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add10 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add11 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add12 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add13 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add15 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add14 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_0ih ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 07 12:05:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off puzzle_test -c puzzle_test
Info: Found 2 design units, including 1 entities, in source file puzzle_test.vhd
    Info: Found design unit 1: puzl_e-puzzle_test
    Info: Found entity 1: puzl_e
Info: Elaborating entity "puzl_e" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at puzzle_test.vhd(49): object "key_in_m" assigned a value but never read
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "r_cnt[0]~8"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: "p_cnt[0]~90"
Info: Inferred 16 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add2"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add3"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add4"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add5"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add6"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add7"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add8"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add9"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add10"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add11"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add12"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add13"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add15"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add14"
Info: Elaborated megafunction instantiation "lpm_counter:r_cnt_rtl_0"
Info: Instantiated megafunction "lpm_counter:r_cnt_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:r_cnt_rtl_0|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "lpm_counter:r_cnt_rtl_0"
Info: Elaborated megafunction instantiation "lpm_counter:p_cnt_rtl_1"
Info: Instantiated megafunction "lpm_counter:p_cnt_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:p_cnt_rtl_1|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "lpm_counter:p_cnt_rtl_1"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0"
Info: Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add0"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "data[7]" is stuck at GND
Info: Implemented 704 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 28 output pins
    Info: Implemented 670 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Fri Dec 07 12:05:09 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


