

================================================================
== Vitis HLS Report for 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'
================================================================
* Date:           Wed Jul 16 18:22:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.183 us|  0.183 us|   34|   34|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FROM_BLOCK_TO_CYCLIC  |       35|       35|         5|          1|          1|    32|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    857|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     56|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     837|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     837|   1045|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_7_2_5_1_1_U11  |sparsemux_7_2_5_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_5_1_1_U12  |sparsemux_7_2_5_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_5_1_1_U13  |sparsemux_7_2_5_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_5_1_1_U14  |sparsemux_7_2_5_1_1  |        0|   0|  0|  14|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0|  56|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln285_1_fu_349_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln285_2_fu_354_p2      |         +|   0|  0|  13|           5|           2|
    |i_fu_312_p2                |         +|   0|  0|  13|           5|           1|
    |ap_condition_316           |       and|   0|  0|   2|           1|           1|
    |icmp_ln279_fu_338_p2       |      icmp|   0|  0|  13|           5|           2|
    |icmp_ln298_1_fu_444_p2     |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln298_2_fu_449_p2     |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln298_fu_432_p2       |      icmp|   0|  0|  10|           2|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |p_0_079_1_i_fu_624_p3      |    select|   0|  0|  32|           1|          32|
    |p_0_079_2_i_fu_648_p3      |    select|   0|  0|  32|           1|          32|
    |p_0_079_3_i_fu_672_p3      |    select|   0|  0|  32|           1|          32|
    |p_0_079_i_fu_600_p3        |    select|   0|  0|  32|           1|          32|
    |p_0_180_1_i_fu_636_p3      |    select|   0|  0|  32|           1|          32|
    |p_0_180_2_i_fu_660_p3      |    select|   0|  0|  32|           1|          32|
    |p_0_180_3_i_fu_684_p3      |    select|   0|  0|  32|           1|          32|
    |p_0_180_i_fu_612_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln298_10_fu_485_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln298_11_fu_655_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln298_12_fu_493_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln298_13_fu_667_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln298_14_fu_500_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln298_15_fu_679_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln298_1_fu_595_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_2_fu_454_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_3_fu_607_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_4_fu_461_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_5_fu_619_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_6_fu_469_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_7_fu_631_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_8_fu_477_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_9_fu_643_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln298_fu_437_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 857|          53|         784|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i93_load         |   9|          2|    5|         10|
    |i93_fu_82                         |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg                                                |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg                                                |   1|   0|    1|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                                                |   1|   0|    1|          0|
    |cyclic_offset_2_reg_755                                                                         |   3|   0|    3|          0|
    |cyclic_offset_3_reg_920                                                                         |   5|   0|    5|          0|
    |cyclic_offset_4_reg_925                                                                         |   5|   0|    5|          0|
    |cyclic_offset_5_reg_930                                                                         |   5|   0|    5|          0|
    |cyclic_offset_6_reg_935                                                                         |   5|   0|    5|          0|
    |i93_fu_82                                                                                       |   5|   0|    5|          0|
    |i93_load_reg_718                                                                                |   5|   0|    5|          0|
    |i_reg_735                                                                                       |   5|   0|    5|          0|
    |icmp_ln298_1_reg_861                                                                            |   1|   0|    1|          0|
    |icmp_ln298_2_reg_873                                                                            |   1|   0|    1|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804                |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804_pp0_iter3_reg  |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load_reg_820                |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load_reg_832                |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load_reg_844                |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812                |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812_pp0_iter3_reg  |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load_reg_826                |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load_reg_838                |  32|   0|   32|          0|
    |reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load_reg_850                |  32|   0|   32|          0|
    |select_ln298_10_reg_905                                                                         |  32|   0|   32|          0|
    |select_ln298_12_reg_910                                                                         |  32|   0|   32|          0|
    |select_ln298_14_reg_915                                                                         |  32|   0|   32|          0|
    |select_ln298_2_reg_885                                                                          |  32|   0|   32|          0|
    |select_ln298_4_reg_890                                                                          |  32|   0|   32|          0|
    |select_ln298_6_reg_895                                                                          |  32|   0|   32|          0|
    |select_ln298_8_reg_900                                                                          |  32|   0|   32|          0|
    |select_ln298_reg_856                                                                            |  32|   0|   32|          0|
    |tmp_1_reg_794                                                                                   |   3|   0|    3|          0|
    |tmp_1_reg_794_pp0_iter2_reg                                                                     |   3|   0|    3|          0|
    |tmp_2_reg_799                                                                                   |   3|   0|    3|          0|
    |tmp_2_reg_799_pp0_iter2_reg                                                                     |   3|   0|    3|          0|
    |tmp_reg_750                                                                                     |   3|   0|    3|          0|
    |trunc_ln285_reg_724                                                                             |   2|   0|    2|          0|
    |cyclic_offset_2_reg_755                                                                         |  64|  32|    3|          0|
    |tmp_reg_750                                                                                     |  64|  32|    3|          0|
    |trunc_ln285_reg_724                                                                             |  64|  32|    2|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           | 837|  96|  653|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------+--------------+
|                                                         RTL Ports                                                         | Dir | Bits|  Protocol  |                                                   Source Object                                                  |    C Type    |
+---------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                                                     |   in|    1|  ap_ctrl_hs|                                                           reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc|  return value|
|ap_rst                                                                                                                     |   in|    1|  ap_ctrl_hs|                                                           reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc|  return value|
|ap_start                                                                                                                   |   in|    1|  ap_ctrl_hs|                                                           reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc|  return value|
|ap_done                                                                                                                    |  out|    1|  ap_ctrl_hs|                                                           reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc|  return value|
|ap_continue                                                                                                                |   in|    1|  ap_ctrl_hs|                                                           reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc|  return value|
|ap_idle                                                                                                                    |  out|    1|  ap_ctrl_hs|                                                           reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc|  return value|
|ap_ready                                                                                                                   |  out|    1|  ap_ctrl_hs|                                                           reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc|  return value|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_address0   |  out|    5|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_d0         |  out|   32|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_address0   |  out|    5|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_d0         |  out|   32|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_address0   |  out|    5|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_d0         |  out|   32|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_address0   |  out|    5|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_d0         |  out|   32|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_address0   |  out|    5|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_d0         |  out|   32|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_address0   |  out|    5|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_d0         |  out|   32|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_address0   |  out|    5|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_d0         |  out|   32|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_address0   |  out|    5|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0        |  out|    1|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_d0         |  out|   32|   ap_memory|   reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3|         array|
|reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3|         array|
+---------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------+--------------+

