0.6
2018.1
Apr  4 2018
18:43:17
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,1540725707,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/test_data_shift_and_move.v,1540727161,verilog,,,,test_data_denpendency,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/IF_ID.v,1540725707,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/def.v,IF_ID,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v,1540725707,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,MEM,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v,1540725707,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,MEM_WB,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,1540725707,verilog,,,,,,,,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v,1540725707,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/def.v,PC,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v,1540725707,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,RegisterFile,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/def.v,1540725707,verilog,,,,,,,,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,1540726649,verilog,,,,,,,,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v,1540725707,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ex,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v,1540725707,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ex_mem,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v,1540726283,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/id.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,hilo,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/id.v,1540726395,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,id,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v,1540726442,verilog,,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/test_data_shift_and_move.v,/home/yw-zhang/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,id_ex,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
