// Seed: 1576817123
module module_0 (
    id_1
);
  output wire id_1;
  reg  id_3;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4,
      id_4
  );
  initial id_2 <= id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  id_6 :
  assert property (@(posedge id_5) id_6)
  else;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_0.id_3 = 0;
endmodule
