{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@263:273@HdlIdDef", "  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n  wire                                          up_rstn;\n  wire                                          up_clk;\n  wire                                          up_drp_rst;\n\n  // internal signals\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@261:271", "  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n  wire                                          up_rstn;\n  wire                                          up_clk;\n  wire                                          up_drp_rst;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@258:268", "  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@265:275", "  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n  wire                                          up_rstn;\n  wire                                          up_clk;\n  wire                                          up_drp_rst;\n\n  // internal signals\n\n  wire    [  8:0]                               up_status_extn_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@259:269", "  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n  wire                                          up_rstn;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@262:272", "  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n  wire                                          up_rstn;\n  wire                                          up_clk;\n  wire                                          up_drp_rst;\n\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@264:274", "  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n  wire                                          up_rstn;\n  wire                                          up_clk;\n  wire                                          up_drp_rst;\n\n  // internal signals\n\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@257:267", "\n  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@260:270", "  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n  wire                                          up_rstn;\n  wire                                          up_clk;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@266:276", "  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n  wire                                          up_rstn;\n  wire                                          up_clk;\n  wire                                          up_drp_rst;\n\n  // internal signals\n\n  wire    [  8:0]                               up_status_extn_s;\n  wire    [  8:0]                               rx_rst_done_extn_s;\n"]], "Diff Content": {"Delete": [[268, "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n"]], "Add": []}}