{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552321431698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552321431699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 00:23:51 2019 " "Processing started: Tue Mar 12 00:23:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552321431699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552321431699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 20190304_2229 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 20190304_2229 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552321431699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1552321432023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321438972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321438972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/sevenhexdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/sevenhexdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenHexDecoder " "Found entity 1: SevenHexDecoder" {  } { { "src/DE2_115/SevenHexDecoder.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/DE2_115/SevenHexDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321438973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321438973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "src/DE2_115/Debounce.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/DE2_115/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321438975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321438975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/de2_115.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/de2_115.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/DE2_115/DE2_115.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321438976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321438976 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IDLE Top.sv(51) " "Verilog HDL error at Top.sv(51): object \"IDLE\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438976 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IDLE Top.sv(52) " "Verilog HDL error at Top.sv(52): object \"IDLE\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_1 Top.sv(53) " "Verilog HDL error at Top.sv(53): object \"RUN_1\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_1 Top.sv(57) " "Verilog HDL error at Top.sv(57): object \"RUN_1\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_2 Top.sv(59) " "Verilog HDL error at Top.sv(59): object \"RUN_2\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_1 Top.sv(63) " "Verilog HDL error at Top.sv(63): object \"RUN_1\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_1 Top.sv(67) " "Verilog HDL error at Top.sv(67): object \"RUN_1\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_2 Top.sv(93) " "Verilog HDL error at Top.sv(93): object \"RUN_2\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_3 Top.sv(95) " "Verilog HDL error at Top.sv(95): object \"RUN_3\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 95 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_1 Top.sv(99) " "Verilog HDL error at Top.sv(99): object \"RUN_1\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 99 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_2 Top.sv(103) " "Verilog HDL error at Top.sv(103): object \"RUN_2\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 103 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_3 Top.sv(118) " "Verilog HDL error at Top.sv(118): object \"RUN_3\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 118 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IDLE Top.sv(120) " "Verilog HDL error at Top.sv(120): object \"IDLE\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 120 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_1 Top.sv(124) " "Verilog HDL error at Top.sv(124): object \"RUN_1\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 124 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RUN_3 Top.sv(128) " "Verilog HDL error at Top.sv(128): object \"RUN_3\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 128 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IDLE Top.sv(145) " "Verilog HDL error at Top.sv(145): object \"IDLE\" is not declared" {  } { { "src/Top.sv" "" { Text "C:/Users/team06/Desktop/dclab_lab1/src/Top.sv" 145 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1552321438978 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552321439144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 12 00:23:59 2019 " "Processing ended: Tue Mar 12 00:23:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552321439144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552321439144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552321439144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552321439144 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 0 s " "Quartus II Full Compilation was unsuccessful. 18 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552321439741 ""}
