{
  "name": "ostd::arch::mm::tlb_flush_addr",
  "span": "ostd/src/arch/x86/mm/mod.rs:90:1: 90:43",
  "mir": "fn ostd::arch::mm::tlb_flush_addr(_1: usize) -> () {\n    let mut _0: ();\n    let  _2: ();\n    let mut _3: x86_64::VirtAddr;\n    let mut _4: u64;\n    debug vaddr => _1;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = _1 as u64;\n        _3 = x86_64::VirtAddr::new(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        _2 = x86_64::instructions::tlb::flush(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}