Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: mySerialAlu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mySerialAlu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mySerialAlu"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : mySerialAlu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/seba/Documentos/Utn/Digitales/sdopazo/guiaDeClase05/myUartRx.vhd" in Library work.
Entity <myUartRx> compiled.
Entity <myUartRx> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/seba/Documentos/Utn/Digitales/sdopazo/guiaDeClase05/myUartTx.vhd" in Library work.
Entity <myUartTx> compiled.
Entity <myUartTx> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/seba/Documentos/Utn/Digitales/sdopazo/guiaDeClase05/myUart.vhd" in Library work.
Entity <myUart> compiled.
Entity <myUart> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/seba/Documentos/Utn/Digitales/sdopazo/guiaDeClase05/mySerialAlu.vhd" in Library work.
Entity <mySerialAlu> compiled.
Entity <mySerialAlu> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mySerialAlu> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <myUart> in library <work> (architecture <Behavioral>) with generics.
	baudRate = 9600
	dataSize = 8
	sysClk = 50000000

Analyzing hierarchy for entity <myUartRx> in library <work> (architecture <Behavioral>) with generics.
	baudRate = 9600
	dataSize = 8
	sysClk = 50000000

Analyzing hierarchy for entity <myUartTx> in library <work> (architecture <Behavioral>) with generics.
	baudRate = 9600
	dataSize = 8
	sysClk = 50000000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mySerialAlu> in library <work> (Architecture <Behavioral>).
Entity <mySerialAlu> analyzed. Unit <mySerialAlu> generated.

Analyzing generic Entity <myUart> in library <work> (Architecture <Behavioral>).
	baudRate = 9600
	dataSize = 8
	sysClk = 50000000
Entity <myUart> analyzed. Unit <myUart> generated.

Analyzing generic Entity <myUartRx> in library <work> (Architecture <Behavioral>).
	baudRate = 9600
	dataSize = 8
	sysClk = 50000000
Entity <myUartRx> analyzed. Unit <myUartRx> generated.

Analyzing generic Entity <myUartTx> in library <work> (Architecture <Behavioral>).
	baudRate = 9600
	dataSize = 8
	sysClk = 50000000
Entity <myUartTx> analyzed. Unit <myUartTx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <myUartRx>.
    Related source file is "/home/seba/Documentos/Utn/Digitales/sdopazo/guiaDeClase05/myUartRx.vhd".
    Found finite state machine <FSM_0> for signal <st_now>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit adder for signal <c_next$addsub0000> created at line 156.
    Found 13-bit register for signal <c_now>.
    Found 8-bit register for signal <dataOldNow>.
    Found 8-bit register for signal <sRegDataNow>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <myUartRx> synthesized.


Synthesizing Unit <myUartTx>.
    Related source file is "/home/seba/Documentos/Utn/Digitales/sdopazo/guiaDeClase05/myUartTx.vhd".
    Found finite state machine <FSM_1> for signal <st_now>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit adder for signal <c_next$addsub0000> created at line 162.
    Found 13-bit register for signal <c_now>.
    Found 8-bit register for signal <sRegData_now>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <myUartTx> synthesized.


Synthesizing Unit <myUart>.
    Related source file is "/home/seba/Documentos/Utn/Digitales/sdopazo/guiaDeClase05/myUart.vhd".
Unit <myUart> synthesized.


Synthesizing Unit <mySerialAlu>.
    Related source file is "/home/seba/Documentos/Utn/Digitales/sdopazo/guiaDeClase05/mySerialAlu.vhd".
    Found finite state machine <FSM_2> for signal <st_now>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | st_comando                                     |
    | Power Up State     | st_comando                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit addsub for signal <ANS$addsub0000>.
    Found 8-bit register for signal <sComando_now>.
    Found 8-bit addsub for signal <SDato0_next$addsub0000>.
    Found 8-bit register for signal <SDato0_now>.
    Found 8-bit register for signal <SDato1_now>.
    Found 16-bit register for signal <storage_now>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <mySerialAlu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 16-bit addsub                                         : 1
 8-bit addsub                                          : 1
# Registers                                            : 9
 13-bit register                                       : 2
 16-bit register                                       : 1
 8-bit register                                        : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <st_now/FSM> on signal <st_now[1:3]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_comando      | 000
 st_dato0        | 001
 st_dato1        | 010
 st_operacion    | 011
 st_empezarenvio | 100
 st_dato0r       | 110
 st_dato1r       | 111
 st_comamd       | 101
-----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Uart/Transmisor/st_now/FSM> on signal <st_now[1:11]> with one-hot encoding.
--------------------------
 State     | Encoding
--------------------------
 st_idle   | 00000000001
 st_start  | 00000000010
 st_bit_d0 | 00000000100
 st_bit_d1 | 00000001000
 st_bit_d2 | 00000010000
 st_bit_d3 | 00000100000
 st_bit_d4 | 00001000000
 st_bit_d5 | 00010000000
 st_bit_d6 | 00100000000
 st_bit_d7 | 01000000000
 st_stop   | 10000000000
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Uart/Receptor/st_now/FSM> on signal <st_now[1:11]> with one-hot encoding.
-----------------------------
 State        | Encoding
-----------------------------
 st_idle      | 00000000001
 st_bit_start | 00000000010
 st_bit_d0    | 00000000100
 st_bit_d1    | 00000001000
 st_bit_d2    | 00000010000
 st_bit_d3    | 00000100000
 st_bit_d4    | 00001000000
 st_bit_d5    | 00010000000
 st_bit_d6    | 00100000000
 st_bit_d7    | 01000000000
 st_stop      | 10000000000
-----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 16-bit addsub                                         : 1
 8-bit addsub                                          : 1
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mySerialAlu> ...

Optimizing unit <myUartRx> ...

Optimizing unit <myUartTx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mySerialAlu, actual ratio is 4.
FlipFlop sComando_now_0 has been replicated 1 time(s)
FlipFlop sComando_now_1 has been replicated 2 time(s)
FlipFlop sComando_now_2 has been replicated 1 time(s)
FlipFlop sComando_now_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mySerialAlu.ngr
Top Level Output File Name         : mySerialAlu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 516
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 29
#      LUT2_D                      : 1
#      LUT2_L                      : 14
#      LUT3                        : 61
#      LUT3_D                      : 5
#      LUT3_L                      : 14
#      LUT4                        : 211
#      LUT4_D                      : 20
#      LUT4_L                      : 18
#      MUXCY                       : 46
#      MUXF5                       : 19
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 120
#      FDR                         : 63
#      FDRE                        : 39
#      FDRS                        : 16
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      212  out of   4656     4%  
 Number of Slice Flip Flops:            120  out of   9312     1%  
 Number of 4 input LUTs:                399  out of   9312     4%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 120   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.682ns (Maximum Frequency: 103.286MHz)
   Minimum input arrival time before clock: 4.211ns
   Maximum output required time after clock: 10.133ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.682ns (frequency: 103.286MHz)
  Total number of paths / destination ports: 10640 / 201
-------------------------------------------------------------------------
Delay:               9.682ns (Levels of Logic = 14)
  Source:            sComando_now_1_1 (FF)
  Destination:       SDato1_now_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sComando_now_1_1 to SDato1_now_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.514   0.509  sComando_now_1_1 (sComando_now_1_1)
     LUT4:I0->O            9   0.612   0.849  SDato0_next_mux000012 (SDato0_next_mux000012)
     LUT2:I0->O            1   0.612   0.357  SDato0_next_mux000013 (SDato0_next_mux0000)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_SDato0_next_addsub0000_cy<0> (Maddsub_SDato0_next_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_SDato0_next_addsub0000_cy<1> (Maddsub_SDato0_next_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_SDato0_next_addsub0000_cy<2> (Maddsub_SDato0_next_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_SDato0_next_addsub0000_cy<3> (Maddsub_SDato0_next_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_SDato0_next_addsub0000_cy<4> (Maddsub_SDato0_next_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_SDato0_next_addsub0000_cy<5> (Maddsub_SDato0_next_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  Maddsub_SDato0_next_addsub0000_cy<6> (Maddsub_SDato0_next_addsub0000_cy<6>)
     XORCY:CI->O           2   0.699   0.410  Maddsub_SDato0_next_addsub0000_xor<7> (SDato0_next_addsub0000<7>)
     LUT3_L:I2->LO         1   0.612   0.103  SDato0_next<7>56_SW0 (N47)
     LUT4:I3->O            1   0.612   0.387  SDato0_next<7>80_SW1 (N18)
     LUT4:I2->O            2   0.612   0.383  SDato0_next<7>89 (SDato0_next<7>)
     LUT4:I3->O            8   0.612   0.643  SDato1_now_mux0001<0>292 (N12)
     FDRS:S                    0.795          SDato1_now_0
    ----------------------------------------
    Total                      9.682ns (6.041ns logic, 3.641ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 117 / 117
-------------------------------------------------------------------------
Offset:              4.211ns (Levels of Logic = 2)
  Source:            rx (PAD)
  Destination:       Uart/Receptor/c_now_12 (FF)
  Destination Clock: clk rising

  Data Path: rx to Uart/Receptor/c_now_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.106   0.862  rx_IBUF (rx_IBUF)
     LUT2:I1->O           13   0.612   0.836  Uart/Receptor/start_timer1 (Uart/Receptor/start_timer)
     FDR:R                     0.795          Uart/Receptor/c_now_0
    ----------------------------------------
    Total                      4.211ns (2.513ns logic, 1.698ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 77 / 1
-------------------------------------------------------------------------
Offset:              10.133ns (Levels of Logic = 6)
  Source:            Uart/Transmisor/c_now_5 (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: Uart/Transmisor/c_now_5 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  Uart/Transmisor/c_now_5 (Uart/Transmisor/c_now_5)
     LUT4:I0->O            1   0.612   0.426  Uart/Transmisor/sigTC_BR_cmp_eq000021 (Uart/Transmisor/sigTC_BR_cmp_eq000021)
     LUT4:I1->O            1   0.612   0.426  Uart/Transmisor/sigTC_BR_cmp_eq000047_SW0 (N63)
     LUT4:I1->O           26   0.612   1.223  Uart/Transmisor/sigTC_BR_cmp_eq000047 (Uart/Transmisor/sigTC_BR)
     LUT4:I0->O            1   0.612   0.426  Uart/Transmisor/tx191 (Uart/Transmisor/tx191)
     LUT2:I1->O            1   0.612   0.357  Uart/Transmisor/tx200 (tx_OBUF)
     OBUF:I->O                 3.169          tx_OBUF (tx)
    ----------------------------------------
    Total                     10.133ns (6.743ns logic, 3.390ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.02 secs
 
--> 


Total memory usage is 528488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

