\doxysection{LCD\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_l_c_d___type_def}{}\label{struct_l_c_d___type_def}\index{LCD\_TypeDef@{LCD\_TypeDef}}


LCD.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_a10f3d5e534f8a6f59a2dcf9d897fba22}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_a3caccc4b0b894d7b27ed5a4d508154ea}{FCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_ad54495b57709dac1909e1f90d147606b}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_a426998a4ef847067fbc78606e2464e4b}{CLR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_a556dfa8484476079c2ab593766754d02}{RESERVED}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_adc6718425566b14d2201d6623b91dee4}{RAM}} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LCD. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_l_c_d___type_def_a426998a4ef847067fbc78606e2464e4b}\index{LCD\_TypeDef@{LCD\_TypeDef}!CLR@{CLR}}
\index{CLR@{CLR}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLR}{CLR}}
{\footnotesize\ttfamily \label{struct_l_c_d___type_def_a426998a4ef847067fbc78606e2464e4b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCD\+\_\+\+Type\+Def\+::\+CLR}

LCD clear register, Address offset\+: 0x0C \Hypertarget{struct_l_c_d___type_def_a10f3d5e534f8a6f59a2dcf9d897fba22}\index{LCD\_TypeDef@{LCD\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_l_c_d___type_def_a10f3d5e534f8a6f59a2dcf9d897fba22} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCD\+\_\+\+Type\+Def\+::\+CR}

LCD control register, Address offset\+: 0x00 \Hypertarget{struct_l_c_d___type_def_a3caccc4b0b894d7b27ed5a4d508154ea}\index{LCD\_TypeDef@{LCD\_TypeDef}!FCR@{FCR}}
\index{FCR@{FCR}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \label{struct_l_c_d___type_def_a3caccc4b0b894d7b27ed5a4d508154ea} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCD\+\_\+\+Type\+Def\+::\+FCR}

LCD frame control register, Address offset\+: 0x04 \Hypertarget{struct_l_c_d___type_def_adc6718425566b14d2201d6623b91dee4}\index{LCD\_TypeDef@{LCD\_TypeDef}!RAM@{RAM}}
\index{RAM@{RAM}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RAM}{RAM}}
{\footnotesize\ttfamily \label{struct_l_c_d___type_def_adc6718425566b14d2201d6623b91dee4} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCD\+\_\+\+Type\+Def\+::\+RAM\mbox{[}16\mbox{]}}

LCD display memory, Address offset\+: 0x14-\/0x50 \Hypertarget{struct_l_c_d___type_def_a556dfa8484476079c2ab593766754d02}\index{LCD\_TypeDef@{LCD\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \label{struct_l_c_d___type_def_a556dfa8484476079c2ab593766754d02} 
uint32\+\_\+t LCD\+\_\+\+Type\+Def\+::\+RESERVED}

Reserved, Address offset\+: 0x10 \Hypertarget{struct_l_c_d___type_def_ad54495b57709dac1909e1f90d147606b}\index{LCD\_TypeDef@{LCD\_TypeDef}!SR@{SR}}
\index{SR@{SR}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_l_c_d___type_def_ad54495b57709dac1909e1f90d147606b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCD\+\_\+\+Type\+Def\+::\+SR}

LCD status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
