digraph "CFG for '_Z24devFillAffectedTrianglesiPiS_S_P15HIP_vector_typeIiLj2EE' function" {
	label="CFG for '_Z24devFillAffectedTrianglesiPiS_S_P15HIP_vector_typeIiLj2EE' function";

	Node0x455a200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = icmp ult i32 %17, %0\l  br i1 %18, label %19, label %44\l|{<s0>T|<s1>F}}"];
	Node0x455a200:s0 -> Node0x455c420;
	Node0x455a200:s1 -> Node0x455c4b0;
	Node0x455c420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%19:\l19:                                               \l  %20 = udiv i32 %14, %11\l  %21 = mul i32 %20, %11\l  %22 = icmp ugt i32 %14, %21\l  %23 = zext i1 %22 to i32\l  %24 = add i32 %20, %23\l  %25 = mul i32 %24, %11\l  br label %26\l}"];
	Node0x455c420 -> Node0x455c930;
	Node0x455c930 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi i32 [ %17, %19 ], [ %42, %26 ]\l  %28 = zext i32 %27 to i64\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %28\l  %30 = load i32, i32 addrspace(1)* %29, align 4, !tbaa !16\l  %31 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %28\l  store i32 %27, i32 addrspace(1)* %31, align 4, !tbaa !16\l  %32 = add i32 %27, %0\l  %33 = zext i32 %32 to i64\l  %34 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %33\l  store i32 %27, i32 addrspace(1)* %34, align 4, !tbaa !16\l  %35 = sext i32 %30 to i64\l  %36 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %4, i64 %35, i32 0, i32 0, i32 0, i64 0\l  %37 = load i32, i32 addrspace(1)* %36, align 8, !tbaa !20\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %28\l  store i32 %37, i32 addrspace(1)* %38, align 4, !tbaa !16\l  %39 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %4, i64 %35, i32 0, i32 0, i32 0, i64 1\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !20\l  %41 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %33\l  store i32 %40, i32 addrspace(1)* %41, align 4, !tbaa !16\l  %42 = add i32 %25, %27\l  %43 = icmp ult i32 %42, %0\l  br i1 %43, label %26, label %44, !llvm.loop !21\l|{<s0>T|<s1>F}}"];
	Node0x455c930:s0 -> Node0x455c930;
	Node0x455c930:s1 -> Node0x455c4b0;
	Node0x455c4b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%44:\l44:                                               \l  ret void\l}"];
}
