# fpga_core_top_comparison
Python script that compares user submitted fpga_core.v and fpga_top.v from OpenFPGA generated verilog.

Instructions: download the script. Run:

```python3 script.py```

there is an optional flag, ```verbose```, which makes the script print all module names in provided file. Run with verbose mode on:

```python3 script.py verbose```
