{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635877043524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635877043524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 19:17:23 2021 " "Processing started: Tue Nov 02 19:17:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635877043524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635877043524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica_2 -c practica_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica_2 -c practica_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635877043524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635877044305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635877044305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" control_motor.v(63) " "Verilog HDL syntax error at control_motor.v(63) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_motor.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica2/control_motor.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1635877051379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" control_motor.v(71) " "Verilog HDL syntax error at control_motor.v(71) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_motor.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica2/control_motor.v" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1635877051380 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" control_motor.v(79) " "Verilog HDL syntax error at control_motor.v(79) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_motor.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica2/control_motor.v" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1635877051381 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" control_motor.v(87) " "Verilog HDL syntax error at control_motor.v(87) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_motor.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica2/control_motor.v" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1635877051381 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" control_motor.v(95) " "Verilog HDL syntax error at control_motor.v(95) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_motor.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica2/control_motor.v" 95 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1635877051381 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" control_motor.v(103) " "Verilog HDL syntax error at control_motor.v(103) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_motor.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica2/control_motor.v" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1635877051381 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" control_motor.v(111) " "Verilog HDL syntax error at control_motor.v(111) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_motor.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica2/control_motor.v" 111 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1635877051382 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_motor control_motor.v(28) " "Ignored design unit \"control_motor\" at control_motor.v(28) due to previous errors" {  } { { "control_motor.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica2/control_motor.v" 28 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1635877051382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_motor.v 0 0 " "Found 0 design units, including 0 entities, in source file control_motor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635877051383 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635877052144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 02 19:17:32 2021 " "Processing ended: Tue Nov 02 19:17:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635877052144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635877052144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635877052144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635877052144 ""}
