#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Mar  5 19:43:49 2023
# Process ID: 7440
# Current directory: C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11740 C:\Users\sany0\OneDrive\Desktop\CSED311-Computer-Architecture\Labs\Lab1\lab1\lab1.xpr
# Log file: C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/vivado.log
# Journal file: C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1\vivado.jou
# Running On: DESKTOP-S0MPN1A, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 4, Host memory: 16972 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1612.867 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current input_total         x
TEST                       InitialTest :
FAILED
o_available_item = xxxx (Ans: 0)
current input_total         0
current input_total         0
current input_total         0
current input_total       100
current input_total       100
current input_total       200
current input_total       200
TEST               Insert100CoinTest-1 :
current input_total       300
FAILED
o_available_item = 0 (Ans: 1)
current input_total       300
TEST               Insert100CoinTest-2 :
current input_total       400
FAILED
o_available_item = 1 (Ans: 11)
current input_total       400
TEST               Insert500CoinTest-1 :
current input_total       900
PASSED
current input_total       900
TEST               Insert500CoinTest-2 :
current input_total      1400
PASSED
current input_total      1400
current input_total      1900
current input_total      1900
TEST               Insert500CoinTest-3 :
current input_total      2400
PASSED
current input_total      2400
TEST              Insert1000CoinTest-1 :
current input_total      3400
FAILED
o_available_item = 1111 (Ans: 111)
current input_total      3400
TEST              Insert1000CoinTest-2 :
current input_total      4400
PASSED
current input_total      4400
current input_total      5400
current input_total      5400
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1612.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current input_total         x
TEST                       InitialTest :
FAILED
o_available_item = xxxx (Ans: 0)
current input_total         0
current input_total         0
current input_total         0
current input_total       100
current input_total       100
current input_total       200
current input_total       200
TEST               Insert100CoinTest-1 :
current input_total       300
FAILED
o_available_item = 0 (Ans: 1)
current input_total       300
TEST               Insert100CoinTest-2 :
current input_total       400
FAILED
o_available_item = 1 (Ans: 11)
current input_total       400
TEST               Insert500CoinTest-1 :
current input_total       900
PASSED
current input_total       900
TEST               Insert500CoinTest-2 :
current input_total      1400
PASSED
current input_total      1400
current input_total      1900
current input_total      1900
TEST               Insert500CoinTest-3 :
current input_total      2400
PASSED
current input_total      2400
TEST              Insert1000CoinTest-1 :
current input_total      3400
FAILED
o_available_item = 1111 (Ans: 111)
current input_total      3400
TEST              Insert1000CoinTest-2 :
current input_total      4400
PASSED
current input_total      4400
current input_total      5400
current input_total      5400
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
FAILED
o_available_item = xxxx (Ans: 0)
TEST               Insert100CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 1)
TEST               Insert100CoinTest-2 :
FAILED
o_available_item = 1 (Ans: 11)
TEST               Insert500CoinTest-1 :
PASSED
TEST               Insert500CoinTest-2 :
PASSED
TEST               Insert500CoinTest-3 :
PASSED
TEST              Insert1000CoinTest-1 :
FAILED
o_available_item = 1111 (Ans: 111)
TEST              Insert1000CoinTest-2 :
PASSED
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
TEST               Insert100CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 1)
TEST               Insert100CoinTest-2 :
FAILED
o_available_item = 1 (Ans: 11)
TEST               Insert500CoinTest-1 :
PASSED
TEST               Insert500CoinTest-2 :
PASSED
TEST               Insert500CoinTest-3 :
PASSED
TEST              Insert1000CoinTest-1 :
FAILED
o_available_item = 1111 (Ans: 111)
TEST              Insert1000CoinTest-2 :
PASSED
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
current input_total         0
current input_total       100
current input_total       100
current input_total       200
current input_total       200
current input_total       300
TEST               Insert100CoinTest-1 :
current input_total       300
FAILED
o_available_item = 0 (Ans: 1)
current input_total       400
TEST               Insert100CoinTest-2 :
current input_total       400
FAILED
o_available_item = 1 (Ans: 11)
current input_total       900
TEST               Insert500CoinTest-1 :
current input_total       900
PASSED
current input_total      1400
TEST               Insert500CoinTest-2 :
current input_total      1400
PASSED
current input_total      1900
current input_total      1900
current input_total      2400
TEST               Insert500CoinTest-3 :
current input_total      2400
PASSED
current input_total      3400
TEST              Insert1000CoinTest-1 :
current input_total      3400
FAILED
o_available_item = 1111 (Ans: 111)
current input_total      4400
TEST              Insert1000CoinTest-2 :
current input_total      4400
PASSED
current input_total      5400
current input_total      5400
current input_total      5400
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
Insert 100
current input_total         0
current input_total       100
Insert 100
current input_total       100
current input_total       200
Insert 100
current input_total       200
current input_total       300
TEST               Insert100CoinTest-1 :
current input_total       300
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
current input_total       400
TEST               Insert100CoinTest-2 :
current input_total       400
FAILED
o_available_item = 1 (Ans: 11)
current input_total       900
TEST               Insert500CoinTest-1 :
current input_total       900
PASSED
current input_total      1400
TEST               Insert500CoinTest-2 :
current input_total      1400
PASSED
current input_total      1900
current input_total      1900
current input_total      2400
TEST               Insert500CoinTest-3 :
current input_total      2400
PASSED
current input_total      3400
TEST              Insert1000CoinTest-1 :
current input_total      3400
FAILED
o_available_item = 1111 (Ans: 111)
current input_total      4400
TEST              Insert1000CoinTest-2 :
current input_total      4400
PASSED
current input_total      5400
current input_total      5400
current input_total      5400
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
Insert 100
current input_total         0
Insert 100
current input_total       100
current input_total       100
Insert 100
current input_total       200
current input_total       200
TEST               Insert100CoinTest-1 :
current input_total       300
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
current input_total       300
TEST               Insert100CoinTest-2 :
current input_total       400
FAILED
o_available_item = 1 (Ans: 11)
current input_total       400
TEST               Insert500CoinTest-1 :
current input_total       900
PASSED
current input_total       900
TEST               Insert500CoinTest-2 :
current input_total      1400
PASSED
current input_total      1400
current input_total      1900
current input_total      1900
TEST               Insert500CoinTest-3 :
current input_total      2400
PASSED
current input_total      2400
TEST              Insert1000CoinTest-1 :
current input_total      3400
FAILED
o_available_item = 1111 (Ans: 111)
current input_total      3400
TEST              Insert1000CoinTest-2 :
current input_total      4400
PASSED
current input_total      4400
current input_total      5400
current input_total      5400
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
Insert 100
current input_total         0
Insert 100
current input_total       100
current input_total       100
Insert 100
current input_total       200
current input_total       200
TEST               Insert100CoinTest-1 :
current input_total       300
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
current input_total       300
TEST               Insert100CoinTest-2 :
current input_total       400
FAILED
o_available_item = 1 (Ans: 11)
current input_total       400
TEST               Insert500CoinTest-1 :
current input_total       900
PASSED
current input_total       900
TEST               Insert500CoinTest-2 :
current input_total      1400
PASSED
current input_total      1400
current input_total      1900
current input_total      1900
TEST               Insert500CoinTest-3 :
current input_total      2400
PASSED
current input_total      2400
TEST              Insert1000CoinTest-1 :
current input_total      3400
FAILED
o_available_item = 1111 (Ans: 111)
current input_total      3400
TEST              Insert1000CoinTest-2 :
current input_total      4400
PASSED
current input_total      4400
current input_total      5400
current input_total      5400
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
Insert 100
current input_total         0
Insert 100
current input_total       100
current input_total       100
Insert 100
current input_total       200
current input_total       200
TEST               Insert100CoinTest-1 :
current input_total       300
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
current input_total       300
TEST               Insert100CoinTest-2 :
current input_total       400
FAILED
o_available_item = 1 (Ans: 11)
current input_total       400
TEST               Insert500CoinTest-1 :
current input_total       900
PASSED
current input_total       900
TEST               Insert500CoinTest-2 :
current input_total      1400
PASSED
current input_total      1400
current input_total      1900
current input_total      1900
TEST               Insert500CoinTest-3 :
current input_total      2400
PASSED
current input_total      2400
TEST              Insert1000CoinTest-1 :
current input_total      3400
FAILED
o_available_item = 1111 (Ans: 111)
current input_total      3400
TEST              Insert1000CoinTest-2 :
current input_total      4400
PASSED
current input_total      4400
current input_total      5400
current input_total      5400
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
wait_time:         99
wait_time:         98
TEST                       InitialTest :
wait_time:         97
wait_time:         96
PASSED
Insert 100
wait_time:         95
wait_time:         99
Insert 100
wait_time:         98
current input_total         0
wait_time:         99
Insert 100
current input_total       100
wait_time:         98
current input_total       100
wait_time:         99
Insert 100
current input_total       200
wait_time:         98
current input_total       200
wait_time:         99
TEST               Insert100CoinTest-1 :
current input_total       300
wait_time:         98
wait_time:         97
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
wait_time:         96
current input_total       300
wait_time:         99
TEST               Insert100CoinTest-2 :
current input_total       400
wait_time:         98
wait_time:         97
FAILED
o_available_item = 1 (Ans: 11)
wait_time:         96
wait_time:         99
current input_total       400
wait_time:         99
TEST               Insert500CoinTest-1 :
current input_total       900
wait_time:         98
wait_time:         97
PASSED
wait_time:         96
current input_total       900
wait_time:         99
TEST               Insert500CoinTest-2 :
current input_total      1400
wait_time:         98
wait_time:         97
PASSED
wait_time:         96
current input_total      1400
wait_time:         99
current input_total      1900
wait_time:         98
current input_total      1900
wait_time:         99
TEST               Insert500CoinTest-3 :
current input_total      2400
wait_time:         98
wait_time:         97
PASSED
wait_time:         96
wait_time:         99
current input_total      2400
wait_time:         99
TEST              Insert1000CoinTest-1 :
current input_total      3400
wait_time:         98
wait_time:         97
FAILED
o_available_item = 1111 (Ans: 111)
wait_time:         96
current input_total      3400
wait_time:         99
TEST              Insert1000CoinTest-2 :
current input_total      4400
wait_time:         98
wait_time:         97
PASSED
wait_time:         96
current input_total      4400
wait_time:         99
current input_total      5400
wait_time:         98
current input_total      5400
wait_time:         97
wait_time:         96
wait_time:         95
wait_time:         94
wait_time:         93
wait_time:         92
wait_time:         91
wait_time:         90
wait_time:         89
wait_time:         88
wait_time:         87
wait_time:         86
wait_time:         85
wait_time:         84
wait_time:         83
wait_time:         82
wait_time:         81
wait_time:         80
wait_time:         79
wait_time:         78
wait_time:         77
wait_time:         76
wait_time:         75
wait_time:         74
wait_time:         73
wait_time:         72
wait_time:         71
wait_time:         70
wait_time:         69
wait_time:         68
wait_time:         67
wait_time:         66
wait_time:         65
wait_time:         64
wait_time:         63
wait_time:         62
wait_time:         61
wait_time:         60
wait_time:         59
wait_time:         58
wait_time:         57
wait_time:         56
wait_time:         55
wait_time:         54
wait_time:         53
wait_time:         52
wait_time:         51
wait_time:         50
wait_time:         49
wait_time:         48
wait_time:         47
wait_time:         46
wait_time:         45
wait_time:         44
wait_time:         43
wait_time:         42
wait_time:         41
wait_time:         40
wait_time:         39
wait_time:         38
wait_time:         37
wait_time:         36
wait_time:         35
wait_time:         34
wait_time:         33
wait_time:         32
wait_time:         31
wait_time:         30
wait_time:         29
wait_time:         28
wait_time:         27
wait_time:         26
wait_time:         25
wait_time:         24
wait_time:         23
wait_time:         22
wait_time:         21
wait_time:         20
wait_time:         19
wait_time:         18
wait_time:         17
wait_time:         16
wait_time:         15
wait_time:         14
wait_time:         13
wait_time:         12
wait_time:         11
wait_time:         10
wait_time:          9
wait_time:          8
wait_time:          7
wait_time:          6
wait_time:          5
wait_time:          4
wait_time:          3
wait_time:          2
wait_time:          1
wait_time:          0
wait_time: 4294967295
wait_time: 4294967294
wait_time: 4294967293
wait_time: 4294967292
wait_time: 4294967291
wait_time: 4294967290
wait_time: 4294967289
wait_time: 4294967288
wait_time: 4294967287
wait_time: 4294967286
wait_time: 4294967285
wait_time: 4294967284
wait_time: 4294967283
wait_time: 4294967282
wait_time: 4294967281
wait_time: 4294967280
wait_time: 4294967279
wait_time: 4294967278
wait_time: 4294967277
wait_time: 4294967276
wait_time: 4294967275
wait_time: 4294967274
wait_time: 4294967273
wait_time: 4294967272
wait_time: 4294967271
wait_time: 4294967270
wait_time: 4294967269
wait_time: 4294967268
wait_time: 4294967267
wait_time: 4294967266
wait_time: 4294967265
wait_time: 4294967264
wait_time: 4294967263
wait_time: 4294967262
wait_time: 4294967261
wait_time: 4294967260
wait_time: 4294967259
wait_time: 4294967258
wait_time: 4294967257
wait_time: 4294967256
wait_time: 4294967255
wait_time: 4294967254
wait_time: 4294967253
wait_time: 4294967252
wait_time: 4294967251
wait_time: 4294967250
wait_time: 4294967249
wait_time: 4294967248
wait_time: 4294967247
wait_time: 4294967246
wait_time: 4294967245
wait_time: 4294967244
wait_time: 4294967243
wait_time: 4294967242
wait_time: 4294967241
wait_time: 4294967240
wait_time: 4294967239
wait_time: 4294967238
wait_time: 4294967237
wait_time: 4294967236
wait_time: 4294967235
wait_time: 4294967234
wait_time: 4294967233
wait_time: 4294967232
wait_time: 4294967231
wait_time: 4294967230
wait_time: 4294967229
wait_time: 4294967228
wait_time: 4294967227
wait_time: 4294967226
wait_time: 4294967225
wait_time: 4294967224
wait_time: 4294967223
wait_time: 4294967222
wait_time: 4294967221
wait_time: 4294967220
wait_time: 4294967219
wait_time: 4294967218
wait_time: 4294967217
wait_time: 4294967216
wait_time: 4294967215
wait_time: 4294967214
wait_time: 4294967213
wait_time: 4294967212
wait_time: 4294967211
wait_time: 4294967210
wait_time: 4294967209
wait_time: 4294967208
wait_time: 4294967207
wait_time: 4294967206
wait_time: 4294967205
wait_time: 4294967204
wait_time: 4294967203
wait_time: 4294967202
wait_time: 4294967201
wait_time: 4294967200
wait_time: 4294967199
wait_time: 4294967198
wait_time: 4294967197
wait_time: 4294967196
wait_time: 4294967195
wait_time: 4294967194
wait_time: 4294967193
wait_time: 4294967192
wait_time: 4294967191
wait_time: 4294967190
wait_time: 4294967189
wait_time: 4294967188
wait_time: 4294967187
wait_time: 4294967186
wait_time: 4294967185
wait_time: 4294967184
wait_time: 4294967183
wait_time: 4294967182
wait_time: 4294967181
wait_time: 4294967180
wait_time: 4294967179
wait_time: 4294967178
wait_time: 4294967177
wait_time: 4294967176
wait_time: 4294967175
wait_time: 4294967174
wait_time: 4294967173
wait_time: 4294967172
wait_time: 4294967171
wait_time: 4294967170
wait_time: 4294967169
wait_time: 4294967168
wait_time: 4294967167
wait_time: 4294967166
wait_time: 4294967165
wait_time: 4294967164
wait_time: 4294967163
wait_time: 4294967162
wait_time: 4294967161
wait_time: 4294967160
wait_time: 4294967159
wait_time: 4294967158
wait_time: 4294967157
wait_time: 4294967156
wait_time: 4294967155
wait_time: 4294967154
wait_time: 4294967153
wait_time: 4294967152
wait_time: 4294967151
wait_time: 4294967150
wait_time: 4294967149
wait_time: 4294967148
wait_time: 4294967147
wait_time: 4294967146
wait_time: 4294967145
wait_time: 4294967144
wait_time: 4294967143
wait_time: 4294967142
wait_time: 4294967141
wait_time: 4294967140
wait_time: 4294967139
wait_time: 4294967138
wait_time: 4294967137
wait_time: 4294967136
wait_time: 4294967135
wait_time: 4294967134
wait_time: 4294967133
wait_time: 4294967132
wait_time: 4294967131
wait_time: 4294967130
wait_time: 4294967129
wait_time: 4294967128
wait_time: 4294967127
wait_time: 4294967126
wait_time: 4294967125
wait_time: 4294967124
wait_time: 4294967123
wait_time: 4294967122
wait_time: 4294967121
wait_time: 4294967120
wait_time: 4294967119
wait_time: 4294967118
wait_time: 4294967117
wait_time: 4294967116
wait_time: 4294967115
wait_time: 4294967114
wait_time: 4294967113
wait_time: 4294967112
wait_time: 4294967111
wait_time: 4294967110
wait_time: 4294967109
wait_time: 4294967108
wait_time: 4294967107
wait_time: 4294967106
wait_time: 4294967105
wait_time: 4294967104
wait_time: 4294967103
wait_time: 4294967102
wait_time: 4294967101
wait_time: 4294967100
wait_time: 4294967099
wait_time: 4294967098
wait_time: 4294967097
wait_time: 4294967096
wait_time: 4294967095
wait_time: 4294967094
wait_time: 4294967093
wait_time: 4294967092
wait_time: 4294967091
wait_time: 4294967090
wait_time: 4294967089
wait_time: 4294967088
wait_time: 4294967087
wait_time: 4294967086
wait_time: 4294967085
wait_time: 4294967084
wait_time: 4294967083
wait_time: 4294967082
wait_time: 4294967081
wait_time: 4294967080
wait_time: 4294967079
wait_time: 4294967078
wait_time: 4294967077
wait_time: 4294967076
wait_time: 4294967075
wait_time: 4294967074
wait_time: 4294967073
wait_time: 4294967072
wait_time: 4294967071
wait_time: 4294967070
wait_time: 4294967069
wait_time: 4294967068
wait_time: 4294967067
wait_time: 4294967066
wait_time: 4294967065
wait_time: 4294967064
wait_time: 4294967063
wait_time: 4294967062
wait_time: 4294967061
wait_time: 4294967060
wait_time: 4294967059
wait_time: 4294967058
wait_time: 4294967057
wait_time: 4294967056
wait_time: 4294967055
wait_time: 4294967054
wait_time: 4294967053
wait_time: 4294967052
wait_time: 4294967051
wait_time: 4294967050
wait_time: 4294967049
wait_time: 4294967048
wait_time: 4294967047
wait_time: 4294967046
wait_time: 4294967045
wait_time: 4294967044
wait_time: 4294967043
wait_time: 4294967042
wait_time: 4294967041
wait_time: 4294967040
wait_time: 4294967039
wait_time: 4294967038
wait_time: 4294967037
wait_time: 4294967036
wait_time: 4294967035
wait_time: 4294967034
wait_time: 4294967033
wait_time: 4294967032
wait_time: 4294967031
wait_time: 4294967030
wait_time: 4294967029
wait_time: 4294967028
wait_time: 4294967027
wait_time: 4294967026
wait_time: 4294967025
wait_time: 4294967024
wait_time: 4294967023
wait_time: 4294967022
wait_time: 4294967021
wait_time: 4294967020
wait_time: 4294967019
wait_time: 4294967018
wait_time: 4294967017
wait_time: 4294967016
wait_time: 4294967015
wait_time: 4294967014
wait_time: 4294967013
wait_time: 4294967012
wait_time: 4294967011
wait_time: 4294967010
wait_time: 4294967009
wait_time: 4294967008
wait_time: 4294967007
wait_time: 4294967006
wait_time: 4294967005
wait_time: 4294967004
wait_time: 4294967003
wait_time: 4294967002
wait_time: 4294967001
wait_time: 4294967000
wait_time: 4294966999
wait_time: 4294966998
wait_time: 4294966997
wait_time: 4294966996
wait_time: 4294966995
wait_time: 4294966994
wait_time: 4294966993
wait_time: 4294966992
wait_time: 4294966991
wait_time: 4294966990
wait_time: 4294966989
wait_time: 4294966988
wait_time: 4294966987
wait_time: 4294966986
wait_time: 4294966985
wait_time: 4294966984
wait_time: 4294966983
wait_time: 4294966982
wait_time: 4294966981
wait_time: 4294966980
wait_time: 4294966979
wait_time: 4294966978
wait_time: 4294966977
wait_time: 4294966976
wait_time: 4294966975
wait_time: 4294966974
wait_time: 4294966973
wait_time: 4294966972
wait_time: 4294966971
wait_time: 4294966970
wait_time: 4294966969
wait_time: 4294966968
wait_time: 4294966967
wait_time: 4294966966
wait_time: 4294966965
wait_time: 4294966964
wait_time: 4294966963
wait_time: 4294966962
wait_time: 4294966961
wait_time: 4294966960
wait_time: 4294966959
wait_time: 4294966958
wait_time: 4294966957
wait_time: 4294966956
wait_time: 4294966955
wait_time: 4294966954
wait_time: 4294966953
wait_time: 4294966952
wait_time: 4294966951
wait_time: 4294966950
wait_time: 4294966949
wait_time: 4294966948
wait_time: 4294966947
wait_time: 4294966946
wait_time: 4294966945
wait_time: 4294966944
wait_time: 4294966943
wait_time: 4294966942
wait_time: 4294966941
wait_time: 4294966940
wait_time: 4294966939
wait_time: 4294966938
wait_time: 4294966937
wait_time: 4294966936
wait_time: 4294966935
wait_time: 4294966934
wait_time: 4294966933
wait_time: 4294966932
wait_time: 4294966931
wait_time: 4294966930
wait_time: 4294966929
wait_time: 4294966928
wait_time: 4294966927
wait_time: 4294966926
wait_time: 4294966925
wait_time: 4294966924
wait_time: 4294966923
wait_time: 4294966922
wait_time: 4294966921
wait_time: 4294966920
wait_time: 4294966919
wait_time: 4294966918
wait_time: 4294966917
wait_time: 4294966916
wait_time: 4294966915
wait_time: 4294966914
wait_time: 4294966913
wait_time: 4294966912
wait_time: 4294966911
wait_time: 4294966910
wait_time: 4294966909
wait_time: 4294966908
wait_time: 4294966907
wait_time: 4294966906
wait_time: 4294966905
wait_time: 4294966904
wait_time: 4294966903
wait_time: 4294966902
wait_time: 4294966901
wait_time: 4294966900
wait_time: 4294966899
wait_time: 4294966898
wait_time: 4294966897
wait_time: 4294966896
wait_time: 4294966895
wait_time: 4294966894
wait_time: 4294966893
wait_time: 4294966892
wait_time: 4294966891
wait_time: 4294966890
wait_time: 4294966889
wait_time: 4294966888
wait_time: 4294966887
wait_time: 4294966886
wait_time: 4294966885
wait_time: 4294966884
wait_time: 4294966883
wait_time: 4294966882
wait_time: 4294966881
wait_time: 4294966880
wait_time: 4294966879
wait_time: 4294966878
wait_time: 4294966877
wait_time: 4294966876
wait_time: 4294966875
wait_time: 4294966874
wait_time: 4294966873
wait_time: 4294966872
wait_time: 4294966871
wait_time: 4294966870
wait_time: 4294966869
wait_time: 4294966868
wait_time: 4294966867
wait_time: 4294966866
wait_time: 4294966865
wait_time: 4294966864
wait_time: 4294966863
wait_time: 4294966862
wait_time: 4294966861
wait_time: 4294966860
wait_time: 4294966859
wait_time: 4294966858
wait_time: 4294966857
wait_time: 4294966856
wait_time: 4294966855
wait_time: 4294966854
wait_time: 4294966853
wait_time: 4294966852
wait_time: 4294966851
wait_time: 4294966850
wait_time: 4294966849
wait_time: 4294966848
wait_time: 4294966847
wait_time: 4294966846
wait_time: 4294966845
wait_time: 4294966844
wait_time: 4294966843
wait_time: 4294966842
wait_time: 4294966841
wait_time: 4294966840
wait_time: 4294966839
wait_time: 4294966838
wait_time: 4294966837
wait_time: 4294966836
wait_time: 4294966835
wait_time: 4294966834
wait_time: 4294966833
wait_time: 4294966832
wait_time: 4294966831
wait_time: 4294966830
wait_time: 4294966829
wait_time: 4294966828
wait_time: 4294966827
wait_time: 4294966826
wait_time: 4294966825
wait_time: 4294966824
wait_time: 4294966823
wait_time: 4294966822
wait_time: 4294966821
wait_time: 4294966820
wait_time: 4294966819
wait_time: 4294966818
wait_time: 4294966817
wait_time: 4294966816
wait_time: 4294966815
wait_time: 4294966814
wait_time: 4294966813
wait_time: 4294966812
wait_time: 4294966811
wait_time: 4294966810
wait_time: 4294966809
wait_time: 4294966808
wait_time: 4294966807
wait_time: 4294966806
wait_time: 4294966805
wait_time: 4294966804
wait_time: 4294966803
wait_time: 4294966802
wait_time: 4294966801
wait_time: 4294966800
wait_time: 4294966799
wait_time: 4294966798
wait_time: 4294966797
wait_time: 4294966796
wait_time: 4294966795
wait_time: 4294966794
wait_time: 4294966793
wait_time: 4294966792
wait_time: 4294966791
wait_time: 4294966790
wait_time: 4294966789
wait_time: 4294966788
wait_time: 4294966787
wait_time: 4294966786
wait_time: 4294966785
wait_time: 4294966784
wait_time: 4294966783
wait_time: 4294966782
wait_time: 4294966781
wait_time: 4294966780
wait_time: 4294966779
wait_time: 4294966778
wait_time: 4294966777
wait_time: 4294966776
wait_time: 4294966775
wait_time: 4294966774
wait_time: 4294966773
wait_time: 4294966772
wait_time: 4294966771
wait_time: 4294966770
wait_time: 4294966769
wait_time: 4294966768
wait_time: 4294966767
wait_time: 4294966766
wait_time: 4294966765
wait_time: 4294966764
wait_time: 4294966763
wait_time: 4294966762
wait_time: 4294966761
wait_time: 4294966760
wait_time: 4294966759
wait_time: 4294966758
wait_time: 4294966757
wait_time: 4294966756
wait_time: 4294966755
wait_time: 4294966754
wait_time: 4294966753
wait_time: 4294966752
wait_time: 4294966751
wait_time: 4294966750
wait_time: 4294966749
wait_time: 4294966748
wait_time: 4294966747
wait_time: 4294966746
wait_time: 4294966745
wait_time: 4294966744
wait_time: 4294966743
wait_time: 4294966742
wait_time: 4294966741
wait_time: 4294966740
wait_time: 4294966739
wait_time: 4294966738
wait_time: 4294966737
wait_time: 4294966736
wait_time: 4294966735
wait_time: 4294966734
wait_time: 4294966733
wait_time: 4294966732
wait_time: 4294966731
wait_time: 4294966730
wait_time: 4294966729
wait_time: 4294966728
wait_time: 4294966727
wait_time: 4294966726
wait_time: 4294966725
wait_time: 4294966724
wait_time: 4294966723
wait_time: 4294966722
wait_time: 4294966721
wait_time: 4294966720
wait_time: 4294966719
wait_time: 4294966718
wait_time: 4294966717
wait_time: 4294966716
wait_time: 4294966715
wait_time: 4294966714
wait_time: 4294966713
wait_time: 4294966712
wait_time: 4294966711
wait_time: 4294966710
wait_time: 4294966709
wait_time: 4294966708
wait_time: 4294966707
wait_time: 4294966706
wait_time: 4294966705
wait_time: 4294966704
wait_time: 4294966703
wait_time: 4294966702
wait_time: 4294966701
wait_time: 4294966700
wait_time: 4294966699
wait_time: 4294966698
wait_time: 4294966697
wait_time: 4294966696
wait_time: 4294966695
wait_time: 4294966694
wait_time: 4294966693
wait_time: 4294966692
wait_time: 4294966691
wait_time: 4294966690
wait_time: 4294966689
wait_time: 4294966688
wait_time: 4294966687
wait_time: 4294966686
wait_time: 4294966685
wait_time: 4294966684
wait_time: 4294966683
wait_time: 4294966682
wait_time: 4294966681
wait_time: 4294966680
wait_time: 4294966679
wait_time: 4294966678
wait_time: 4294966677
wait_time: 4294966676
wait_time: 4294966675
wait_time: 4294966674
wait_time: 4294966673
wait_time: 4294966672
wait_time: 4294966671
wait_time: 4294966670
wait_time: 4294966669
wait_time: 4294966668
wait_time: 4294966667
wait_time: 4294966666
wait_time: 4294966665
wait_time: 4294966664
wait_time: 4294966663
wait_time: 4294966662
wait_time: 4294966661
wait_time: 4294966660
wait_time: 4294966659
wait_time: 4294966658
wait_time: 4294966657
wait_time: 4294966656
wait_time: 4294966655
wait_time: 4294966654
wait_time: 4294966653
wait_time: 4294966652
wait_time: 4294966651
wait_time: 4294966650
wait_time: 4294966649
wait_time: 4294966648
wait_time: 4294966647
wait_time: 4294966646
wait_time: 4294966645
wait_time: 4294966644
wait_time: 4294966643
wait_time: 4294966642
wait_time: 4294966641
wait_time: 4294966640
wait_time: 4294966639
wait_time: 4294966638
wait_time: 4294966637
wait_time: 4294966636
wait_time: 4294966635
wait_time: 4294966634
wait_time: 4294966633
wait_time: 4294966632
wait_time: 4294966631
wait_time: 4294966630
wait_time: 4294966629
wait_time: 4294966628
wait_time: 4294966627
wait_time: 4294966626
wait_time: 4294966625
wait_time: 4294966624
wait_time: 4294966623
wait_time: 4294966622
wait_time: 4294966621
wait_time: 4294966620
wait_time: 4294966619
wait_time: 4294966618
wait_time: 4294966617
wait_time: 4294966616
wait_time: 4294966615
wait_time: 4294966614
wait_time: 4294966613
wait_time: 4294966612
wait_time: 4294966611
wait_time: 4294966610
wait_time: 4294966609
wait_time: 4294966608
wait_time: 4294966607
wait_time: 4294966606
wait_time: 4294966605
wait_time: 4294966604
wait_time: 4294966603
wait_time: 4294966602
wait_time: 4294966601
wait_time: 4294966600
wait_time: 4294966599
wait_time: 4294966598
wait_time: 4294966597
wait_time: 4294966596
wait_time: 4294966595
wait_time: 4294966594
wait_time: 4294966593
wait_time: 4294966592
wait_time: 4294966591
wait_time: 4294966590
wait_time: 4294966589
wait_time: 4294966588
wait_time: 4294966587
wait_time: 4294966586
wait_time: 4294966585
wait_time: 4294966584
wait_time: 4294966583
wait_time: 4294966582
wait_time: 4294966581
wait_time: 4294966580
wait_time: 4294966579
wait_time: 4294966578
wait_time: 4294966577
wait_time: 4294966576
wait_time: 4294966575
wait_time: 4294966574
wait_time: 4294966573
wait_time: 4294966572
wait_time: 4294966571
wait_time: 4294966570
wait_time: 4294966569
wait_time: 4294966568
wait_time: 4294966567
wait_time: 4294966566
wait_time: 4294966565
wait_time: 4294966564
wait_time: 4294966563
wait_time: 4294966562
wait_time: 4294966561
wait_time: 4294966560
wait_time: 4294966559
wait_time: 4294966558
wait_time: 4294966557
wait_time: 4294966556
wait_time: 4294966555
wait_time: 4294966554
wait_time: 4294966553
wait_time: 4294966552
wait_time: 4294966551
wait_time: 4294966550
wait_time: 4294966549
wait_time: 4294966548
wait_time: 4294966547
wait_time: 4294966546
wait_time: 4294966545
wait_time: 4294966544
wait_time: 4294966543
wait_time: 4294966542
wait_time: 4294966541
wait_time: 4294966540
wait_time: 4294966539
wait_time: 4294966538
wait_time: 4294966537
wait_time: 4294966536
wait_time: 4294966535
wait_time: 4294966534
wait_time: 4294966533
wait_time: 4294966532
wait_time: 4294966531
wait_time: 4294966530
wait_time: 4294966529
wait_time: 4294966528
wait_time: 4294966527
wait_time: 4294966526
wait_time: 4294966525
wait_time: 4294966524
wait_time: 4294966523
wait_time: 4294966522
wait_time: 4294966521
wait_time: 4294966520
wait_time: 4294966519
wait_time: 4294966518
wait_time: 4294966517
wait_time: 4294966516
wait_time: 4294966515
wait_time: 4294966514
wait_time: 4294966513
wait_time: 4294966512
wait_time: 4294966511
wait_time: 4294966510
wait_time: 4294966509
wait_time: 4294966508
wait_time: 4294966507
wait_time: 4294966506
wait_time: 4294966505
wait_time: 4294966504
wait_time: 4294966503
wait_time: 4294966502
wait_time: 4294966501
wait_time: 4294966500
wait_time: 4294966499
wait_time: 4294966498
wait_time: 4294966497
wait_time: 4294966496
wait_time: 4294966495
wait_time: 4294966494
wait_time: 4294966493
wait_time: 4294966492
wait_time: 4294966491
wait_time: 4294966490
wait_time: 4294966489
wait_time: 4294966488
wait_time: 4294966487
wait_time: 4294966486
wait_time: 4294966485
wait_time: 4294966484
wait_time: 4294966483
wait_time: 4294966482
wait_time: 4294966481
wait_time: 4294966480
wait_time: 4294966479
wait_time: 4294966478
wait_time: 4294966477
wait_time: 4294966476
wait_time: 4294966475
wait_time: 4294966474
wait_time: 4294966473
wait_time: 4294966472
wait_time: 4294966471
wait_time: 4294966470
wait_time: 4294966469
wait_time: 4294966468
wait_time: 4294966467
wait_time: 4294966466
wait_time: 4294966465
wait_time: 4294966464
wait_time: 4294966463
wait_time: 4294966462
wait_time: 4294966461
wait_time: 4294966460
wait_time: 4294966459
wait_time: 4294966458
wait_time: 4294966457
wait_time: 4294966456
wait_time: 4294966455
wait_time: 4294966454
wait_time: 4294966453
wait_time: 4294966452
wait_time: 4294966451
wait_time: 4294966450
wait_time: 4294966449
wait_time: 4294966448
wait_time: 4294966447
wait_time: 4294966446
wait_time: 4294966445
wait_time: 4294966444
wait_time: 4294966443
wait_time: 4294966442
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.867 ; gain = 24.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
wait_time:         99
wait_time:         98
TEST                       InitialTest :
wait_time:         97
wait_time:         96
PASSED
Insert 100
wait_time:         95
wait_time:         99
current input_total         0
Insert 100
wait_time:         98
wait_time:         99
Insert 100
wait_time:         98
wait_time:         99
Insert 100
wait_time:         98
wait_time:         99
TEST               Insert100CoinTest-1 :
wait_time:         98
wait_time:         97
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
wait_time:         96
wait_time:         99
TEST               Insert100CoinTest-2 :
wait_time:         98
wait_time:         97
FAILED
o_available_item = 0 (Ans: 11)
wait_time:         96
wait_time:         99
current input_total         0
wait_time:         99
TEST               Insert500CoinTest-1 :
wait_time:         98
wait_time:         97
FAILED
o_available_item = 0 (Ans: 11)
wait_time:         96
wait_time:         99
TEST               Insert500CoinTest-2 :
wait_time:         98
wait_time:         97
FAILED
o_available_item = 0 (Ans: 111)
wait_time:         96
wait_time:         99
wait_time:         98
wait_time:         99
TEST               Insert500CoinTest-3 :
wait_time:         98
wait_time:         97
FAILED
o_available_item = 0 (Ans: 1111)
wait_time:         96
wait_time:         99
current input_total         0
wait_time:         99
TEST              Insert1000CoinTest-1 :
wait_time:         98
wait_time:         97
FAILED
o_available_item = 0 (Ans: 111)
wait_time:         96
wait_time:         99
TEST              Insert1000CoinTest-2 :
wait_time:         98
wait_time:         97
FAILED
o_available_item = 0 (Ans: 1111)
wait_time:         96
wait_time:         99
wait_time:         98
wait_time:         97
update item state #0
update item state #1
update item state #2
update item state #3
wait_time:         96
wait_time:         95
wait_time:         94
wait_time:         93
wait_time:         92
wait_time:         91
wait_time:         90
wait_time:         89
wait_time:         88
wait_time:         87
wait_time:         86
wait_time:         85
wait_time:         84
wait_time:         83
wait_time:         82
wait_time:         81
wait_time:         80
wait_time:         79
wait_time:         78
wait_time:         77
wait_time:         76
wait_time:         75
wait_time:         74
wait_time:         73
wait_time:         72
wait_time:         71
wait_time:         70
wait_time:         69
wait_time:         68
wait_time:         67
wait_time:         66
wait_time:         65
wait_time:         64
wait_time:         63
wait_time:         62
wait_time:         61
wait_time:         60
wait_time:         59
wait_time:         58
wait_time:         57
wait_time:         56
wait_time:         55
wait_time:         54
wait_time:         53
wait_time:         52
wait_time:         51
wait_time:         50
wait_time:         49
wait_time:         48
wait_time:         47
wait_time:         46
wait_time:         45
wait_time:         44
wait_time:         43
wait_time:         42
wait_time:         41
wait_time:         40
wait_time:         39
wait_time:         38
wait_time:         37
wait_time:         36
wait_time:         35
wait_time:         34
wait_time:         33
wait_time:         32
wait_time:         31
wait_time:         30
wait_time:         29
wait_time:         28
wait_time:         27
wait_time:         26
wait_time:         25
wait_time:         24
wait_time:         23
wait_time:         22
wait_time:         21
wait_time:         20
wait_time:         19
wait_time:         18
wait_time:         17
wait_time:         16
wait_time:         15
wait_time:         14
wait_time:         13
wait_time:         12
wait_time:         11
wait_time:         10
wait_time:          9
wait_time:          8
wait_time:          7
wait_time:          6
wait_time:          5
wait_time:          4
wait_time:          3
wait_time:          2
wait_time:          1
wait_time:          0
wait_time: 4294967295
wait_time: 4294967294
wait_time: 4294967293
wait_time: 4294967292
wait_time: 4294967291
wait_time: 4294967290
wait_time: 4294967289
wait_time: 4294967288
wait_time: 4294967287
wait_time: 4294967286
wait_time: 4294967285
wait_time: 4294967284
wait_time: 4294967283
wait_time: 4294967282
wait_time: 4294967281
wait_time: 4294967280
wait_time: 4294967279
wait_time: 4294967278
wait_time: 4294967277
wait_time: 4294967276
wait_time: 4294967275
wait_time: 4294967274
wait_time: 4294967273
wait_time: 4294967272
wait_time: 4294967271
wait_time: 4294967270
wait_time: 4294967269
wait_time: 4294967268
wait_time: 4294967267
wait_time: 4294967266
wait_time: 4294967265
wait_time: 4294967264
wait_time: 4294967263
wait_time: 4294967262
wait_time: 4294967261
wait_time: 4294967260
wait_time: 4294967259
wait_time: 4294967258
wait_time: 4294967257
wait_time: 4294967256
wait_time: 4294967255
wait_time: 4294967254
wait_time: 4294967253
wait_time: 4294967252
wait_time: 4294967251
wait_time: 4294967250
wait_time: 4294967249
wait_time: 4294967248
wait_time: 4294967247
wait_time: 4294967246
wait_time: 4294967245
wait_time: 4294967244
wait_time: 4294967243
wait_time: 4294967242
wait_time: 4294967241
wait_time: 4294967240
wait_time: 4294967239
wait_time: 4294967238
wait_time: 4294967237
wait_time: 4294967236
wait_time: 4294967235
wait_time: 4294967234
wait_time: 4294967233
wait_time: 4294967232
wait_time: 4294967231
wait_time: 4294967230
wait_time: 4294967229
wait_time: 4294967228
wait_time: 4294967227
wait_time: 4294967226
wait_time: 4294967225
wait_time: 4294967224
wait_time: 4294967223
wait_time: 4294967222
wait_time: 4294967221
wait_time: 4294967220
wait_time: 4294967219
wait_time: 4294967218
wait_time: 4294967217
wait_time: 4294967216
wait_time: 4294967215
wait_time: 4294967214
wait_time: 4294967213
wait_time: 4294967212
wait_time: 4294967211
wait_time: 4294967210
wait_time: 4294967209
wait_time: 4294967208
wait_time: 4294967207
wait_time: 4294967206
wait_time: 4294967205
wait_time: 4294967204
wait_time: 4294967203
wait_time: 4294967202
wait_time: 4294967201
wait_time: 4294967200
wait_time: 4294967199
wait_time: 4294967198
wait_time: 4294967197
wait_time: 4294967196
wait_time: 4294967195
wait_time: 4294967194
wait_time: 4294967193
wait_time: 4294967192
wait_time: 4294967191
wait_time: 4294967190
wait_time: 4294967189
wait_time: 4294967188
wait_time: 4294967187
wait_time: 4294967186
wait_time: 4294967185
wait_time: 4294967184
wait_time: 4294967183
wait_time: 4294967182
wait_time: 4294967181
wait_time: 4294967180
wait_time: 4294967179
wait_time: 4294967178
wait_time: 4294967177
wait_time: 4294967176
wait_time: 4294967175
wait_time: 4294967174
wait_time: 4294967173
wait_time: 4294967172
wait_time: 4294967171
wait_time: 4294967170
wait_time: 4294967169
wait_time: 4294967168
wait_time: 4294967167
wait_time: 4294967166
wait_time: 4294967165
wait_time: 4294967164
wait_time: 4294967163
wait_time: 4294967162
wait_time: 4294967161
wait_time: 4294967160
wait_time: 4294967159
wait_time: 4294967158
wait_time: 4294967157
wait_time: 4294967156
wait_time: 4294967155
wait_time: 4294967154
wait_time: 4294967153
wait_time: 4294967152
wait_time: 4294967151
wait_time: 4294967150
wait_time: 4294967149
wait_time: 4294967148
wait_time: 4294967147
wait_time: 4294967146
wait_time: 4294967145
wait_time: 4294967144
wait_time: 4294967143
wait_time: 4294967142
wait_time: 4294967141
wait_time: 4294967140
wait_time: 4294967139
wait_time: 4294967138
wait_time: 4294967137
wait_time: 4294967136
wait_time: 4294967135
wait_time: 4294967134
wait_time: 4294967133
wait_time: 4294967132
wait_time: 4294967131
wait_time: 4294967130
wait_time: 4294967129
wait_time: 4294967128
wait_time: 4294967127
wait_time: 4294967126
wait_time: 4294967125
wait_time: 4294967124
wait_time: 4294967123
wait_time: 4294967122
wait_time: 4294967121
wait_time: 4294967120
wait_time: 4294967119
wait_time: 4294967118
wait_time: 4294967117
wait_time: 4294967116
wait_time: 4294967115
wait_time: 4294967114
wait_time: 4294967113
wait_time: 4294967112
wait_time: 4294967111
wait_time: 4294967110
wait_time: 4294967109
wait_time: 4294967108
wait_time: 4294967107
wait_time: 4294967106
wait_time: 4294967105
wait_time: 4294967104
wait_time: 4294967103
wait_time: 4294967102
wait_time: 4294967101
wait_time: 4294967100
wait_time: 4294967099
wait_time: 4294967098
wait_time: 4294967097
wait_time: 4294967096
wait_time: 4294967095
wait_time: 4294967094
wait_time: 4294967093
wait_time: 4294967092
wait_time: 4294967091
wait_time: 4294967090
wait_time: 4294967089
wait_time: 4294967088
wait_time: 4294967087
wait_time: 4294967086
wait_time: 4294967085
wait_time: 4294967084
wait_time: 4294967083
wait_time: 4294967082
wait_time: 4294967081
wait_time: 4294967080
wait_time: 4294967079
wait_time: 4294967078
wait_time: 4294967077
wait_time: 4294967076
wait_time: 4294967075
wait_time: 4294967074
wait_time: 4294967073
wait_time: 4294967072
wait_time: 4294967071
wait_time: 4294967070
wait_time: 4294967069
wait_time: 4294967068
wait_time: 4294967067
wait_time: 4294967066
wait_time: 4294967065
wait_time: 4294967064
wait_time: 4294967063
wait_time: 4294967062
wait_time: 4294967061
wait_time: 4294967060
wait_time: 4294967059
wait_time: 4294967058
wait_time: 4294967057
wait_time: 4294967056
wait_time: 4294967055
wait_time: 4294967054
wait_time: 4294967053
wait_time: 4294967052
wait_time: 4294967051
wait_time: 4294967050
wait_time: 4294967049
wait_time: 4294967048
wait_time: 4294967047
wait_time: 4294967046
wait_time: 4294967045
wait_time: 4294967044
wait_time: 4294967043
wait_time: 4294967042
wait_time: 4294967041
wait_time: 4294967040
wait_time: 4294967039
wait_time: 4294967038
wait_time: 4294967037
wait_time: 4294967036
wait_time: 4294967035
wait_time: 4294967034
wait_time: 4294967033
wait_time: 4294967032
wait_time: 4294967031
wait_time: 4294967030
wait_time: 4294967029
wait_time: 4294967028
wait_time: 4294967027
wait_time: 4294967026
wait_time: 4294967025
wait_time: 4294967024
wait_time: 4294967023
wait_time: 4294967022
wait_time: 4294967021
wait_time: 4294967020
wait_time: 4294967019
wait_time: 4294967018
wait_time: 4294967017
wait_time: 4294967016
wait_time: 4294967015
wait_time: 4294967014
wait_time: 4294967013
wait_time: 4294967012
wait_time: 4294967011
wait_time: 4294967010
wait_time: 4294967009
wait_time: 4294967008
wait_time: 4294967007
wait_time: 4294967006
wait_time: 4294967005
wait_time: 4294967004
wait_time: 4294967003
wait_time: 4294967002
wait_time: 4294967001
wait_time: 4294967000
wait_time: 4294966999
wait_time: 4294966998
wait_time: 4294966997
wait_time: 4294966996
wait_time: 4294966995
wait_time: 4294966994
wait_time: 4294966993
wait_time: 4294966992
wait_time: 4294966991
wait_time: 4294966990
wait_time: 4294966989
wait_time: 4294966988
wait_time: 4294966987
wait_time: 4294966986
wait_time: 4294966985
wait_time: 4294966984
wait_time: 4294966983
wait_time: 4294966982
wait_time: 4294966981
wait_time: 4294966980
wait_time: 4294966979
wait_time: 4294966978
wait_time: 4294966977
wait_time: 4294966976
wait_time: 4294966975
wait_time: 4294966974
wait_time: 4294966973
wait_time: 4294966972
wait_time: 4294966971
wait_time: 4294966970
wait_time: 4294966969
wait_time: 4294966968
wait_time: 4294966967
wait_time: 4294966966
wait_time: 4294966965
wait_time: 4294966964
wait_time: 4294966963
wait_time: 4294966962
wait_time: 4294966961
wait_time: 4294966960
wait_time: 4294966959
wait_time: 4294966958
wait_time: 4294966957
wait_time: 4294966956
wait_time: 4294966955
wait_time: 4294966954
wait_time: 4294966953
wait_time: 4294966952
wait_time: 4294966951
wait_time: 4294966950
wait_time: 4294966949
wait_time: 4294966948
wait_time: 4294966947
wait_time: 4294966946
wait_time: 4294966945
wait_time: 4294966944
wait_time: 4294966943
wait_time: 4294966942
wait_time: 4294966941
wait_time: 4294966940
wait_time: 4294966939
wait_time: 4294966938
wait_time: 4294966937
wait_time: 4294966936
wait_time: 4294966935
wait_time: 4294966934
wait_time: 4294966933
wait_time: 4294966932
wait_time: 4294966931
wait_time: 4294966930
wait_time: 4294966929
wait_time: 4294966928
wait_time: 4294966927
wait_time: 4294966926
wait_time: 4294966925
wait_time: 4294966924
wait_time: 4294966923
wait_time: 4294966922
wait_time: 4294966921
wait_time: 4294966920
wait_time: 4294966919
wait_time: 4294966918
wait_time: 4294966917
wait_time: 4294966916
wait_time: 4294966915
wait_time: 4294966914
wait_time: 4294966913
wait_time: 4294966912
wait_time: 4294966911
wait_time: 4294966910
wait_time: 4294966909
wait_time: 4294966908
wait_time: 4294966907
wait_time: 4294966906
wait_time: 4294966905
wait_time: 4294966904
wait_time: 4294966903
wait_time: 4294966902
wait_time: 4294966901
wait_time: 4294966900
wait_time: 4294966899
wait_time: 4294966898
wait_time: 4294966897
wait_time: 4294966896
wait_time: 4294966895
wait_time: 4294966894
wait_time: 4294966893
wait_time: 4294966892
wait_time: 4294966891
wait_time: 4294966890
wait_time: 4294966889
wait_time: 4294966888
wait_time: 4294966887
wait_time: 4294966886
wait_time: 4294966885
wait_time: 4294966884
wait_time: 4294966883
wait_time: 4294966882
wait_time: 4294966881
wait_time: 4294966880
wait_time: 4294966879
wait_time: 4294966878
wait_time: 4294966877
wait_time: 4294966876
wait_time: 4294966875
wait_time: 4294966874
wait_time: 4294966873
wait_time: 4294966872
wait_time: 4294966871
wait_time: 4294966870
wait_time: 4294966869
wait_time: 4294966868
wait_time: 4294966867
wait_time: 4294966866
wait_time: 4294966865
wait_time: 4294966864
wait_time: 4294966863
wait_time: 4294966862
wait_time: 4294966861
wait_time: 4294966860
wait_time: 4294966859
wait_time: 4294966858
wait_time: 4294966857
wait_time: 4294966856
wait_time: 4294966855
wait_time: 4294966854
wait_time: 4294966853
wait_time: 4294966852
wait_time: 4294966851
wait_time: 4294966850
wait_time: 4294966849
wait_time: 4294966848
wait_time: 4294966847
wait_time: 4294966846
wait_time: 4294966845
wait_time: 4294966844
wait_time: 4294966843
wait_time: 4294966842
wait_time: 4294966841
wait_time: 4294966840
wait_time: 4294966839
wait_time: 4294966838
wait_time: 4294966837
wait_time: 4294966836
wait_time: 4294966835
wait_time: 4294966834
wait_time: 4294966833
wait_time: 4294966832
wait_time: 4294966831
wait_time: 4294966830
wait_time: 4294966829
wait_time: 4294966828
wait_time: 4294966827
wait_time: 4294966826
wait_time: 4294966825
wait_time: 4294966824
wait_time: 4294966823
wait_time: 4294966822
wait_time: 4294966821
wait_time: 4294966820
wait_time: 4294966819
wait_time: 4294966818
wait_time: 4294966817
wait_time: 4294966816
wait_time: 4294966815
wait_time: 4294966814
wait_time: 4294966813
wait_time: 4294966812
wait_time: 4294966811
wait_time: 4294966810
wait_time: 4294966809
wait_time: 4294966808
wait_time: 4294966807
wait_time: 4294966806
wait_time: 4294966805
wait_time: 4294966804
wait_time: 4294966803
wait_time: 4294966802
wait_time: 4294966801
wait_time: 4294966800
wait_time: 4294966799
wait_time: 4294966798
wait_time: 4294966797
wait_time: 4294966796
wait_time: 4294966795
wait_time: 4294966794
wait_time: 4294966793
wait_time: 4294966792
wait_time: 4294966791
wait_time: 4294966790
wait_time: 4294966789
wait_time: 4294966788
wait_time: 4294966787
wait_time: 4294966786
wait_time: 4294966785
wait_time: 4294966784
wait_time: 4294966783
wait_time: 4294966782
wait_time: 4294966781
wait_time: 4294966780
wait_time: 4294966779
wait_time: 4294966778
wait_time: 4294966777
wait_time: 4294966776
wait_time: 4294966775
wait_time: 4294966774
wait_time: 4294966773
wait_time: 4294966772
wait_time: 4294966771
wait_time: 4294966770
wait_time: 4294966769
wait_time: 4294966768
wait_time: 4294966767
wait_time: 4294966766
wait_time: 4294966765
wait_time: 4294966764
wait_time: 4294966763
wait_time: 4294966762
wait_time: 4294966761
wait_time: 4294966760
wait_time: 4294966759
wait_time: 4294966758
wait_time: 4294966757
wait_time: 4294966756
wait_time: 4294966755
wait_time: 4294966754
wait_time: 4294966753
wait_time: 4294966752
wait_time: 4294966751
wait_time: 4294966750
wait_time: 4294966749
wait_time: 4294966748
wait_time: 4294966747
wait_time: 4294966746
wait_time: 4294966745
wait_time: 4294966744
wait_time: 4294966743
wait_time: 4294966742
wait_time: 4294966741
wait_time: 4294966740
wait_time: 4294966739
wait_time: 4294966738
wait_time: 4294966737
wait_time: 4294966736
wait_time: 4294966735
wait_time: 4294966734
wait_time: 4294966733
wait_time: 4294966732
wait_time: 4294966731
wait_time: 4294966730
wait_time: 4294966729
wait_time: 4294966728
wait_time: 4294966727
wait_time: 4294966726
wait_time: 4294966725
wait_time: 4294966724
wait_time: 4294966723
wait_time: 4294966722
wait_time: 4294966721
wait_time: 4294966720
wait_time: 4294966719
wait_time: 4294966718
wait_time: 4294966717
wait_time: 4294966716
wait_time: 4294966715
wait_time: 4294966714
wait_time: 4294966713
wait_time: 4294966712
wait_time: 4294966711
wait_time: 4294966710
wait_time: 4294966709
wait_time: 4294966708
wait_time: 4294966707
wait_time: 4294966706
wait_time: 4294966705
wait_time: 4294966704
wait_time: 4294966703
wait_time: 4294966702
wait_time: 4294966701
wait_time: 4294966700
wait_time: 4294966699
wait_time: 4294966698
wait_time: 4294966697
wait_time: 4294966696
wait_time: 4294966695
wait_time: 4294966694
wait_time: 4294966693
wait_time: 4294966692
wait_time: 4294966691
wait_time: 4294966690
wait_time: 4294966689
wait_time: 4294966688
wait_time: 4294966687
wait_time: 4294966686
wait_time: 4294966685
wait_time: 4294966684
wait_time: 4294966683
wait_time: 4294966682
wait_time: 4294966681
wait_time: 4294966680
wait_time: 4294966679
wait_time: 4294966678
wait_time: 4294966677
wait_time: 4294966676
wait_time: 4294966675
wait_time: 4294966674
wait_time: 4294966673
wait_time: 4294966672
wait_time: 4294966671
wait_time: 4294966670
wait_time: 4294966669
wait_time: 4294966668
wait_time: 4294966667
wait_time: 4294966666
wait_time: 4294966665
wait_time: 4294966664
wait_time: 4294966663
wait_time: 4294966662
wait_time: 4294966661
wait_time: 4294966660
wait_time: 4294966659
wait_time: 4294966658
wait_time: 4294966657
wait_time: 4294966656
wait_time: 4294966655
wait_time: 4294966654
wait_time: 4294966653
wait_time: 4294966652
wait_time: 4294966651
wait_time: 4294966650
wait_time: 4294966649
wait_time: 4294966648
wait_time: 4294966647
wait_time: 4294966646
wait_time: 4294966645
wait_time: 4294966644
wait_time: 4294966643
wait_time: 4294966642
wait_time: 4294966641
wait_time: 4294966640
wait_time: 4294966639
wait_time: 4294966638
wait_time: 4294966637
wait_time: 4294966636
wait_time: 4294966635
wait_time: 4294966634
wait_time: 4294966633
wait_time: 4294966632
wait_time: 4294966631
wait_time: 4294966630
wait_time: 4294966629
wait_time: 4294966628
wait_time: 4294966627
wait_time: 4294966626
wait_time: 4294966625
wait_time: 4294966624
wait_time: 4294966623
wait_time: 4294966622
wait_time: 4294966621
wait_time: 4294966620
wait_time: 4294966619
wait_time: 4294966618
wait_time: 4294966617
wait_time: 4294966616
wait_time: 4294966615
wait_time: 4294966614
wait_time: 4294966613
wait_time: 4294966612
wait_time: 4294966611
wait_time: 4294966610
wait_time: 4294966609
wait_time: 4294966608
wait_time: 4294966607
wait_time: 4294966606
wait_time: 4294966605
wait_time: 4294966604
wait_time: 4294966603
wait_time: 4294966602
wait_time: 4294966601
wait_time: 4294966600
wait_time: 4294966599
wait_time: 4294966598
wait_time: 4294966597
wait_time: 4294966596
wait_time: 4294966595
wait_time: 4294966594
wait_time: 4294966593
wait_time: 4294966592
wait_time: 4294966591
wait_time: 4294966590
wait_time: 4294966589
wait_time: 4294966588
wait_time: 4294966587
wait_time: 4294966586
wait_time: 4294966585
wait_time: 4294966584
wait_time: 4294966583
wait_time: 4294966582
wait_time: 4294966581
wait_time: 4294966580
wait_time: 4294966579
wait_time: 4294966578
wait_time: 4294966577
wait_time: 4294966576
wait_time: 4294966575
wait_time: 4294966574
wait_time: 4294966573
wait_time: 4294966572
wait_time: 4294966571
wait_time: 4294966570
wait_time: 4294966569
wait_time: 4294966568
wait_time: 4294966567
wait_time: 4294966566
wait_time: 4294966565
wait_time: 4294966564
wait_time: 4294966563
wait_time: 4294966562
wait_time: 4294966561
wait_time: 4294966560
wait_time: 4294966559
wait_time: 4294966558
wait_time: 4294966557
wait_time: 4294966556
wait_time: 4294966555
wait_time: 4294966554
wait_time: 4294966553
wait_time: 4294966552
wait_time: 4294966551
wait_time: 4294966550
wait_time: 4294966549
wait_time: 4294966548
wait_time: 4294966547
wait_time: 4294966546
wait_time: 4294966545
wait_time: 4294966544
wait_time: 4294966543
wait_time: 4294966542
wait_time: 4294966541
wait_time: 4294966540
wait_time: 4294966539
wait_time: 4294966538
wait_time: 4294966537
wait_time: 4294966536
wait_time: 4294966535
wait_time: 4294966534
wait_time: 4294966533
wait_time: 4294966532
wait_time: 4294966531
wait_time: 4294966530
wait_time: 4294966529
wait_time: 4294966528
wait_time: 4294966527
wait_time: 4294966526
wait_time: 4294966525
wait_time: 4294966524
wait_time: 4294966523
wait_time: 4294966522
wait_time: 4294966521
wait_time: 4294966520
wait_time: 4294966519
wait_time: 4294966518
wait_time: 4294966517
wait_time: 4294966516
wait_time: 4294966515
wait_time: 4294966514
wait_time: 4294966513
wait_time: 4294966512
wait_time: 4294966511
wait_time: 4294966510
wait_time: 4294966509
wait_time: 4294966508
wait_time: 4294966507
wait_time: 4294966506
wait_time: 4294966505
wait_time: 4294966504
wait_time: 4294966503
wait_time: 4294966502
wait_time: 4294966501
wait_time: 4294966500
wait_time: 4294966499
wait_time: 4294966498
wait_time: 4294966497
wait_time: 4294966496
wait_time: 4294966495
wait_time: 4294966494
wait_time: 4294966493
wait_time: 4294966492
wait_time: 4294966491
wait_time: 4294966490
wait_time: 4294966489
wait_time: 4294966488
wait_time: 4294966487
wait_time: 4294966486
wait_time: 4294966485
wait_time: 4294966484
wait_time: 4294966483
wait_time: 4294966482
wait_time: 4294966481
wait_time: 4294966480
wait_time: 4294966479
wait_time: 4294966478
wait_time: 4294966477
wait_time: 4294966476
wait_time: 4294966475
wait_time: 4294966474
wait_time: 4294966473
wait_time: 4294966472
wait_time: 4294966471
wait_time: 4294966470
wait_time: 4294966469
wait_time: 4294966468
wait_time: 4294966467
wait_time: 4294966466
wait_time: 4294966465
wait_time: 4294966464
wait_time: 4294966463
wait_time: 4294966462
wait_time: 4294966461
wait_time: 4294966460
wait_time: 4294966459
wait_time: 4294966458
wait_time: 4294966457
wait_time: 4294966456
wait_time: 4294966455
wait_time: 4294966454
wait_time: 4294966453
wait_time: 4294966452
wait_time: 4294966451
wait_time: 4294966450
wait_time: 4294966449
wait_time: 4294966448
wait_time: 4294966447
wait_time: 4294966446
wait_time: 4294966445
wait_time: 4294966444
wait_time: 4294966443
wait_time: 4294966442
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'input_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
current input_total         0
Insert 100
Insert 100
Insert 100
TEST               Insert100CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
TEST               Insert100CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 11)
current input_total         0
TEST               Insert500CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 11)
TEST               Insert500CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 111)
TEST               Insert500CoinTest-3 :
FAILED
o_available_item = 0 (Ans: 1111)
current input_total         0
TEST              Insert1000CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 111)
TEST              Insert1000CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 1111)
update item state #0
update item state #1
update item state #2
update item state #3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST                       InitialTest :
PASSED
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert100CoinTest-1 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert100CoinTest-2 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 11)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert500CoinTest-1 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 11)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert500CoinTest-2 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 111)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert500CoinTest-3 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 1111)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST              Insert1000CoinTest-1 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 111)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST              Insert1000CoinTest-2 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 1111)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST                       InitialTest :
PASSED
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert100CoinTest-1 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert100CoinTest-2 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 11)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert500CoinTest-1 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 11)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert500CoinTest-2 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 111)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST               Insert500CoinTest-3 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 1111)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST              Insert1000CoinTest-1 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 111)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
TEST              Insert1000CoinTest-2 :
update item state #0
update item state #1
update item state #2
update item state #3
FAILED
o_available_item = 0 (Ans: 1111)
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
update item state #0
update item state #1
update item state #2
update item state #3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.320 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: vending_machine_tb
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2467.320 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
Insert 100
Insert 100
Insert 100
TEST               Insert100CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
TEST               Insert100CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 11)
TEST               Insert500CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 11)
TEST               Insert500CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 111)
TEST               Insert500CoinTest-3 :
FAILED
o_available_item = 0 (Ans: 1111)
TEST              Insert1000CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 111)
TEST              Insert1000CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 1111)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
Insert 100
Insert 100
Insert 100
TEST               Insert100CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
TEST               Insert100CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 11)
TEST               Insert500CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 11)
TEST               Insert500CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 111)
TEST               Insert500CoinTest-3 :
FAILED
o_available_item = 0 (Ans: 1111)
TEST              Insert1000CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 111)
TEST              Insert1000CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 1111)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
Insert 100
Insert 100
Insert 100
TEST               Insert100CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
TEST               Insert100CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 11)
TEST               Insert500CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 11)
TEST               Insert500CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 111)
TEST               Insert500CoinTest-3 :
FAILED
o_available_item = 0 (Ans: 1111)
TEST              Insert1000CoinTest-1 :
FAILED
o_available_item = 0 (Ans: 111)
TEST              Insert1000CoinTest-2 :
FAILED
o_available_item = 0 (Ans: 1111)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Im triggered
TEST                       InitialTest :
PASSED
Insert 100
Im triggered
Insert 100
Im triggered
Im triggered
Insert 100
Im triggered
Im triggered
Insert 100
Im triggered
Im triggered
TEST               Insert100CoinTest-1 :
Im triggered
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
Im triggered
TEST               Insert100CoinTest-2 :
Im triggered
FAILED
o_available_item = 0 (Ans: 11)
Im triggered
TEST               Insert500CoinTest-1 :
Im triggered
FAILED
o_available_item = 0 (Ans: 11)
Im triggered
TEST               Insert500CoinTest-2 :
Im triggered
FAILED
o_available_item = 0 (Ans: 111)
Im triggered
Im triggered
Im triggered
TEST               Insert500CoinTest-3 :
Im triggered
FAILED
o_available_item = 0 (Ans: 1111)
Im triggered
TEST              Insert1000CoinTest-1 :
Im triggered
FAILED
o_available_item = 0 (Ans: 111)
Im triggered
TEST              Insert1000CoinTest-2 :
Im triggered
FAILED
o_available_item = 0 (Ans: 1111)
Im triggered
Im triggered
Im triggered
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
TEST                       InitialTest :
PASSED
Insert 100
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
Insert 100
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
Insert 100
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
Insert 100
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
TEST               Insert100CoinTest-1 :
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
FAILED
o_available_item = 0 (Ans: 1)
Insert 100
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
TEST               Insert100CoinTest-2 :
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
FAILED
o_available_item = 0 (Ans: 11)
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
TEST               Insert500CoinTest-1 :
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
FAILED
o_available_item = 0 (Ans: 11)
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
TEST               Insert500CoinTest-2 :
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
FAILED
o_available_item = 0 (Ans: 111)
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
TEST               Insert500CoinTest-3 :
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
FAILED
o_available_item = 0 (Ans: 1111)
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
TEST              Insert1000CoinTest-1 :
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
FAILED
o_available_item = 0 (Ans: 111)
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
TEST              Insert1000CoinTest-2 :
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
FAILED
o_available_item = 0 (Ans: 1111)
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
updating o_available_item
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
Insert 100
Insert 100
Insert 100
Insert 100
TEST               Insert100CoinTest-1 :
PASSED
Insert 100
TEST               Insert100CoinTest-2 :
PASSED
TEST               Insert500CoinTest-1 :
PASSED
TEST               Insert500CoinTest-2 :
PASSED
TEST               Insert500CoinTest-3 :
PASSED
TEST              Insert1000CoinTest-1 :
PASSED
TEST              Insert1000CoinTest-2 :
PASSED
TEST               Select1stItemTest-1 :
PASSED
TEST               Select1stItemTest-2 :
PASSED
TEST               Select1stItemTest-3 :
PASSED
TEST               Select1stItemTest-4 :
PASSED
TEST               Select2ndItemTest-1 :
PASSED
TEST               Select2ndItemTest-2 :
PASSED
TEST               Select2ndItemTest-3 :
PASSED
TEST               Select2ndItemTest-4 :
PASSED
TEST               Select3rdItemTest-1 :
PASSED
TEST               Select3rdItemTest-2 :
PASSED
TEST               Select3rdItemTest-3 :
PASSED
TEST               Select4thItemTest-1 :
PASSED
TEST               Select4thItemTest-2 :
PASSED
TEST                    WaitReturnTest :
Current        2800
o_return_coin 000
o_return_coin o_return_coin 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 1 for port 'current_total' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                       InitialTest :
PASSED
TEST               Insert100CoinTest-1 :
PASSED
TEST               Insert100CoinTest-2 :
PASSED
TEST               Insert500CoinTest-1 :
PASSED
TEST               Insert500CoinTest-2 :
PASSED
TEST               Insert500CoinTest-3 :
PASSED
TEST              Insert1000CoinTest-1 :
PASSED
TEST              Insert1000CoinTest-2 :
PASSED
TEST               Select1stItemTest-1 :
PASSED
TEST               Select1stItemTest-2 :
PASSED
TEST               Select1stItemTest-3 :
PASSED
TEST               Select1stItemTest-4 :
PASSED
TEST               Select2ndItemTest-1 :
PASSED
TEST               Select2ndItemTest-2 :
PASSED
TEST               Select2ndItemTest-3 :
PASSED
TEST               Select2ndItemTest-4 :
PASSED
TEST               Select3rdItemTest-1 :
PASSED
TEST               Select3rdItemTest-2 :
PASSED
TEST               Select3rdItemTest-3 :
PASSED
TEST               Select4thItemTest-1 :
PASSED
TEST               Select4thItemTest-2 :
PASSED
TEST                    WaitReturnTest :
Current        2800
o_return_coin 000
o_return_coin o_return_coin 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2864.312 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 22:37:33 2023...
