#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd0d2ac00 .scope module, "ff_test" "ff_test" 2 21;
 .timescale 0 0;
v0x7fffd0d4bbb0_0 .var "CK", 0 0;
v0x7fffd0d4bca0_0 .var "D", 0 0;
v0x7fffd0d4bdb0_0 .net "Q", 0 0, v0x7fffd0d4b6d0_0;  1 drivers
S_0x7fffd0d2ad80 .scope module, "l" "pe_ffi" 2 25, 2 11 0, S_0x7fffd0d2ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
L_0x7fffd0d4bea0 .functor NOT 1, v0x7fffd0d4bbb0_0, C4<0>, C4<0>, C4<0>;
v0x7fffd0d4b820_0 .net "CK", 0 0, v0x7fffd0d4bbb0_0;  1 drivers
v0x7fffd0d4b8f0_0 .net "D", 0 0, v0x7fffd0d4bca0_0;  1 drivers
v0x7fffd0d4b9c0_0 .net "Q", 0 0, v0x7fffd0d4b6d0_0;  alias, 1 drivers
v0x7fffd0d4bac0_0 .net "q1", 0 0, v0x7fffd0d4b1c0_0;  1 drivers
S_0x7fffd0d2afa0 .scope module, "l1" "latch" 2 17, 2 1 0, S_0x7fffd0d2ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "G"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffd0d2b1c0_0 .net "D", 0 0, v0x7fffd0d4bca0_0;  alias, 1 drivers
v0x7fffd0d4b100_0 .net "G", 0 0, L_0x7fffd0d4bea0;  1 drivers
v0x7fffd0d4b1c0_0 .var "Q", 0 0;
E_0x7fffd0d21830 .event edge, v0x7fffd0d2b1c0_0, v0x7fffd0d4b100_0;
S_0x7fffd0d4b2e0 .scope module, "l2" "latch" 2 18, 2 1 0, S_0x7fffd0d2ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "G"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffd0d4b540_0 .net "D", 0 0, v0x7fffd0d4b1c0_0;  alias, 1 drivers
v0x7fffd0d4b630_0 .net "G", 0 0, v0x7fffd0d4bbb0_0;  alias, 1 drivers
v0x7fffd0d4b6d0_0 .var "Q", 0 0;
E_0x7fffd0d23670 .event edge, v0x7fffd0d4b1c0_0, v0x7fffd0d4b630_0;
    .scope S_0x7fffd0d2afa0;
T_0 ;
    %wait E_0x7fffd0d21830;
    %load/vec4 v0x7fffd0d4b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffd0d2b1c0_0;
    %store/vec4 v0x7fffd0d4b1c0_0, 0, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd0d4b2e0;
T_1 ;
    %wait E_0x7fffd0d23670;
    %load/vec4 v0x7fffd0d4b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffd0d4b540_0;
    %store/vec4 v0x7fffd0d4b6d0_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd0d2ac00;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "ff.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 30 "$monitor", "%4t CK:%b D:%b Q:%b", $time, v0x7fffd0d4bbb0_0, v0x7fffd0d4bca0_0, v0x7fffd0d4bdb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0d4bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0d4bbb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0d4bca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0d4bca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0d4bca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0d4bca0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0d4bca0_0, 0, 1;
    %delay 15, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd0d2ac00;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x7fffd0d4bbb0_0;
    %inv;
    %assign/vec4 v0x7fffd0d4bbb0_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Documents/Projects/verilog_test/exam3/3b/a.v";
