-- Project:   pulseDet_2
-- Generated: 08/02/2018 14:54:25
-- PSoC Creator  4.2

ENTITY pulseDet_2 IS
    PORT(
        Pin_3(0)_PAD : OUT std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        inputPin_B_1(0)_PAD : IN std_ulogic;
        inputPin_A_1(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END pulseDet_2;

ARCHITECTURE __DEFAULT__ OF pulseDet_2 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_10608 : bit;
    SIGNAL Net_11122_0 : bit;
    SIGNAL Net_11122_1 : bit;
    SIGNAL Net_11122_2 : bit;
    SIGNAL Net_11122_3 : bit;
    SIGNAL Net_11122_4 : bit;
    SIGNAL Net_11122_5 : bit;
    SIGNAL Net_11122_6 : bit;
    SIGNAL Net_11122_7 : bit;
    SIGNAL Net_11125_0 : bit;
    SIGNAL Net_11125_1 : bit;
    SIGNAL Net_11125_2 : bit;
    SIGNAL Net_11125_3 : bit;
    SIGNAL Net_11125_4 : bit;
    SIGNAL Net_11125_5 : bit;
    SIGNAL Net_11125_6 : bit;
    SIGNAL Net_11125_7 : bit;
    SIGNAL Net_11433 : bit;
    SIGNAL Net_11443 : bit;
    ATTRIBUTE global_signal OF Net_11443 : SIGNAL IS true;
    SIGNAL Net_11443_local : bit;
    SIGNAL Net_13779 : bit;
    ATTRIBUTE soft OF Net_13779 : SIGNAL IS 1;
    SIGNAL Net_13789_0 : bit;
    SIGNAL Net_13789_1 : bit;
    SIGNAL Net_13789_2 : bit;
    SIGNAL Net_13789_3 : bit;
    SIGNAL Net_13789_4 : bit;
    SIGNAL Net_13789_5 : bit;
    SIGNAL Net_13789_6 : bit;
    SIGNAL Net_13789_7 : bit;
    SIGNAL Net_13793_0 : bit;
    SIGNAL Net_13793_1 : bit;
    SIGNAL Net_13793_2 : bit;
    SIGNAL Net_13793_3 : bit;
    SIGNAL Net_13793_4 : bit;
    SIGNAL Net_13793_5 : bit;
    SIGNAL Net_13793_6 : bit;
    SIGNAL Net_13793_7 : bit;
    SIGNAL Net_13798_0 : bit;
    SIGNAL Net_13798_1 : bit;
    SIGNAL Net_13798_2 : bit;
    SIGNAL Net_13798_3 : bit;
    SIGNAL Net_13798_4 : bit;
    SIGNAL Net_13798_5 : bit;
    SIGNAL Net_13798_6 : bit;
    SIGNAL Net_13798_7 : bit;
    SIGNAL Net_13823 : bit;
    ATTRIBUTE global_signal OF Net_13823 : SIGNAL IS true;
    SIGNAL Net_13823_local : bit;
    SIGNAL Net_13826 : bit;
    SIGNAL Net_13826_split : bit;
    SIGNAL Net_13840 : bit;
    SIGNAL Net_13840_split : bit;
    SIGNAL Net_14053_0 : bit;
    SIGNAL Net_14053_1 : bit;
    SIGNAL Net_14053_2 : bit;
    SIGNAL Net_14053_3 : bit;
    SIGNAL Net_14053_4 : bit;
    SIGNAL Net_14053_5 : bit;
    SIGNAL Net_14053_6 : bit;
    SIGNAL Net_14053_7 : bit;
    SIGNAL Net_14102_0 : bit;
    SIGNAL Net_14102_1 : bit;
    SIGNAL Net_14102_2 : bit;
    SIGNAL Net_14102_3 : bit;
    SIGNAL Net_14102_4 : bit;
    SIGNAL Net_14102_5 : bit;
    SIGNAL Net_14102_6 : bit;
    SIGNAL Net_14102_7 : bit;
    SIGNAL Net_14124_0 : bit;
    SIGNAL Net_14124_1 : bit;
    SIGNAL Net_14124_2 : bit;
    SIGNAL Net_14124_3 : bit;
    SIGNAL Net_14124_4 : bit;
    SIGNAL Net_14124_5 : bit;
    SIGNAL Net_14124_6 : bit;
    SIGNAL Net_14124_7 : bit;
    SIGNAL Net_14136_0 : bit;
    SIGNAL Net_14136_1 : bit;
    SIGNAL Net_14136_2 : bit;
    SIGNAL Net_14136_3 : bit;
    SIGNAL Net_14136_4 : bit;
    SIGNAL Net_14136_5 : bit;
    SIGNAL Net_14136_6 : bit;
    SIGNAL Net_14136_7 : bit;
    SIGNAL Net_14225_0 : bit;
    SIGNAL Net_14225_1 : bit;
    SIGNAL Net_14225_2 : bit;
    SIGNAL Net_14225_3 : bit;
    SIGNAL Net_14225_4 : bit;
    SIGNAL Net_14225_5 : bit;
    SIGNAL Net_14225_6 : bit;
    SIGNAL Net_14225_7 : bit;
    SIGNAL Net_14226_0 : bit;
    SIGNAL Net_14226_1 : bit;
    SIGNAL Net_14226_2 : bit;
    SIGNAL Net_14226_3 : bit;
    SIGNAL Net_14226_4 : bit;
    SIGNAL Net_14226_5 : bit;
    SIGNAL Net_14226_6 : bit;
    SIGNAL Net_14226_7 : bit;
    SIGNAL Net_14234 : bit;
    SIGNAL Net_14237 : bit;
    SIGNAL Net_14244 : bit;
    ATTRIBUTE soft OF Net_14244 : SIGNAL IS 1;
    SIGNAL Net_14284 : bit;
    ATTRIBUTE global_signal OF Net_14284 : SIGNAL IS true;
    SIGNAL Net_14284_local : bit;
    SIGNAL Net_14288_0 : bit;
    SIGNAL Net_14288_1 : bit;
    SIGNAL Net_261 : bit;
    SIGNAL Net_292 : bit;
    ATTRIBUTE global_signal OF Net_292 : SIGNAL IS true;
    SIGNAL Net_292_local : bit;
    SIGNAL Net_294 : bit;
    SIGNAL Net_4100_0 : bit;
    SIGNAL Net_4100_1 : bit;
    SIGNAL Net_4100_2 : bit;
    SIGNAL Net_4100_3 : bit;
    SIGNAL Net_4100_4 : bit;
    SIGNAL Net_4100_5 : bit;
    SIGNAL Net_4100_6 : bit;
    SIGNAL Net_4100_7 : bit;
    SIGNAL Net_6445 : bit;
    SIGNAL Net_6445_split : bit;
    SIGNAL Net_82 : bit;
    SIGNAL Net_9073 : bit;
    ATTRIBUTE soft OF Net_9073 : SIGNAL IS 1;
    SIGNAL Pin_3(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \Control_Reg_1:control_2\ : bit;
    SIGNAL \Control_Reg_1:control_3\ : bit;
    SIGNAL \Control_Reg_1:control_4\ : bit;
    SIGNAL \Control_Reg_1:control_5\ : bit;
    SIGNAL \Control_Reg_1:control_6\ : bit;
    SIGNAL \Control_Reg_1:control_7\ : bit;
    SIGNAL \EdgeDetect_1:last\ : bit;
    SIGNAL \EdgeDetect_2:last\ : bit;
    SIGNAL \MODULE_13:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE soft OF \MODULE_13:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_13:g1:a0:gx:u0:eq_5_split\ : bit;
    SIGNAL \MODULE_14:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE soft OF \MODULE_14:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_14:g1:a0:gx:u0:eq_5_split\ : bit;
    SIGNAL \MODULE_15:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE soft OF \MODULE_15:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_15:g1:a0:gx:u0:eq_5_split\ : bit;
    SIGNAL \MODULE_16:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE soft OF \MODULE_16:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_16:g1:a0:gx:u0:eq_5_split\ : bit;
    SIGNAL \MODULE_17:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE soft OF \MODULE_17:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_17:g1:a0:gx:u0:eq_5_split\ : bit;
    SIGNAL \MODULE_18:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE soft OF \MODULE_18:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_18:g1:a0:gx:u0:eq_5_split\ : bit;
    SIGNAL \PWM_1:Net_54\ : bit;
    SIGNAL \PWM_1:Net_63\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    SIGNAL \UART_1:BUART:txn\ : bit;
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL clk_alpha : bit;
    ATTRIBUTE global_signal OF clk_alpha : SIGNAL IS true;
    SIGNAL clk_alpha_local : bit;
    SIGNAL enable_sig : bit;
    SIGNAL inputPin_A_1(0)__PA : bit;
    SIGNAL inputPin_B_1(0)__PA : bit;
    SIGNAL isr_match_sig : bit;
    ATTRIBUTE soft OF isr_match_sig : SIGNAL IS 1;
    SIGNAL match_sig : bit;
    ATTRIBUTE soft OF match_sig : SIGNAL IS 1;
    SIGNAL match_sig_split : bit;
    SIGNAL resetCounter_2_sig : bit;
    ATTRIBUTE soft OF resetCounter_2_sig : SIGNAL IS 1;
    SIGNAL reset_sig : bit;
    SIGNAL tmpOE__Pin_3_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Pin_3_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_5__sig\ : bit;
    ATTRIBUTE lib_model OF Net_13826_split : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF Pin_3(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Pin_3(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF inputPin_B_1(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF inputPin_B_1(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF inputPin_A_1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF inputPin_A_1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Net_82 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_9073 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF Net_14244 : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF Net_13779 : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \MODULE_18:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \MODULE_17:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \MODULE_16:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \MODULE_15:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \MODULE_14:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \MODULE_13:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF resetCounter_2_sig : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF Net_13826 : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF Net_13840 : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF Net_6445 : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF match_sig : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF isr_match_sig : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF Net_14234 : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF Net_14237 : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF Net_10608 : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \MODULE_13:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \MODULE_14:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \MODULE_15:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \MODULE_16:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \MODULE_17:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \MODULE_18:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \Count_th_Reg_2:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF match_sig_split : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \Count_th_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \preCounter_Reg_1:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \preCounter_Reg_2:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE lib_model OF \preCount_th_Reg_3:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \preCount_th_Reg_2:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \preCount_th_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \Count_th_Reg_3:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \Counter_Reg_1:sts:sts_reg\ : LABEL IS "statuscell3";
    ATTRIBUTE lib_model OF \Counter_Reg_2:sts:sts_reg\ : LABEL IS "statuscell4";
    ATTRIBUTE lib_model OF \Counter_Reg_3:sts:sts_reg\ : LABEL IS "statuscell5";
    ATTRIBUTE lib_model OF \preCounter_Reg_3:sts:sts_reg\ : LABEL IS "statuscell6";
    ATTRIBUTE lib_model OF \EdgeDetect_1:last\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \EdgeDetect_2:last\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF Net_6445_split : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF Net_13840_split : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF Net_14124_7 : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF Net_14124_6 : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF Net_14124_5 : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF Net_14124_4 : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF Net_14124_3 : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF Net_14124_2 : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF Net_14124_1 : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF Net_14124_0 : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF Net_14053_7 : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF Net_14053_6 : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF Net_14053_5 : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF Net_14053_4 : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF Net_14053_3 : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF Net_14053_2 : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF Net_14053_1 : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF Net_14053_0 : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF Net_14288_1 : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF Net_14288_0 : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF Net_14226_7 : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF Net_14226_6 : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF Net_14226_5 : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF Net_14226_4 : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF Net_14226_3 : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF Net_14226_2 : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF Net_14226_1 : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF Net_14226_0 : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF Net_13793_7 : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF Net_13793_6 : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF Net_13793_5 : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF Net_13793_4 : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF Net_13793_3 : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF Net_13793_2 : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF Net_13793_1 : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF Net_13793_0 : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF Net_13798_7 : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF Net_13798_6 : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF Net_13798_5 : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF Net_13798_4 : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF Net_13798_3 : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF Net_13798_2 : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF Net_13798_1 : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF Net_13798_0 : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF Net_13789_7 : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF Net_13789_6 : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF Net_13789_5 : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF Net_13789_4 : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF Net_13789_3 : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF Net_13789_2 : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF Net_13789_1 : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF Net_13789_0 : LABEL IS "macrocell105";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    Net_13826_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5) + (!main_0 * main_1 * main_2 * main_3 * main_4 * main_5) + (main_0 * !main_1 * main_3) + (main_0 * main_1 * !main_3) + (main_0 * !main_2 * main_4) + (main_0 * main_2 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13826_split,
            main_0 => isr_match_sig,
            main_1 => Net_14102_7,
            main_2 => Net_14102_6,
            main_3 => Net_14226_7,
            main_4 => Net_14226_6,
            main_5 => \MODULE_14:g1:a0:gx:u0:eq_5\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => clk_alpha,
            dclk_0 => clk_alpha_local,
            dclk_glb_1 => Net_14284,
            dclk_1 => Net_14284_local,
            dclk_glb_2 => Net_11443,
            dclk_2 => Net_11443_local,
            dclk_glb_3 => Net_13823,
            dclk_3 => Net_13823_local,
            dclk_glb_4 => \UART_1:Net_9\,
            dclk_4 => \UART_1:Net_9_local\,
            dclk_glb_5 => Net_292,
            dclk_5 => Net_292_local,
            dclk_glb_ff_5 => \ClockBlock.dclk_glb_ff_5__sig\);

    Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_3(0)__PA,
            oe => open,
            pin_input => Net_261,
            pad_out => Pin_3(0)_PAD,
            pad_in => Pin_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_82,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_11433,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    inputPin_B_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4525cffe-87db-4d30-acbc-09ab3ef459b6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    inputPin_B_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "inputPin_B_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => inputPin_B_1(0)__PA,
            oe => open,
            pad_in => inputPin_B_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    inputPin_A_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "71e6ebbb-831c-4b4e-a7cf-28ffab7b15a6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    inputPin_A_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "inputPin_A_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => inputPin_A_1(0)__PA,
            oe => open,
            pad_in => inputPin_A_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_82:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_82,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => Net_11433,
            main_1 => \UART_1:BUART:pollcount_1\,
            main_2 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    Net_9073:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_4) + (!main_0 * !main_1 * main_2 * !main_4) + (!main_0 * !main_1 * !main_3 * main_5) + (!main_0 * !main_1 * main_3 * !main_5) + (!main_0 * !main_1 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_9073,
            main_0 => match_sig,
            main_1 => reset_sig,
            main_2 => Net_14102_7,
            main_3 => Net_14102_6,
            main_4 => Net_14226_7,
            main_5 => Net_14226_6,
            main_6 => \MODULE_14:g1:a0:gx:u0:eq_5\);

    Net_14244:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_4) + (!main_0 * !main_1 * main_2 * !main_4) + (!main_0 * !main_1 * !main_3 * main_5) + (!main_0 * !main_1 * main_3 * !main_5) + (!main_0 * !main_1 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_14244,
            main_0 => match_sig,
            main_1 => reset_sig,
            main_2 => Net_14053_7,
            main_3 => Net_14053_6,
            main_4 => Net_4100_7,
            main_5 => Net_4100_6,
            main_6 => \MODULE_15:g1:a0:gx:u0:eq_5\);

    Net_13779:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_4) + (!main_0 * !main_1 * main_2 * !main_4) + (!main_0 * !main_1 * !main_3 * main_5) + (!main_0 * !main_1 * main_3 * !main_5) + (!main_0 * !main_1 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13779,
            main_0 => match_sig,
            main_1 => reset_sig,
            main_2 => Net_14124_7,
            main_3 => Net_14124_6,
            main_4 => Net_14136_7,
            main_5 => Net_14136_6,
            main_6 => \MODULE_16:g1:a0:gx:u0:eq_5\);

    \MODULE_18:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_18:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_13789_5,
            main_1 => Net_13789_4,
            main_2 => Net_13789_3,
            main_3 => Net_13789_2,
            main_4 => Net_13789_1,
            main_5 => Net_13789_0,
            main_6 => Net_11125_5,
            main_7 => Net_11125_4,
            main_8 => Net_11125_3,
            main_9 => Net_11125_2,
            main_10 => Net_11125_1,
            main_11 => Net_11125_0);

    \MODULE_17:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_17:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_11122_5,
            main_1 => Net_11122_4,
            main_2 => Net_11122_3,
            main_3 => Net_11122_2,
            main_4 => Net_11122_1,
            main_5 => Net_11122_0,
            main_6 => Net_13793_5,
            main_7 => Net_13793_4,
            main_8 => Net_13793_3,
            main_9 => Net_13793_2,
            main_10 => Net_13793_1,
            main_11 => Net_13793_0);

    \MODULE_16:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_16:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_14124_5,
            main_1 => Net_14124_4,
            main_2 => Net_14124_3,
            main_3 => Net_14124_2,
            main_4 => Net_14124_1,
            main_5 => Net_14124_0,
            main_6 => Net_14136_5,
            main_7 => Net_14136_4,
            main_8 => Net_14136_3,
            main_9 => Net_14136_2,
            main_10 => Net_14136_1,
            main_11 => Net_14136_0);

    \MODULE_15:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_15:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_14053_5,
            main_1 => Net_14053_4,
            main_2 => Net_14053_3,
            main_3 => Net_14053_2,
            main_4 => Net_14053_1,
            main_5 => Net_14053_0,
            main_6 => Net_4100_5,
            main_7 => Net_4100_4,
            main_8 => Net_4100_3,
            main_9 => Net_4100_2,
            main_10 => Net_4100_1,
            main_11 => Net_4100_0);

    \MODULE_14:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_14:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_14102_5,
            main_1 => Net_14102_4,
            main_2 => Net_14102_3,
            main_3 => Net_14102_2,
            main_4 => Net_14102_1,
            main_5 => Net_14102_0,
            main_6 => Net_14226_5,
            main_7 => Net_14226_4,
            main_8 => Net_14226_3,
            main_9 => Net_14226_2,
            main_10 => Net_14226_1,
            main_11 => Net_14226_0);

    \MODULE_13:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_13:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_14225_5,
            main_1 => Net_14225_4,
            main_2 => Net_14225_3,
            main_3 => Net_14225_2,
            main_4 => Net_14225_1,
            main_5 => Net_14225_0,
            main_6 => Net_13798_5,
            main_7 => Net_13798_4,
            main_8 => Net_13798_3,
            main_9 => Net_13798_2,
            main_10 => Net_13798_1,
            main_11 => Net_13798_0);

    resetCounter_2_sig:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => resetCounter_2_sig,
            main_0 => match_sig,
            main_1 => reset_sig);

    Net_13826:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13826,
            main_0 => isr_match_sig,
            main_1 => \MODULE_14:g1:a0:gx:u0:eq_5\,
            main_2 => Net_13826_split);

    Net_13840:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13840,
            main_0 => isr_match_sig,
            main_1 => \MODULE_16:g1:a0:gx:u0:eq_5\,
            main_2 => Net_13840_split);

    Net_6445:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6445,
            main_0 => isr_match_sig,
            main_1 => \MODULE_15:g1:a0:gx:u0:eq_5\,
            main_2 => Net_6445_split);

    match_sig:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => match_sig,
            main_0 => Net_11122_7,
            main_1 => Net_11122_6,
            main_2 => Net_13793_7,
            main_3 => Net_13793_6,
            main_4 => \MODULE_17:g1:a0:gx:u0:eq_5\,
            main_5 => match_sig_split);

    isr_match_sig:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => isr_match_sig,
            main_0 => Net_14288_1,
            main_1 => Net_14288_0);

    Net_14234:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_14234,
            main_0 => \EdgeDetect_1:last\,
            main_1 => isr_match_sig,
            main_2 => Net_11443_local);

    Net_14237:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_14237,
            main_0 => \EdgeDetect_2:last\,
            main_1 => isr_match_sig,
            main_2 => Net_13823_local);

    Net_10608:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (main_0 * main_2) + (main_1 * main_2) + (main_2 * !main_3) + (main_2 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_10608,
            main_0 => \EdgeDetect_1:last\,
            main_1 => \EdgeDetect_2:last\,
            main_2 => isr_match_sig,
            main_3 => Net_11443_local,
            main_4 => Net_13823_local);

    \MODULE_13:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_13:g1:a0:gx:u0:eq_5\,
            main_0 => Net_14225_5,
            main_1 => Net_14225_4,
            main_2 => Net_14225_3,
            main_3 => Net_14225_2,
            main_4 => Net_13798_5,
            main_5 => Net_13798_4,
            main_6 => Net_13798_3,
            main_7 => Net_13798_2,
            main_8 => \MODULE_13:g1:a0:gx:u0:eq_5_split\);

    \MODULE_14:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_14:g1:a0:gx:u0:eq_5\,
            main_0 => Net_14102_5,
            main_1 => Net_14102_4,
            main_2 => Net_14102_3,
            main_3 => Net_14102_2,
            main_4 => Net_14226_5,
            main_5 => Net_14226_4,
            main_6 => Net_14226_3,
            main_7 => Net_14226_2,
            main_8 => \MODULE_14:g1:a0:gx:u0:eq_5_split\);

    \MODULE_15:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_15:g1:a0:gx:u0:eq_5\,
            main_0 => Net_14053_5,
            main_1 => Net_14053_4,
            main_2 => Net_14053_3,
            main_3 => Net_14053_2,
            main_4 => Net_4100_5,
            main_5 => Net_4100_4,
            main_6 => Net_4100_3,
            main_7 => Net_4100_2,
            main_8 => \MODULE_15:g1:a0:gx:u0:eq_5_split\);

    \MODULE_16:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_16:g1:a0:gx:u0:eq_5\,
            main_0 => Net_14124_5,
            main_1 => Net_14124_4,
            main_2 => Net_14124_3,
            main_3 => Net_14124_2,
            main_4 => Net_14136_5,
            main_5 => Net_14136_4,
            main_6 => Net_14136_3,
            main_7 => Net_14136_2,
            main_8 => \MODULE_16:g1:a0:gx:u0:eq_5_split\);

    \MODULE_17:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_17:g1:a0:gx:u0:eq_5\,
            main_0 => Net_11122_5,
            main_1 => Net_11122_4,
            main_2 => Net_11122_3,
            main_3 => Net_11122_2,
            main_4 => Net_13793_5,
            main_5 => Net_13793_4,
            main_6 => Net_13793_3,
            main_7 => Net_13793_2,
            main_8 => \MODULE_17:g1:a0:gx:u0:eq_5_split\);

    \MODULE_18:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_18:g1:a0:gx:u0:eq_5\,
            main_0 => Net_13789_5,
            main_1 => Net_13789_4,
            main_2 => Net_13789_3,
            main_3 => Net_13789_2,
            main_4 => Net_11125_5,
            main_5 => Net_11125_4,
            main_6 => Net_11125_3,
            main_7 => Net_11125_2,
            main_8 => \MODULE_18:g1:a0:gx:u0:eq_5_split\);

    \Count_th_Reg_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_11122_7,
            control_6 => Net_11122_6,
            control_5 => Net_11122_5,
            control_4 => Net_11122_4,
            control_3 => Net_11122_3,
            control_2 => Net_11122_2,
            control_1 => Net_11122_1,
            control_0 => Net_11122_0,
            busclk => ClockBlock_BUS_CLK);

    match_sig_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_8) + (!main_0 * main_1 * !main_2 * main_3 * main_8) + (main_0 * !main_1 * main_2 * !main_3 * main_8) + (main_0 * main_1 * main_2 * main_3 * main_8) + (!main_4 * !main_5 * !main_6 * !main_7 * main_9) + (!main_4 * main_5 * !main_6 * main_7 * main_9) + (main_4 * !main_5 * main_6 * !main_7 * main_9) + (main_4 * main_5 * main_6 * main_7 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => match_sig_split,
            main_0 => Net_14225_7,
            main_1 => Net_14225_6,
            main_2 => Net_13798_7,
            main_3 => Net_13798_6,
            main_4 => Net_13789_7,
            main_5 => Net_13789_6,
            main_6 => Net_11125_7,
            main_7 => Net_11125_6,
            main_8 => \MODULE_13:g1:a0:gx:u0:eq_5\,
            main_9 => \MODULE_18:g1:a0:gx:u0:eq_5\);

    \Count_th_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_14225_7,
            control_6 => Net_14225_6,
            control_5 => Net_14225_5,
            control_4 => Net_14225_4,
            control_3 => Net_14225_3,
            control_2 => Net_14225_2,
            control_1 => Net_14225_1,
            control_0 => Net_14225_0,
            busclk => ClockBlock_BUS_CLK);

    isr_match:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => match_sig,
            clock => ClockBlock_BUS_CLK);

    \Control_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_1:control_7\,
            control_6 => \Control_Reg_1:control_6\,
            control_5 => \Control_Reg_1:control_5\,
            control_4 => \Control_Reg_1:control_4\,
            control_3 => \Control_Reg_1:control_3\,
            control_2 => \Control_Reg_1:control_2\,
            control_1 => enable_sig,
            control_0 => reset_sig,
            busclk => ClockBlock_BUS_CLK);

    isr_Rx_1:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_294,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_294);

    \preCounter_Reg_1:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => Net_14124_7,
            status_6 => Net_14124_6,
            status_5 => Net_14124_5,
            status_4 => Net_14124_4,
            status_3 => Net_14124_3,
            status_2 => Net_14124_2,
            status_1 => Net_14124_1,
            status_0 => Net_14124_0,
            clk_en => match_sig);

    \preCounter_Reg_2:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => Net_14053_7,
            status_6 => Net_14053_6,
            status_5 => Net_14053_5,
            status_4 => Net_14053_4,
            status_3 => Net_14053_3,
            status_2 => Net_14053_2,
            status_1 => Net_14053_1,
            status_0 => Net_14053_0,
            clk_en => match_sig);

    \preCount_th_Reg_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_14102_7,
            control_6 => Net_14102_6,
            control_5 => Net_14102_5,
            control_4 => Net_14102_4,
            control_3 => Net_14102_3,
            control_2 => Net_14102_2,
            control_1 => Net_14102_1,
            control_0 => Net_14102_0,
            busclk => ClockBlock_BUS_CLK);

    \preCount_th_Reg_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_4100_7,
            control_6 => Net_4100_6,
            control_5 => Net_4100_5,
            control_4 => Net_4100_4,
            control_3 => Net_4100_3,
            control_2 => Net_4100_2,
            control_1 => Net_4100_1,
            control_0 => Net_4100_0,
            busclk => ClockBlock_BUS_CLK);

    \preCount_th_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_14136_7,
            control_6 => Net_14136_6,
            control_5 => Net_14136_5,
            control_4 => Net_14136_4,
            control_3 => Net_14136_3,
            control_2 => Net_14136_2,
            control_1 => Net_14136_1,
            control_0 => Net_14136_0,
            busclk => ClockBlock_BUS_CLK);

    \PWM_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => enable_sig,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_1:Net_63\,
            cmp => Net_261,
            irq => \PWM_1:Net_54\);

    \Count_th_Reg_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_11125_7,
            control_6 => Net_11125_6,
            control_5 => Net_11125_5,
            control_4 => Net_11125_4,
            control_3 => Net_11125_3,
            control_2 => Net_11125_2,
            control_1 => Net_11125_1,
            control_0 => Net_11125_0,
            busclk => ClockBlock_BUS_CLK);

    \Counter_Reg_1:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => Net_13798_7,
            status_6 => Net_13798_6,
            status_5 => Net_13798_5,
            status_4 => Net_13798_4,
            status_3 => Net_13798_3,
            status_2 => Net_13798_2,
            status_1 => Net_13798_1,
            status_0 => Net_13798_0,
            clk_en => match_sig);

    \Counter_Reg_2:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => Net_13793_7,
            status_6 => Net_13793_6,
            status_5 => Net_13793_5,
            status_4 => Net_13793_4,
            status_3 => Net_13793_3,
            status_2 => Net_13793_2,
            status_1 => Net_13793_1,
            status_0 => Net_13793_0,
            clk_en => match_sig);

    \Counter_Reg_3:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => Net_13789_7,
            status_6 => Net_13789_6,
            status_5 => Net_13789_5,
            status_4 => Net_13789_4,
            status_3 => Net_13789_3,
            status_2 => Net_13789_2,
            status_1 => Net_13789_1,
            status_0 => Net_13789_0,
            clk_en => match_sig);

    \preCounter_Reg_3:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => Net_14226_7,
            status_6 => Net_14226_6,
            status_5 => Net_14226_5,
            status_4 => Net_14226_4,
            status_3 => Net_14226_3,
            status_2 => Net_14226_2,
            status_1 => Net_14226_1,
            status_0 => Net_14226_0,
            clk_en => match_sig);

    \EdgeDetect_1:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_1:last\,
            clock_0 => clk_alpha,
            main_0 => Net_11443_local);

    \EdgeDetect_2:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_2:last\,
            clock_0 => clk_alpha,
            main_0 => Net_13823_local);

    Net_6445_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5) + (main_0 * main_2 * !main_3) + (!main_1 * main_2 * main_4) + (main_1 * main_2 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6445_split,
            main_0 => Net_14053_7,
            main_1 => Net_14053_6,
            main_2 => isr_match_sig,
            main_3 => Net_4100_7,
            main_4 => Net_4100_6,
            main_5 => \MODULE_15:g1:a0:gx:u0:eq_5\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9 * !main_10) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_11433,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_count_6\,
            main_7 => \UART_1:BUART:rx_count_5\,
            main_8 => \UART_1:BUART:rx_count_4\,
            main_9 => \UART_1:BUART:pollcount_1\,
            main_10 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_9) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_11433,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_count_6\,
            main_7 => \UART_1:BUART:rx_count_5\,
            main_8 => \UART_1:BUART:rx_count_4\,
            main_9 => \UART_1:BUART:rx_last\);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_11433,
            main_1 => \UART_1:BUART:rx_count_2\,
            main_2 => \UART_1:BUART:rx_count_1\,
            main_3 => \UART_1:BUART:pollcount_1\,
            main_4 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_11433,
            main_1 => \UART_1:BUART:rx_count_2\,
            main_2 => \UART_1:BUART:rx_count_1\,
            main_3 => \UART_1:BUART:pollcount_0\);

    Net_13840_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5) + (main_0 * main_2 * !main_3) + (!main_1 * main_2 * main_4) + (main_1 * main_2 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13840_split,
            main_0 => Net_14124_7,
            main_1 => Net_14124_6,
            main_2 => isr_match_sig,
            main_3 => Net_14136_7,
            main_4 => Net_14136_6,
            main_5 => \MODULE_16:g1:a0:gx:u0:eq_5\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_11433,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:pollcount_1\,
            main_7 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_11433);

    Net_14124_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14124_7,
            clk_en => open,
            clock_0 => Net_14234,
            main_0 => enable_sig,
            main_1 => Net_13779,
            main_2 => Net_14124_7,
            main_3 => Net_14124_6,
            main_4 => Net_14124_5,
            main_5 => Net_14124_4,
            main_6 => Net_14124_3,
            main_7 => Net_14124_2,
            main_8 => Net_14124_1,
            main_9 => Net_14124_0);

    Net_14124_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14124_6,
            clk_en => open,
            clock_0 => Net_14234,
            main_0 => enable_sig,
            main_1 => Net_13779,
            main_2 => Net_14124_6,
            main_3 => Net_14124_5,
            main_4 => Net_14124_4,
            main_5 => Net_14124_3,
            main_6 => Net_14124_2,
            main_7 => Net_14124_1,
            main_8 => Net_14124_0);

    Net_14124_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14124_5,
            clk_en => open,
            clock_0 => Net_14234,
            main_0 => enable_sig,
            main_1 => Net_13779,
            main_2 => Net_14124_5,
            main_3 => Net_14124_4,
            main_4 => Net_14124_3,
            main_5 => Net_14124_2,
            main_6 => Net_14124_1,
            main_7 => Net_14124_0);

    Net_14124_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14124_4,
            clk_en => open,
            clock_0 => Net_14234,
            main_0 => enable_sig,
            main_1 => Net_13779,
            main_2 => Net_14124_4,
            main_3 => Net_14124_3,
            main_4 => Net_14124_2,
            main_5 => Net_14124_1,
            main_6 => Net_14124_0);

    Net_14124_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14124_3,
            clk_en => open,
            clock_0 => Net_14234,
            main_0 => enable_sig,
            main_1 => Net_13779,
            main_2 => Net_14124_3,
            main_3 => Net_14124_2,
            main_4 => Net_14124_1,
            main_5 => Net_14124_0);

    Net_14124_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14124_2,
            clk_en => open,
            clock_0 => Net_14234,
            main_0 => enable_sig,
            main_1 => Net_13779,
            main_2 => Net_14124_2,
            main_3 => Net_14124_1,
            main_4 => Net_14124_0);

    Net_14124_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14124_1,
            clk_en => open,
            clock_0 => Net_14234,
            main_0 => enable_sig,
            main_1 => Net_13779,
            main_2 => Net_14124_1,
            main_3 => Net_14124_0);

    Net_14124_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14124_0,
            clk_en => open,
            clock_0 => Net_14234,
            main_0 => enable_sig,
            main_1 => Net_13779,
            main_2 => Net_14124_0);

    Net_14053_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14053_7,
            clk_en => open,
            clock_0 => Net_10608,
            main_0 => enable_sig,
            main_1 => Net_14244,
            main_2 => Net_14053_7,
            main_3 => Net_14053_6,
            main_4 => Net_14053_5,
            main_5 => Net_14053_4,
            main_6 => Net_14053_3,
            main_7 => Net_14053_2,
            main_8 => Net_14053_1,
            main_9 => Net_14053_0);

    Net_14053_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14053_6,
            clk_en => open,
            clock_0 => Net_10608,
            main_0 => enable_sig,
            main_1 => Net_14244,
            main_2 => Net_14053_6,
            main_3 => Net_14053_5,
            main_4 => Net_14053_4,
            main_5 => Net_14053_3,
            main_6 => Net_14053_2,
            main_7 => Net_14053_1,
            main_8 => Net_14053_0);

    Net_14053_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14053_5,
            clk_en => open,
            clock_0 => Net_10608,
            main_0 => enable_sig,
            main_1 => Net_14244,
            main_2 => Net_14053_5,
            main_3 => Net_14053_4,
            main_4 => Net_14053_3,
            main_5 => Net_14053_2,
            main_6 => Net_14053_1,
            main_7 => Net_14053_0);

    Net_14053_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14053_4,
            clk_en => open,
            clock_0 => Net_10608,
            main_0 => enable_sig,
            main_1 => Net_14244,
            main_2 => Net_14053_4,
            main_3 => Net_14053_3,
            main_4 => Net_14053_2,
            main_5 => Net_14053_1,
            main_6 => Net_14053_0);

    Net_14053_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14053_3,
            clk_en => open,
            clock_0 => Net_10608,
            main_0 => enable_sig,
            main_1 => Net_14244,
            main_2 => Net_14053_3,
            main_3 => Net_14053_2,
            main_4 => Net_14053_1,
            main_5 => Net_14053_0);

    Net_14053_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14053_2,
            clk_en => open,
            clock_0 => Net_10608,
            main_0 => enable_sig,
            main_1 => Net_14244,
            main_2 => Net_14053_2,
            main_3 => Net_14053_1,
            main_4 => Net_14053_0);

    Net_14053_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14053_1,
            clk_en => open,
            clock_0 => Net_10608,
            main_0 => enable_sig,
            main_1 => Net_14244,
            main_2 => Net_14053_1,
            main_3 => Net_14053_0);

    Net_14053_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14053_0,
            clk_en => open,
            clock_0 => Net_10608,
            main_0 => enable_sig,
            main_1 => Net_14244,
            main_2 => Net_14053_0);

    Net_14288_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14288_1,
            clock_0 => Net_14284,
            main_0 => match_sig,
            main_1 => Net_14288_1,
            main_2 => isr_match_sig,
            main_3 => Net_14288_0);

    Net_14288_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14288_0,
            clock_0 => Net_14284,
            main_0 => match_sig,
            main_1 => isr_match_sig,
            main_2 => Net_14288_0);

    Net_14226_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14226_7,
            clk_en => open,
            clock_0 => Net_14237,
            main_0 => enable_sig,
            main_1 => Net_9073,
            main_2 => Net_14226_7,
            main_3 => Net_14226_6,
            main_4 => Net_14226_5,
            main_5 => Net_14226_4,
            main_6 => Net_14226_3,
            main_7 => Net_14226_2,
            main_8 => Net_14226_1,
            main_9 => Net_14226_0);

    Net_14226_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14226_6,
            clk_en => open,
            clock_0 => Net_14237,
            main_0 => enable_sig,
            main_1 => Net_9073,
            main_2 => Net_14226_6,
            main_3 => Net_14226_5,
            main_4 => Net_14226_4,
            main_5 => Net_14226_3,
            main_6 => Net_14226_2,
            main_7 => Net_14226_1,
            main_8 => Net_14226_0);

    Net_14226_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14226_5,
            clk_en => open,
            clock_0 => Net_14237,
            main_0 => enable_sig,
            main_1 => Net_9073,
            main_2 => Net_14226_5,
            main_3 => Net_14226_4,
            main_4 => Net_14226_3,
            main_5 => Net_14226_2,
            main_6 => Net_14226_1,
            main_7 => Net_14226_0);

    Net_14226_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14226_4,
            clk_en => open,
            clock_0 => Net_14237,
            main_0 => enable_sig,
            main_1 => Net_9073,
            main_2 => Net_14226_4,
            main_3 => Net_14226_3,
            main_4 => Net_14226_2,
            main_5 => Net_14226_1,
            main_6 => Net_14226_0);

    Net_14226_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14226_3,
            clk_en => open,
            clock_0 => Net_14237,
            main_0 => enable_sig,
            main_1 => Net_9073,
            main_2 => Net_14226_3,
            main_3 => Net_14226_2,
            main_4 => Net_14226_1,
            main_5 => Net_14226_0);

    Net_14226_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14226_2,
            clk_en => open,
            clock_0 => Net_14237,
            main_0 => enable_sig,
            main_1 => Net_9073,
            main_2 => Net_14226_2,
            main_3 => Net_14226_1,
            main_4 => Net_14226_0);

    Net_14226_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14226_1,
            clk_en => open,
            clock_0 => Net_14237,
            main_0 => enable_sig,
            main_1 => Net_9073,
            main_2 => Net_14226_1,
            main_3 => Net_14226_0);

    Net_14226_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_14226_0,
            clk_en => open,
            clock_0 => Net_14237,
            main_0 => enable_sig,
            main_1 => Net_9073,
            main_2 => Net_14226_0);

    Net_13793_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13793_7,
            clk_en => Net_6445,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => Net_13793_7,
            main_2 => resetCounter_2_sig,
            main_3 => Net_13793_6,
            main_4 => Net_13793_5,
            main_5 => Net_13793_4,
            main_6 => Net_13793_3,
            main_7 => Net_13793_2,
            main_8 => Net_13793_1,
            main_9 => Net_13793_0);

    Net_13793_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13793_6,
            clk_en => Net_6445,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13793_6,
            main_3 => Net_13793_5,
            main_4 => Net_13793_4,
            main_5 => Net_13793_3,
            main_6 => Net_13793_2,
            main_7 => Net_13793_1,
            main_8 => Net_13793_0);

    Net_13793_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13793_5,
            clk_en => Net_6445,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13793_5,
            main_3 => Net_13793_4,
            main_4 => Net_13793_3,
            main_5 => Net_13793_2,
            main_6 => Net_13793_1,
            main_7 => Net_13793_0);

    Net_13793_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13793_4,
            clk_en => Net_6445,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13793_4,
            main_3 => Net_13793_3,
            main_4 => Net_13793_2,
            main_5 => Net_13793_1,
            main_6 => Net_13793_0);

    Net_13793_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13793_3,
            clk_en => Net_6445,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13793_3,
            main_3 => Net_13793_2,
            main_4 => Net_13793_1,
            main_5 => Net_13793_0);

    Net_13793_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13793_2,
            clk_en => Net_6445,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13793_2,
            main_3 => Net_13793_1,
            main_4 => Net_13793_0);

    Net_13793_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13793_1,
            clk_en => Net_6445,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13793_1,
            main_3 => Net_13793_0);

    Net_13793_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13793_0,
            clk_en => Net_6445,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13793_0);

    Net_13798_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13798_7,
            clk_en => Net_13840,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13798_7,
            main_3 => Net_13798_6,
            main_4 => Net_13798_5,
            main_5 => Net_13798_4,
            main_6 => Net_13798_3,
            main_7 => Net_13798_2,
            main_8 => Net_13798_1,
            main_9 => Net_13798_0);

    Net_13798_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13798_6,
            clk_en => Net_13840,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13798_6,
            main_3 => Net_13798_5,
            main_4 => Net_13798_4,
            main_5 => Net_13798_3,
            main_6 => Net_13798_2,
            main_7 => Net_13798_1,
            main_8 => Net_13798_0);

    Net_13798_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13798_5,
            clk_en => Net_13840,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13798_5,
            main_3 => Net_13798_4,
            main_4 => Net_13798_3,
            main_5 => Net_13798_2,
            main_6 => Net_13798_1,
            main_7 => Net_13798_0);

    Net_13798_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13798_4,
            clk_en => Net_13840,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13798_4,
            main_3 => Net_13798_3,
            main_4 => Net_13798_2,
            main_5 => Net_13798_1,
            main_6 => Net_13798_0);

    Net_13798_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13798_3,
            clk_en => Net_13840,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13798_3,
            main_3 => Net_13798_2,
            main_4 => Net_13798_1,
            main_5 => Net_13798_0);

    Net_13798_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13798_2,
            clk_en => Net_13840,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13798_2,
            main_3 => Net_13798_1,
            main_4 => Net_13798_0);

    Net_13798_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13798_1,
            clk_en => Net_13840,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13798_1,
            main_3 => Net_13798_0);

    Net_13798_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13798_0,
            clk_en => Net_13840,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13798_0);

    Net_13789_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13789_7,
            clk_en => Net_13826,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13789_7,
            main_3 => Net_13789_6,
            main_4 => Net_13789_5,
            main_5 => Net_13789_4,
            main_6 => Net_13789_3,
            main_7 => Net_13789_2,
            main_8 => Net_13789_1,
            main_9 => Net_13789_0);

    Net_13789_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13789_6,
            clk_en => Net_13826,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13789_6,
            main_3 => Net_13789_5,
            main_4 => Net_13789_4,
            main_5 => Net_13789_3,
            main_6 => Net_13789_2,
            main_7 => Net_13789_1,
            main_8 => Net_13789_0);

    Net_13789_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13789_5,
            clk_en => Net_13826,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13789_5,
            main_3 => Net_13789_4,
            main_4 => Net_13789_3,
            main_5 => Net_13789_2,
            main_6 => Net_13789_1,
            main_7 => Net_13789_0);

    Net_13789_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13789_4,
            clk_en => Net_13826,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13789_4,
            main_3 => Net_13789_3,
            main_4 => Net_13789_2,
            main_5 => Net_13789_1,
            main_6 => Net_13789_0);

    Net_13789_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13789_3,
            clk_en => Net_13826,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13789_3,
            main_3 => Net_13789_2,
            main_4 => Net_13789_1,
            main_5 => Net_13789_0);

    Net_13789_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13789_2,
            clk_en => Net_13826,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13789_2,
            main_3 => Net_13789_1,
            main_4 => Net_13789_0);

    Net_13789_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13789_1,
            clk_en => Net_13826,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13789_1,
            main_3 => Net_13789_0);

    Net_13789_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_13789_0,
            clk_en => Net_13826,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => enable_sig,
            main_1 => resetCounter_2_sig,
            main_2 => Net_13789_0);

END __DEFAULT__;
