# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

# Window watchdog

WWDGT:
  CTL:
    WDGTEN:
      Disabled: [0, "Watchdog disabled"]
      Enabled: [1, "Watchdog enabled"]
    CNT: [0, 127]
  CFG:
    PSC:
      Div1: [0, "Counter clock (PCLK1 div 4096) div 1"]
      Div2: [1, "Counter clock (PCLK1 div 4096) div 2"]
      Div4: [2, "Counter clock (PCLK1 div 4096) div 4"]
      Div8: [3, "Counter clock (PCLK1 div 4096) div 8"]
    WIN: [0, 127]
    EWIE:
      _write:
        Enable: [1, "interrupt occurs whenever the counter reaches the value 0x40"]
  STAT:
    EWIF:
      _read:
        Pending: [1, "The EWI Interrupt Service Routine has been triggered"]
        Finished: [0, "The EWI Interrupt Service Routine has been serviced"]
      _write:
        Finished: [0, "The EWI Interrupt Service Routine has been serviced"]
