arch type
{
  cpu type {pipeline}
  pipeline
  {
    stage           {5}
    common stage    {0}
    phase par stage {1}
    decode stage    {2}
    stage name
    {
      1 {IF}
      2 {ID}
      3 {EXE}
      4 {MEM}
      5 {WB}
    }
    slot            {1}
  }
  max instruction bit {32}
  max data bit        {32}
}

