{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678079620360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678079620360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 21:13:40 2023 " "Processing started: Sun Mar 05 21:13:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678079620360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678079620360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sync_fifo -c sync_fifo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sync_fifo -c sync_fifo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678079620360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678079620690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678079620690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sync_fifo.v(101) " "Verilog HDL warning at sync_fifo.v(101): extended using \"x\" or \"z\"" {  } { { "../sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/sync_fifo.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1678079628899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/sync_fifo/sync_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file /projects/sync_fifo/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/sync_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678079628900 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram " "Found entity 2: sram" {  } { { "../sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/sync_fifo.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678079628900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678079628900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_fifo " "Elaborating entity \"sync_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1678079628933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sync_fifo.v(73) " "Verilog HDL assignment warning at sync_fifo.v(73): truncated value with size 32 to match size of target (5)" {  } { { "../sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/sync_fifo.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678079628934 "|sync_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:sram_1 " "Elaborating entity \"sram\" for hierarchy \"sram:sram_1\"" {  } { { "../sync_fifo.v" "sram_1" { Text "E:/Projects/Sync_FIFO/sync_fifo.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678079628953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Projects/Sync_FIFO/Quartus/output_files/sync_fifo.map.smsg " "Generated suppressed messages file E:/Projects/Sync_FIFO/Quartus/output_files/sync_fifo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1678079629187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678079629211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 21:13:49 2023 " "Processing ended: Sun Mar 05 21:13:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678079629211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678079629211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678079629211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678079629211 ""}
