--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ect_master.twx ect_master.ncd -o ect_master.twr
ect_master.pcf -ucf ect_master_0.ucf

Design file:              ect_master.ncd
Physical constraint file: ect_master.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD         |    4.906(R)|      SLOW  |   -2.046(R)|      FAST  |clkmain           |   0.000|
din<0>      |    4.754(R)|      SLOW  |   -1.866(R)|      FAST  |DACLK_OBUF        |   0.000|
din<1>      |    4.596(R)|      SLOW  |   -1.835(R)|      FAST  |DACLK_OBUF        |   0.000|
din<2>      |    4.726(R)|      SLOW  |   -1.842(R)|      FAST  |DACLK_OBUF        |   0.000|
din<3>      |    4.552(R)|      SLOW  |   -1.811(R)|      FAST  |DACLK_OBUF        |   0.000|
din<4>      |    4.849(R)|      SLOW  |   -1.954(R)|      FAST  |DACLK_OBUF        |   0.000|
din<5>      |    4.694(R)|      SLOW  |   -1.914(R)|      FAST  |DACLK_OBUF        |   0.000|
din<6>      |    5.047(R)|      SLOW  |   -2.006(R)|      FAST  |DACLK_OBUF        |   0.000|
din<7>      |    4.643(R)|      SLOW  |   -1.895(R)|      FAST  |DACLK_OBUF        |   0.000|
din<8>      |    4.996(R)|      SLOW  |   -2.027(R)|      FAST  |DACLK_OBUF        |   0.000|
din<9>      |    4.605(R)|      SLOW  |   -1.863(R)|      FAST  |DACLK_OBUF        |   0.000|
din<10>     |    5.248(R)|      SLOW  |   -2.132(R)|      FAST  |DACLK_OBUF        |   0.000|
din<11>     |    4.961(R)|      SLOW  |   -2.095(R)|      FAST  |DACLK_OBUF        |   0.000|
din<12>     |    5.073(R)|      SLOW  |   -2.065(R)|      FAST  |DACLK_OBUF        |   0.000|
din<13>     |    5.100(R)|      SLOW  |   -2.138(R)|      FAST  |DACLK_OBUF        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DO<0>       |         5.796(R)|      SLOW  |         2.456(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<1>       |         5.638(R)|      SLOW  |         2.303(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<2>       |         6.307(R)|      SLOW  |         2.704(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<3>       |         6.114(R)|      SLOW  |         2.590(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<4>       |         6.190(R)|      SLOW  |         2.639(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<5>       |         5.735(R)|      SLOW  |         2.341(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<6>       |         6.004(R)|      SLOW  |         2.554(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<7>       |         6.676(R)|      SLOW  |         2.909(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<8>       |         7.310(R)|      SLOW  |         3.357(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<9>       |         5.943(R)|      SLOW  |         2.507(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<10>      |         7.421(R)|      SLOW  |         3.445(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<11>      |         5.595(R)|      SLOW  |         2.280(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<12>      |         7.067(R)|      SLOW  |         3.179(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<13>      |         7.207(R)|      SLOW  |         3.143(R)|      FAST  |DACLK_OBUF        |   0.000|
TXD         |         7.626(R)|      SLOW  |         3.535(R)|      FAST  |clkmain           |   0.000|
astb        |         6.766(R)|      SLOW  |         3.041(R)|      FAST  |clkmain           |   0.000|
dstb        |         6.889(R)|      SLOW  |         3.125(R)|      FAST  |clkmain           |   0.000|
led<0>      |         7.891(R)|      SLOW  |         3.719(R)|      FAST  |clkmain           |   0.000|
led<1>      |         8.084(R)|      SLOW  |         3.806(R)|      FAST  |clkmain           |   0.000|
led<2>      |         7.905(R)|      SLOW  |         3.730(R)|      FAST  |clkmain           |   0.000|
led<3>      |         6.223(R)|      SLOW  |         2.733(R)|      FAST  |clkmain           |   0.000|
pwr         |         5.968(R)|      SLOW  |         2.542(R)|      FAST  |clkmain           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.894|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |ADCLK          |    5.041|
clk            |DACLK          |    5.303|
---------------+---------------+---------+


Analysis completed Wed Oct 24 17:47:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



