// Seed: 1228891434
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = 1 ? 1 : id_1;
endmodule
