Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 00:00:15 2025
| Host         : CHRIS-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_datapath_timing_summary_routed.rpt -pb fpga_datapath_timing_summary_routed.pb -rpx fpga_datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_datapath
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2089)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4303)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2089)
---------------------------
 There are 2089 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4303)
---------------------------------------------------
 There are 4303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4319          inf        0.000                      0                 4319           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4319 Endpoints
Min Delay          4319 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.239ns  (logic 7.102ns (18.101%)  route 32.136ns (81.899%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       17.620    27.232    datapath_inst/dm_inst/ALURes[1]
    SLICE_X51Y8          LUT6 (Prop_lut6_I2_O)        0.124    27.356 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_90/O
                         net (fo=1, routed)           0.000    27.356    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_90_n_0
    SLICE_X51Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    27.568 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_41/O
                         net (fo=1, routed)           0.000    27.568    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_41_n_0
    SLICE_X51Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    27.662 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_16/O
                         net (fo=1, routed)           1.618    29.280    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_16_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.316    29.596 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_6/O
                         net (fo=1, routed)           0.000    29.596    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_6_n_0
    SLICE_X34Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    29.805 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_3/O
                         net (fo=2, routed)           0.000    29.805    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_7_0
    SLICE_X34Y19         MUXF8 (Prop_muxf8_I1_O)      0.088    29.893 r  datapath_inst/dm_inst/leds_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.671    30.564    datapath_inst/pc_inst/leds[15]
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.319    30.883 r  datapath_inst/pc_inst/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.834    35.717    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    39.239 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    39.239    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.222ns  (logic 7.110ns (18.128%)  route 32.112ns (81.872%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       18.009    27.620    datapath_inst/dm_inst/ALURes[1]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.744 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_92/O
                         net (fo=1, routed)           0.000    27.744    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_92_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    27.961 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_41/O
                         net (fo=1, routed)           0.000    27.961    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_41_n_0
    SLICE_X51Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    28.055 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_16/O
                         net (fo=1, routed)           1.919    29.974    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_16_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.316    30.290 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_6/O
                         net (fo=1, routed)           0.000    30.290    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_6_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    30.502 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_3/O
                         net (fo=2, routed)           0.000    30.502    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_7_0
    SLICE_X35Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    30.596 r  datapath_inst/dm_inst/leds_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.530    31.126    datapath_inst/pc_inst/leds[12]
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.316    31.442 r  datapath_inst/pc_inst/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.262    35.704    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    39.222 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    39.222    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.654ns  (logic 7.099ns (18.366%)  route 31.555ns (81.634%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       17.805    27.417    datapath_inst/dm_inst/ALURes[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.541 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_91/O
                         net (fo=1, routed)           0.000    27.541    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_91_n_0
    SLICE_X51Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    27.758 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_41/O
                         net (fo=1, routed)           0.000    27.758    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_41_n_0
    SLICE_X51Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    27.852 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_16/O
                         net (fo=1, routed)           1.527    29.378    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_16_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.316    29.694 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_6/O
                         net (fo=1, routed)           0.000    29.694    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_6_n_0
    SLICE_X33Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    29.906 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_3/O
                         net (fo=2, routed)           0.000    29.906    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_7_0
    SLICE_X33Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    30.000 r  datapath_inst/dm_inst/leds_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.409    30.410    datapath_inst/pc_inst/leds[13]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.316    30.726 r  datapath_inst/pc_inst/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.421    35.147    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    38.654 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    38.654    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.347ns  (logic 7.138ns (18.615%)  route 31.208ns (81.385%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       18.067    27.679    datapath_inst/dm_inst/ALURes[1]
    SLICE_X46Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.803 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_88/O
                         net (fo=1, routed)           0.000    27.803    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_88_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I0_O)      0.241    28.044 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_40/O
                         net (fo=1, routed)           0.000    28.044    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_40_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    28.142 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_16/O
                         net (fo=1, routed)           1.317    29.459    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_16_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.319    29.778 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_6/O
                         net (fo=1, routed)           0.000    29.778    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_6_n_0
    SLICE_X28Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    29.990 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_3/O
                         net (fo=2, routed)           0.000    29.990    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_7_0
    SLICE_X28Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    30.084 r  datapath_inst/dm_inst/leds_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.582    30.667    datapath_inst/pc_inst/leds[14]_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.316    30.983 r  datapath_inst/pc_inst/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.849    34.831    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    38.347 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    38.347    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.735ns  (logic 7.134ns (18.906%)  route 30.601ns (81.094%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       18.225    27.837    datapath_inst/dm_inst/ALURes[1]
    SLICE_X44Y11         LUT6 (Prop_lut6_I2_O)        0.124    27.961 r  datapath_inst/dm_inst/RM_reg_0_15_8_8_i_91/O
                         net (fo=1, routed)           0.000    27.961    datapath_inst/dm_inst/RM_reg_0_15_8_8_i_91_n_0
    SLICE_X44Y11         MUXF7 (Prop_muxf7_I1_O)      0.245    28.206 r  datapath_inst/dm_inst/RM_reg_0_15_8_8_i_41/O
                         net (fo=1, routed)           0.000    28.206    datapath_inst/dm_inst/RM_reg_0_15_8_8_i_41_n_0
    SLICE_X44Y11         MUXF8 (Prop_muxf8_I0_O)      0.104    28.310 r  datapath_inst/dm_inst/RM_reg_0_15_8_8_i_16/O
                         net (fo=1, routed)           1.510    29.820    datapath_inst/dm_inst/RM_reg_0_15_8_8_i_16_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.316    30.136 r  datapath_inst/dm_inst/RM_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.000    30.136    datapath_inst/dm_inst/RM_reg_0_15_8_8_i_6_n_0
    SLICE_X29Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    30.348 r  datapath_inst/dm_inst/RM_reg_0_15_8_8_i_3/O
                         net (fo=2, routed)           0.000    30.348    datapath_inst/dm_inst/RM_reg_0_15_8_8_i_7_0
    SLICE_X29Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    30.442 r  datapath_inst/dm_inst/leds_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.745    31.187    datapath_inst/pc_inst/leds[8]
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.316    31.503 r  datapath_inst/pc_inst/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.728    34.231    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    37.735 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    37.735    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.451ns  (logic 7.081ns (18.907%)  route 30.370ns (81.093%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       17.633    27.245    datapath_inst/dm_inst/ALURes[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    27.369 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_91/O
                         net (fo=1, routed)           0.000    27.369    datapath_inst/dm_inst/RM_reg_0_15_7_7_i_91_n_0
    SLICE_X50Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    27.583 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_41/O
                         net (fo=1, routed)           0.000    27.583    datapath_inst/dm_inst/RM_reg_0_15_7_7_i_41_n_0
    SLICE_X50Y8          MUXF8 (Prop_muxf8_I1_O)      0.088    27.671 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_16/O
                         net (fo=1, routed)           1.615    29.286    datapath_inst/dm_inst/RM_reg_0_15_7_7_i_16_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I0_O)        0.319    29.605 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_6/O
                         net (fo=1, routed)           0.000    29.605    datapath_inst/dm_inst/RM_reg_0_15_7_7_i_6_n_0
    SLICE_X34Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    29.814 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_3/O
                         net (fo=2, routed)           0.000    29.814    datapath_inst/pc_inst/leds_OBUF[7]_inst_i_1_0
    SLICE_X34Y16         MUXF8 (Prop_muxf8_I1_O)      0.088    29.902 r  datapath_inst/pc_inst/leds_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.007    30.909    datapath_inst/pc_inst/leds_OBUF[7]_inst_i_3_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.319    31.228 r  datapath_inst/pc_inst/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.722    33.950    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    37.451 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    37.451    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.334ns  (logic 7.117ns (19.064%)  route 30.216ns (80.936%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       17.470    27.082    datapath_inst/dm_inst/ALURes[1]
    SLICE_X48Y1          LUT6 (Prop_lut6_I2_O)        0.124    27.206 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_95/O
                         net (fo=1, routed)           0.000    27.206    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_95_n_0
    SLICE_X48Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    27.423 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_43/O
                         net (fo=1, routed)           0.000    27.423    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_43_n_0
    SLICE_X48Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    27.517 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_17/O
                         net (fo=1, routed)           1.606    29.123    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_17_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.316    29.439 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_6/O
                         net (fo=1, routed)           0.000    29.439    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_6_n_0
    SLICE_X32Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    29.651 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_3/O
                         net (fo=2, routed)           0.000    29.651    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_7_0
    SLICE_X32Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    29.745 r  datapath_inst/dm_inst/leds_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.572    30.317    datapath_inst/pc_inst/leds[10]
    SLICE_X31Y21         LUT6 (Prop_lut6_I4_O)        0.316    30.633 r  datapath_inst/pc_inst/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.175    33.808    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    37.334 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.334    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.319ns  (logic 7.137ns (19.126%)  route 30.181ns (80.874%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       17.470    27.082    datapath_inst/dm_inst/ALURes[1]
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.206 r  datapath_inst/dm_inst/RM_reg_0_15_5_5_i_88/O
                         net (fo=1, routed)           0.000    27.206    datapath_inst/dm_inst/RM_reg_0_15_5_5_i_88_n_0
    SLICE_X52Y9          MUXF7 (Prop_muxf7_I0_O)      0.241    27.447 r  datapath_inst/dm_inst/RM_reg_0_15_5_5_i_40/O
                         net (fo=1, routed)           0.000    27.447    datapath_inst/dm_inst/RM_reg_0_15_5_5_i_40_n_0
    SLICE_X52Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    27.545 r  datapath_inst/dm_inst/RM_reg_0_15_5_5_i_16/O
                         net (fo=1, routed)           1.487    29.032    datapath_inst/dm_inst/RM_reg_0_15_5_5_i_16_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.319    29.351 r  datapath_inst/dm_inst/RM_reg_0_15_5_5_i_6/O
                         net (fo=1, routed)           0.000    29.351    datapath_inst/dm_inst/RM_reg_0_15_5_5_i_6_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    29.563 r  datapath_inst/dm_inst/RM_reg_0_15_5_5_i_3/O
                         net (fo=2, routed)           0.000    29.563    datapath_inst/dm_inst/RM_reg_0_15_5_5_i_7_0
    SLICE_X35Y16         MUXF8 (Prop_muxf8_I1_O)      0.094    29.657 r  datapath_inst/dm_inst/leds_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.304    30.961    datapath_inst/pc_inst/leds[5]
    SLICE_X14Y16         LUT6 (Prop_lut6_I4_O)        0.316    31.277 r  datapath_inst/pc_inst/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.528    33.804    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    37.319 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    37.319    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.244ns  (logic 7.095ns (19.049%)  route 30.149ns (80.951%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       18.024    27.635    datapath_inst/dm_inst/ALURes[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.759 r  datapath_inst/dm_inst/RM_reg_0_15_4_4_i_92/O
                         net (fo=1, routed)           0.000    27.759    datapath_inst/dm_inst/RM_reg_0_15_4_4_i_92_n_0
    SLICE_X50Y10         MUXF7 (Prop_muxf7_I1_O)      0.214    27.973 r  datapath_inst/dm_inst/RM_reg_0_15_4_4_i_41/O
                         net (fo=1, routed)           0.000    27.973    datapath_inst/dm_inst/RM_reg_0_15_4_4_i_41_n_0
    SLICE_X50Y10         MUXF8 (Prop_muxf8_I1_O)      0.088    28.061 r  datapath_inst/dm_inst/RM_reg_0_15_4_4_i_16/O
                         net (fo=1, routed)           1.610    29.671    datapath_inst/dm_inst/RM_reg_0_15_4_4_i_16_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.319    29.990 r  datapath_inst/dm_inst/RM_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000    29.990    datapath_inst/dm_inst/RM_reg_0_15_4_4_i_6_n_0
    SLICE_X35Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    30.202 r  datapath_inst/dm_inst/RM_reg_0_15_4_4_i_3/O
                         net (fo=2, routed)           0.000    30.202    datapath_inst/dm_inst/RM_reg_0_15_4_4_i_7_0
    SLICE_X35Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    30.296 r  datapath_inst/dm_inst/leds_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.855    31.151    datapath_inst/pc_inst/leds[4]
    SLICE_X15Y19         LUT6 (Prop_lut6_I4_O)        0.316    31.467 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.268    33.735    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    37.244 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.244    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.023ns  (logic 7.129ns (19.255%)  route 29.895ns (80.745%))
  Logic Levels:           17  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[7]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath_inst/pc_inst/pc_out_reg[7]/Q
                         net (fo=4, routed)           0.816     1.334    datapath_inst/pc_inst/Q[6]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.152     1.486 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12/O
                         net (fo=10, routed)          0.613     2.099    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_12_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I1_O)        0.326     2.425 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=18, routed)          2.290     4.715    datapath_inst/rf_inst/RM_reg_0_15_0_0/DPRA1
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.839 r  datapath_inst/rf_inst/RM_reg_0_15_0_0/DP/O
                         net (fo=9, routed)           1.497     6.336    datapath_inst/pc_inst/rd2[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  datapath_inst/pc_inst/ALURes0_carry_i_12/O
                         net (fo=7, routed)           1.003     7.464    datapath_inst/rf_inst/zero_signal0_carry[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  datapath_inst/rf_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.588    datapath_inst/alu_inst/leds_OBUF[0]_inst_i_4_1[0]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.012 r  datapath_inst/alu_inst/ALURes0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.521     8.532    datapath_inst/pc_inst/leds_OBUF[15]_inst_i_4_1[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.303     8.835 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.653     9.488    datapath_inst/pc_inst/leds_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  datapath_inst/pc_inst/DM[255][7]_i_7/O
                         net (fo=1261, routed)       18.135    27.746    datapath_inst/dm_inst/ALURes[1]
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    27.870 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_99/O
                         net (fo=1, routed)           0.000    27.870    datapath_inst/dm_inst/RM_reg_0_15_0_0_i_99_n_0
    SLICE_X45Y11         MUXF7 (Prop_muxf7_I1_O)      0.245    28.115 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_50/O
                         net (fo=1, routed)           0.000    28.115    datapath_inst/dm_inst/RM_reg_0_15_0_0_i_50_n_0
    SLICE_X45Y11         MUXF8 (Prop_muxf8_I0_O)      0.104    28.219 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_26/O
                         net (fo=1, routed)           1.244    29.464    datapath_inst/dm_inst/RM_reg_0_15_0_0_i_26_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.316    29.780 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_16/O
                         net (fo=1, routed)           0.000    29.780    datapath_inst/dm_inst/RM_reg_0_15_0_0_i_16_n_0
    SLICE_X30Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    29.989 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_10/O
                         net (fo=2, routed)           0.000    29.989    datapath_inst/dm_inst/RM_reg_0_15_0_0_i_17_0
    SLICE_X30Y19         MUXF8 (Prop_muxf8_I1_O)      0.088    30.077 r  datapath_inst/dm_inst/leds_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.717    30.794    datapath_inst/pc_inst/leds[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I4_O)        0.319    31.113 r  datapath_inst/pc_inst/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.405    33.519    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    37.023 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.023    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_started_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  has_started_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.133     0.133 f  has_started_reg/Q
                         net (fo=1, routed)           0.054     0.187    has_started
    SLICE_X3Y10          LUT1 (Prop_lut1_I0_O)        0.099     0.286 r  start_reg_i_1/O
                         net (fo=1, routed)           0.000     0.286    start_reg_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  start_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.146ns (44.337%)  route 0.183ns (55.663%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.183     0.329    datapath_inst/pc_inst/SR[0]
    SLICE_X2Y10          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.146ns (44.337%)  route 0.183ns (55.663%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.183     0.329    datapath_inst/pc_inst/SR[0]
    SLICE_X2Y10          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.146ns (44.337%)  route 0.183ns (55.663%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.183     0.329    datapath_inst/pc_inst/SR[0]
    SLICE_X2Y10          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.146ns (38.004%)  route 0.238ns (61.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.238     0.384    datapath_inst/pc_inst/SR[0]
    SLICE_X2Y11          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.146ns (38.004%)  route 0.238ns (61.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.238     0.384    datapath_inst/pc_inst/SR[0]
    SLICE_X2Y11          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.146ns (38.004%)  route 0.238ns (61.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.238     0.384    datapath_inst/pc_inst/SR[0]
    SLICE_X2Y11          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.146ns (38.004%)  route 0.238ns (61.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  start_reg_reg/Q
                         net (fo=7, routed)           0.238     0.384    datapath_inst/pc_inst/SR[0]
    SLICE_X2Y11          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.318ns (56.249%)  route 0.247ns (43.751%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[5]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  datapath_inst/pc_inst/pc_out_reg[5]/Q
                         net (fo=19, routed)          0.087     0.251    datapath_inst/pc_inst/Q[4]
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.296 r  datapath_inst/pc_inst/pc_out[7]_i_9/O
                         net (fo=12, routed)          0.160     0.456    datapath_inst/pc_inst/pc_out[7]_i_9_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.501 r  datapath_inst/pc_inst/pc_out[7]_i_5/O
                         net (fo=1, routed)           0.000     0.501    datapath_inst/pc_inst/pc_out[7]_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.565 r  datapath_inst/pc_inst/pc_out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.565    datapath_inst/pc_inst/pc_out_reg[7]_i_1_n_4
    SLICE_X2Y11          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.379ns (64.701%)  route 0.207ns (35.299%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[2]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath_inst/pc_inst/pc_out_reg[2]/Q
                         net (fo=27, routed)          0.075     0.239    datapath_inst/pc_inst/Q[1]
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  datapath_inst/pc_inst/pc_out[3]_i_2/O
                         net (fo=1, routed)           0.132     0.416    datapath_inst/pc_inst/pc_out[3]_i_2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.533 r  datapath_inst/pc_inst/pc_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.533    datapath_inst/pc_inst/pc_out_reg[3]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.586 r  datapath_inst/pc_inst/pc_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.586    datapath_inst/pc_inst/pc_out_reg[7]_i_1_n_7
    SLICE_X2Y11          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[4]/D
  -------------------------------------------------------------------    -------------------





