In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMCFGuard.a_clang_-Os:

CFGuard.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  14:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  18:	add	x0, x0, #0x0
  1c:	add	x1, x1, #0x0
  20:	add	x2, sp, #0x8
  24:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

0000000000000034 <_ZL25initializeCFGuardPassOnceRN4llvm12PassRegistryE>:
  34:	stp	x29, x30, [sp, #-32]!
  38:	stp	x20, x19, [sp, #16]
  3c:	mov	x29, sp
  40:	mov	x19, x0
  44:	mov	w0, #0x50                  	// #80
  48:	bl	0 <_Znwm>
  4c:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  50:	add	x8, x8, #0x0
  54:	mov	w9, #0x7                   	// #7
  58:	adrp	x10, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  5c:	stp	x8, x9, [x0]
  60:	stp	x8, x9, [x0, #16]
  64:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  68:	mov	x20, x0
  6c:	add	x10, x10, #0x0
  70:	add	x8, x8, #0x0
  74:	strh	wzr, [x0, #40]
  78:	strb	wzr, [x0, #42]
  7c:	stp	xzr, xzr, [x0, #48]
  80:	str	x10, [x0, #32]
  84:	stp	xzr, x8, [x0, #64]
  88:	mov	w2, #0x1                   	// #1
  8c:	mov	x0, x19
  90:	mov	x1, x20
  94:	bl	0 <_ZN4llvm12PassRegistry12registerPassERKNS_8PassInfoEb>
  98:	mov	x0, x20
  9c:	ldp	x20, x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

00000000000000a8 <_ZN4llvm22createCFGuardCheckPassEv>:
  a8:	stp	x29, x30, [sp, #-32]!
  ac:	str	x19, [sp, #16]
  b0:	mov	x29, sp
  b4:	mov	w0, #0x40                  	// #64
  b8:	bl	0 <_Znwm>
  bc:	mov	w1, wzr
  c0:	mov	x19, x0
  c4:	bl	d8 <_ZN12_GLOBAL__N_17CFGuardC2ENS0_9MechanismE>
  c8:	mov	x0, x19
  cc:	ldr	x19, [sp, #16]
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret

00000000000000d8 <_ZN12_GLOBAL__N_17CFGuardC2ENS0_9MechanismE>:
  d8:	sub	sp, sp, #0x30
  dc:	stp	x29, x30, [sp, #16]
  e0:	stp	x20, x19, [sp, #32]
  e4:	add	x29, sp, #0x10
  e8:	adrp	x10, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  ec:	ldr	d0, [x10]
  f0:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  f4:	adrp	x9, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  f8:	add	x8, x8, #0x0
  fc:	add	x9, x9, #0x0
 100:	mov	w19, w1
 104:	mov	x20, x0
 108:	str	wzr, [x0, #32]
 10c:	stp	xzr, xzr, [x0, #48]
 110:	stp	xzr, x8, [x0, #8]
 114:	str	x9, [x0]
 118:	str	d0, [x0, #24]
 11c:	str	xzr, [x0, #40]
 120:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
 124:	str	x0, [sp, #8]
 128:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 12c:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 130:	add	x0, x0, #0x0
 134:	add	x1, x1, #0x0
 138:	add	x2, sp, #0x8
 13c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 140:	str	w19, [x20, #32]
 144:	ldp	x20, x19, [sp, #32]
 148:	ldp	x29, x30, [sp, #16]
 14c:	add	sp, sp, #0x30
 150:	ret

0000000000000154 <_ZN4llvm25createCFGuardDispatchPassEv>:
 154:	stp	x29, x30, [sp, #-32]!
 158:	str	x19, [sp, #16]
 15c:	mov	x29, sp
 160:	mov	w0, #0x40                  	// #64
 164:	bl	0 <_Znwm>
 168:	mov	w1, #0x1                   	// #1
 16c:	mov	x19, x0
 170:	bl	d8 <_ZN12_GLOBAL__N_17CFGuardC2ENS0_9MechanismE>
 174:	mov	x0, x19
 178:	ldr	x19, [sp, #16]
 17c:	ldp	x29, x30, [sp], #32
 180:	ret

0000000000000184 <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_17CFGuardEEEPNS_4PassEv>:
 184:	stp	x29, x30, [sp, #-32]!
 188:	str	x19, [sp, #16]
 18c:	mov	x29, sp
 190:	mov	w0, #0x40                  	// #64
 194:	bl	0 <_Znwm>
 198:	adrp	x10, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 19c:	ldr	d0, [x10]
 1a0:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 1a4:	adrp	x9, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 1a8:	add	x8, x8, #0x0
 1ac:	add	x9, x9, #0x0
 1b0:	mov	x19, x0
 1b4:	stp	xzr, xzr, [x0, #48]
 1b8:	stp	xzr, x8, [x0, #8]
 1bc:	str	x9, [x0]
 1c0:	str	d0, [x0, #24]
 1c4:	str	xzr, [x0, #40]
 1c8:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
 1cc:	str	x0, [x29, #24]
 1d0:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 1d4:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 1d8:	add	x0, x0, #0x0
 1dc:	add	x1, x1, #0x0
 1e0:	add	x2, x29, #0x18
 1e4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 1e8:	str	wzr, [x19, #32]
 1ec:	mov	x0, x19
 1f0:	ldr	x19, [sp, #16]
 1f4:	ldp	x29, x30, [sp], #32
 1f8:	ret

00000000000001fc <_ZN12_GLOBAL__N_17CFGuardD0Ev>:
 1fc:	stp	x29, x30, [sp, #-32]!
 200:	str	x19, [sp, #16]
 204:	mov	x29, sp
 208:	mov	x19, x0
 20c:	bl	0 <_ZN4llvm4PassD2Ev>
 210:	mov	x0, x19
 214:	ldr	x19, [sp, #16]
 218:	ldp	x29, x30, [sp], #32
 21c:	b	0 <_ZdlPv>

0000000000000220 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE>:
 220:	stp	x29, x30, [sp, #-48]!
 224:	str	x21, [sp, #16]
 228:	stp	x20, x19, [sp, #32]
 22c:	mov	x29, sp
 230:	mov	x20, x1
 234:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 238:	mov	x19, x0
 23c:	add	x1, x1, #0x0
 240:	mov	w2, #0x7                   	// #7
 244:	mov	x0, x20
 248:	bl	0 <_ZNK4llvm6Module13getModuleFlagENS_9StringRefE>
 24c:	cbz	x0, 288 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x68>
 250:	ldrb	w8, [x0]
 254:	cmp	w8, #0x1
 258:	b.ne	330 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x110>  // b.any
 25c:	ldr	x8, [x0, #136]
 260:	cbz	x8, 350 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x130>
 264:	ldrb	w9, [x8, #16]
 268:	cmp	w9, #0x11
 26c:	b.cs	370 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x150>  // b.hs, b.nlast
 270:	cmp	w9, #0xd
 274:	b.ne	38c <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x16c>  // b.any
 278:	add	x0, x8, #0x18
 27c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 280:	str	w0, [x19, #28]
 284:	b	28c <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x6c>
 288:	ldr	w0, [x19, #28]
 28c:	cmp	w0, #0x2
 290:	b.ne	2fc <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0xdc>  // b.any
 294:	ldr	x0, [x20]
 298:	bl	0 <_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE>
 29c:	ldr	x8, [x20]
 2a0:	mov	x21, x0
 2a4:	mov	w1, wzr
 2a8:	mov	x0, x8
 2ac:	bl	0 <_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj>
 2b0:	str	x0, [x29, #24]
 2b4:	add	x1, x29, #0x18
 2b8:	mov	w2, #0x1                   	// #1
 2bc:	mov	x0, x21
 2c0:	mov	w3, wzr
 2c4:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
 2c8:	mov	w1, wzr
 2cc:	str	x0, [x19, #40]
 2d0:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
 2d4:	ldr	w8, [x19, #32]
 2d8:	mov	x3, x0
 2dc:	str	x0, [x19, #48]
 2e0:	cbz	w8, 304 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0xe4>
 2e4:	cmp	w8, #0x1
 2e8:	b.ne	3ac <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x18c>  // b.any
 2ec:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 2f0:	add	x1, x1, #0x0
 2f4:	mov	w2, #0x1b                  	// #27
 2f8:	b	310 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0xf0>
 2fc:	mov	w0, wzr
 300:	b	320 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x100>
 304:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 308:	add	x1, x1, #0x0
 30c:	mov	w2, #0x18                  	// #24
 310:	mov	x0, x20
 314:	bl	0 <_ZN4llvm6Module17getOrInsertGlobalENS_9StringRefEPNS_4TypeE>
 318:	str	x0, [x19, #56]
 31c:	mov	w0, #0x1                   	// #1
 320:	ldp	x20, x19, [sp, #32]
 324:	ldr	x21, [sp, #16]
 328:	ldp	x29, x30, [sp], #48
 32c:	ret
 330:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 334:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 338:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 33c:	add	x0, x0, #0x0
 340:	add	x1, x1, #0x0
 344:	add	x3, x3, #0x0
 348:	mov	w2, #0x134                 	// #308
 34c:	bl	0 <__assert_fail>
 350:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 354:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 358:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 35c:	add	x0, x0, #0x0
 360:	add	x1, x1, #0x0
 364:	add	x3, x3, #0x0
 368:	mov	w2, #0x69                  	// #105
 36c:	bl	0 <__assert_fail>
 370:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 374:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 378:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 37c:	add	x0, x0, #0x0
 380:	add	x1, x1, #0x0
 384:	add	x3, x3, #0x0
 388:	b	3a4 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x184>
 38c:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 390:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 394:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 398:	add	x0, x0, #0x0
 39c:	add	x1, x1, #0x0
 3a0:	add	x3, x3, #0x0
 3a4:	mov	w2, #0x108                 	// #264
 3a8:	bl	0 <__assert_fail>
 3ac:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 3b0:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 3b4:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 3b8:	add	x0, x0, #0x0
 3bc:	add	x1, x1, #0x0
 3c0:	add	x3, x3, #0x0
 3c4:	mov	w2, #0xf7                  	// #247
 3c8:	bl	0 <__assert_fail>

00000000000003cc <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE>:
 3cc:	sub	sp, sp, #0x180
 3d0:	str	d8, [sp, #272]
 3d4:	stp	x29, x30, [sp, #288]
 3d8:	stp	x28, x27, [sp, #304]
 3dc:	stp	x26, x25, [sp, #320]
 3e0:	stp	x24, x23, [sp, #336]
 3e4:	stp	x22, x21, [sp, #352]
 3e8:	stp	x20, x19, [sp, #368]
 3ec:	add	x29, sp, #0x110
 3f0:	ldr	w8, [x0, #28]
 3f4:	cmp	w8, #0x2
 3f8:	b.ne	704 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x338>  // b.any
 3fc:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 400:	ldr	d0, [x8]
 404:	add	x8, sp, #0x10
 408:	add	x8, x8, #0x10
 40c:	str	x8, [sp, #16]
 410:	str	d0, [sp, #24]
 414:	ldr	x22, [x1, #80]
 418:	add	x23, x1, #0x48
 41c:	cmp	x23, x22
 420:	b.eq	70c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x340>  // b.none
 424:	mov	x25, #0x41                  	// #65
 428:	adrp	x20, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 42c:	adrp	x26, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 430:	adrp	x21, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 434:	adrp	x27, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 438:	mov	w24, #0x1                   	// #1
 43c:	movk	x25, #0x8, lsl #48
 440:	add	x20, x20, #0x0
 444:	add	x26, x26, #0x0
 448:	add	x21, x21, #0x0
 44c:	add	x27, x27, #0x0
 450:	stp	x0, x8, [sp]
 454:	ldrb	w8, [x22]
 458:	tbnz	w8, #2, 8d0 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x504>
 45c:	sub	x8, x22, #0x18
 460:	cmp	x22, #0x0
 464:	csel	x8, xzr, x8, eq  // eq = none
 468:	ldr	x28, [x8, #48]
 46c:	add	x19, x8, #0x28
 470:	cmp	x19, x28
 474:	b.eq	508 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x13c>  // b.none
 478:	ldrb	w8, [x28]
 47c:	tbnz	w8, #2, 890 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x4c4>
 480:	sub	x8, x28, #0x18
 484:	cmp	x28, #0x0
 488:	csel	x0, xzr, x8, eq  // eq = none
 48c:	cbz	x28, 8b0 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x4e4>
 490:	ldrb	w8, [x0, #16]
 494:	sub	w8, w8, #0x1d
 498:	cmp	w8, #0x33
 49c:	b.hi	4fc <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x130>  // b.pmore
 4a0:	lsl	x8, x24, x8
 4a4:	tst	x8, x25
 4a8:	b.eq	4fc <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x130>  // b.none
 4ac:	stur	x0, [x29, #-80]
 4b0:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 4b4:	tbz	w0, #0, 500 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x134>
 4b8:	ldur	x0, [x29, #-80]
 4bc:	mov	w2, #0xa                   	// #10
 4c0:	mov	x1, x20
 4c4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 4c8:	tbnz	w0, #0, 500 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x134>
 4cc:	add	x0, sp, #0x10
 4d0:	sub	x1, x29, #0x50
 4d4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 4d8:	ldarb	w8, [x26]
 4dc:	tbnz	w8, #0, 4e8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x11c>
 4e0:	mov	x0, x21
 4e4:	bl	0 <_ZN4llvm17TrackingStatistic17RegisterStatisticEv>
 4e8:	ldxr	w8, [x27]
 4ec:	add	w8, w8, #0x1
 4f0:	stxr	w9, w8, [x27]
 4f4:	cbnz	w9, 4e8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x11c>
 4f8:	b	500 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x134>
 4fc:	stur	xzr, [x29, #-80]
 500:	ldr	x28, [x28, #8]
 504:	b	470 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0xa4>
 508:	ldr	x22, [x22, #8]
 50c:	cmp	x23, x22
 510:	b.ne	454 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x88>  // b.any
 514:	ldr	w8, [sp, #24]
 518:	cbz	w8, 714 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x348>
 51c:	ldr	x19, [sp]
 520:	ldr	x26, [sp, #16]
 524:	ldr	w9, [x19, #32]
 528:	cmp	w9, #0x1
 52c:	b.ne	71c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x350>  // b.any
 530:	adrp	x11, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 534:	ldr	d8, [x11]
 538:	sub	x9, x29, #0x50
 53c:	add	x10, sp, #0x78
 540:	adrp	x20, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 544:	adrp	x21, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 548:	add	x27, x9, #0x10
 54c:	add	x28, x10, #0x10
 550:	lsl	x25, x8, #3
 554:	add	x20, x20, #0x0
 558:	add	x21, x21, #0x0
 55c:	ldr	x22, [x26]
 560:	mov	x0, x22
 564:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
 568:	add	x1, x0, #0xf0
 56c:	add	x0, sp, #0x78
 570:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 574:	sub	x0, x29, #0x50
 578:	add	x1, sp, #0x78
 57c:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
 580:	ldur	w8, [x29, #-36]
 584:	cmp	w8, #0xf
 588:	b.ne	8ec <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x520>  // b.any
 58c:	ldur	x0, [x29, #-80]
 590:	cmp	x0, x27
 594:	b.eq	59c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x1d0>  // b.none
 598:	bl	0 <_ZdlPv>
 59c:	mov	x0, x22
 5a0:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 5a4:	tbz	w0, #0, 90c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x540>
 5a8:	sub	x0, x29, #0x50
 5ac:	mov	x1, x22
 5b0:	mov	x2, xzr
 5b4:	mov	x3, xzr
 5b8:	mov	x4, xzr
 5bc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 5c0:	ldur	x8, [x22, #-24]
 5c4:	mov	w1, wzr
 5c8:	str	x8, [sp, #96]
 5cc:	ldr	x23, [x8]
 5d0:	mov	x0, x23
 5d4:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
 5d8:	ldr	x24, [x19, #56]
 5dc:	ldr	x8, [x24]
 5e0:	cmp	x8, x0
 5e4:	b.eq	600 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x234>  // b.none
 5e8:	mov	x1, x0
 5ec:	mov	x0, x24
 5f0:	mov	w2, wzr
 5f4:	bl	0 <_ZN4llvm12ConstantExpr10getBitCastEPNS_8ConstantEPNS_4TypeEb>
 5f8:	mov	x24, x0
 5fc:	str	x0, [x19, #56]
 600:	add	x0, sp, #0x78
 604:	mov	x1, x20
 608:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 60c:	sub	x0, x29, #0x50
 610:	add	x3, sp, #0x78
 614:	mov	x1, x23
 618:	mov	x2, x24
 61c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 620:	mov	x23, x0
 624:	add	x1, sp, #0x78
 628:	mov	x0, x22
 62c:	str	x28, [sp, #120]
 630:	str	d8, [sp, #128]
 634:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 638:	add	x0, sp, #0x78
 63c:	add	x2, sp, #0x60
 640:	mov	x1, x21
 644:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 648:	ldrb	w8, [x22, #16]
 64c:	cmp	w8, #0x1d
 650:	b.eq	674 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x2a8>  // b.none
 654:	cmp	w8, #0x50
 658:	b.ne	92c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x560>  // b.any
 65c:	ldr	x1, [sp, #120]
 660:	ldr	w2, [sp, #128]
 664:	mov	x0, x22
 668:	mov	x3, x22
 66c:	bl	0 <_ZN4llvm8CallInst6CreateEPS0_NS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEEPNS_11InstructionE>
 670:	b	688 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x2bc>
 674:	ldr	x1, [sp, #120]
 678:	ldr	w2, [sp, #128]
 67c:	mov	x0, x22
 680:	mov	x3, x22
 684:	bl	0 <_ZN4llvm10InvokeInst6CreateEPS0_NS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEEPNS_11InstructionE>
 688:	mov	x24, x0
 68c:	ldr	x8, [x0, #-24]!
 690:	cbz	x8, 6b8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x2ec>
 694:	ldp	x9, x8, [x0, #8]
 698:	and	x8, x8, #0xfffffffffffffffc
 69c:	str	x9, [x8]
 6a0:	ldr	x9, [x0, #8]
 6a4:	cbz	x9, 6b8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x2ec>
 6a8:	ldr	x10, [x9, #16]
 6ac:	and	x10, x10, #0x3
 6b0:	orr	x8, x10, x8
 6b4:	str	x8, [x9, #16]
 6b8:	str	x23, [x0]
 6bc:	cbz	x23, 6c8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x2fc>
 6c0:	add	x1, x23, #0x8
 6c4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 6c8:	mov	x0, x22
 6cc:	mov	x1, x24
 6d0:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
 6d4:	mov	x0, x22
 6d8:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
 6dc:	add	x0, sp, #0x78
 6e0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 6e4:	ldur	x1, [x29, #-80]
 6e8:	cbz	x1, 6f4 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x328>
 6ec:	sub	x0, x29, #0x50
 6f0:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
 6f4:	subs	x25, x25, #0x8
 6f8:	add	x26, x26, #0x8
 6fc:	b.ne	55c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x190>  // b.any
 700:	b	850 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x484>
 704:	mov	w19, wzr
 708:	b	868 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x49c>
 70c:	mov	w19, wzr
 710:	b	858 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x48c>
 714:	mov	w19, wzr
 718:	b	854 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x488>
 71c:	sub	x9, x29, #0x50
 720:	adrp	x20, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 724:	lsl	x25, x8, #3
 728:	add	x27, x9, #0x10
 72c:	add	x20, x20, #0x0
 730:	ldr	x21, [x26]
 734:	mov	x0, x21
 738:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
 73c:	add	x1, x0, #0xf0
 740:	add	x0, sp, #0x78
 744:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 748:	sub	x0, x29, #0x50
 74c:	add	x1, sp, #0x78
 750:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
 754:	ldur	w8, [x29, #-36]
 758:	cmp	w8, #0xf
 75c:	b.ne	94c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x580>  // b.any
 760:	ldur	x0, [x29, #-80]
 764:	cmp	x0, x27
 768:	b.eq	770 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x3a4>  // b.none
 76c:	bl	0 <_ZdlPv>
 770:	mov	x0, x21
 774:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 778:	tbz	w0, #0, 96c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x5a0>
 77c:	sub	x0, x29, #0x50
 780:	mov	x1, x21
 784:	mov	x2, xzr
 788:	mov	x3, xzr
 78c:	mov	x4, xzr
 790:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 794:	ldur	x21, [x21, #-24]
 798:	ldp	x22, x23, [x19, #48]
 79c:	add	x0, sp, #0x78
 7a0:	mov	x1, x20
 7a4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 7a8:	sub	x0, x29, #0x50
 7ac:	add	x3, sp, #0x78
 7b0:	mov	x1, x22
 7b4:	mov	x2, x23
 7b8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 7bc:	ldur	x8, [x29, #-56]
 7c0:	ldr	x22, [x19, #40]
 7c4:	mov	x23, x0
 7c8:	mov	w1, wzr
 7cc:	mov	x0, x8
 7d0:	bl	0 <_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj>
 7d4:	mov	x24, x0
 7d8:	add	x0, sp, #0x78
 7dc:	mov	x1, x20
 7e0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 7e4:	sub	x0, x29, #0x50
 7e8:	add	x4, sp, #0x78
 7ec:	mov	w1, #0x31                  	// #49
 7f0:	mov	x2, x21
 7f4:	mov	x3, x24
 7f8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 7fc:	str	x0, [x29, #8]
 800:	add	x0, sp, #0x60
 804:	mov	x1, x20
 808:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 80c:	sub	x0, x29, #0x50
 810:	add	x3, x29, #0x8
 814:	add	x5, sp, #0x60
 818:	mov	w4, #0x1                   	// #1
 81c:	mov	x1, x22
 820:	mov	x2, x23
 824:	mov	x6, xzr
 828:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 82c:	mov	w1, #0x13                  	// #19
 830:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 834:	ldur	x1, [x29, #-80]
 838:	cbz	x1, 844 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x478>
 83c:	sub	x0, x29, #0x50
 840:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
 844:	subs	x25, x25, #0x8
 848:	add	x26, x26, #0x8
 84c:	b.ne	730 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x364>  // b.any
 850:	mov	w19, #0x1                   	// #1
 854:	ldr	x8, [sp, #8]
 858:	ldr	x0, [sp, #16]
 85c:	cmp	x0, x8
 860:	b.eq	868 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x49c>  // b.none
 864:	bl	0 <free>
 868:	mov	w0, w19
 86c:	ldp	x20, x19, [sp, #368]
 870:	ldp	x22, x21, [sp, #352]
 874:	ldp	x24, x23, [sp, #336]
 878:	ldp	x26, x25, [sp, #320]
 87c:	ldp	x28, x27, [sp, #304]
 880:	ldp	x29, x30, [sp, #288]
 884:	ldr	d8, [sp, #272]
 888:	add	sp, sp, #0x180
 88c:	ret
 890:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 894:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 898:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 89c:	add	x0, x0, #0x0
 8a0:	add	x1, x1, #0x0
 8a4:	add	x3, x3, #0x0
 8a8:	mov	w2, #0x8b                  	// #139
 8ac:	bl	0 <__assert_fail>
 8b0:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8b4:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8b8:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8bc:	add	x0, x0, #0x0
 8c0:	add	x1, x1, #0x0
 8c4:	add	x3, x3, #0x0
 8c8:	mov	w2, #0x69                  	// #105
 8cc:	bl	0 <__assert_fail>
 8d0:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8d4:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8d8:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8dc:	add	x0, x0, #0x0
 8e0:	add	x1, x1, #0x0
 8e4:	add	x3, x3, #0x0
 8e8:	b	8a8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x4dc>
 8ec:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8f0:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8f4:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8f8:	add	x0, x0, #0x0
 8fc:	add	x1, x1, #0x0
 900:	add	x3, x3, #0x0
 904:	mov	w2, #0xb9                  	// #185
 908:	bl	0 <__assert_fail>
 90c:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 910:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 914:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 918:	add	x0, x0, #0x0
 91c:	add	x1, x1, #0x0
 920:	add	x3, x3, #0x0
 924:	mov	w2, #0xbb                  	// #187
 928:	bl	0 <__assert_fail>
 92c:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 930:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 934:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 938:	add	x0, x0, #0x0
 93c:	add	x1, x1, #0x0
 940:	add	x3, x3, #0x0
 944:	mov	w2, #0xd3                  	// #211
 948:	bl	0 <__assert_fail>
 94c:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 950:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 954:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 958:	add	x0, x0, #0x0
 95c:	add	x1, x1, #0x0
 960:	add	x3, x3, #0x0
 964:	mov	w2, #0xa1                  	// #161
 968:	bl	0 <__assert_fail>
 96c:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 970:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 974:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 978:	add	x0, x0, #0x0
 97c:	add	x1, x1, #0x0
 980:	add	x3, x3, #0x0
 984:	mov	w2, #0xa3                  	// #163
 988:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm4Pass14doFinalizationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass14doFinalizationERNS_6ModuleE>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZNK4llvm5APInt12getZExtValueEv:

0000000000000000 <_ZNK4llvm5APInt12getZExtValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w20, [x0, #8]
  10:	mov	x19, x0
  14:	cmp	w20, #0x40
  18:	b.ls	34 <_ZNK4llvm5APInt12getZExtValueEv+0x34>  // b.plast
  1c:	mov	x0, x19
  20:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  24:	sub	w8, w20, w0
  28:	cmp	w8, #0x41
  2c:	b.cs	44 <_ZNK4llvm5APInt12getZExtValueEv+0x44>  // b.hs, b.nlast
  30:	ldr	x19, [x19]
  34:	ldr	x0, [x19]
  38:	ldp	x20, x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	adrp	x0, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  48:	adrp	x1, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  4c:	adrp	x3, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x657                 	// #1623
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_:

0000000000000000 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	add	x0, x0, #0x38
  20:	mov	w1, #0xffffffff            	// #-1
  24:	mov	x2, x20
  28:	mov	x3, x19
  2c:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9StringRefE>
  30:	tbz	w0, #0, 48 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x48>
  34:	ldp	x20, x19, [sp, #32]
  38:	ldr	x21, [sp, #16]
  3c:	mov	w0, #0x1                   	// #1
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	mov	x0, x21
  4c:	mov	x1, x20
  50:	mov	x2, x19
  54:	ldp	x20, x19, [sp, #32]
  58:	ldr	x21, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	b	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9StringRefE>

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x104                 	// #260
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x11b                 	// #283
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <_ZNK4llvm5Value10getContextEv>
  30:	mov	w8, #0x200                 	// #512
  34:	stp	x0, x21, [x23, #24]
  38:	str	wzr, [x23, #40]
  3c:	strb	wzr, [x23, #46]
  40:	stp	x20, x19, [x23, #48]
  44:	stp	xzr, xzr, [x23, #8]
  48:	strh	w8, [x23, #44]
  4c:	str	xzr, [x23]
  50:	mov	x0, x23
  54:	mov	x1, x22
  58:	ldp	x20, x19, [sp, #48]
  5c:	ldp	x22, x21, [sp, #32]
  60:	ldr	x23, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	b	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x21, x1
  1c:	mov	x22, x0
  20:	mov	w0, #0x40                  	// #64
  24:	mov	w1, #0x1                   	// #1
  28:	mov	x19, x3
  2c:	mov	x20, x2
  30:	bl	0 <_ZN4llvm4UsernwEmj>
  34:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  38:	mov	x23, x0
  3c:	add	x1, x1, #0x0
  40:	add	x0, sp, #0x8
  44:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  48:	add	x3, sp, #0x8
  4c:	mov	x0, x23
  50:	mov	x1, x21
  54:	mov	x2, x20
  58:	mov	x4, xzr
  5c:	bl	0 <_ZN4llvm8LoadInstC1EPNS_4TypeEPNS_5ValueERKNS_5TwineEPNS_11InstructionE>
  60:	ldp	x3, x4, [x22, #8]
  64:	mov	x0, x22
  68:	mov	x1, x23
  6c:	mov	x2, x19
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  74:	mov	x0, x22
  78:	mov	x1, x23
  7c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  80:	mov	x0, x23
  84:	ldp	x20, x19, [sp, #80]
  88:	ldp	x22, x21, [sp, #64]
  8c:	ldr	x23, [sp, #48]
  90:	ldp	x29, x30, [sp, #32]
  94:	add	sp, sp, #0x60
  98:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x22, x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x19, x1
  18:	mov	x20, x0
  1c:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  20:	cbz	w0, 54 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x54>
  24:	mov	w21, w0
  28:	mov	w22, wzr
  2c:	add	x8, sp, #0x8
  30:	mov	x0, x20
  34:	mov	w1, w22
  38:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  3c:	add	x1, sp, #0x8
  40:	mov	x0, x19
  44:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  48:	add	w22, w22, #0x1
  4c:	cmp	w21, w22
  50:	b.ne	2c <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x2c>  // b.any
  54:	ldp	x20, x19, [sp, #64]
  58:	ldp	x22, x21, [sp, #48]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldp	w8, w9, [x0, #8]
  1c:	mov	x20, x2
  20:	mov	x19, x0
  24:	mov	x21, x1
  28:	cmp	w8, w9
  2c:	b.cs	c0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_+0xc0>  // b.hs, b.nlast
  30:	ldr	x9, [x19]
  34:	mov	x11, sp
  38:	mov	w10, #0x38                  	// #56
  3c:	add	x23, x11, #0x10
  40:	mov	x0, x21
  44:	umaddl	x22, w8, w10, x9
  48:	str	x23, [sp]
  4c:	bl	0 <strlen>
  50:	add	x2, x21, x0
  54:	mov	x0, sp
  58:	mov	x1, x21
  5c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  60:	mov	x1, sp
  64:	mov	w3, #0x1                   	// #1
  68:	mov	x0, x22
  6c:	mov	x2, x20
  70:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  74:	ldr	x0, [sp]
  78:	cmp	x0, x23
  7c:	b.eq	84 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_+0x84>  // b.none
  80:	bl	0 <_ZdlPv>
  84:	ldp	w8, w9, [x19, #8]
  88:	cmp	w8, w9
  8c:	b.cs	d4 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_+0xd4>  // b.hs, b.nlast
  90:	ldr	x9, [x19]
  94:	add	x8, x8, #0x1
  98:	str	w8, [x19, #8]
  9c:	ldp	x20, x19, [sp, #80]
  a0:	ldp	x22, x21, [sp, #64]
  a4:	ldr	x23, [sp, #48]
  a8:	ldp	x29, x30, [sp, #32]
  ac:	mov	w10, #0x38                  	// #56
  b0:	madd	x9, x8, x10, x9
  b4:	sub	x0, x9, #0x38
  b8:	add	sp, sp, #0x60
  bc:	ret
  c0:	mov	x0, x19
  c4:	mov	x1, xzr
  c8:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  cc:	ldr	w8, [x19, #8]
  d0:	b	30 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_+0x30>
  d4:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  d8:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  dc:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  e0:	add	x0, x0, #0x0
  e4:	add	x1, x1, #0x0
  e8:	add	x3, x3, #0x0
  ec:	mov	w2, #0x43                  	// #67
  f0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #8]
  14:	ldr	x19, [x0]
  18:	mov	x20, x0
  1c:	cbz	w8, 58 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev+0x58>
  20:	mov	w9, #0x38                  	// #56
  24:	mul	x21, x8, x9
  28:	add	x22, x19, x21
  2c:	ldur	x0, [x22, #-24]
  30:	cbz	x0, 38 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev+0x38>
  34:	bl	0 <_ZdlPv>
  38:	ldur	x0, [x22, #-56]
  3c:	sub	x8, x22, #0x28
  40:	cmp	x8, x0
  44:	b.eq	4c <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev+0x4c>  // b.none
  48:	bl	0 <_ZdlPv>
  4c:	subs	x21, x21, #0x38
  50:	b.ne	28 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev+0x28>  // b.any
  54:	ldr	x19, [x20]
  58:	add	x8, x20, #0x10
  5c:	cmp	x19, x8
  60:	b.eq	78 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev+0x78>  // b.none
  64:	mov	x0, x19
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldp	x22, x21, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	b	0 <free>
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldp	x22, x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1, #40]
  10:	add	x9, x1, #0x18
  14:	add	x10, x8, #0x28
  18:	cmp	x9, x10
  1c:	stp	x8, x9, [x0, #8]
  20:	b.eq	68 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x68>  // b.none
  24:	ldr	x1, [x1, #48]
  28:	mov	x19, x0
  2c:	str	x1, [x29, #24]
  30:	cbz	x1, 40 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x40>
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0x2                   	// #2
  3c:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  40:	add	x1, x29, #0x18
  44:	mov	x0, x19
  48:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  4c:	ldr	x1, [x29, #24]
  50:	cbz	x1, 5c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x5c>
  54:	add	x0, x29, #0x18
  58:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  6c:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  70:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x8e                  	// #142
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13TrackingMDRefaSEOS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefaSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	cmp	x1, x0
  14:	b.eq	40 <_ZN4llvm13TrackingMDRefaSEOS0_+0x40>  // b.none
  18:	mov	x20, x1
  1c:	ldr	x1, [x19]
  20:	cbz	x1, 2c <_ZN4llvm13TrackingMDRefaSEOS0_+0x2c>
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  2c:	ldr	x8, [x20]
  30:	mov	x0, x19
  34:	mov	x1, x20
  38:	str	x8, [x19]
  3c:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  40:	mov	x0, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7retrackERS0_:

0000000000000000 <_ZN4llvm13TrackingMDRef7retrackERS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	ldr	x1, [x0]
  14:	ldr	x8, [x19]
  18:	cmp	x1, x8
  1c:	b.ne	40 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x40>  // b.any
  20:	cbz	x1, 34 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x34>
  24:	mov	x2, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  30:	str	xzr, [x19]
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  44:	adrp	x1, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  48:	adrp	x3, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x5e                  	// #94
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	cbz	x3, 38 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE+0x38>
  1c:	add	x0, x3, #0x28
  20:	mov	x1, x20
  24:	mov	x21, x4
  28:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  2c:	add	x1, x20, #0x18
  30:	mov	x0, x21
  34:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  38:	mov	x0, x20
  3c:	mov	x1, x19
  40:	ldp	x20, x19, [sp, #32]
  44:	ldr	x21, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	b	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>

Disassembly of section .text._ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE:

0000000000000000 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0]
  10:	cbz	x8, 48 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x48>
  14:	mov	x19, x1
  18:	add	x0, x29, #0x18
  1c:	mov	w2, #0x2                   	// #2
  20:	mov	x1, x8
  24:	str	x8, [x29, #24]
  28:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  2c:	add	x0, x19, #0x30
  30:	add	x1, x29, #0x18
  34:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  38:	ldr	x1, [x29, #24]
  3c:	cbz	x1, 48 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x48>
  40:	add	x0, x29, #0x18
  44:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	ldr	x9, [x1]
  10:	tst	x1, #0x7
  14:	and	x10, x8, #0xfffffffffffffff8
  18:	bfxil	x8, x9, #0, #3
  1c:	stp	x8, x0, [x1]
  20:	str	x1, [x10, #8]
  24:	b.ne	40 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_+0x40>  // b.any
  28:	ldr	x8, [x0]
  2c:	and	x8, x8, #0x7
  30:	orr	x8, x8, x1
  34:	str	x8, [x0]
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  44:	adrp	x1, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  48:	adrp	x3, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0xb3                  	// #179
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8CallBase20getNumOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #20]
  10:	tbnz	w8, #31, 1c <_ZNK4llvm8CallBase20getNumOperandBundlesEv+0x1c>
  14:	mov	x19, xzr
  18:	b	30 <_ZNK4llvm8CallBase20getNumOperandBundlesEv+0x30>
  1c:	mov	x20, x0
  20:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  24:	ldr	w8, [x20, #20]
  28:	mov	x19, x0
  2c:	tbnz	w8, #31, 48 <_ZNK4llvm8CallBase20getNumOperandBundlesEv+0x48>
  30:	mov	x8, xzr
  34:	sub	x8, x8, x19
  38:	ldp	x20, x19, [sp, #16]
  3c:	lsr	x0, x8, #4
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	x0, x20
  4c:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  50:	add	x8, x0, x1
  54:	b	34 <_ZNK4llvm8CallBase20getNumOperandBundlesEv+0x34>

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	64 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_+0x64>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x38                  	// #56
  28:	mov	x1, x20
  2c:	umaddl	x0, w8, w10, x9
  30:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  34:	ldp	w8, w9, [x19, #8]
  38:	cmp	w8, w9
  3c:	b.cs	78 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_+0x78>  // b.hs, b.nlast
  40:	ldr	x9, [x19]
  44:	add	x8, x8, #0x1
  48:	str	w8, [x19, #8]
  4c:	ldp	x20, x19, [sp, #16]
  50:	mov	w10, #0x38                  	// #56
  54:	madd	x9, x8, x10, x9
  58:	sub	x0, x9, #0x38
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	mov	x0, x19
  68:	mov	x1, xzr
  6c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  70:	ldr	w8, [x19, #8]
  74:	b	20 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_+0x20>
  78:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  7c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  80:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x43                  	// #67
  94:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8CallBase18getOperandBundleAtEj:

0000000000000000 <_ZNK4llvm8CallBase18getOperandBundleAtEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	w21, w1
  14:	mov	x20, x0
  18:	mov	x19, x8
  1c:	bl	0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  20:	cmp	w0, w21
  24:	b.ls	70 <_ZNK4llvm8CallBase18getOperandBundleAtEj+0x70>  // b.plast
  28:	mov	x0, x20
  2c:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  30:	ldr	w9, [x20, #20]
  34:	add	x8, x0, w21, uxtw #4
  38:	ldp	w11, w12, [x8, #8]
  3c:	mov	w10, #0x18                  	// #24
  40:	ldr	x8, [x8]
  44:	and	x9, x9, #0xfffffff
  48:	mneg	x9, x9, x10
  4c:	add	x9, x20, x9
  50:	sub	x12, x12, x11
  54:	madd	x9, x11, x10, x9
  58:	stp	x9, x12, [x19]
  5c:	str	x8, [x19, #16]
  60:	ldp	x20, x19, [sp, #32]
  64:	ldr	x21, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret
  70:	adrp	x0, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  74:	adrp	x1, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  78:	adrp	x3, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  7c:	add	x0, x0, #0x0
  80:	add	x1, x1, #0x0
  84:	add	x3, x3, #0x0
  88:	mov	w2, #0x716                 	// #1814
  8c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  64:	cmp	x8, x9
  68:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  6c:	mov	w8, #0x38                  	// #56
  70:	mul	x0, x22, x8
  74:	bl	0 <malloc>
  78:	mov	x20, x0
  7c:	cbnz	x0, bc <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0xbc>
  80:	cbz	x22, 9c <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x9c>
  84:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  88:	add	x0, x0, #0x0
  8c:	mov	w1, #0x1                   	// #1
  90:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  94:	mov	x20, xzr
  98:	b	bc <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0xbc>
  9c:	mov	w0, #0x1                   	// #1
  a0:	bl	0 <malloc>
  a4:	mov	x20, x0
  a8:	cbnz	x0, bc <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0xbc>
  ac:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  b0:	add	x0, x0, #0x0
  b4:	mov	w1, #0x1                   	// #1
  b8:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  bc:	ldr	x0, [x19]
  c0:	ldr	w8, [x19, #8]
  c4:	mov	w9, #0x38                  	// #56
  c8:	mov	x2, x20
  cc:	madd	x1, x8, x9, x0
  d0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  d4:	ldr	w8, [x19, #8]
  d8:	ldr	x21, [x19]
  dc:	cbz	w8, 118 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x118>
  e0:	mov	w9, #0x38                  	// #56
  e4:	mul	x23, x8, x9
  e8:	add	x24, x21, x23
  ec:	ldur	x0, [x24, #-24]
  f0:	cbz	x0, f8 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0xf8>
  f4:	bl	0 <_ZdlPv>
  f8:	ldur	x0, [x24, #-56]
  fc:	sub	x8, x24, #0x28
 100:	cmp	x8, x0
 104:	b.eq	10c <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x10c>  // b.none
 108:	bl	0 <_ZdlPv>
 10c:	subs	x23, x23, #0x38
 110:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0xe8>  // b.any
 114:	ldr	x21, [x19]
 118:	add	x8, x19, #0x10
 11c:	cmp	x21, x8
 120:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x12c>  // b.none
 124:	mov	x0, x21
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w22, [x19, #12]
 134:	ldp	x20, x19, [sp, #48]
 138:	ldp	x22, x21, [sp, #32]
 13c:	ldp	x24, x23, [sp, #16]
 140:	ldp	x29, x30, [sp], #64
 144:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x22, x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x8, x0
  18:	mov	x21, x0
  1c:	strb	wzr, [x8, #16]!
  20:	stp	x8, xzr, [x0]
  24:	str	xzr, [x21, #32]!
  28:	stp	xzr, xzr, [x0, #40]
  2c:	mov	x19, x1
  30:	ldr	x1, [x1, #16]
  34:	mov	x9, sp
  38:	mov	x20, x0
  3c:	add	x22, x9, #0x10
  40:	ldr	x8, [x1], #16
  44:	mov	x0, sp
  48:	str	x22, [sp]
  4c:	add	x2, x1, x8
  50:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  54:	mov	x1, sp
  58:	mov	x0, x20
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
  60:	ldr	x0, [sp]
  64:	cmp	x0, x22
  68:	b.eq	70 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x2, x8, [x19]
  74:	ldr	x1, [x20, #40]
  78:	mov	w9, #0x18                  	// #24
  7c:	mov	x0, x21
  80:	madd	x3, x8, x9, x2
  84:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  88:	ldp	x20, x19, [sp, #64]
  8c:	ldp	x22, x21, [sp, #48]
  90:	ldp	x29, x30, [sp, #32]
  94:	add	sp, sp, #0x50
  98:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>:
   0:	mov	x8, x0
   4:	cmp	x0, x1
   8:	mov	x0, x2
   c:	b.eq	8c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x8c>  // b.none
  10:	mov	x9, xzr
  14:	add	x11, x0, x9
  18:	add	x10, x11, #0x10
  1c:	add	x12, x8, x9
  20:	str	x10, [x11]
  24:	mov	x10, x12
  28:	ldr	x13, [x10], #16
  2c:	cmp	x13, x10
  30:	b.eq	44 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x44>  // b.none
  34:	str	x13, [x11]
  38:	ldr	x12, [x12, #16]
  3c:	str	x12, [x11, #16]
  40:	b	4c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x4c>
  44:	ldr	q0, [x13]
  48:	str	q0, [x11, #16]
  4c:	ldur	x11, [x10, #-8]
  50:	add	x12, x0, x9
  54:	add	x13, x10, #0x28
  58:	cmp	x13, x1
  5c:	str	x11, [x12, #8]
  60:	ldr	q0, [x10, #16]
  64:	stp	x10, xzr, [x10, #-16]
  68:	strb	wzr, [x10]
  6c:	add	x9, x9, #0x38
  70:	str	q0, [x12, #32]
  74:	ldr	x11, [x10, #32]
  78:	str	x11, [x12, #48]
  7c:	stp	xzr, xzr, [x10, #16]
  80:	str	xzr, [x10, #32]
  84:	b.ne	14 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x14>  // b.any
  88:	add	x0, x0, x9
  8c:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	cmp	x2, x3
  1c:	b.eq	1ec <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x1ec>  // b.none
  20:	ldp	x23, x8, [x0, #8]
  24:	sub	x26, x3, x2
  28:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  2c:	asr	x9, x26, #3
  30:	movk	x10, #0xaaab
  34:	mul	x24, x9, x10
  38:	sub	x8, x8, x23
  3c:	mov	x22, x3
  40:	mov	x20, x2
  44:	mov	x19, x1
  48:	mov	x21, x0
  4c:	cmp	x24, x8, asr #3
  50:	b.ls	e4 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0xe4>  // b.plast
  54:	adrp	x2, 0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  58:	add	x2, x2, #0x0
  5c:	mov	x0, x21
  60:	mov	x1, x24
  64:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  68:	mov	x23, x0
  6c:	mov	x0, x21
  70:	mov	x1, x23
  74:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  78:	ldr	x1, [x21]
  7c:	mov	x24, x0
  80:	subs	x2, x19, x1
  84:	asr	x25, x2, #3
  88:	b.eq	94 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x94>  // b.none
  8c:	mov	x0, x24
  90:	bl	0 <memmove>
  94:	add	x25, x24, x25, lsl #3
  98:	ldr	x8, [x20], #24
  9c:	cmp	x22, x20
  a0:	str	x8, [x25], #8
  a4:	b.ne	98 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x98>  // b.any
  a8:	ldr	x8, [x21, #8]
  ac:	subs	x2, x8, x19
  b0:	asr	x20, x2, #3
  b4:	b.eq	c4 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0xc4>  // b.none
  b8:	mov	x0, x25
  bc:	mov	x1, x19
  c0:	bl	0 <memmove>
  c4:	ldr	x0, [x21]
  c8:	add	x19, x25, x20, lsl #3
  cc:	cbz	x0, d4 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0xd4>
  d0:	bl	0 <_ZdlPv>
  d4:	add	x8, x24, x23, lsl #3
  d8:	stp	x24, x19, [x21]
  dc:	str	x8, [x21, #16]
  e0:	b	1ec <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x1ec>
  e4:	sub	x25, x23, x19
  e8:	cmp	x24, x25, asr #3
  ec:	b.cs	110 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x110>  // b.hs, b.nlast
  f0:	sub	x22, x23, x24, lsl #3
  f4:	cbz	x26, 19c <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x19c>
  f8:	lsl	x2, x24, #3
  fc:	mov	x0, x23
 100:	mov	x1, x22
 104:	bl	0 <memmove>
 108:	ldr	x8, [x21, #8]
 10c:	b	1a0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x1a0>
 110:	asr	x26, x25, #3
 114:	mov	w8, #0x18                  	// #24
 118:	madd	x8, x26, x8, x20
 11c:	cmp	x8, x22
 120:	b.eq	138 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x138>  // b.none
 124:	ldr	x9, [x8], #24
 128:	cmp	x22, x8
 12c:	str	x9, [x23], #8
 130:	b.ne	124 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x124>  // b.any
 134:	ldr	x23, [x21, #8]
 138:	sub	x8, x24, x26
 13c:	add	x0, x23, x8, lsl #3
 140:	str	x0, [x21, #8]
 144:	cbz	x25, 158 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x158>
 148:	mov	x1, x19
 14c:	mov	x2, x25
 150:	bl	0 <memmove>
 154:	ldr	x0, [x21, #8]
 158:	add	x8, x0, x26, lsl #3
 15c:	cmp	x25, #0x1
 160:	str	x8, [x21, #8]
 164:	b.lt	1ec <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x1ec>  // b.tstop
 168:	add	x8, x26, x26, lsl #1
 16c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 170:	lsl	x8, x8, #3
 174:	movk	x9, #0xaaab
 178:	umulh	x8, x8, x9
 17c:	lsr	x8, x8, #4
 180:	add	x8, x8, #0x1
 184:	ldr	x9, [x20], #24
 188:	sub	x8, x8, #0x1
 18c:	cmp	x8, #0x1
 190:	str	x9, [x19], #8
 194:	b.gt	184 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x184>
 198:	b	1ec <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x1ec>
 19c:	mov	x8, x23
 1a0:	add	x8, x8, x24, lsl #3
 1a4:	subs	x2, x22, x19
 1a8:	str	x8, [x21, #8]
 1ac:	b.eq	1bc <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x1bc>  // b.none
 1b0:	sub	x0, x23, x2
 1b4:	mov	x1, x19
 1b8:	bl	0 <memmove>
 1bc:	cmp	x26, #0x1
 1c0:	b.lt	1ec <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x1ec>  // b.tstop
 1c4:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1c8:	movk	x8, #0xaaab
 1cc:	umulh	x8, x26, x8
 1d0:	lsr	x8, x8, #4
 1d4:	add	x8, x8, #0x1
 1d8:	ldr	x9, [x20], #24
 1dc:	sub	x8, x8, #0x1
 1e0:	cmp	x8, #0x1
 1e4:	str	x9, [x19], #8
 1e8:	b.gt	1d8 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x1d8>
 1ec:	ldp	x20, x19, [sp, #64]
 1f0:	ldp	x22, x21, [sp, #48]
 1f4:	ldp	x24, x23, [sp, #32]
 1f8:	ldp	x26, x25, [sp, #16]
 1fc:	ldp	x29, x30, [sp], #80
 200:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE>:
   0:	add	x10, x0, #0x10
   4:	str	x10, [x0]
   8:	mov	x9, x1
   c:	ldr	x11, [x9], #16
  10:	mov	x8, x2
  14:	cmp	x11, x9
  18:	b.eq	2c <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE+0x2c>  // b.none
  1c:	str	x11, [x0]
  20:	ldr	x10, [x1, #16]
  24:	str	x10, [x0, #16]
  28:	b	34 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE+0x34>
  2c:	ldr	q0, [x11]
  30:	str	q0, [x10]
  34:	ldr	x10, [x1, #8]
  38:	add	x2, x8, x3, lsl #3
  3c:	str	x10, [x0, #8]
  40:	stp	x9, xzr, [x1]
  44:	strb	wzr, [x1, #16]
  48:	str	xzr, [x0, #32]!
  4c:	mov	x1, x8
  50:	stp	xzr, xzr, [x0, #8]
  54:	b	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE>

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	x21, x2, x1
  14:	asr	x22, x21, #3
  18:	lsr	x8, x22, #60
  1c:	cbnz	x8, 60 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag+0x60>
  20:	mov	x20, x1
  24:	mov	x1, x22
  28:	mov	x19, x0
  2c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  30:	add	x22, x0, x22, lsl #3
  34:	str	x0, [x19]
  38:	str	x22, [x19, #16]
  3c:	cbz	x21, 4c <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag+0x4c>
  40:	mov	x1, x20
  44:	mov	x2, x21
  48:	bl	0 <memmove>
  4c:	str	x22, [x19, #8]
  50:	ldp	x20, x19, [sp, #32]
  54:	ldp	x22, x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret
  60:	adrp	x0, 0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  64:	add	x0, x0, #0x0
  68:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm3Use9addToListEPPS0_:

0000000000000000 <_ZN4llvm3Use9addToListEPPS0_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x1]
   c:	mov	x9, x0
  10:	str	x8, [x9, #8]!
  14:	cbz	x8, 30 <_ZN4llvm3Use9addToListEPPS0_+0x30>
  18:	tst	x9, #0x3
  1c:	b.ne	54 <_ZN4llvm3Use9addToListEPPS0_+0x54>  // b.any
  20:	ldr	x10, [x8, #16]
  24:	and	x10, x10, #0x3
  28:	orr	x9, x10, x9
  2c:	str	x9, [x8, #16]
  30:	tst	x1, #0x3
  34:	b.ne	54 <_ZN4llvm3Use9addToListEPPS0_+0x54>  // b.any
  38:	ldr	x8, [x0, #16]
  3c:	and	x8, x8, #0x3
  40:	orr	x8, x8, x1
  44:	str	x8, [x0, #16]
  48:	str	x0, [x1]
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm3Use9addToListEPPS0_>
  58:	adrp	x1, 0 <_ZN4llvm3Use9addToListEPPS0_>
  5c:	adrp	x3, 0 <_ZN4llvm3Use9addToListEPPS0_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0xb3                  	// #179
  70:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	ldp	x25, x26, [x0, #48]
  24:	mov	x27, x1
  28:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  2c:	mov	x19, x0
  30:	add	x1, x1, #0x0
  34:	add	x0, sp, #0x8
  38:	mov	x21, x6
  3c:	mov	x20, x5
  40:	mov	x22, x4
  44:	mov	x23, x3
  48:	mov	x24, x2
  4c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  50:	add	x6, sp, #0x8
  54:	mov	x0, x27
  58:	mov	x1, x24
  5c:	mov	x2, x23
  60:	mov	x3, x22
  64:	mov	x4, x25
  68:	mov	x5, x26
  6c:	mov	x7, xzr
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  74:	ldrb	w8, [x19, #44]
  78:	mov	x22, x0
  7c:	cbz	w8, 8c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x8c>
  80:	mov	x0, x19
  84:	mov	x1, x22
  88:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  8c:	add	x0, sp, #0x8
  90:	str	x22, [sp, #8]
  94:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  98:	tbz	w0, #0, b0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xb0>
  9c:	ldr	w3, [x19, #40]
  a0:	mov	x0, x19
  a4:	mov	x1, x22
  a8:	mov	x2, x21
  ac:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  b0:	ldp	x3, x4, [x19, #8]
  b4:	mov	x0, x19
  b8:	mov	x1, x22
  bc:	mov	x2, x20
  c0:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  c4:	mov	x0, x19
  c8:	mov	x1, x22
  cc:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  d0:	mov	x0, x22
  d4:	ldp	x20, x19, [sp, #112]
  d8:	ldp	x22, x21, [sp, #96]
  dc:	ldp	x24, x23, [sp, #80]
  e0:	ldp	x26, x25, [sp, #64]
  e4:	ldr	x27, [sp, #48]
  e8:	ldp	x29, x30, [sp, #32]
  ec:	add	sp, sp, #0x80
  f0:	ret

Disassembly of section .text._ZN4llvm8CallBase14setCallingConvEj:

0000000000000000 <_ZN4llvm8CallBase14setCallingConvEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w1, #0x400
   c:	b.cs	38 <_ZN4llvm8CallBase14setCallingConvEj+0x38>  // b.hs, b.nlast
  10:	ldrh	w8, [x0, #18]
  14:	mov	w9, w8
  18:	bfi	w9, w1, #2, #30
  1c:	sxth	w9, w9
  20:	tbnz	w9, #31, 58 <_ZN4llvm8CallBase14setCallingConvEj+0x58>
  24:	and	w8, w8, #0x8000
  28:	orr	w8, w9, w8
  2c:	strh	w8, [x0, #18]
  30:	ldp	x29, x30, [sp], #16
  34:	ret
  38:	adrp	x0, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  3c:	adrp	x1, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  40:	adrp	x3, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x558                 	// #1368
  54:	bl	0 <__assert_fail>
  58:	adrp	x0, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  5c:	adrp	x1, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  60:	adrp	x3, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  64:	add	x0, x0, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x3, x3, #0x0
  70:	mov	w2, #0x2fd                 	// #765
  74:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x26, x7
  20:	mov	x19, x6
  24:	mov	x20, x5
  28:	mov	x21, x4
  2c:	mov	x22, x3
  30:	mov	x23, x2
  34:	mov	x24, x1
  38:	mov	x25, x0
  3c:	mov	w8, wzr
  40:	cbz	x5, 6c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x6c>
  44:	mov	w9, #0x38                  	// #56
  48:	mul	x9, x20, x9
  4c:	add	x10, x21, #0x28
  50:	ldp	x12, x11, [x10, #-8]
  54:	subs	x9, x9, #0x38
  58:	add	x10, x10, #0x38
  5c:	sub	x11, x11, x12
  60:	lsr	x11, x11, #3
  64:	add	w8, w8, w11
  68:	b.ne	50 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x50>  // b.any
  6c:	add	w28, w22, #0x1
  70:	add	w1, w8, w28
  74:	lsl	w2, w20, #4
  78:	mov	w0, #0x48                  	// #72
  7c:	bl	0 <_ZN4llvm4UsernwEmjj>
  80:	ldr	x8, [x25, #16]
  84:	mov	x27, x0
  88:	ldr	x1, [x8]
  8c:	cbz	x20, f0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xf0>
  90:	mov	w8, #0x38                  	// #56
  94:	mov	w9, wzr
  98:	mul	x8, x20, x8
  9c:	add	x10, x21, #0x28
  a0:	ldp	x12, x11, [x10, #-8]
  a4:	subs	x8, x8, #0x38
  a8:	add	x10, x10, #0x38
  ac:	sub	x11, x11, x12
  b0:	lsr	x11, x11, #3
  b4:	add	w9, w9, w11
  b8:	b.ne	a0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xa0>  // b.any
  bc:	mov	w10, #0x38                  	// #56
  c0:	mov	w9, w9
  c4:	mul	x10, x20, x10
  c8:	add	x11, x21, #0x28
  cc:	ldp	x13, x12, [x11, #-8]
  d0:	subs	x10, x10, #0x38
  d4:	add	x11, x11, #0x38
  d8:	sub	x12, x12, x13
  dc:	lsr	x12, x12, #3
  e0:	add	w8, w8, w12
  e4:	b.ne	cc <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xcc>  // b.any
  e8:	add	x9, x22, x9
  ec:	b	f8 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xf8>
  f0:	mov	w8, wzr
  f4:	mov	x9, x22
  f8:	mvn	x9, x9
  fc:	mov	w10, #0x18                  	// #24
 100:	madd	x3, x9, x10, x27
 104:	add	w4, w8, w28
 108:	mov	w2, #0x38                  	// #56
 10c:	mov	x0, x27
 110:	mov	x5, x26
 114:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
 118:	mov	x0, x27
 11c:	mov	x1, x25
 120:	mov	x2, x24
 124:	mov	x3, x23
 128:	mov	x4, x22
 12c:	mov	x5, x21
 130:	mov	x6, x20
 134:	mov	x7, x19
 138:	str	xzr, [x27, #56]
 13c:	bl	0 <_ZN4llvm8CallInst4initEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineE>
 140:	mov	x0, x27
 144:	ldp	x20, x19, [sp, #80]
 148:	ldp	x22, x21, [sp, #64]
 14c:	ldp	x24, x23, [sp, #48]
 150:	ldp	x26, x25, [sp, #32]
 154:	ldp	x28, x27, [sp, #16]
 158:	ldp	x29, x30, [sp], #96
 15c:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE:

0000000000000000 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	w1, #0x39                  	// #57
  14:	mov	x0, x19
  18:	bl	0 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>
  1c:	tbnz	w0, #0, 48 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE+0x48>
  20:	ldr	x8, [x19, #56]
  24:	mov	x0, x19
  28:	str	x8, [x29, #24]
  2c:	bl	0 <_ZNK4llvm5Value10getContextEv>
  30:	mov	x1, x0
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0xffffffff            	// #-1
  3c:	mov	w3, #0x39                  	// #57
  40:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9Attribute8AttrKindE>
  44:	str	x0, [x19, #56]
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x3
  10:	mov	x19, x1
  14:	cbnz	x2, 20 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x20>
  18:	ldr	x2, [x0, #32]
  1c:	cbz	x2, 2c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x2c>
  20:	mov	w1, #0x3                   	// #3
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  2c:	and	x1, x20, #0xffffffff
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
  38:	mov	x0, x19
  3c:	ldp	x20, x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_:

0000000000000000 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	w19, w1
  10:	mov	x20, x0
  14:	add	x0, x0, #0x38
  18:	mov	w1, #0xffffffff            	// #-1
  1c:	mov	w2, w19
  20:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9Attribute8AttrKindE>
  24:	tbz	w0, #0, 30 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x30>
  28:	mov	w0, #0x1                   	// #1
  2c:	b	44 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x44>
  30:	mov	x0, x20
  34:	mov	w1, w19
  38:	bl	0 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>
  3c:	tbz	w0, #0, 50 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x50>
  40:	mov	w0, wzr
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x20
  54:	mov	w1, w19
  58:	ldp	x20, x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9Attribute8AttrKindE>

Disassembly of section .text._ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x8, x0
   c:	cmp	w1, #0xe
  10:	mov	w0, wzr
  14:	b.le	34 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x34>
  18:	cmp	w1, #0x28
  1c:	b.eq	5c <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x5c>  // b.none
  20:	cmp	w1, #0x27
  24:	b.eq	44 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x44>  // b.none
  28:	cmp	w1, #0xf
  2c:	b.eq	44 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x44>  // b.none
  30:	b	54 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x54>
  34:	cmp	w1, #0x4
  38:	b.eq	44 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x44>  // b.none
  3c:	cmp	w1, #0xe
  40:	b.ne	54 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x54>  // b.any
  44:	mov	x0, x8
  48:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  4c:	cmp	w0, #0x0
  50:	cset	w0, ne  // ne = any
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	mov	x0, x8
  60:	ldp	x29, x30, [sp], #16
  64:	b	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>

Disassembly of section .text._ZNK4llvm8CallBase27hasClobberingOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
   c:	cmp	x0, x1
  10:	b.eq	2c <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x2c>  // b.none
  14:	ldr	x8, [x0], #16
  18:	ldr	w8, [x8, #8]
  1c:	cmp	w8, #0x2
  20:	b.cs	34 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x34>  // b.hs, b.nlast
  24:	cmp	x1, x0
  28:	b.ne	14 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x14>  // b.any
  2c:	mov	w0, wzr
  30:	b	38 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x38>
  34:	mov	w0, #0x1                   	// #1
  38:	ldp	x29, x30, [sp], #16
  3c:	ret

Disassembly of section .text._ZNK4llvm8CallBase15bundle_op_infosEv:

0000000000000000 <_ZNK4llvm8CallBase15bundle_op_infosEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #20]
  10:	tbnz	w8, #31, 1c <_ZNK4llvm8CallBase15bundle_op_infosEv+0x1c>
  14:	mov	x19, xzr
  18:	b	30 <_ZNK4llvm8CallBase15bundle_op_infosEv+0x30>
  1c:	mov	x20, x0
  20:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  24:	ldr	w8, [x20, #20]
  28:	mov	x19, x0
  2c:	tbnz	w8, #31, 44 <_ZNK4llvm8CallBase15bundle_op_infosEv+0x44>
  30:	mov	x1, xzr
  34:	mov	x0, x19
  38:	ldp	x20, x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	mov	x0, x20
  48:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  4c:	add	x1, x0, x1
  50:	b	34 <_ZNK4llvm8CallBase15bundle_op_infosEv+0x34>

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x0, [x0]
   c:	cbz	x0, 18 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_+0x18>
  10:	ldp	x29, x30, [sp], #16
  14:	b	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  18:	adrp	x0, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  1c:	adrp	x1, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  20:	adrp	x3, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  24:	add	x0, x0, #0x0
  28:	add	x1, x1, #0x0
  2c:	add	x3, x3, #0x0
  30:	mov	w2, #0x69                  	// #105
  34:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm14FPMathOperator7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	x0, cc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xcc>
   c:	ldrb	w9, [x0, #16]
  10:	subs	w8, w9, #0x18
  14:	b.cs	24 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x24>  // b.hs, b.nlast
  18:	cmp	w9, #0x5
  1c:	b.ne	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.any
  20:	ldrh	w8, [x0, #18]
  24:	cmp	w8, #0x39
  28:	b.hi	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.pmore
  2c:	mov	x10, #0x5000                	// #20480
  30:	mov	w9, #0x1                   	// #1
  34:	movk	x10, #0x125, lsl #16
  38:	lsl	x9, x9, x8
  3c:	movk	x10, #0x40, lsl #48
  40:	tst	x9, x10
  44:	b.eq	50 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x50>  // b.none
  48:	mov	w0, #0x1                   	// #1
  4c:	b	c4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xc4>
  50:	mov	w9, #0x1                   	// #1
  54:	lsl	x8, x9, x8
  58:	tst	x8, #0x380000000000000
  5c:	b.eq	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.none
  60:	ldr	x8, [x0]
  64:	cbz	x8, 7c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x7c>
  68:	ldrb	w9, [x8, #8]
  6c:	cmp	w9, #0xe
  70:	b.ne	a4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xa4>  // b.any
  74:	ldr	x8, [x8, #24]
  78:	cbnz	x8, 68 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x68>
  7c:	adrp	x0, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  80:	adrp	x1, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  84:	adrp	x3, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  88:	add	x0, x0, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x3, x3, #0x0
  94:	mov	w2, #0x69                  	// #105
  98:	bl	0 <__assert_fail>
  9c:	mov	w0, wzr
  a0:	b	c4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xc4>
  a4:	cmp	w9, #0x10
  a8:	b.ne	b8 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xb8>  // b.any
  ac:	ldr	x8, [x8, #16]
  b0:	ldr	x8, [x8]
  b4:	ldrb	w9, [x8, #8]
  b8:	sub	w8, w9, #0x1
  bc:	cmp	w8, #0x6
  c0:	cset	w0, cc  // cc = lo, ul, last
  c4:	ldp	x29, x30, [sp], #16
  c8:	ret
  cc:	adrp	x0, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d0:	adrp	x1, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d4:	adrp	x3, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	b	94 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x94>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	x8, [x2]
  1c:	mov	x19, x2
  20:	cmp	x8, x3
  24:	b.eq	90 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x90>  // b.none
  28:	ldrb	w8, [x19, #16]
  2c:	mov	x22, x3
  30:	mov	w23, w1
  34:	cmp	w8, #0x10
  38:	b.ls	ac <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0xac>  // b.plast
  3c:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  40:	mov	x21, x0
  44:	add	x1, x1, #0x0
  48:	add	x0, sp, #0x8
  4c:	mov	x20, x4
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  54:	add	x3, sp, #0x8
  58:	mov	w0, w23
  5c:	mov	x1, x19
  60:	mov	x2, x22
  64:	mov	x4, xzr
  68:	bl	0 <_ZN4llvm8CastInst6CreateENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineEPS1_>
  6c:	ldp	x3, x4, [x21, #8]
  70:	mov	x19, x0
  74:	mov	x0, x21
  78:	mov	x1, x19
  7c:	mov	x2, x20
  80:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  84:	mov	x0, x21
  88:	mov	x1, x19
  8c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  90:	mov	x0, x19
  94:	ldp	x20, x19, [sp, #80]
  98:	ldp	x22, x21, [sp, #64]
  9c:	ldr	x23, [sp, #48]
  a0:	ldp	x29, x30, [sp, #32]
  a4:	add	sp, sp, #0x60
  a8:	ret
  ac:	mov	w0, w23
  b0:	mov	x1, x19
  b4:	mov	x2, x22
  b8:	ldp	x20, x19, [sp, #80]
  bc:	ldp	x22, x21, [sp, #64]
  c0:	ldr	x23, [sp, #48]
  c4:	ldp	x29, x30, [sp, #32]
  c8:	mov	w3, wzr
  cc:	add	sp, sp, #0x60
  d0:	b	0 <_ZN4llvm12ConstantExpr7getCastEjPNS_8ConstantEPNS_4TypeEb>

Disassembly of section .text._ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_:

0000000000000000 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, x0
  10:	stp	x1, x2, [sp]
  14:	adrp	x0, 0 <_ZSt15__once_callable>
  18:	ldr	x1, [x0]
  1c:	add	x0, x0, #0x0
  20:	blr	x1
  24:	mrs	x9, tpidr_el0
  28:	mov	x10, sp
  2c:	str	x10, [x9, x0]
  30:	adrp	x0, 0 <_ZSt11__once_call>
  34:	ldr	x1, [x0]
  38:	add	x0, x0, #0x0
  3c:	blr	x1
  40:	adrp	x11, 0 <__pthread_key_create>
  44:	ldr	x11, [x11]
  48:	adrp	x10, 0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>
  4c:	add	x10, x10, #0x0
  50:	str	x10, [x9, x0]
  54:	cbz	x11, 78 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_+0x78>
  58:	adrp	x1, 0 <__once_proxy>
  5c:	ldr	x1, [x1]
  60:	mov	x0, x8
  64:	bl	0 <pthread_once>
  68:	cbnz	w0, 7c <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_+0x7c>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret
  78:	mov	w0, #0xffffffff            	// #-1
  7c:	bl	0 <_ZSt20__throw_system_errori>

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x0, 0 <_ZSt15__once_callable>
   c:	ldr	x1, [x0]
  10:	add	x0, x0, #0x0
  14:	blr	x1
  18:	mrs	x8, tpidr_el0
  1c:	ldr	x8, [x8, x0]
  20:	ldp	x1, x9, [x8]
  24:	ldr	x0, [x9]
  28:	ldp	x29, x30, [sp], #16
  2c:	br	x1
