
embedded_AI_predictive_maintenance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094bc  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c04  08009680  08009680  0000a680  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c284  0800c284  0000e79c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c284  0800c284  0000d284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c28c  0800c28c  0000e79c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c28c  0800c28c  0000d28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c290  0800c290  0000d290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000079c  20000000  0800c294  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000066c  200007a0  0800ca30  0000e7a0  2**5
                  ALLOC
 10 ._user_heap_stack 00001000  20040000  20040000  0000f000  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e79c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019702  00000000  00000000  0000e7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032a7  00000000  00000000  00027ece  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001338  00000000  00000000  0002b178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ee8  00000000  00000000  0002c4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003578b  00000000  00000000  0002d398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ab5a  00000000  00000000  00062b23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013cd22  00000000  00000000  0007d67d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  001ba39f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005960  00000000  00000000  001ba428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000095  00000000  00000000  001bfd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200007a0 	.word	0x200007a0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009664 	.word	0x08009664

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200007a4 	.word	0x200007a4
 80001fc:	08009664 	.word	0x08009664

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000594:	f000 ffe5 	bl	8001562 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000598:	f000 f813 	bl	80005c2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059c:	f000 fa48 	bl	8000a30 <MX_GPIO_Init>
  MX_FMC_Init();
 80005a0:	f000 f9e0 	bl	8000964 <MX_FMC_Init>
  MX_I2C1_Init();
 80005a4:	f000 f860 	bl	8000668 <MX_I2C1_Init>
  MX_SAI1_Init();
 80005a8:	f000 f89e 	bl	80006e8 <MX_SAI1_Init>
  //MX_SDMMC1_SD_Init();
  MX_SPI2_Init();
 80005ac:	f000 f904 	bl	80007b8 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80005b0:	f000 f940 	bl	8000834 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005b4:	f000 f98a 	bl	80008cc <MX_USART3_UART_Init>
  //MX_USB_OTG_FS_PCD_Init();
  MX_X_CUBE_AI_Init();
 80005b8:	f005 ff1c 	bl	80063f4 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();//The model turn thanks to this line
 80005bc:	f005 ff28 	bl	8006410 <MX_X_CUBE_AI_Process>
 80005c0:	e7fc      	b.n	80005bc <main+0x2c>

080005c2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	b096      	sub	sp, #88	@ 0x58
 80005c6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c8:	f107 0314 	add.w	r3, r7, #20
 80005cc:	2244      	movs	r2, #68	@ 0x44
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f008 fa0d 	bl	80089f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d6:	463b      	mov	r3, r7
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	605a      	str	r2, [r3, #4]
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	60da      	str	r2, [r3, #12]
 80005e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80005e4:	2000      	movs	r0, #0
 80005e6:	f001 fc13 	bl	8001e10 <HAL_PWREx_ControlVoltageScaling>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80005f0:	f000 fc3c 	bl	8000e6c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 80005f4:	2330      	movs	r3, #48	@ 0x30
 80005f6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80005f8:	2301      	movs	r3, #1
 80005fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005fc:	2301      	movs	r3, #1
 80005fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000604:	2360      	movs	r3, #96	@ 0x60
 8000606:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000608:	2302      	movs	r3, #2
 800060a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800060c:	2301      	movs	r3, #1
 800060e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000610:	2301      	movs	r3, #1
 8000612:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000614:	233c      	movs	r3, #60	@ 0x3c
 8000616:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8000618:	2305      	movs	r3, #5
 800061a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800061c:	2302      	movs	r3, #2
 800061e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000620:	2302      	movs	r3, #2
 8000622:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 0314 	add.w	r3, r7, #20
 8000628:	4618      	mov	r0, r3
 800062a:	f001 fca5 	bl	8001f78 <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000634:	f000 fc1a 	bl	8000e6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063c:	2303      	movs	r3, #3
 800063e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800064c:	463b      	mov	r3, r7
 800064e:	2105      	movs	r1, #5
 8000650:	4618      	mov	r0, r3
 8000652:	f002 f8ab 	bl	80027ac <HAL_RCC_ClockConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800065c:	f000 fc06 	bl	8000e6c <Error_Handler>
  }
}
 8000660:	bf00      	nop
 8000662:	3758      	adds	r7, #88	@ 0x58
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800066c:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <MX_I2C1_Init+0x74>)
 800066e:	4a1c      	ldr	r2, [pc, #112]	@ (80006e0 <MX_I2C1_Init+0x78>)
 8000670:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000672:	4b1a      	ldr	r3, [pc, #104]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000674:	4a1b      	ldr	r2, [pc, #108]	@ (80006e4 <MX_I2C1_Init+0x7c>)
 8000676:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000678:	4b18      	ldr	r3, [pc, #96]	@ (80006dc <MX_I2C1_Init+0x74>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800067e:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000680:	2201      	movs	r2, #1
 8000682:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000684:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000686:	2200      	movs	r2, #0
 8000688:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800068a:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <MX_I2C1_Init+0x74>)
 800068c:	2200      	movs	r2, #0
 800068e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000690:	4b12      	ldr	r3, [pc, #72]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000692:	2200      	movs	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000696:	4b11      	ldr	r3, [pc, #68]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000698:	2200      	movs	r2, #0
 800069a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800069c:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <MX_I2C1_Init+0x74>)
 800069e:	2200      	movs	r2, #0
 80006a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006a2:	480e      	ldr	r0, [pc, #56]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006a4:	f001 fa62 	bl	8001b6c <HAL_I2C_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006ae:	f000 fbdd 	bl	8000e6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006b2:	2100      	movs	r1, #0
 80006b4:	4809      	ldr	r0, [pc, #36]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006b6:	f001 faf4 	bl	8001ca2 <HAL_I2CEx_ConfigAnalogFilter>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006c0:	f000 fbd4 	bl	8000e6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006c4:	2100      	movs	r1, #0
 80006c6:	4805      	ldr	r0, [pc, #20]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006c8:	f001 fb36 	bl	8001d38 <HAL_I2CEx_ConfigDigitalFilter>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006d2:	f000 fbcb 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	200007bc 	.word	0x200007bc
 80006e0:	40005400 	.word	0x40005400
 80006e4:	307075b1 	.word	0x307075b1

080006e8 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80006ec:	4b2f      	ldr	r3, [pc, #188]	@ (80007ac <MX_SAI1_Init+0xc4>)
 80006ee:	4a30      	ldr	r2, [pc, #192]	@ (80007b0 <MX_SAI1_Init+0xc8>)
 80006f0:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80006f2:	4b2e      	ldr	r3, [pc, #184]	@ (80007ac <MX_SAI1_Init+0xc4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80006f8:	4b2c      	ldr	r3, [pc, #176]	@ (80007ac <MX_SAI1_Init+0xc4>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80006fe:	4b2b      	ldr	r3, [pc, #172]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000700:	2240      	movs	r2, #64	@ 0x40
 8000702:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000704:	4b29      	ldr	r3, [pc, #164]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000706:	2200      	movs	r2, #0
 8000708:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800070a:	4b28      	ldr	r3, [pc, #160]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800070c:	2200      	movs	r2, #0
 800070e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000710:	4b26      	ldr	r3, [pc, #152]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000716:	4b25      	ldr	r3, [pc, #148]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800071c:	4b23      	ldr	r3, [pc, #140]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800071e:	2200      	movs	r2, #0
 8000720:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000722:	4b22      	ldr	r3, [pc, #136]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000724:	2200      	movs	r2, #0
 8000726:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000728:	4b20      	ldr	r3, [pc, #128]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800072a:	2200      	movs	r2, #0
 800072c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800072e:	4b1f      	ldr	r3, [pc, #124]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000730:	4a20      	ldr	r2, [pc, #128]	@ (80007b4 <MX_SAI1_Init+0xcc>)
 8000732:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000734:	4b1d      	ldr	r3, [pc, #116]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800073a:	4b1c      	ldr	r3, [pc, #112]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800073c:	2200      	movs	r2, #0
 800073e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000740:	4b1a      	ldr	r3, [pc, #104]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000742:	2200      	movs	r2, #0
 8000744:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000746:	4b19      	ldr	r3, [pc, #100]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000748:	2200      	movs	r2, #0
 800074a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 800074c:	4b17      	ldr	r3, [pc, #92]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 0;
 8000754:	4b15      	ldr	r3, [pc, #84]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000756:	2200      	movs	r2, #0
 8000758:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800075c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000760:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000762:	4b12      	ldr	r3, [pc, #72]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000764:	2208      	movs	r2, #8
 8000766:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000768:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800076a:	2201      	movs	r2, #1
 800076c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800076e:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000770:	2200      	movs	r2, #0
 8000772:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000774:	4b0d      	ldr	r3, [pc, #52]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000776:	2200      	movs	r2, #0
 8000778:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800077a:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800077c:	2200      	movs	r2, #0
 800077e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000780:	4b0a      	ldr	r3, [pc, #40]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000782:	2200      	movs	r2, #0
 8000784:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000786:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000788:	2200      	movs	r2, #0
 800078a:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 800078c:	4b07      	ldr	r3, [pc, #28]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800078e:	2201      	movs	r2, #1
 8000790:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000794:	2200      	movs	r2, #0
 8000796:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000798:	4804      	ldr	r0, [pc, #16]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800079a:	f004 f86b 	bl	8004874 <HAL_SAI_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 80007a4:	f000 fb62 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000810 	.word	0x20000810
 80007b0:	40015404 	.word	0x40015404
 80007b4:	0002ee00 	.word	0x0002ee00

080007b8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007bc:	4b1b      	ldr	r3, [pc, #108]	@ (800082c <MX_SPI2_Init+0x74>)
 80007be:	4a1c      	ldr	r2, [pc, #112]	@ (8000830 <MX_SPI2_Init+0x78>)
 80007c0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80007c2:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <MX_SPI2_Init+0x74>)
 80007c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007c8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80007ca:	4b18      	ldr	r3, [pc, #96]	@ (800082c <MX_SPI2_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <MX_SPI2_Init+0x74>)
 80007d2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80007d6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d8:	4b14      	ldr	r3, [pc, #80]	@ (800082c <MX_SPI2_Init+0x74>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007de:	4b13      	ldr	r3, [pc, #76]	@ (800082c <MX_SPI2_Init+0x74>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_SPI2_Init+0x74>)
 80007e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ea:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <MX_SPI2_Init+0x74>)
 80007ee:	2208      	movs	r2, #8
 80007f0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_SPI2_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_SPI2_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_SPI2_Init+0x74>)
 8000800:	2200      	movs	r2, #0
 8000802:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_SPI2_Init+0x74>)
 8000806:	2207      	movs	r2, #7
 8000808:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_SPI2_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_SPI2_Init+0x74>)
 8000812:	2208      	movs	r2, #8
 8000814:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_SPI2_Init+0x74>)
 8000818:	f004 fa44 	bl	8004ca4 <HAL_SPI_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000822:	f000 fb23 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200008a4 	.word	0x200008a4
 8000830:	40003800 	.word	0x40003800

08000834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000838:	4b22      	ldr	r3, [pc, #136]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800083a:	4a23      	ldr	r2, [pc, #140]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800083c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800083e:	4b21      	ldr	r3, [pc, #132]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000840:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b1f      	ldr	r3, [pc, #124]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800084c:	4b1d      	ldr	r3, [pc, #116]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000852:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000858:	4b1a      	ldr	r3, [pc, #104]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800085a:	220c      	movs	r2, #12
 800085c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085e:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000860:	2200      	movs	r2, #0
 8000862:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000864:	4b17      	ldr	r3, [pc, #92]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000866:	2200      	movs	r2, #0
 8000868:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086a:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000870:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000876:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087c:	4811      	ldr	r0, [pc, #68]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800087e:	f004 fafc 	bl	8004e7a <HAL_UART_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000888:	f000 faf0 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088c:	2100      	movs	r1, #0
 800088e:	480d      	ldr	r0, [pc, #52]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000890:	f005 f9ee 	bl	8005c70 <HAL_UARTEx_SetTxFifoThreshold>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800089a:	f000 fae7 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800089e:	2100      	movs	r1, #0
 80008a0:	4808      	ldr	r0, [pc, #32]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 80008a2:	f005 fa23 	bl	8005cec <HAL_UARTEx_SetRxFifoThreshold>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008ac:	f000 fade 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008b0:	4804      	ldr	r0, [pc, #16]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 80008b2:	f005 f9a4 	bl	8005bfe <HAL_UARTEx_DisableFifoMode>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008bc:	f000 fad6 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c0:	bf00      	nop
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000908 	.word	0x20000908
 80008c8:	40004400 	.word	0x40004400

080008cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008d0:	4b22      	ldr	r3, [pc, #136]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008d2:	4a23      	ldr	r2, [pc, #140]	@ (8000960 <MX_USART3_UART_Init+0x94>)
 80008d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008d6:	4b21      	ldr	r3, [pc, #132]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008de:	4b1f      	ldr	r3, [pc, #124]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008e4:	4b1d      	ldr	r3, [pc, #116]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008ea:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008f0:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008f2:	220c      	movs	r2, #12
 80008f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008f6:	4b19      	ldr	r3, [pc, #100]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008fc:	4b17      	ldr	r3, [pc, #92]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000902:	4b16      	ldr	r3, [pc, #88]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000908:	4b14      	ldr	r3, [pc, #80]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800090a:	2200      	movs	r2, #0
 800090c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800090e:	4b13      	ldr	r3, [pc, #76]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000914:	4811      	ldr	r0, [pc, #68]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000916:	f004 fab0 	bl	8004e7a <HAL_UART_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000920:	f000 faa4 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000924:	2100      	movs	r1, #0
 8000926:	480d      	ldr	r0, [pc, #52]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000928:	f005 f9a2 	bl	8005c70 <HAL_UARTEx_SetTxFifoThreshold>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000932:	f000 fa9b 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000936:	2100      	movs	r1, #0
 8000938:	4808      	ldr	r0, [pc, #32]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800093a:	f005 f9d7 	bl	8005cec <HAL_UARTEx_SetRxFifoThreshold>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000944:	f000 fa92 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000948:	4804      	ldr	r0, [pc, #16]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800094a:	f005 f958 	bl	8005bfe <HAL_UARTEx_DisableFifoMode>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000954:	f000 fa8a 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000958:	bf00      	nop
 800095a:	bd80      	pop	{r7, pc}
 800095c:	2000099c 	.word	0x2000099c
 8000960:	40004800 	.word	0x40004800

08000964 <MX_FMC_Init>:

}

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b088      	sub	sp, #32
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 800096a:	463b      	mov	r3, r7
 800096c:	2220      	movs	r2, #32
 800096e:	2100      	movs	r1, #0
 8000970:	4618      	mov	r0, r3
 8000972:	f008 f83d 	bl	80089f0 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000976:	4b2c      	ldr	r3, [pc, #176]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000978:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800097c:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 800097e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000980:	4a2a      	ldr	r2, [pc, #168]	@ (8000a2c <MX_FMC_Init+0xc8>)
 8000982:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000984:	4b28      	ldr	r3, [pc, #160]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 800098a:	4b27      	ldr	r3, [pc, #156]	@ (8000a28 <MX_FMC_Init+0xc4>)
 800098c:	2200      	movs	r2, #0
 800098e:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 8000990:	4b25      	ldr	r3, [pc, #148]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000992:	2204      	movs	r2, #4
 8000994:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000996:	4b24      	ldr	r3, [pc, #144]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000998:	2210      	movs	r2, #16
 800099a:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_FMC_Init+0xc4>)
 800099e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009a2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80009a4:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80009be:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80009c4:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 80009ca:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009cc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80009d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80009d2:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80009d8:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.NBLSetupTime = 0;
 80009de:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80009e4:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 80009ea:	230f      	movs	r3, #15
 80009ec:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 80009ee:	230f      	movs	r3, #15
 80009f0:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 80009f2:	23ff      	movs	r3, #255	@ 0xff
 80009f4:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80009fa:	230f      	movs	r3, #15
 80009fc:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80009fe:	2310      	movs	r3, #16
 8000a00:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 8000a02:	2302      	movs	r3, #2
 8000a04:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000a12:	f004 f9ea 	bl	8004dea <HAL_SRAM_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8000a1c:	f000 fa26 	bl	8000e6c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000a20:	bf00      	nop
 8000a22:	3720      	adds	r7, #32
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000a30 	.word	0x20000a30
 8000a2c:	a0000104 	.word	0xa0000104

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08e      	sub	sp, #56	@ 0x38
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
 8000a44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000a46:	4bb2      	ldr	r3, [pc, #712]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	4ab1      	ldr	r2, [pc, #708]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a52:	4baf      	ldr	r3, [pc, #700]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a5a:	623b      	str	r3, [r7, #32]
 8000a5c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a5e:	4bac      	ldr	r3, [pc, #688]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	4aab      	ldr	r2, [pc, #684]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a6a:	4ba9      	ldr	r3, [pc, #676]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a72:	61fb      	str	r3, [r7, #28]
 8000a74:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a76:	4ba6      	ldr	r3, [pc, #664]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	4aa5      	ldr	r2, [pc, #660]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a7c:	f043 0310 	orr.w	r3, r3, #16
 8000a80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a82:	4ba3      	ldr	r3, [pc, #652]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	f003 0310 	and.w	r3, r3, #16
 8000a8a:	61bb      	str	r3, [r7, #24]
 8000a8c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	4ba0      	ldr	r3, [pc, #640]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	4a9f      	ldr	r2, [pc, #636]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a94:	f043 0302 	orr.w	r3, r3, #2
 8000a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a9a:	4b9d      	ldr	r3, [pc, #628]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	f003 0302 	and.w	r3, r3, #2
 8000aa2:	617b      	str	r3, [r7, #20]
 8000aa4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa6:	4b9a      	ldr	r3, [pc, #616]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	4a99      	ldr	r2, [pc, #612]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab2:	4b97      	ldr	r3, [pc, #604]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000abe:	4b94      	ldr	r3, [pc, #592]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	4a93      	ldr	r2, [pc, #588]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ac8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aca:	4b91      	ldr	r3, [pc, #580]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000ad6:	f001 fa3f 	bl	8001f58 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ada:	4b8d      	ldr	r3, [pc, #564]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ade:	4a8c      	ldr	r2, [pc, #560]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ae0:	f043 0308 	orr.w	r3, r3, #8
 8000ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae6:	4b8a      	ldr	r3, [pc, #552]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	f003 0308 	and.w	r3, r3, #8
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af2:	4b87      	ldr	r3, [pc, #540]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	4a86      	ldr	r2, [pc, #536]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000af8:	f043 0304 	orr.w	r3, r3, #4
 8000afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afe:	4b84      	ldr	r3, [pc, #528]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	f003 0304 	and.w	r3, r3, #4
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b0a:	4b81      	ldr	r3, [pc, #516]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	4a80      	ldr	r2, [pc, #512]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000b10:	f043 0320 	orr.w	r3, r3, #32
 8000b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b16:	4b7e      	ldr	r3, [pc, #504]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	f003 0320 	and.w	r3, r3, #32
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f244 0114 	movw	r1, #16404	@ 0x4014
 8000b28:	487a      	ldr	r0, [pc, #488]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000b2a:	f001 f807 	bl	8001b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b34:	4878      	ldr	r0, [pc, #480]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000b36:	f001 f801 	bl	8001b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2140      	movs	r1, #64	@ 0x40
 8000b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b42:	f000 fffb 	bl	8001b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2104      	movs	r1, #4
 8000b4a:	4874      	ldr	r0, [pc, #464]	@ (8000d1c <MX_GPIO_Init+0x2ec>)
 8000b4c:	f000 fff6 	bl	8001b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_IO2_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_IO2_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8000b50:	f44f 6364 	mov.w	r3, #3648	@ 0xe40
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000b62:	2305      	movs	r3, #5
 8000b64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	486c      	ldr	r0, [pc, #432]	@ (8000d20 <MX_GPIO_Init+0x2f0>)
 8000b6e:	f000 fe53 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 8000b72:	f244 0314 	movw	r3, #16404	@ 0x4014
 8000b76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b80:	2300      	movs	r3, #0
 8000b82:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4862      	ldr	r0, [pc, #392]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000b8c:	f000 fe44 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000b90:	2310      	movs	r3, #16
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba8:	4619      	mov	r1, r3
 8000baa:	485c      	ldr	r0, [pc, #368]	@ (8000d1c <MX_GPIO_Init+0x2ec>)
 8000bac:	f000 fe34 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8000bb0:	23b0      	movs	r3, #176	@ 0xb0
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000bc0:	230a      	movs	r3, #10
 8000bc2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4855      	ldr	r0, [pc, #340]	@ (8000d20 <MX_GPIO_Init+0x2f0>)
 8000bcc:	f000 fe24 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 8000bd0:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8000bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bde:	2303      	movs	r3, #3
 8000be0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000be2:	2305      	movs	r3, #5
 8000be4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bea:	4619      	mov	r1, r3
 8000bec:	484d      	ldr	r0, [pc, #308]	@ (8000d24 <MX_GPIO_Init+0x2f4>)
 8000bee:	f000 fe13 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bf6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c04:	4619      	mov	r1, r3
 8000c06:	4846      	ldr	r0, [pc, #280]	@ (8000d20 <MX_GPIO_Init+0x2f0>)
 8000c08:	f000 fe06 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8000c0c:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c1e:	230a      	movs	r3, #10
 8000c20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	483a      	ldr	r0, [pc, #232]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000c2a:	f000 fdf5 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000c2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000c40:	2303      	movs	r3, #3
 8000c42:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4832      	ldr	r0, [pc, #200]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000c4c:	f000 fde4 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 8000c50:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000c54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000c62:	2305      	movs	r3, #5
 8000c64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4829      	ldr	r0, [pc, #164]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000c6e:	f000 fdd3 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8000c72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8000c84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4823      	ldr	r0, [pc, #140]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000c8c:	f000 fdc4 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 8000c90:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000c94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c96:	2312      	movs	r3, #18
 8000c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ca2:	2304      	movs	r3, #4
 8000ca4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ca6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000caa:	4619      	mov	r1, r3
 8000cac:	481d      	ldr	r0, [pc, #116]	@ (8000d24 <MX_GPIO_Init+0x2f4>)
 8000cae:	f000 fdb3 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8000cb2:	2340      	movs	r3, #64	@ 0x40
 8000cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cb6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4814      	ldr	r0, [pc, #80]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000cc8:	f000 fda6 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 8000ccc:	2384      	movs	r3, #132	@ 0x84
 8000cce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000cdc:	2306      	movs	r3, #6
 8000cde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	480c      	ldr	r0, [pc, #48]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000ce8:	f000 fd96 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8000cec:	2303      	movs	r3, #3
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000cfc:	2308      	movs	r3, #8
 8000cfe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	4804      	ldr	r0, [pc, #16]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000d08:	f000 fd86 	bl	8001818 <HAL_GPIO_Init>
 8000d0c:	e00c      	b.n	8000d28 <MX_GPIO_Init+0x2f8>
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000
 8000d14:	48001c00 	.word	0x48001c00
 8000d18:	48000800 	.word	0x48000800
 8000d1c:	48000400 	.word	0x48000400
 8000d20:	48002000 	.word	0x48002000
 8000d24:	48001800 	.word	0x48001800

  /*Configure GPIO pins : ARD_A2_Pin ARD_A1_Pin */
  GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8000d28:	2318      	movs	r3, #24
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d2c:	230b      	movs	r3, #11
 8000d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4849      	ldr	r0, [pc, #292]	@ (8000e60 <MX_GPIO_Init+0x430>)
 8000d3c:	f000 fd6c 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A4_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A0_Pin;
 8000d40:	2381      	movs	r3, #129	@ 0x81
 8000d42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d44:	230b      	movs	r3, #11
 8000d46:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d50:	4619      	mov	r1, r3
 8000d52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d56:	f000 fd5f 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_PWM_Pin */
  GPIO_InitStruct.Pin = STMOD_PWM_Pin;
 8000d5a:	2320      	movs	r3, #32
 8000d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d66:	2300      	movs	r3, #0
 8000d68:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(STMOD_PWM_GPIO_Port, &GPIO_InitStruct);
 8000d6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d72:	4619      	mov	r1, r3
 8000d74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d78:	f000 fd4e 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000d7c:	2340      	movs	r3, #64	@ 0x40
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d80:	2301      	movs	r3, #1
 8000d82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d90:	4619      	mov	r1, r3
 8000d92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d96:	f000 fd3f 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000daa:	2302      	movs	r3, #2
 8000dac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000dae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db2:	4619      	mov	r1, r3
 8000db4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db8:	f000 fd2e 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000dbc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8000dce:	230b      	movs	r3, #11
 8000dd0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4822      	ldr	r0, [pc, #136]	@ (8000e64 <MX_GPIO_Init+0x434>)
 8000dda:	f000 fd1d 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8000dde:	2310      	movs	r3, #16
 8000de0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de2:	2302      	movs	r3, #2
 8000de4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dea:	2300      	movs	r3, #0
 8000dec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000dee:	230a      	movs	r3, #10
 8000df0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8000df2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000df6:	4619      	mov	r1, r3
 8000df8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dfc:	f000 fd0c 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A3_Pin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000e00:	2301      	movs	r3, #1
 8000e02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e04:	230b      	movs	r3, #11
 8000e06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e10:	4619      	mov	r1, r3
 8000e12:	4815      	ldr	r0, [pc, #84]	@ (8000e68 <MX_GPIO_Init+0x438>)
 8000e14:	f000 fd00 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000e18:	2304      	movs	r3, #4
 8000e1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e24:	2300      	movs	r3, #0
 8000e26:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000e28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	480e      	ldr	r0, [pc, #56]	@ (8000e68 <MX_GPIO_Init+0x438>)
 8000e30:	f000 fcf2 	bl	8001818 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000e46:	2306      	movs	r3, #6
 8000e48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4805      	ldr	r0, [pc, #20]	@ (8000e68 <MX_GPIO_Init+0x438>)
 8000e52:	f000 fce1 	bl	8001818 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e56:	bf00      	nop
 8000e58:	3738      	adds	r7, #56	@ 0x38
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	48000800 	.word	0x48000800
 8000e64:	48001400 	.word	0x48001400
 8000e68:	48000400 	.word	0x48000400

08000e6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e70:	b672      	cpsid	i
}
 8000e72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <Error_Handler+0x8>

08000e78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e82:	4a0e      	ldr	r2, [pc, #56]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e96:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e9a:	4a08      	ldr	r2, [pc, #32]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ea2:	4b06      	ldr	r3, [pc, #24]	@ (8000ebc <HAL_MspInit+0x44>)
 8000ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eaa:	603b      	str	r3, [r7, #0]
 8000eac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	40021000 	.word	0x40021000

08000ec0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b0b2      	sub	sp, #200	@ 0xc8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ed8:	f107 0318 	add.w	r3, r7, #24
 8000edc:	229c      	movs	r2, #156	@ 0x9c
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f007 fd85 	bl	80089f0 <memset>
  if(hi2c->Instance==I2C1)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a33      	ldr	r2, [pc, #204]	@ (8000fb8 <HAL_I2C_MspInit+0xf8>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d15e      	bne.n	8000fae <HAL_I2C_MspInit+0xee>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ef0:	2340      	movs	r3, #64	@ 0x40
 8000ef2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ef8:	f107 0318 	add.w	r3, r7, #24
 8000efc:	4618      	mov	r0, r3
 8000efe:	f001 ff0f 	bl	8002d20 <HAL_RCCEx_PeriphCLKConfig>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f08:	f7ff ffb0 	bl	8000e6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f10:	4a2a      	ldr	r2, [pc, #168]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f12:	f043 0302 	orr.w	r3, r3, #2
 8000f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f18:	4b28      	ldr	r3, [pc, #160]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1c:	f003 0302 	and.w	r3, r3, #2
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f24:	4b25      	ldr	r3, [pc, #148]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f28:	4a24      	ldr	r2, [pc, #144]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f30:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000f3c:	f001 f80c 	bl	8001f58 <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 8000f40:	2340      	movs	r3, #64	@ 0x40
 8000f42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f46:	2312      	movs	r3, #18
 8000f48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f52:	2303      	movs	r3, #3
 8000f54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f58:	2304      	movs	r3, #4
 8000f5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000f62:	4619      	mov	r1, r3
 8000f64:	4816      	ldr	r0, [pc, #88]	@ (8000fc0 <HAL_I2C_MspInit+0x100>)
 8000f66:	f000 fc57 	bl	8001818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8000f6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f72:	2312      	movs	r3, #18
 8000f74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f84:	2304      	movs	r3, #4
 8000f86:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8000f8a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000f8e:	4619      	mov	r1, r3
 8000f90:	480c      	ldr	r0, [pc, #48]	@ (8000fc4 <HAL_I2C_MspInit+0x104>)
 8000f92:	f000 fc41 	bl	8001818 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9a:	4a08      	ldr	r2, [pc, #32]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fa6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000fae:	bf00      	nop
 8000fb0:	37c8      	adds	r7, #200	@ 0xc8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40005400 	.word	0x40005400
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	48000400 	.word	0x48000400
 8000fc4:	48001800 	.word	0x48001800

08000fc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	@ 0x28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a25      	ldr	r2, [pc, #148]	@ (800107c <HAL_SPI_MspInit+0xb4>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d144      	bne.n	8001074 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fea:	4b25      	ldr	r3, [pc, #148]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8000fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fee:	4a24      	ldr	r2, [pc, #144]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8000ff0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ff6:	4b22      	ldr	r3, [pc, #136]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8000ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001002:	4b1f      	ldr	r3, [pc, #124]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001006:	4a1e      	ldr	r2, [pc, #120]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800100c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100e:	4b1c      	ldr	r3, [pc, #112]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101a:	4b19      	ldr	r3, [pc, #100]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101e:	4a18      	ldr	r2, [pc, #96]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001020:	f043 0302 	orr.w	r3, r3, #2
 8001024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001026:	4b16      	ldr	r3, [pc, #88]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 8001032:	2301      	movs	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	2302      	movs	r3, #2
 8001038:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	2303      	movs	r3, #3
 8001040:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001042:	2305      	movs	r3, #5
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	4619      	mov	r1, r3
 800104c:	480d      	ldr	r0, [pc, #52]	@ (8001084 <HAL_SPI_MspInit+0xbc>)
 800104e:	f000 fbe3 	bl	8001818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 8001052:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001060:	2303      	movs	r3, #3
 8001062:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001064:	2305      	movs	r3, #5
 8001066:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	4619      	mov	r1, r3
 800106e:	4806      	ldr	r0, [pc, #24]	@ (8001088 <HAL_SPI_MspInit+0xc0>)
 8001070:	f000 fbd2 	bl	8001818 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001074:	bf00      	nop
 8001076:	3728      	adds	r7, #40	@ 0x28
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40003800 	.word	0x40003800
 8001080:	40021000 	.word	0x40021000
 8001084:	48002000 	.word	0x48002000
 8001088:	48000400 	.word	0x48000400

0800108c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b0b4      	sub	sp, #208	@ 0xd0
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a4:	f107 0320 	add.w	r3, r7, #32
 80010a8:	229c      	movs	r2, #156	@ 0x9c
 80010aa:	2100      	movs	r1, #0
 80010ac:	4618      	mov	r0, r3
 80010ae:	f007 fc9f 	bl	80089f0 <memset>
  if(huart->Instance==USART2)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a54      	ldr	r2, [pc, #336]	@ (8001208 <HAL_UART_MspInit+0x17c>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d13c      	bne.n	8001136 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010bc:	2302      	movs	r3, #2
 80010be:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010c4:	f107 0320 	add.w	r3, r7, #32
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 fe29 	bl	8002d20 <HAL_RCCEx_PeriphCLKConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010d4:	f7ff feca 	bl	8000e6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010d8:	4b4c      	ldr	r3, [pc, #304]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010dc:	4a4b      	ldr	r2, [pc, #300]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80010e4:	4b49      	ldr	r3, [pc, #292]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ec:	61fb      	str	r3, [r7, #28]
 80010ee:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f0:	4b46      	ldr	r3, [pc, #280]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f4:	4a45      	ldr	r2, [pc, #276]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010fc:	4b43      	ldr	r3, [pc, #268]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	61bb      	str	r3, [r7, #24]
 8001106:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 8001108:	230c      	movs	r3, #12
 800110a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110e:	2302      	movs	r3, #2
 8001110:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001120:	2307      	movs	r3, #7
 8001122:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001126:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800112a:	4619      	mov	r1, r3
 800112c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001130:	f000 fb72 	bl	8001818 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001134:	e063      	b.n	80011fe <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART3)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a35      	ldr	r2, [pc, #212]	@ (8001210 <HAL_UART_MspInit+0x184>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d15e      	bne.n	80011fe <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001140:	2304      	movs	r3, #4
 8001142:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001144:	2300      	movs	r3, #0
 8001146:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001148:	f107 0320 	add.w	r3, r7, #32
 800114c:	4618      	mov	r0, r3
 800114e:	f001 fde7 	bl	8002d20 <HAL_RCCEx_PeriphCLKConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001158:	f7ff fe88 	bl	8000e6c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800115c:	4b2b      	ldr	r3, [pc, #172]	@ (800120c <HAL_UART_MspInit+0x180>)
 800115e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001160:	4a2a      	ldr	r2, [pc, #168]	@ (800120c <HAL_UART_MspInit+0x180>)
 8001162:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001166:	6593      	str	r3, [r2, #88]	@ 0x58
 8001168:	4b28      	ldr	r3, [pc, #160]	@ (800120c <HAL_UART_MspInit+0x180>)
 800116a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001170:	617b      	str	r3, [r7, #20]
 8001172:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001174:	4b25      	ldr	r3, [pc, #148]	@ (800120c <HAL_UART_MspInit+0x180>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	4a24      	ldr	r2, [pc, #144]	@ (800120c <HAL_UART_MspInit+0x180>)
 800117a:	f043 0301 	orr.w	r3, r3, #1
 800117e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001180:	4b22      	ldr	r3, [pc, #136]	@ (800120c <HAL_UART_MspInit+0x180>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800118c:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <HAL_UART_MspInit+0x180>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	4a1e      	ldr	r2, [pc, #120]	@ (800120c <HAL_UART_MspInit+0x180>)
 8001192:	f043 0302 	orr.w	r3, r3, #2
 8001196:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001198:	4b1c      	ldr	r3, [pc, #112]	@ (800120c <HAL_UART_MspInit+0x180>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_RTS_Pin;
 80011a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ac:	2302      	movs	r3, #2
 80011ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b8:	2303      	movs	r3, #3
 80011ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011be:	2307      	movs	r3, #7
 80011c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80011c8:	4619      	mov	r1, r3
 80011ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ce:	f000 fb23 	bl	8001818 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 80011d2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011da:	2302      	movs	r3, #2
 80011dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011ec:	2307      	movs	r3, #7
 80011ee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f2:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80011f6:	4619      	mov	r1, r3
 80011f8:	4806      	ldr	r0, [pc, #24]	@ (8001214 <HAL_UART_MspInit+0x188>)
 80011fa:	f000 fb0d 	bl	8001818 <HAL_GPIO_Init>
}
 80011fe:	bf00      	nop
 8001200:	37d0      	adds	r7, #208	@ 0xd0
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40004400 	.word	0x40004400
 800120c:	40021000 	.word	0x40021000
 8001210:	40004800 	.word	0x40004800
 8001214:	48000400 	.word	0x48000400

08001218 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800122c:	4b32      	ldr	r3, [pc, #200]	@ (80012f8 <HAL_FMC_MspInit+0xe0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d15d      	bne.n	80012f0 <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 8001234:	4b30      	ldr	r3, [pc, #192]	@ (80012f8 <HAL_FMC_MspInit+0xe0>)
 8001236:	2201      	movs	r2, #1
 8001238:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800123a:	4b30      	ldr	r3, [pc, #192]	@ (80012fc <HAL_FMC_MspInit+0xe4>)
 800123c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800123e:	4a2f      	ldr	r2, [pc, #188]	@ (80012fc <HAL_FMC_MspInit+0xe4>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6513      	str	r3, [r2, #80]	@ 0x50
 8001246:	4b2d      	ldr	r3, [pc, #180]	@ (80012fc <HAL_FMC_MspInit+0xe4>)
 8001248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	603b      	str	r3, [r7, #0]
 8001250:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 8001252:	f64f 739b 	movw	r3, #65435	@ 0xff9b
 8001256:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001260:	2303      	movs	r3, #3
 8001262:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001264:	230c      	movs	r3, #12
 8001266:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	4619      	mov	r1, r3
 800126c:	4824      	ldr	r0, [pc, #144]	@ (8001300 <HAL_FMC_MspInit+0xe8>)
 800126e:	f000 fad3 	bl	8001818 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 8001272:	f64f 73fb 	movw	r3, #65531	@ 0xfffb
 8001276:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001280:	2303      	movs	r3, #3
 8001282:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001284:	230c      	movs	r3, #12
 8001286:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	4619      	mov	r1, r3
 800128c:	481d      	ldr	r0, [pc, #116]	@ (8001304 <HAL_FMC_MspInit+0xec>)
 800128e:	f000 fac3 	bl	8001818 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 8001292:	2380      	movs	r3, #128	@ 0x80
 8001294:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129e:	2303      	movs	r3, #3
 80012a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012a2:	230c      	movs	r3, #12
 80012a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	4619      	mov	r1, r3
 80012aa:	4817      	ldr	r0, [pc, #92]	@ (8001308 <HAL_FMC_MspInit+0xf0>)
 80012ac:	f000 fab4 	bl	8001818 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 80012b0:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 80012b4:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b6:	2302      	movs	r3, #2
 80012b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012be:	2303      	movs	r3, #3
 80012c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012c2:	230c      	movs	r3, #12
 80012c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	4619      	mov	r1, r3
 80012ca:	4810      	ldr	r0, [pc, #64]	@ (800130c <HAL_FMC_MspInit+0xf4>)
 80012cc:	f000 faa4 	bl	8001818 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 80012d0:	233f      	movs	r3, #63	@ 0x3f
 80012d2:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012e0:	230c      	movs	r3, #12
 80012e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	4619      	mov	r1, r3
 80012e8:	4809      	ldr	r0, [pc, #36]	@ (8001310 <HAL_FMC_MspInit+0xf8>)
 80012ea:	f000 fa95 	bl	8001818 <HAL_GPIO_Init>
 80012ee:	e000      	b.n	80012f2 <HAL_FMC_MspInit+0xda>
    return;
 80012f0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000a80 	.word	0x20000a80
 80012fc:	40021000 	.word	0x40021000
 8001300:	48001000 	.word	0x48001000
 8001304:	48000c00 	.word	0x48000c00
 8001308:	48000400 	.word	0x48000400
 800130c:	48001400 	.word	0x48001400
 8001310:	48001800 	.word	0x48001800

08001314 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800131c:	f7ff ff7c 	bl	8001218 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b0b0      	sub	sp, #192	@ 0xc0
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001330:	f107 0310 	add.w	r3, r7, #16
 8001334:	229c      	movs	r2, #156	@ 0x9c
 8001336:	2100      	movs	r1, #0
 8001338:	4618      	mov	r0, r3
 800133a:	f007 fb59 	bl	80089f0 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a32      	ldr	r2, [pc, #200]	@ (800140c <HAL_SAI_MspInit+0xe4>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d15d      	bne.n	8001404 <HAL_SAI_MspInit+0xdc>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001348:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800134c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800134e:	2300      	movs	r3, #0
 8001350:	67fb      	str	r3, [r7, #124]	@ 0x7c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001352:	2301      	movs	r3, #1
 8001354:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001356:	2301      	movs	r3, #1
 8001358:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800135a:	2310      	movs	r3, #16
 800135c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800135e:	2302      	movs	r3, #2
 8001360:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001362:	2302      	movs	r3, #2
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001366:	2302      	movs	r3, #2
 8001368:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800136a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001370:	f107 0310 	add.w	r3, r7, #16
 8001374:	4618      	mov	r0, r3
 8001376:	f001 fcd3 	bl	8002d20 <HAL_RCCEx_PeriphCLKConfig>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 8001380:	f7ff fd74 	bl	8000e6c <Error_Handler>
    }

    if (SAI1_client == 0)
 8001384:	4b22      	ldr	r3, [pc, #136]	@ (8001410 <HAL_SAI_MspInit+0xe8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d10b      	bne.n	80013a4 <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800138c:	4b21      	ldr	r3, [pc, #132]	@ (8001414 <HAL_SAI_MspInit+0xec>)
 800138e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001390:	4a20      	ldr	r2, [pc, #128]	@ (8001414 <HAL_SAI_MspInit+0xec>)
 8001392:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001396:	6613      	str	r3, [r2, #96]	@ 0x60
 8001398:	4b1e      	ldr	r3, [pc, #120]	@ (8001414 <HAL_SAI_MspInit+0xec>)
 800139a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800139c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 80013a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001410 <HAL_SAI_MspInit+0xe8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	3301      	adds	r3, #1
 80013aa:	4a19      	ldr	r2, [pc, #100]	@ (8001410 <HAL_SAI_MspInit+0xe8>)
 80013ac:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PB9     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PE5     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 80013ae:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80013b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013c8:	230d      	movs	r3, #13
 80013ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80013d2:	4619      	mov	r1, r3
 80013d4:	4810      	ldr	r0, [pc, #64]	@ (8001418 <HAL_SAI_MspInit+0xf0>)
 80013d6:	f000 fa1f 	bl	8001818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 80013da:	2364      	movs	r3, #100	@ 0x64
 80013dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e0:	2302      	movs	r3, #2
 80013e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013f2:	230d      	movs	r3, #13
 80013f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013f8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80013fc:	4619      	mov	r1, r3
 80013fe:	4807      	ldr	r0, [pc, #28]	@ (800141c <HAL_SAI_MspInit+0xf4>)
 8001400:	f000 fa0a 	bl	8001818 <HAL_GPIO_Init>

    }
}
 8001404:	bf00      	nop
 8001406:	37c0      	adds	r7, #192	@ 0xc0
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40015404 	.word	0x40015404
 8001410:	20000a84 	.word	0x20000a84
 8001414:	40021000 	.word	0x40021000
 8001418:	48000400 	.word	0x48000400
 800141c:	48001000 	.word	0x48001000

08001420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <NMI_Handler+0x4>

08001428 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <HardFault_Handler+0x4>

08001430 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <MemManage_Handler+0x4>

08001438 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <BusFault_Handler+0x4>

08001440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <UsageFault_Handler+0x4>

08001448 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001476:	f000 f8c9 	bl	800160c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001488:	4a14      	ldr	r2, [pc, #80]	@ (80014dc <_sbrk+0x5c>)
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <_sbrk+0x60>)
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <_sbrk+0x64>)
 800149e:	4a12      	ldr	r2, [pc, #72]	@ (80014e8 <_sbrk+0x68>)
 80014a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d207      	bcs.n	80014c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b0:	f007 fafc 	bl	8008aac <__errno>
 80014b4:	4603      	mov	r3, r0
 80014b6:	220c      	movs	r2, #12
 80014b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	e009      	b.n	80014d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <_sbrk+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c6:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <_sbrk+0x64>)
 80014d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014d2:	68fb      	ldr	r3, [r7, #12]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	200a0000 	.word	0x200a0000
 80014e0:	00000800 	.word	0x00000800
 80014e4:	20000a88 	.word	0x20000a88
 80014e8:	20040000 	.word	0x20040000

080014ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <SystemInit+0x20>)
 80014f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f6:	4a05      	ldr	r2, [pc, #20]	@ (800150c <SystemInit+0x20>)
 80014f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001510:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001548 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001514:	f7ff ffea 	bl	80014ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001518:	480c      	ldr	r0, [pc, #48]	@ (800154c <LoopForever+0x6>)
  ldr r1, =_edata
 800151a:	490d      	ldr	r1, [pc, #52]	@ (8001550 <LoopForever+0xa>)
  ldr r2, =_sidata
 800151c:	4a0d      	ldr	r2, [pc, #52]	@ (8001554 <LoopForever+0xe>)
  movs r3, #0
 800151e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001520:	e002      	b.n	8001528 <LoopCopyDataInit>

08001522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001526:	3304      	adds	r3, #4

08001528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800152a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800152c:	d3f9      	bcc.n	8001522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800152e:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001530:	4c0a      	ldr	r4, [pc, #40]	@ (800155c <LoopForever+0x16>)
  movs r3, #0
 8001532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001534:	e001      	b.n	800153a <LoopFillZerobss>

08001536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001538:	3204      	adds	r2, #4

0800153a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800153a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800153c:	d3fb      	bcc.n	8001536 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800153e:	f007 fabb 	bl	8008ab8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001542:	f7ff f825 	bl	8000590 <main>

08001546 <LoopForever>:

LoopForever:
    b LoopForever
 8001546:	e7fe      	b.n	8001546 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001548:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800154c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001550:	2000079c 	.word	0x2000079c
  ldr r2, =_sidata
 8001554:	0800c294 	.word	0x0800c294
  ldr r2, =_sbss
 8001558:	200007a0 	.word	0x200007a0
  ldr r4, =_ebss
 800155c:	20000e0c 	.word	0x20000e0c

08001560 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001560:	e7fe      	b.n	8001560 <ADC1_IRQHandler>

08001562 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001568:	2300      	movs	r3, #0
 800156a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156c:	2003      	movs	r0, #3
 800156e:	f000 f91f 	bl	80017b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001572:	2000      	movs	r0, #0
 8001574:	f000 f80e 	bl	8001594 <HAL_InitTick>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d002      	beq.n	8001584 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	71fb      	strb	r3, [r7, #7]
 8001582:	e001      	b.n	8001588 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001584:	f7ff fc78 	bl	8000e78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001588:	79fb      	ldrb	r3, [r7, #7]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015a0:	4b17      	ldr	r3, [pc, #92]	@ (8001600 <HAL_InitTick+0x6c>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d023      	beq.n	80015f0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015a8:	4b16      	ldr	r3, [pc, #88]	@ (8001604 <HAL_InitTick+0x70>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <HAL_InitTick+0x6c>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	4619      	mov	r1, r3
 80015b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 f91d 	bl	80017fe <HAL_SYSTICK_Config>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d10f      	bne.n	80015ea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b0f      	cmp	r3, #15
 80015ce:	d809      	bhi.n	80015e4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d0:	2200      	movs	r2, #0
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	f04f 30ff 	mov.w	r0, #4294967295
 80015d8:	f000 f8f5 	bl	80017c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001608 <HAL_InitTick+0x74>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6013      	str	r3, [r2, #0]
 80015e2:	e007      	b.n	80015f4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	73fb      	strb	r3, [r7, #15]
 80015e8:	e004      	b.n	80015f4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	73fb      	strb	r3, [r7, #15]
 80015ee:	e001      	b.n	80015f4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20000008 	.word	0x20000008
 8001604:	20000000 	.word	0x20000000
 8001608:	20000004 	.word	0x20000004

0800160c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001610:	4b06      	ldr	r3, [pc, #24]	@ (800162c <HAL_IncTick+0x20>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	461a      	mov	r2, r3
 8001616:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <HAL_IncTick+0x24>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4413      	add	r3, r2
 800161c:	4a04      	ldr	r2, [pc, #16]	@ (8001630 <HAL_IncTick+0x24>)
 800161e:	6013      	str	r3, [r2, #0]
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000008 	.word	0x20000008
 8001630:	20000a8c 	.word	0x20000a8c

08001634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  return uwTick;
 8001638:	4b03      	ldr	r3, [pc, #12]	@ (8001648 <HAL_GetTick+0x14>)
 800163a:	681b      	ldr	r3, [r3, #0]
}
 800163c:	4618      	mov	r0, r3
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	20000a8c 	.word	0x20000a8c

0800164c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800165c:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <__NVIC_SetPriorityGrouping+0x44>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001662:	68ba      	ldr	r2, [r7, #8]
 8001664:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001668:	4013      	ands	r3, r2
 800166a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001674:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800167c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800167e:	4a04      	ldr	r2, [pc, #16]	@ (8001690 <__NVIC_SetPriorityGrouping+0x44>)
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	60d3      	str	r3, [r2, #12]
}
 8001684:	bf00      	nop
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001698:	4b04      	ldr	r3, [pc, #16]	@ (80016ac <__NVIC_GetPriorityGrouping+0x18>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	0a1b      	lsrs	r3, r3, #8
 800169e:	f003 0307 	and.w	r3, r3, #7
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	6039      	str	r1, [r7, #0]
 80016ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	db0a      	blt.n	80016da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	b2da      	uxtb	r2, r3
 80016c8:	490c      	ldr	r1, [pc, #48]	@ (80016fc <__NVIC_SetPriority+0x4c>)
 80016ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ce:	0112      	lsls	r2, r2, #4
 80016d0:	b2d2      	uxtb	r2, r2
 80016d2:	440b      	add	r3, r1
 80016d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016d8:	e00a      	b.n	80016f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	4908      	ldr	r1, [pc, #32]	@ (8001700 <__NVIC_SetPriority+0x50>)
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	f003 030f 	and.w	r3, r3, #15
 80016e6:	3b04      	subs	r3, #4
 80016e8:	0112      	lsls	r2, r2, #4
 80016ea:	b2d2      	uxtb	r2, r2
 80016ec:	440b      	add	r3, r1
 80016ee:	761a      	strb	r2, [r3, #24]
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	e000e100 	.word	0xe000e100
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001704:	b480      	push	{r7}
 8001706:	b089      	sub	sp, #36	@ 0x24
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f003 0307 	and.w	r3, r3, #7
 8001716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	f1c3 0307 	rsb	r3, r3, #7
 800171e:	2b04      	cmp	r3, #4
 8001720:	bf28      	it	cs
 8001722:	2304      	movcs	r3, #4
 8001724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	3304      	adds	r3, #4
 800172a:	2b06      	cmp	r3, #6
 800172c:	d902      	bls.n	8001734 <NVIC_EncodePriority+0x30>
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	3b03      	subs	r3, #3
 8001732:	e000      	b.n	8001736 <NVIC_EncodePriority+0x32>
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001738:	f04f 32ff 	mov.w	r2, #4294967295
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	43da      	mvns	r2, r3
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	401a      	ands	r2, r3
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800174c:	f04f 31ff 	mov.w	r1, #4294967295
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	fa01 f303 	lsl.w	r3, r1, r3
 8001756:	43d9      	mvns	r1, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800175c:	4313      	orrs	r3, r2
         );
}
 800175e:	4618      	mov	r0, r3
 8001760:	3724      	adds	r7, #36	@ 0x24
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
	...

0800176c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3b01      	subs	r3, #1
 8001778:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800177c:	d301      	bcc.n	8001782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800177e:	2301      	movs	r3, #1
 8001780:	e00f      	b.n	80017a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001782:	4a0a      	ldr	r2, [pc, #40]	@ (80017ac <SysTick_Config+0x40>)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3b01      	subs	r3, #1
 8001788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800178a:	210f      	movs	r1, #15
 800178c:	f04f 30ff 	mov.w	r0, #4294967295
 8001790:	f7ff ff8e 	bl	80016b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001794:	4b05      	ldr	r3, [pc, #20]	@ (80017ac <SysTick_Config+0x40>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800179a:	4b04      	ldr	r3, [pc, #16]	@ (80017ac <SysTick_Config+0x40>)
 800179c:	2207      	movs	r2, #7
 800179e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	e000e010 	.word	0xe000e010

080017b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff ff47 	bl	800164c <__NVIC_SetPriorityGrouping>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b086      	sub	sp, #24
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	4603      	mov	r3, r0
 80017ce:	60b9      	str	r1, [r7, #8]
 80017d0:	607a      	str	r2, [r7, #4]
 80017d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017d8:	f7ff ff5c 	bl	8001694 <__NVIC_GetPriorityGrouping>
 80017dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	6978      	ldr	r0, [r7, #20]
 80017e4:	f7ff ff8e 	bl	8001704 <NVIC_EncodePriority>
 80017e8:	4602      	mov	r2, r0
 80017ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ee:	4611      	mov	r1, r2
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ff5d 	bl	80016b0 <__NVIC_SetPriority>
}
 80017f6:	bf00      	nop
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff ffb0 	bl	800176c <SysTick_Config>
 800180c:	4603      	mov	r3, r0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001818:	b480      	push	{r7}
 800181a:	b087      	sub	sp, #28
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001826:	e166      	b.n	8001af6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	2101      	movs	r1, #1
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	fa01 f303 	lsl.w	r3, r1, r3
 8001834:	4013      	ands	r3, r2
 8001836:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2b00      	cmp	r3, #0
 800183c:	f000 8158 	beq.w	8001af0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f003 0303 	and.w	r3, r3, #3
 8001848:	2b01      	cmp	r3, #1
 800184a:	d005      	beq.n	8001858 <HAL_GPIO_Init+0x40>
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 0303 	and.w	r3, r3, #3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d130      	bne.n	80018ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	2203      	movs	r2, #3
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	43db      	mvns	r3, r3
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	4013      	ands	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	68da      	ldr	r2, [r3, #12]
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	4313      	orrs	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800188e:	2201      	movs	r2, #1
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43db      	mvns	r3, r3
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	4013      	ands	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	091b      	lsrs	r3, r3, #4
 80018a4:	f003 0201 	and.w	r2, r3, #1
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f003 0303 	and.w	r3, r3, #3
 80018c2:	2b03      	cmp	r3, #3
 80018c4:	d017      	beq.n	80018f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	2203      	movs	r2, #3
 80018d2:	fa02 f303 	lsl.w	r3, r2, r3
 80018d6:	43db      	mvns	r3, r3
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	4013      	ands	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	689a      	ldr	r2, [r3, #8]
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 0303 	and.w	r3, r3, #3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d123      	bne.n	800194a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	08da      	lsrs	r2, r3, #3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3208      	adds	r2, #8
 800190a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800190e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	220f      	movs	r2, #15
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	43db      	mvns	r3, r3
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4013      	ands	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	691a      	ldr	r2, [r3, #16]
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	f003 0307 	and.w	r3, r3, #7
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4313      	orrs	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	08da      	lsrs	r2, r3, #3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3208      	adds	r2, #8
 8001944:	6939      	ldr	r1, [r7, #16]
 8001946:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	2203      	movs	r2, #3
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43db      	mvns	r3, r3
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	4013      	ands	r3, r2
 8001960:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f003 0203 	and.w	r2, r3, #3
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	4313      	orrs	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001986:	2b00      	cmp	r3, #0
 8001988:	f000 80b2 	beq.w	8001af0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800198c:	4b61      	ldr	r3, [pc, #388]	@ (8001b14 <HAL_GPIO_Init+0x2fc>)
 800198e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001990:	4a60      	ldr	r2, [pc, #384]	@ (8001b14 <HAL_GPIO_Init+0x2fc>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	6613      	str	r3, [r2, #96]	@ 0x60
 8001998:	4b5e      	ldr	r3, [pc, #376]	@ (8001b14 <HAL_GPIO_Init+0x2fc>)
 800199a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	60bb      	str	r3, [r7, #8]
 80019a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019a4:	4a5c      	ldr	r2, [pc, #368]	@ (8001b18 <HAL_GPIO_Init+0x300>)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	089b      	lsrs	r3, r3, #2
 80019aa:	3302      	adds	r3, #2
 80019ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	f003 0303 	and.w	r3, r3, #3
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	220f      	movs	r2, #15
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80019ce:	d02b      	beq.n	8001a28 <HAL_GPIO_Init+0x210>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4a52      	ldr	r2, [pc, #328]	@ (8001b1c <HAL_GPIO_Init+0x304>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d025      	beq.n	8001a24 <HAL_GPIO_Init+0x20c>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	4a51      	ldr	r2, [pc, #324]	@ (8001b20 <HAL_GPIO_Init+0x308>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d01f      	beq.n	8001a20 <HAL_GPIO_Init+0x208>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a50      	ldr	r2, [pc, #320]	@ (8001b24 <HAL_GPIO_Init+0x30c>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d019      	beq.n	8001a1c <HAL_GPIO_Init+0x204>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4a4f      	ldr	r2, [pc, #316]	@ (8001b28 <HAL_GPIO_Init+0x310>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d013      	beq.n	8001a18 <HAL_GPIO_Init+0x200>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a4e      	ldr	r2, [pc, #312]	@ (8001b2c <HAL_GPIO_Init+0x314>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d00d      	beq.n	8001a14 <HAL_GPIO_Init+0x1fc>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4a4d      	ldr	r2, [pc, #308]	@ (8001b30 <HAL_GPIO_Init+0x318>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d007      	beq.n	8001a10 <HAL_GPIO_Init+0x1f8>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4a4c      	ldr	r2, [pc, #304]	@ (8001b34 <HAL_GPIO_Init+0x31c>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d101      	bne.n	8001a0c <HAL_GPIO_Init+0x1f4>
 8001a08:	2307      	movs	r3, #7
 8001a0a:	e00e      	b.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	e00c      	b.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a10:	2306      	movs	r3, #6
 8001a12:	e00a      	b.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a14:	2305      	movs	r3, #5
 8001a16:	e008      	b.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a18:	2304      	movs	r3, #4
 8001a1a:	e006      	b.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e004      	b.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a20:	2302      	movs	r3, #2
 8001a22:	e002      	b.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <HAL_GPIO_Init+0x212>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	f002 0203 	and.w	r2, r2, #3
 8001a30:	0092      	lsls	r2, r2, #2
 8001a32:	4093      	lsls	r3, r2
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a3a:	4937      	ldr	r1, [pc, #220]	@ (8001b18 <HAL_GPIO_Init+0x300>)
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	089b      	lsrs	r3, r3, #2
 8001a40:	3302      	adds	r3, #2
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a48:	4b3b      	ldr	r3, [pc, #236]	@ (8001b38 <HAL_GPIO_Init+0x320>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	43db      	mvns	r3, r3
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	4013      	ands	r3, r2
 8001a56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d003      	beq.n	8001a6c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a6c:	4a32      	ldr	r2, [pc, #200]	@ (8001b38 <HAL_GPIO_Init+0x320>)
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a72:	4b31      	ldr	r3, [pc, #196]	@ (8001b38 <HAL_GPIO_Init+0x320>)
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d003      	beq.n	8001a96 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a96:	4a28      	ldr	r2, [pc, #160]	@ (8001b38 <HAL_GPIO_Init+0x320>)
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a9c:	4b26      	ldr	r3, [pc, #152]	@ (8001b38 <HAL_GPIO_Init+0x320>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8001b38 <HAL_GPIO_Init+0x320>)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <HAL_GPIO_Init+0x320>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001aea:	4a13      	ldr	r2, [pc, #76]	@ (8001b38 <HAL_GPIO_Init+0x320>)
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	3301      	adds	r3, #1
 8001af4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	fa22 f303 	lsr.w	r3, r2, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f47f ae91 	bne.w	8001828 <HAL_GPIO_Init+0x10>
  }
}
 8001b06:	bf00      	nop
 8001b08:	bf00      	nop
 8001b0a:	371c      	adds	r7, #28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40010000 	.word	0x40010000
 8001b1c:	48000400 	.word	0x48000400
 8001b20:	48000800 	.word	0x48000800
 8001b24:	48000c00 	.word	0x48000c00
 8001b28:	48001000 	.word	0x48001000
 8001b2c:	48001400 	.word	0x48001400
 8001b30:	48001800 	.word	0x48001800
 8001b34:	48001c00 	.word	0x48001c00
 8001b38:	40010400 	.word	0x40010400

08001b3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	807b      	strh	r3, [r7, #2]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b4c:	787b      	ldrb	r3, [r7, #1]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b52:	887a      	ldrh	r2, [r7, #2]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b58:	e002      	b.n	8001b60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b5a:	887a      	ldrh	r2, [r7, #2]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e08d      	b.n	8001c9a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d106      	bne.n	8001b98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff f994 	bl	8000ec0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2224      	movs	r2, #36	@ 0x24
 8001b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 0201 	bic.w	r2, r2, #1
 8001bae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001bbc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001bcc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d107      	bne.n	8001be6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	e006      	b.n	8001bf4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689a      	ldr	r2, [r3, #8]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001bf2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d108      	bne.n	8001c0e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	685a      	ldr	r2, [r3, #4]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	e007      	b.n	8001c1e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c1c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c30:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68da      	ldr	r2, [r3, #12]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c40:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	691a      	ldr	r2, [r3, #16]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	695b      	ldr	r3, [r3, #20]
 8001c4a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	69d9      	ldr	r1, [r3, #28]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a1a      	ldr	r2, [r3, #32]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f042 0201 	orr.w	r2, r2, #1
 8001c7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2220      	movs	r2, #32
 8001c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
 8001caa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	2b20      	cmp	r3, #32
 8001cb6:	d138      	bne.n	8001d2a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d101      	bne.n	8001cc6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	e032      	b.n	8001d2c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2224      	movs	r2, #36	@ 0x24
 8001cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0201 	bic.w	r2, r2, #1
 8001ce4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001cf4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6819      	ldr	r1, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	430a      	orrs	r2, r1
 8001d04:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f042 0201 	orr.w	r2, r2, #1
 8001d14:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2220      	movs	r2, #32
 8001d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001d26:	2300      	movs	r3, #0
 8001d28:	e000      	b.n	8001d2c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001d2a:	2302      	movs	r3, #2
  }
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b20      	cmp	r3, #32
 8001d4c:	d139      	bne.n	8001dc2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d101      	bne.n	8001d5c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e033      	b.n	8001dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2224      	movs	r2, #36	@ 0x24
 8001d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0201 	bic.w	r2, r2, #1
 8001d7a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001d8a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 0201 	orr.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2220      	movs	r2, #32
 8001db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	e000      	b.n	8001dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001dc2:	2302      	movs	r3, #2
  }
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <HAL_PWREx_GetVoltageRange+0x3c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ddc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001de0:	d102      	bne.n	8001de8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001de2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001de6:	e00b      	b.n	8001e00 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001de8:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <HAL_PWREx_GetVoltageRange+0x3c>)
 8001dea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001df6:	d102      	bne.n	8001dfe <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001df8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dfc:	e000      	b.n	8001e00 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001dfe:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40007000 	.word	0x40007000

08001e10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d141      	bne.n	8001ea2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e1e:	4b4b      	ldr	r3, [pc, #300]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e2a:	d131      	bne.n	8001e90 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e2c:	4b47      	ldr	r3, [pc, #284]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e32:	4a46      	ldr	r2, [pc, #280]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e3c:	4b43      	ldr	r3, [pc, #268]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e44:	4a41      	ldr	r2, [pc, #260]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001e4c:	4b40      	ldr	r3, [pc, #256]	@ (8001f50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2232      	movs	r2, #50	@ 0x32
 8001e52:	fb02 f303 	mul.w	r3, r2, r3
 8001e56:	4a3f      	ldr	r2, [pc, #252]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e58:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5c:	0c9b      	lsrs	r3, r3, #18
 8001e5e:	3301      	adds	r3, #1
 8001e60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e62:	e002      	b.n	8001e6a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	3b01      	subs	r3, #1
 8001e68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e6a:	4b38      	ldr	r3, [pc, #224]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e6c:	695b      	ldr	r3, [r3, #20]
 8001e6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e76:	d102      	bne.n	8001e7e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1f2      	bne.n	8001e64 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e7e:	4b33      	ldr	r3, [pc, #204]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e8a:	d158      	bne.n	8001f3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e057      	b.n	8001f40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e90:	4b2e      	ldr	r3, [pc, #184]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e96:	4a2d      	ldr	r2, [pc, #180]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001ea0:	e04d      	b.n	8001f3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ea8:	d141      	bne.n	8001f2e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001eaa:	4b28      	ldr	r3, [pc, #160]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001eb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb6:	d131      	bne.n	8001f1c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001eb8:	4b24      	ldr	r3, [pc, #144]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ebe:	4a23      	ldr	r2, [pc, #140]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ec4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ec8:	4b20      	ldr	r3, [pc, #128]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ed0:	4a1e      	ldr	r2, [pc, #120]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ed2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ed6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2232      	movs	r2, #50	@ 0x32
 8001ede:	fb02 f303 	mul.w	r3, r2, r3
 8001ee2:	4a1c      	ldr	r2, [pc, #112]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee8:	0c9b      	lsrs	r3, r3, #18
 8001eea:	3301      	adds	r3, #1
 8001eec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001eee:	e002      	b.n	8001ef6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ef6:	4b15      	ldr	r3, [pc, #84]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f02:	d102      	bne.n	8001f0a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f2      	bne.n	8001ef0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f16:	d112      	bne.n	8001f3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e011      	b.n	8001f40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f22:	4a0a      	ldr	r2, [pc, #40]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001f2c:	e007      	b.n	8001f3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f2e:	4b07      	ldr	r3, [pc, #28]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f36:	4a05      	ldr	r2, [pc, #20]	@ (8001f4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f3c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3714      	adds	r7, #20
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	40007000 	.word	0x40007000
 8001f50:	20000000 	.word	0x20000000
 8001f54:	431bde83 	.word	0x431bde83

08001f58 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001f5c:	4b05      	ldr	r3, [pc, #20]	@ (8001f74 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	4a04      	ldr	r2, [pc, #16]	@ (8001f74 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f66:	6053      	str	r3, [r2, #4]
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40007000 	.word	0x40007000

08001f78 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b088      	sub	sp, #32
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d102      	bne.n	8001f8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	f000 bc08 	b.w	800279c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f8c:	4b96      	ldr	r3, [pc, #600]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 030c 	and.w	r3, r3, #12
 8001f94:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f96:	4b94      	ldr	r3, [pc, #592]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	f003 0303 	and.w	r3, r3, #3
 8001f9e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0310 	and.w	r3, r3, #16
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	f000 80e4 	beq.w	8002176 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d007      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x4c>
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	2b0c      	cmp	r3, #12
 8001fb8:	f040 808b 	bne.w	80020d2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	f040 8087 	bne.w	80020d2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fc4:	4b88      	ldr	r3, [pc, #544]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d005      	beq.n	8001fdc <HAL_RCC_OscConfig+0x64>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d101      	bne.n	8001fdc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e3df      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a1a      	ldr	r2, [r3, #32]
 8001fe0:	4b81      	ldr	r3, [pc, #516]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0308 	and.w	r3, r3, #8
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d004      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x7e>
 8001fec:	4b7e      	ldr	r3, [pc, #504]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ff4:	e005      	b.n	8002002 <HAL_RCC_OscConfig+0x8a>
 8001ff6:	4b7c      	ldr	r3, [pc, #496]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8001ff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ffc:	091b      	lsrs	r3, r3, #4
 8001ffe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002002:	4293      	cmp	r3, r2
 8002004:	d223      	bcs.n	800204e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a1b      	ldr	r3, [r3, #32]
 800200a:	4618      	mov	r0, r3
 800200c:	f000 fdca 	bl	8002ba4 <RCC_SetFlashLatencyFromMSIRange>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e3c0      	b.n	800279c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800201a:	4b73      	ldr	r3, [pc, #460]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a72      	ldr	r2, [pc, #456]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	4b70      	ldr	r3, [pc, #448]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	496d      	ldr	r1, [pc, #436]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002034:	4313      	orrs	r3, r2
 8002036:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002038:	4b6b      	ldr	r3, [pc, #428]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	69db      	ldr	r3, [r3, #28]
 8002044:	021b      	lsls	r3, r3, #8
 8002046:	4968      	ldr	r1, [pc, #416]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002048:	4313      	orrs	r3, r2
 800204a:	604b      	str	r3, [r1, #4]
 800204c:	e025      	b.n	800209a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800204e:	4b66      	ldr	r3, [pc, #408]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a65      	ldr	r2, [pc, #404]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002054:	f043 0308 	orr.w	r3, r3, #8
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	4b63      	ldr	r3, [pc, #396]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	4960      	ldr	r1, [pc, #384]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002068:	4313      	orrs	r3, r2
 800206a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800206c:	4b5e      	ldr	r3, [pc, #376]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	021b      	lsls	r3, r3, #8
 800207a:	495b      	ldr	r1, [pc, #364]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800207c:	4313      	orrs	r3, r2
 800207e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d109      	bne.n	800209a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	4618      	mov	r0, r3
 800208c:	f000 fd8a 	bl	8002ba4 <RCC_SetFlashLatencyFromMSIRange>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e380      	b.n	800279c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800209a:	f000 fcc1 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 800209e:	4602      	mov	r2, r0
 80020a0:	4b51      	ldr	r3, [pc, #324]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	091b      	lsrs	r3, r3, #4
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	4950      	ldr	r1, [pc, #320]	@ (80021ec <HAL_RCC_OscConfig+0x274>)
 80020ac:	5ccb      	ldrb	r3, [r1, r3]
 80020ae:	f003 031f 	and.w	r3, r3, #31
 80020b2:	fa22 f303 	lsr.w	r3, r2, r3
 80020b6:	4a4e      	ldr	r2, [pc, #312]	@ (80021f0 <HAL_RCC_OscConfig+0x278>)
 80020b8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020ba:	4b4e      	ldr	r3, [pc, #312]	@ (80021f4 <HAL_RCC_OscConfig+0x27c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff fa68 	bl	8001594 <HAL_InitTick>
 80020c4:	4603      	mov	r3, r0
 80020c6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d052      	beq.n	8002174 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80020ce:	7bfb      	ldrb	r3, [r7, #15]
 80020d0:	e364      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d032      	beq.n	8002140 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020da:	4b43      	ldr	r3, [pc, #268]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a42      	ldr	r2, [pc, #264]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020e6:	f7ff faa5 	bl	8001634 <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020ee:	f7ff faa1 	bl	8001634 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e34d      	b.n	800279c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002100:	4b39      	ldr	r3, [pc, #228]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0f0      	beq.n	80020ee <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800210c:	4b36      	ldr	r3, [pc, #216]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a35      	ldr	r2, [pc, #212]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002112:	f043 0308 	orr.w	r3, r3, #8
 8002116:	6013      	str	r3, [r2, #0]
 8002118:	4b33      	ldr	r3, [pc, #204]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	4930      	ldr	r1, [pc, #192]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002126:	4313      	orrs	r3, r2
 8002128:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800212a:	4b2f      	ldr	r3, [pc, #188]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	021b      	lsls	r3, r3, #8
 8002138:	492b      	ldr	r1, [pc, #172]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 800213a:	4313      	orrs	r3, r2
 800213c:	604b      	str	r3, [r1, #4]
 800213e:	e01a      	b.n	8002176 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002140:	4b29      	ldr	r3, [pc, #164]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a28      	ldr	r2, [pc, #160]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002146:	f023 0301 	bic.w	r3, r3, #1
 800214a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800214c:	f7ff fa72 	bl	8001634 <HAL_GetTick>
 8002150:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002154:	f7ff fa6e 	bl	8001634 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e31a      	b.n	800279c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002166:	4b20      	ldr	r3, [pc, #128]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1f0      	bne.n	8002154 <HAL_RCC_OscConfig+0x1dc>
 8002172:	e000      	b.n	8002176 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002174:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	d073      	beq.n	800226a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	2b08      	cmp	r3, #8
 8002186:	d005      	beq.n	8002194 <HAL_RCC_OscConfig+0x21c>
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	2b0c      	cmp	r3, #12
 800218c:	d10e      	bne.n	80021ac <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	2b03      	cmp	r3, #3
 8002192:	d10b      	bne.n	80021ac <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002194:	4b14      	ldr	r3, [pc, #80]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d063      	beq.n	8002268 <HAL_RCC_OscConfig+0x2f0>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d15f      	bne.n	8002268 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e2f7      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021b4:	d106      	bne.n	80021c4 <HAL_RCC_OscConfig+0x24c>
 80021b6:	4b0c      	ldr	r3, [pc, #48]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a0b      	ldr	r2, [pc, #44]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80021bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021c0:	6013      	str	r3, [r2, #0]
 80021c2:	e025      	b.n	8002210 <HAL_RCC_OscConfig+0x298>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021cc:	d114      	bne.n	80021f8 <HAL_RCC_OscConfig+0x280>
 80021ce:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a05      	ldr	r2, [pc, #20]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80021d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021d8:	6013      	str	r3, [r2, #0]
 80021da:	4b03      	ldr	r3, [pc, #12]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a02      	ldr	r2, [pc, #8]	@ (80021e8 <HAL_RCC_OscConfig+0x270>)
 80021e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	e013      	b.n	8002210 <HAL_RCC_OscConfig+0x298>
 80021e8:	40021000 	.word	0x40021000
 80021ec:	08009864 	.word	0x08009864
 80021f0:	20000000 	.word	0x20000000
 80021f4:	20000004 	.word	0x20000004
 80021f8:	4ba0      	ldr	r3, [pc, #640]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a9f      	ldr	r2, [pc, #636]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80021fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002202:	6013      	str	r3, [r2, #0]
 8002204:	4b9d      	ldr	r3, [pc, #628]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a9c      	ldr	r2, [pc, #624]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800220a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800220e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d013      	beq.n	8002240 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002218:	f7ff fa0c 	bl	8001634 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002220:	f7ff fa08 	bl	8001634 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b64      	cmp	r3, #100	@ 0x64
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e2b4      	b.n	800279c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002232:	4b92      	ldr	r3, [pc, #584]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0f0      	beq.n	8002220 <HAL_RCC_OscConfig+0x2a8>
 800223e:	e014      	b.n	800226a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002240:	f7ff f9f8 	bl	8001634 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002248:	f7ff f9f4 	bl	8001634 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b64      	cmp	r3, #100	@ 0x64
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e2a0      	b.n	800279c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800225a:	4b88      	ldr	r3, [pc, #544]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1f0      	bne.n	8002248 <HAL_RCC_OscConfig+0x2d0>
 8002266:	e000      	b.n	800226a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d060      	beq.n	8002338 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	2b04      	cmp	r3, #4
 800227a:	d005      	beq.n	8002288 <HAL_RCC_OscConfig+0x310>
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	2b0c      	cmp	r3, #12
 8002280:	d119      	bne.n	80022b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	2b02      	cmp	r3, #2
 8002286:	d116      	bne.n	80022b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002288:	4b7c      	ldr	r3, [pc, #496]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002290:	2b00      	cmp	r3, #0
 8002292:	d005      	beq.n	80022a0 <HAL_RCC_OscConfig+0x328>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e27d      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a0:	4b76      	ldr	r3, [pc, #472]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	061b      	lsls	r3, r3, #24
 80022ae:	4973      	ldr	r1, [pc, #460]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022b4:	e040      	b.n	8002338 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d023      	beq.n	8002306 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022be:	4b6f      	ldr	r3, [pc, #444]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a6e      	ldr	r2, [pc, #440]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80022c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ca:	f7ff f9b3 	bl	8001634 <HAL_GetTick>
 80022ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022d0:	e008      	b.n	80022e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022d2:	f7ff f9af 	bl	8001634 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e25b      	b.n	800279c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022e4:	4b65      	ldr	r3, [pc, #404]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d0f0      	beq.n	80022d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f0:	4b62      	ldr	r3, [pc, #392]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	061b      	lsls	r3, r3, #24
 80022fe:	495f      	ldr	r1, [pc, #380]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002300:	4313      	orrs	r3, r2
 8002302:	604b      	str	r3, [r1, #4]
 8002304:	e018      	b.n	8002338 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002306:	4b5d      	ldr	r3, [pc, #372]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a5c      	ldr	r2, [pc, #368]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800230c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002310:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002312:	f7ff f98f 	bl	8001634 <HAL_GetTick>
 8002316:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002318:	e008      	b.n	800232c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231a:	f7ff f98b 	bl	8001634 <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e237      	b.n	800279c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800232c:	4b53      	ldr	r3, [pc, #332]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1f0      	bne.n	800231a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0308 	and.w	r3, r3, #8
 8002340:	2b00      	cmp	r3, #0
 8002342:	d03c      	beq.n	80023be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	695b      	ldr	r3, [r3, #20]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d01c      	beq.n	8002386 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800234c:	4b4b      	ldr	r3, [pc, #300]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800234e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002352:	4a4a      	ldr	r2, [pc, #296]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800235c:	f7ff f96a 	bl	8001634 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002364:	f7ff f966 	bl	8001634 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e212      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002376:	4b41      	ldr	r3, [pc, #260]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002378:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800237c:	f003 0302 	and.w	r3, r3, #2
 8002380:	2b00      	cmp	r3, #0
 8002382:	d0ef      	beq.n	8002364 <HAL_RCC_OscConfig+0x3ec>
 8002384:	e01b      	b.n	80023be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002386:	4b3d      	ldr	r3, [pc, #244]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002388:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800238c:	4a3b      	ldr	r2, [pc, #236]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800238e:	f023 0301 	bic.w	r3, r3, #1
 8002392:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002396:	f7ff f94d 	bl	8001634 <HAL_GetTick>
 800239a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800239e:	f7ff f949 	bl	8001634 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e1f5      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023b0:	4b32      	ldr	r3, [pc, #200]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80023b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1ef      	bne.n	800239e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	f000 80a6 	beq.w	8002518 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023cc:	2300      	movs	r3, #0
 80023ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023d0:	4b2a      	ldr	r3, [pc, #168]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80023d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d10d      	bne.n	80023f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023dc:	4b27      	ldr	r3, [pc, #156]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80023de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e0:	4a26      	ldr	r2, [pc, #152]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80023e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80023e8:	4b24      	ldr	r3, [pc, #144]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 80023ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023f4:	2301      	movs	r3, #1
 80023f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023f8:	4b21      	ldr	r3, [pc, #132]	@ (8002480 <HAL_RCC_OscConfig+0x508>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002400:	2b00      	cmp	r3, #0
 8002402:	d118      	bne.n	8002436 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002404:	4b1e      	ldr	r3, [pc, #120]	@ (8002480 <HAL_RCC_OscConfig+0x508>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a1d      	ldr	r2, [pc, #116]	@ (8002480 <HAL_RCC_OscConfig+0x508>)
 800240a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800240e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002410:	f7ff f910 	bl	8001634 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002418:	f7ff f90c 	bl	8001634 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e1b8      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800242a:	4b15      	ldr	r3, [pc, #84]	@ (8002480 <HAL_RCC_OscConfig+0x508>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002432:	2b00      	cmp	r3, #0
 8002434:	d0f0      	beq.n	8002418 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d108      	bne.n	8002450 <HAL_RCC_OscConfig+0x4d8>
 800243e:	4b0f      	ldr	r3, [pc, #60]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002444:	4a0d      	ldr	r2, [pc, #52]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002446:	f043 0301 	orr.w	r3, r3, #1
 800244a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800244e:	e029      	b.n	80024a4 <HAL_RCC_OscConfig+0x52c>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	2b05      	cmp	r3, #5
 8002456:	d115      	bne.n	8002484 <HAL_RCC_OscConfig+0x50c>
 8002458:	4b08      	ldr	r3, [pc, #32]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800245a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800245e:	4a07      	ldr	r2, [pc, #28]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002460:	f043 0304 	orr.w	r3, r3, #4
 8002464:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002468:	4b04      	ldr	r3, [pc, #16]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 800246a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800246e:	4a03      	ldr	r2, [pc, #12]	@ (800247c <HAL_RCC_OscConfig+0x504>)
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002478:	e014      	b.n	80024a4 <HAL_RCC_OscConfig+0x52c>
 800247a:	bf00      	nop
 800247c:	40021000 	.word	0x40021000
 8002480:	40007000 	.word	0x40007000
 8002484:	4b9d      	ldr	r3, [pc, #628]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800248a:	4a9c      	ldr	r2, [pc, #624]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 800248c:	f023 0301 	bic.w	r3, r3, #1
 8002490:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002494:	4b99      	ldr	r3, [pc, #612]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800249a:	4a98      	ldr	r2, [pc, #608]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 800249c:	f023 0304 	bic.w	r3, r3, #4
 80024a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d016      	beq.n	80024da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ac:	f7ff f8c2 	bl	8001634 <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024b2:	e00a      	b.n	80024ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024b4:	f7ff f8be 	bl	8001634 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e168      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024ca:	4b8c      	ldr	r3, [pc, #560]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80024cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0ed      	beq.n	80024b4 <HAL_RCC_OscConfig+0x53c>
 80024d8:	e015      	b.n	8002506 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024da:	f7ff f8ab 	bl	8001634 <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024e0:	e00a      	b.n	80024f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e2:	f7ff f8a7 	bl	8001634 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e151      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024f8:	4b80      	ldr	r3, [pc, #512]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80024fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1ed      	bne.n	80024e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002506:	7ffb      	ldrb	r3, [r7, #31]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d105      	bne.n	8002518 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800250c:	4b7b      	ldr	r3, [pc, #492]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 800250e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002510:	4a7a      	ldr	r2, [pc, #488]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002512:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002516:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0320 	and.w	r3, r3, #32
 8002520:	2b00      	cmp	r3, #0
 8002522:	d03c      	beq.n	800259e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002528:	2b00      	cmp	r3, #0
 800252a:	d01c      	beq.n	8002566 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800252c:	4b73      	ldr	r3, [pc, #460]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 800252e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002532:	4a72      	ldr	r2, [pc, #456]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002534:	f043 0301 	orr.w	r3, r3, #1
 8002538:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800253c:	f7ff f87a 	bl	8001634 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002544:	f7ff f876 	bl	8001634 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e122      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002556:	4b69      	ldr	r3, [pc, #420]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002558:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800255c:	f003 0302 	and.w	r3, r3, #2
 8002560:	2b00      	cmp	r3, #0
 8002562:	d0ef      	beq.n	8002544 <HAL_RCC_OscConfig+0x5cc>
 8002564:	e01b      	b.n	800259e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002566:	4b65      	ldr	r3, [pc, #404]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002568:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800256c:	4a63      	ldr	r2, [pc, #396]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 800256e:	f023 0301 	bic.w	r3, r3, #1
 8002572:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002576:	f7ff f85d 	bl	8001634 <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800257e:	f7ff f859 	bl	8001634 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e105      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002590:	4b5a      	ldr	r3, [pc, #360]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002592:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1ef      	bne.n	800257e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 80f9 	beq.w	800279a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	f040 80cf 	bne.w	8002750 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80025b2:	4b52      	ldr	r3, [pc, #328]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	f003 0203 	and.w	r2, r3, #3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d12c      	bne.n	8002620 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	3b01      	subs	r3, #1
 80025d2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d123      	bne.n	8002620 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025e2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d11b      	bne.n	8002620 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025f2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d113      	bne.n	8002620 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002602:	085b      	lsrs	r3, r3, #1
 8002604:	3b01      	subs	r3, #1
 8002606:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002608:	429a      	cmp	r2, r3
 800260a:	d109      	bne.n	8002620 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002616:	085b      	lsrs	r3, r3, #1
 8002618:	3b01      	subs	r3, #1
 800261a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800261c:	429a      	cmp	r2, r3
 800261e:	d071      	beq.n	8002704 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	2b0c      	cmp	r3, #12
 8002624:	d068      	beq.n	80026f8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002626:	4b35      	ldr	r3, [pc, #212]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d105      	bne.n	800263e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002632:	4b32      	ldr	r3, [pc, #200]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e0ac      	b.n	800279c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002642:	4b2e      	ldr	r3, [pc, #184]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a2d      	ldr	r2, [pc, #180]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002648:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800264c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800264e:	f7fe fff1 	bl	8001634 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002656:	f7fe ffed 	bl	8001634 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e099      	b.n	800279c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002668:	4b24      	ldr	r3, [pc, #144]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1f0      	bne.n	8002656 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002674:	4b21      	ldr	r3, [pc, #132]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	4b21      	ldr	r3, [pc, #132]	@ (8002700 <HAL_RCC_OscConfig+0x788>)
 800267a:	4013      	ands	r3, r2
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002684:	3a01      	subs	r2, #1
 8002686:	0112      	lsls	r2, r2, #4
 8002688:	4311      	orrs	r1, r2
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800268e:	0212      	lsls	r2, r2, #8
 8002690:	4311      	orrs	r1, r2
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002696:	0852      	lsrs	r2, r2, #1
 8002698:	3a01      	subs	r2, #1
 800269a:	0552      	lsls	r2, r2, #21
 800269c:	4311      	orrs	r1, r2
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80026a2:	0852      	lsrs	r2, r2, #1
 80026a4:	3a01      	subs	r2, #1
 80026a6:	0652      	lsls	r2, r2, #25
 80026a8:	4311      	orrs	r1, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80026ae:	06d2      	lsls	r2, r2, #27
 80026b0:	430a      	orrs	r2, r1
 80026b2:	4912      	ldr	r1, [pc, #72]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80026b8:	4b10      	ldr	r3, [pc, #64]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a0f      	ldr	r2, [pc, #60]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80026be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026c4:	4b0d      	ldr	r3, [pc, #52]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	4a0c      	ldr	r2, [pc, #48]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80026ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80026d0:	f7fe ffb0 	bl	8001634 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d8:	f7fe ffac 	bl	8001634 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e058      	b.n	800279c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ea:	4b04      	ldr	r3, [pc, #16]	@ (80026fc <HAL_RCC_OscConfig+0x784>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d0f0      	beq.n	80026d8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026f6:	e050      	b.n	800279a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e04f      	b.n	800279c <HAL_RCC_OscConfig+0x824>
 80026fc:	40021000 	.word	0x40021000
 8002700:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002704:	4b27      	ldr	r3, [pc, #156]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d144      	bne.n	800279a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002710:	4b24      	ldr	r3, [pc, #144]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a23      	ldr	r2, [pc, #140]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 8002716:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800271a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800271c:	4b21      	ldr	r3, [pc, #132]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4a20      	ldr	r2, [pc, #128]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 8002722:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002726:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002728:	f7fe ff84 	bl	8001634 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002730:	f7fe ff80 	bl	8001634 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e02c      	b.n	800279c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002742:	4b18      	ldr	r3, [pc, #96]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d0f0      	beq.n	8002730 <HAL_RCC_OscConfig+0x7b8>
 800274e:	e024      	b.n	800279a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	2b0c      	cmp	r3, #12
 8002754:	d01f      	beq.n	8002796 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002756:	4b13      	ldr	r3, [pc, #76]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a12      	ldr	r2, [pc, #72]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 800275c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002762:	f7fe ff67 	bl	8001634 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800276a:	f7fe ff63 	bl	8001634 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e00f      	b.n	800279c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800277c:	4b09      	ldr	r3, [pc, #36]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f0      	bne.n	800276a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002788:	4b06      	ldr	r3, [pc, #24]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	4905      	ldr	r1, [pc, #20]	@ (80027a4 <HAL_RCC_OscConfig+0x82c>)
 800278e:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <HAL_RCC_OscConfig+0x830>)
 8002790:	4013      	ands	r3, r2
 8002792:	60cb      	str	r3, [r1, #12]
 8002794:	e001      	b.n	800279a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3720      	adds	r7, #32
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40021000 	.word	0x40021000
 80027a8:	feeefffc 	.word	0xfeeefffc

080027ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80027b6:	2300      	movs	r3, #0
 80027b8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e11d      	b.n	8002a00 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027c4:	4b90      	ldr	r3, [pc, #576]	@ (8002a08 <HAL_RCC_ClockConfig+0x25c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 030f 	and.w	r3, r3, #15
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d910      	bls.n	80027f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027d2:	4b8d      	ldr	r3, [pc, #564]	@ (8002a08 <HAL_RCC_ClockConfig+0x25c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f023 020f 	bic.w	r2, r3, #15
 80027da:	498b      	ldr	r1, [pc, #556]	@ (8002a08 <HAL_RCC_ClockConfig+0x25c>)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	4313      	orrs	r3, r2
 80027e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027e2:	4b89      	ldr	r3, [pc, #548]	@ (8002a08 <HAL_RCC_ClockConfig+0x25c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	683a      	ldr	r2, [r7, #0]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d001      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e105      	b.n	8002a00 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d010      	beq.n	8002822 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	4b81      	ldr	r3, [pc, #516]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800280c:	429a      	cmp	r2, r3
 800280e:	d908      	bls.n	8002822 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002810:	4b7e      	ldr	r3, [pc, #504]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	497b      	ldr	r1, [pc, #492]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 800281e:	4313      	orrs	r3, r2
 8002820:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d079      	beq.n	8002922 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b03      	cmp	r3, #3
 8002834:	d11e      	bne.n	8002874 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002836:	4b75      	ldr	r3, [pc, #468]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e0dc      	b.n	8002a00 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002846:	f000 fa07 	bl	8002c58 <RCC_GetSysClockFreqFromPLLSource>
 800284a:	4603      	mov	r3, r0
 800284c:	4a70      	ldr	r2, [pc, #448]	@ (8002a10 <HAL_RCC_ClockConfig+0x264>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d946      	bls.n	80028e0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002852:	4b6e      	ldr	r3, [pc, #440]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d140      	bne.n	80028e0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800285e:	4b6b      	ldr	r3, [pc, #428]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002866:	4a69      	ldr	r2, [pc, #420]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800286c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800286e:	2380      	movs	r3, #128	@ 0x80
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	e035      	b.n	80028e0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	2b02      	cmp	r3, #2
 800287a:	d107      	bne.n	800288c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800287c:	4b63      	ldr	r3, [pc, #396]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d115      	bne.n	80028b4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0b9      	b.n	8002a00 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d107      	bne.n	80028a4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002894:	4b5d      	ldr	r3, [pc, #372]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d109      	bne.n	80028b4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0ad      	b.n	8002a00 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028a4:	4b59      	ldr	r3, [pc, #356]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e0a5      	b.n	8002a00 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80028b4:	f000 f8b4 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 80028b8:	4603      	mov	r3, r0
 80028ba:	4a55      	ldr	r2, [pc, #340]	@ (8002a10 <HAL_RCC_ClockConfig+0x264>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d90f      	bls.n	80028e0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80028c0:	4b52      	ldr	r3, [pc, #328]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d109      	bne.n	80028e0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028cc:	4b4f      	ldr	r3, [pc, #316]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028d4:	4a4d      	ldr	r2, [pc, #308]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80028d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028da:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80028dc:	2380      	movs	r3, #128	@ 0x80
 80028de:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028e0:	4b4a      	ldr	r3, [pc, #296]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f023 0203 	bic.w	r2, r3, #3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	4947      	ldr	r1, [pc, #284]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028f2:	f7fe fe9f 	bl	8001634 <HAL_GetTick>
 80028f6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028f8:	e00a      	b.n	8002910 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028fa:	f7fe fe9b 	bl	8001634 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002908:	4293      	cmp	r3, r2
 800290a:	d901      	bls.n	8002910 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e077      	b.n	8002a00 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002910:	4b3e      	ldr	r3, [pc, #248]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 020c 	and.w	r2, r3, #12
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	429a      	cmp	r2, r3
 8002920:	d1eb      	bne.n	80028fa <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b80      	cmp	r3, #128	@ 0x80
 8002926:	d105      	bne.n	8002934 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002928:	4b38      	ldr	r3, [pc, #224]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	4a37      	ldr	r2, [pc, #220]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 800292e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002932:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d010      	beq.n	8002962 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	4b31      	ldr	r3, [pc, #196]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800294c:	429a      	cmp	r2, r3
 800294e:	d208      	bcs.n	8002962 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002950:	4b2e      	ldr	r3, [pc, #184]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	492b      	ldr	r1, [pc, #172]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 800295e:	4313      	orrs	r3, r2
 8002960:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002962:	4b29      	ldr	r3, [pc, #164]	@ (8002a08 <HAL_RCC_ClockConfig+0x25c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	429a      	cmp	r2, r3
 800296e:	d210      	bcs.n	8002992 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002970:	4b25      	ldr	r3, [pc, #148]	@ (8002a08 <HAL_RCC_ClockConfig+0x25c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f023 020f 	bic.w	r2, r3, #15
 8002978:	4923      	ldr	r1, [pc, #140]	@ (8002a08 <HAL_RCC_ClockConfig+0x25c>)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	4313      	orrs	r3, r2
 800297e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002980:	4b21      	ldr	r3, [pc, #132]	@ (8002a08 <HAL_RCC_ClockConfig+0x25c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 030f 	and.w	r3, r3, #15
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d001      	beq.n	8002992 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e036      	b.n	8002a00 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0304 	and.w	r3, r3, #4
 800299a:	2b00      	cmp	r3, #0
 800299c:	d008      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800299e:	4b1b      	ldr	r3, [pc, #108]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	4918      	ldr	r1, [pc, #96]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d009      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029bc:	4b13      	ldr	r3, [pc, #76]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	00db      	lsls	r3, r3, #3
 80029ca:	4910      	ldr	r1, [pc, #64]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029d0:	f000 f826 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 80029d4:	4602      	mov	r2, r0
 80029d6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a0c <HAL_RCC_ClockConfig+0x260>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	091b      	lsrs	r3, r3, #4
 80029dc:	f003 030f 	and.w	r3, r3, #15
 80029e0:	490c      	ldr	r1, [pc, #48]	@ (8002a14 <HAL_RCC_ClockConfig+0x268>)
 80029e2:	5ccb      	ldrb	r3, [r1, r3]
 80029e4:	f003 031f 	and.w	r3, r3, #31
 80029e8:	fa22 f303 	lsr.w	r3, r2, r3
 80029ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002a18 <HAL_RCC_ClockConfig+0x26c>)
 80029ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80029f0:	4b0a      	ldr	r3, [pc, #40]	@ (8002a1c <HAL_RCC_ClockConfig+0x270>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7fe fdcd 	bl	8001594 <HAL_InitTick>
 80029fa:	4603      	mov	r3, r0
 80029fc:	73fb      	strb	r3, [r7, #15]

  return status;
 80029fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40022000 	.word	0x40022000
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	04c4b400 	.word	0x04c4b400
 8002a14:	08009864 	.word	0x08009864
 8002a18:	20000000 	.word	0x20000000
 8002a1c:	20000004 	.word	0x20000004

08002a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b089      	sub	sp, #36	@ 0x24
 8002a24:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a26:	2300      	movs	r3, #0
 8002a28:	61fb      	str	r3, [r7, #28]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a2e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 030c 	and.w	r3, r3, #12
 8002a36:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a38:	4b3b      	ldr	r3, [pc, #236]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d005      	beq.n	8002a54 <HAL_RCC_GetSysClockFreq+0x34>
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	2b0c      	cmp	r3, #12
 8002a4c:	d121      	bne.n	8002a92 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d11e      	bne.n	8002a92 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a54:	4b34      	ldr	r3, [pc, #208]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0308 	and.w	r3, r3, #8
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d107      	bne.n	8002a70 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a60:	4b31      	ldr	r3, [pc, #196]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a66:	0a1b      	lsrs	r3, r3, #8
 8002a68:	f003 030f 	and.w	r3, r3, #15
 8002a6c:	61fb      	str	r3, [r7, #28]
 8002a6e:	e005      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a70:	4b2d      	ldr	r3, [pc, #180]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	091b      	lsrs	r3, r3, #4
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a7c:	4a2b      	ldr	r2, [pc, #172]	@ (8002b2c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a84:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d10d      	bne.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a90:	e00a      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	2b04      	cmp	r3, #4
 8002a96:	d102      	bne.n	8002a9e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a98:	4b25      	ldr	r3, [pc, #148]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a9a:	61bb      	str	r3, [r7, #24]
 8002a9c:	e004      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	d101      	bne.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002aa4:	4b22      	ldr	r3, [pc, #136]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x110>)
 8002aa6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	2b0c      	cmp	r3, #12
 8002aac:	d134      	bne.n	8002b18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002aae:	4b1e      	ldr	r3, [pc, #120]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	f003 0303 	and.w	r3, r3, #3
 8002ab6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d003      	beq.n	8002ac6 <HAL_RCC_GetSysClockFreq+0xa6>
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b03      	cmp	r3, #3
 8002ac2:	d003      	beq.n	8002acc <HAL_RCC_GetSysClockFreq+0xac>
 8002ac4:	e005      	b.n	8002ad2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ac8:	617b      	str	r3, [r7, #20]
      break;
 8002aca:	e005      	b.n	8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002acc:	4b18      	ldr	r3, [pc, #96]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ace:	617b      	str	r3, [r7, #20]
      break;
 8002ad0:	e002      	b.n	8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	617b      	str	r3, [r7, #20]
      break;
 8002ad6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ad8:	4b13      	ldr	r3, [pc, #76]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	091b      	lsrs	r3, r3, #4
 8002ade:	f003 030f 	and.w	r3, r3, #15
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ae6:	4b10      	ldr	r3, [pc, #64]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	fb03 f202 	mul.w	r2, r3, r2
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002afc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002afe:	4b0a      	ldr	r3, [pc, #40]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	0e5b      	lsrs	r3, r3, #25
 8002b04:	f003 0303 	and.w	r3, r3, #3
 8002b08:	3301      	adds	r3, #1
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b18:	69bb      	ldr	r3, [r7, #24]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3724      	adds	r7, #36	@ 0x24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	0800987c 	.word	0x0800987c
 8002b30:	00f42400 	.word	0x00f42400

08002b34 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b38:	4b03      	ldr	r3, [pc, #12]	@ (8002b48 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	20000000 	.word	0x20000000

08002b4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b50:	f7ff fff0 	bl	8002b34 <HAL_RCC_GetHCLKFreq>
 8002b54:	4602      	mov	r2, r0
 8002b56:	4b06      	ldr	r3, [pc, #24]	@ (8002b70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	0a1b      	lsrs	r3, r3, #8
 8002b5c:	f003 0307 	and.w	r3, r3, #7
 8002b60:	4904      	ldr	r1, [pc, #16]	@ (8002b74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b62:	5ccb      	ldrb	r3, [r1, r3]
 8002b64:	f003 031f 	and.w	r3, r3, #31
 8002b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	40021000 	.word	0x40021000
 8002b74:	08009874 	.word	0x08009874

08002b78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b7c:	f7ff ffda 	bl	8002b34 <HAL_RCC_GetHCLKFreq>
 8002b80:	4602      	mov	r2, r0
 8002b82:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	0adb      	lsrs	r3, r3, #11
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	4904      	ldr	r1, [pc, #16]	@ (8002ba0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b8e:	5ccb      	ldrb	r3, [r1, r3]
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	08009874 	.word	0x08009874

08002ba4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bac:	2300      	movs	r3, #0
 8002bae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002bb0:	4b27      	ldr	r3, [pc, #156]	@ (8002c50 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d003      	beq.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002bbc:	f7ff f908 	bl	8001dd0 <HAL_PWREx_GetVoltageRange>
 8002bc0:	6178      	str	r0, [r7, #20]
 8002bc2:	e014      	b.n	8002bee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bc4:	4b22      	ldr	r3, [pc, #136]	@ (8002c50 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc8:	4a21      	ldr	r2, [pc, #132]	@ (8002c50 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bce:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bd0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c50 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bd8:	60fb      	str	r3, [r7, #12]
 8002bda:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002bdc:	f7ff f8f8 	bl	8001dd0 <HAL_PWREx_GetVoltageRange>
 8002be0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002be2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c50 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be6:	4a1a      	ldr	r2, [pc, #104]	@ (8002c50 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002be8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bf4:	d10b      	bne.n	8002c0e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b80      	cmp	r3, #128	@ 0x80
 8002bfa:	d913      	bls.n	8002c24 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c00:	d902      	bls.n	8002c08 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c02:	2302      	movs	r3, #2
 8002c04:	613b      	str	r3, [r7, #16]
 8002c06:	e00d      	b.n	8002c24 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c08:	2301      	movs	r3, #1
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	e00a      	b.n	8002c24 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c12:	d902      	bls.n	8002c1a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002c14:	2302      	movs	r3, #2
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	e004      	b.n	8002c24 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b70      	cmp	r3, #112	@ 0x70
 8002c1e:	d101      	bne.n	8002c24 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c20:	2301      	movs	r3, #1
 8002c22:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c24:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f023 020f 	bic.w	r2, r3, #15
 8002c2c:	4909      	ldr	r1, [pc, #36]	@ (8002c54 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c34:	4b07      	ldr	r3, [pc, #28]	@ (8002c54 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 030f 	and.w	r3, r3, #15
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d001      	beq.n	8002c46 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3718      	adds	r7, #24
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40021000 	.word	0x40021000
 8002c54:	40022000 	.word	0x40022000

08002c58 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8002d14 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2b03      	cmp	r3, #3
 8002c6c:	d00b      	beq.n	8002c86 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2b03      	cmp	r3, #3
 8002c72:	d825      	bhi.n	8002cc0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d008      	beq.n	8002c8c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d11f      	bne.n	8002cc0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002c80:	4b25      	ldr	r3, [pc, #148]	@ (8002d18 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002c82:	613b      	str	r3, [r7, #16]
    break;
 8002c84:	e01f      	b.n	8002cc6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002c86:	4b24      	ldr	r3, [pc, #144]	@ (8002d18 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002c88:	613b      	str	r3, [r7, #16]
    break;
 8002c8a:	e01c      	b.n	8002cc6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c8c:	4b21      	ldr	r3, [pc, #132]	@ (8002d14 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d107      	bne.n	8002ca8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c98:	4b1e      	ldr	r3, [pc, #120]	@ (8002d14 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002c9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c9e:	0a1b      	lsrs	r3, r3, #8
 8002ca0:	f003 030f 	and.w	r3, r3, #15
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	e005      	b.n	8002cb4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d14 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	091b      	lsrs	r3, r3, #4
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002cb4:	4a19      	ldr	r2, [pc, #100]	@ (8002d1c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cbc:	613b      	str	r3, [r7, #16]
    break;
 8002cbe:	e002      	b.n	8002cc6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	613b      	str	r3, [r7, #16]
    break;
 8002cc4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002cc6:	4b13      	ldr	r3, [pc, #76]	@ (8002d14 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	091b      	lsrs	r3, r3, #4
 8002ccc:	f003 030f 	and.w	r3, r3, #15
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d14 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	0a1b      	lsrs	r3, r3, #8
 8002cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	fb03 f202 	mul.w	r2, r3, r2
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cea:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cec:	4b09      	ldr	r3, [pc, #36]	@ (8002d14 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	0e5b      	lsrs	r3, r3, #25
 8002cf2:	f003 0303 	and.w	r3, r3, #3
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d04:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002d06:	683b      	ldr	r3, [r7, #0]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	40021000 	.word	0x40021000
 8002d18:	00f42400 	.word	0x00f42400
 8002d1c:	0800987c 	.word	0x0800987c

08002d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d28:	2300      	movs	r3, #0
 8002d2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d040      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d40:	2b80      	cmp	r3, #128	@ 0x80
 8002d42:	d02a      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002d44:	2b80      	cmp	r3, #128	@ 0x80
 8002d46:	d825      	bhi.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002d48:	2b60      	cmp	r3, #96	@ 0x60
 8002d4a:	d026      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002d4c:	2b60      	cmp	r3, #96	@ 0x60
 8002d4e:	d821      	bhi.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002d50:	2b40      	cmp	r3, #64	@ 0x40
 8002d52:	d006      	beq.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002d54:	2b40      	cmp	r3, #64	@ 0x40
 8002d56:	d81d      	bhi.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d009      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002d5c:	2b20      	cmp	r3, #32
 8002d5e:	d010      	beq.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002d60:	e018      	b.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d62:	4b89      	ldr	r3, [pc, #548]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	4a88      	ldr	r2, [pc, #544]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d6c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d6e:	e015      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3304      	adds	r3, #4
 8002d74:	2100      	movs	r1, #0
 8002d76:	4618      	mov	r0, r3
 8002d78:	f001 fa82 	bl	8004280 <RCCEx_PLLSAI1_Config>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d80:	e00c      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3320      	adds	r3, #32
 8002d86:	2100      	movs	r1, #0
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f001 fb6d 	bl	8004468 <RCCEx_PLLSAI2_Config>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d92:	e003      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	74fb      	strb	r3, [r7, #19]
      break;
 8002d98:	e000      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002d9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d9c:	7cfb      	ldrb	r3, [r7, #19]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10b      	bne.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002da2:	4b79      	ldr	r3, [pc, #484]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002da4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002da8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002db0:	4975      	ldr	r1, [pc, #468]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002db8:	e001      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dba:	7cfb      	ldrb	r3, [r7, #19]
 8002dbc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d047      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dd2:	d030      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002dd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dd8:	d82a      	bhi.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002dda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dde:	d02a      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002de0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002de4:	d824      	bhi.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002de6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dea:	d008      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002dec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002df0:	d81e      	bhi.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00a      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002df6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dfa:	d010      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002dfc:	e018      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dfe:	4b62      	ldr	r3, [pc, #392]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	4a61      	ldr	r2, [pc, #388]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e08:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e0a:	e015      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3304      	adds	r3, #4
 8002e10:	2100      	movs	r1, #0
 8002e12:	4618      	mov	r0, r3
 8002e14:	f001 fa34 	bl	8004280 <RCCEx_PLLSAI1_Config>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e1c:	e00c      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	3320      	adds	r3, #32
 8002e22:	2100      	movs	r1, #0
 8002e24:	4618      	mov	r0, r3
 8002e26:	f001 fb1f 	bl	8004468 <RCCEx_PLLSAI2_Config>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e2e:	e003      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	74fb      	strb	r3, [r7, #19]
      break;
 8002e34:	e000      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002e36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e38:	7cfb      	ldrb	r3, [r7, #19]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10b      	bne.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e3e:	4b52      	ldr	r3, [pc, #328]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e4c:	494e      	ldr	r1, [pc, #312]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002e54:	e001      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e56:	7cfb      	ldrb	r3, [r7, #19]
 8002e58:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	f000 809f 	beq.w	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e6c:	4b46      	ldr	r3, [pc, #280]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e000      	b.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00d      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e82:	4b41      	ldr	r3, [pc, #260]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e86:	4a40      	ldr	r2, [pc, #256]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e8e:	4b3e      	ldr	r3, [pc, #248]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e96:	60bb      	str	r3, [r7, #8]
 8002e98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e9e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a3a      	ldr	r2, [pc, #232]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002eaa:	f7fe fbc3 	bl	8001634 <HAL_GetTick>
 8002eae:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002eb0:	e009      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eb2:	f7fe fbbf 	bl	8001634 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d902      	bls.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	74fb      	strb	r3, [r7, #19]
        break;
 8002ec4:	e005      	b.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ec6:	4b31      	ldr	r3, [pc, #196]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0ef      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002ed2:	7cfb      	ldrb	r3, [r7, #19]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d15b      	bne.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ed8:	4b2b      	ldr	r3, [pc, #172]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ee2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d01f      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d019      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ef6:	4b24      	ldr	r3, [pc, #144]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f00:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f02:	4b21      	ldr	r3, [pc, #132]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f08:	4a1f      	ldr	r2, [pc, #124]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f12:	4b1d      	ldr	r3, [pc, #116]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f18:	4a1b      	ldr	r2, [pc, #108]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f22:	4a19      	ldr	r2, [pc, #100]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d016      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f34:	f7fe fb7e 	bl	8001634 <HAL_GetTick>
 8002f38:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f3a:	e00b      	b.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f3c:	f7fe fb7a 	bl	8001634 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d902      	bls.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	74fb      	strb	r3, [r7, #19]
            break;
 8002f52:	e006      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f54:	4b0c      	ldr	r3, [pc, #48]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0ec      	beq.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002f62:	7cfb      	ldrb	r3, [r7, #19]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d10c      	bne.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f68:	4b07      	ldr	r3, [pc, #28]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f6e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f78:	4903      	ldr	r1, [pc, #12]	@ (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f80:	e008      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f82:	7cfb      	ldrb	r3, [r7, #19]
 8002f84:	74bb      	strb	r3, [r7, #18]
 8002f86:	e005      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f90:	7cfb      	ldrb	r3, [r7, #19]
 8002f92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f94:	7c7b      	ldrb	r3, [r7, #17]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d105      	bne.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f9a:	4ba0      	ldr	r3, [pc, #640]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9e:	4a9f      	ldr	r2, [pc, #636]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fa0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fa4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00a      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fb2:	4b9a      	ldr	r3, [pc, #616]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb8:	f023 0203 	bic.w	r2, r3, #3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc0:	4996      	ldr	r1, [pc, #600]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d00a      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fd4:	4b91      	ldr	r3, [pc, #580]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fda:	f023 020c 	bic.w	r2, r3, #12
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	498e      	ldr	r1, [pc, #568]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0304 	and.w	r3, r3, #4
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00a      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ff6:	4b89      	ldr	r3, [pc, #548]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ffc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003004:	4985      	ldr	r1, [pc, #532]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003006:	4313      	orrs	r3, r2
 8003008:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0308 	and.w	r3, r3, #8
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00a      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003018:	4b80      	ldr	r3, [pc, #512]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800301a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800301e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003026:	497d      	ldr	r1, [pc, #500]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003028:	4313      	orrs	r3, r2
 800302a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0310 	and.w	r3, r3, #16
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00a      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800303a:	4b78      	ldr	r3, [pc, #480]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800303c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003040:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003048:	4974      	ldr	r1, [pc, #464]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800304a:	4313      	orrs	r3, r2
 800304c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0320 	and.w	r3, r3, #32
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00a      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800305c:	4b6f      	ldr	r3, [pc, #444]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800305e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003062:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800306a:	496c      	ldr	r1, [pc, #432]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800306c:	4313      	orrs	r3, r2
 800306e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00a      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800307e:	4b67      	ldr	r3, [pc, #412]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003084:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800308c:	4963      	ldr	r1, [pc, #396]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00a      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80030a0:	4b5e      	ldr	r3, [pc, #376]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030ae:	495b      	ldr	r1, [pc, #364]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00a      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030c2:	4b56      	ldr	r3, [pc, #344]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d0:	4952      	ldr	r1, [pc, #328]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00a      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030e4:	4b4d      	ldr	r3, [pc, #308]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f2:	494a      	ldr	r1, [pc, #296]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00a      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003106:	4b45      	ldr	r3, [pc, #276]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003114:	4941      	ldr	r1, [pc, #260]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003116:	4313      	orrs	r3, r2
 8003118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00a      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003128:	4b3c      	ldr	r3, [pc, #240]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800312a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800312e:	f023 0203 	bic.w	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003136:	4939      	ldr	r1, [pc, #228]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003138:	4313      	orrs	r3, r2
 800313a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d028      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800314a:	4b34      	ldr	r3, [pc, #208]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800314c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003150:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003158:	4930      	ldr	r1, [pc, #192]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800315a:	4313      	orrs	r3, r2
 800315c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003164:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003168:	d106      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800316a:	4b2c      	ldr	r3, [pc, #176]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	4a2b      	ldr	r2, [pc, #172]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003170:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003174:	60d3      	str	r3, [r2, #12]
 8003176:	e011      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800317c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003180:	d10c      	bne.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	3304      	adds	r3, #4
 8003186:	2101      	movs	r1, #1
 8003188:	4618      	mov	r0, r3
 800318a:	f001 f879 	bl	8004280 <RCCEx_PLLSAI1_Config>
 800318e:	4603      	mov	r3, r0
 8003190:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003192:	7cfb      	ldrb	r3, [r7, #19]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003198:	7cfb      	ldrb	r3, [r7, #19]
 800319a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d04d      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031b0:	d108      	bne.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80031b2:	4b1a      	ldr	r3, [pc, #104]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031b8:	4a18      	ldr	r2, [pc, #96]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031be:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80031c2:	e012      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80031c4:	4b15      	ldr	r3, [pc, #84]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031ca:	4a14      	ldr	r2, [pc, #80]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80031d0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80031d4:	4b11      	ldr	r3, [pc, #68]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031e2:	490e      	ldr	r1, [pc, #56]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031f2:	d106      	bne.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031f4:	4b09      	ldr	r3, [pc, #36]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	4a08      	ldr	r2, [pc, #32]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031fe:	60d3      	str	r3, [r2, #12]
 8003200:	e020      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003206:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800320a:	d109      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800320c:	4b03      	ldr	r3, [pc, #12]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	4a02      	ldr	r2, [pc, #8]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003212:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003216:	60d3      	str	r3, [r2, #12]
 8003218:	e014      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800321a:	bf00      	nop
 800321c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003224:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003228:	d10c      	bne.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3304      	adds	r3, #4
 800322e:	2101      	movs	r1, #1
 8003230:	4618      	mov	r0, r3
 8003232:	f001 f825 	bl	8004280 <RCCEx_PLLSAI1_Config>
 8003236:	4603      	mov	r3, r0
 8003238:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800323a:	7cfb      	ldrb	r3, [r7, #19]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003240:	7cfb      	ldrb	r3, [r7, #19]
 8003242:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d028      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003250:	4b7a      	ldr	r3, [pc, #488]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003256:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800325e:	4977      	ldr	r1, [pc, #476]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800326a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800326e:	d106      	bne.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003270:	4b72      	ldr	r3, [pc, #456]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	4a71      	ldr	r2, [pc, #452]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003276:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800327a:	60d3      	str	r3, [r2, #12]
 800327c:	e011      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003282:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003286:	d10c      	bne.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	3304      	adds	r3, #4
 800328c:	2101      	movs	r1, #1
 800328e:	4618      	mov	r0, r3
 8003290:	f000 fff6 	bl	8004280 <RCCEx_PLLSAI1_Config>
 8003294:	4603      	mov	r3, r0
 8003296:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003298:	7cfb      	ldrb	r3, [r7, #19]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800329e:	7cfb      	ldrb	r3, [r7, #19]
 80032a0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d01e      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032ae:	4b63      	ldr	r3, [pc, #396]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80032b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032be:	495f      	ldr	r1, [pc, #380]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032d0:	d10c      	bne.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	3304      	adds	r3, #4
 80032d6:	2102      	movs	r1, #2
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 ffd1 	bl	8004280 <RCCEx_PLLSAI1_Config>
 80032de:	4603      	mov	r3, r0
 80032e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032e2:	7cfb      	ldrb	r3, [r7, #19]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80032e8:	7cfb      	ldrb	r3, [r7, #19]
 80032ea:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00b      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032f8:	4b50      	ldr	r3, [pc, #320]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80032fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032fe:	f023 0204 	bic.w	r2, r3, #4
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003308:	494c      	ldr	r1, [pc, #304]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800330a:	4313      	orrs	r3, r2
 800330c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00b      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800331c:	4b47      	ldr	r3, [pc, #284]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800331e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003322:	f023 0218 	bic.w	r2, r3, #24
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332c:	4943      	ldr	r1, [pc, #268]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800332e:	4313      	orrs	r3, r2
 8003330:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d035      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003340:	4b3e      	ldr	r3, [pc, #248]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a3d      	ldr	r2, [pc, #244]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003346:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800334a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800334c:	f7fe f972 	bl	8001634 <HAL_GetTick>
 8003350:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003352:	e009      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003354:	f7fe f96e 	bl	8001634 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d902      	bls.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	74fb      	strb	r3, [r7, #19]
        break;
 8003366:	e005      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003368:	4b34      	ldr	r3, [pc, #208]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1ef      	bne.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8003374:	7cfb      	ldrb	r3, [r7, #19]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d113      	bne.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800337a:	4b30      	ldr	r3, [pc, #192]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800337c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003380:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800338a:	492c      	ldr	r1, [pc, #176]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800338c:	4313      	orrs	r3, r2
 800338e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3320      	adds	r3, #32
 8003396:	2102      	movs	r1, #2
 8003398:	4618      	mov	r0, r3
 800339a:	f001 f865 	bl	8004468 <RCCEx_PLLSAI2_Config>
 800339e:	4603      	mov	r3, r0
 80033a0:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 80033a2:	7cfb      	ldrb	r3, [r7, #19]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 80033a8:	7cfb      	ldrb	r3, [r7, #19]
 80033aa:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d01e      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80033b8:	4b20      	ldr	r3, [pc, #128]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80033ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c8:	491c      	ldr	r1, [pc, #112]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033da:	d10c      	bne.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3320      	adds	r3, #32
 80033e0:	2101      	movs	r1, #1
 80033e2:	4618      	mov	r0, r3
 80033e4:	f001 f840 	bl	8004468 <RCCEx_PLLSAI2_Config>
 80033e8:	4603      	mov	r3, r0
 80033ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ec:	7cfb      	ldrb	r3, [r7, #19]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 80033f2:	7cfb      	ldrb	r3, [r7, #19]
 80033f4:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d017      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003402:	4b0e      	ldr	r3, [pc, #56]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003404:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003408:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003412:	490a      	ldr	r1, [pc, #40]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003414:	4313      	orrs	r3, r2
 8003416:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003420:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003424:	d105      	bne.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003426:	4b05      	ldr	r3, [pc, #20]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	4a04      	ldr	r2, [pc, #16]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800342c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003430:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003432:	7cbb      	ldrb	r3, [r7, #18]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3718      	adds	r7, #24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	40021000 	.word	0x40021000

08003440 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b088      	sub	sp, #32
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003448:	2300      	movs	r3, #0
 800344a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003452:	d13e      	bne.n	80034d2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003454:	4bb6      	ldr	r3, [pc, #728]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800345e:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003466:	d028      	beq.n	80034ba <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800346e:	f200 86f2 	bhi.w	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003478:	d005      	beq.n	8003486 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003480:	d00e      	beq.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003482:	f000 bee8 	b.w	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003486:	4baa      	ldr	r3, [pc, #680]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b02      	cmp	r3, #2
 8003492:	f040 86e2 	bne.w	800425a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 8003496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800349a:	61fb      	str	r3, [r7, #28]
      break;
 800349c:	f000 bedd 	b.w	800425a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80034a0:	4ba3      	ldr	r3, [pc, #652]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80034a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	f040 86d7 	bne.w	800425e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 80034b0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80034b4:	61fb      	str	r3, [r7, #28]
      break;
 80034b6:	f000 bed2 	b.w	800425e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80034ba:	4b9d      	ldr	r3, [pc, #628]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034c6:	f040 86cc 	bne.w	8004262 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 80034ca:	4b9a      	ldr	r3, [pc, #616]	@ (8003734 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80034cc:	61fb      	str	r3, [r7, #28]
      break;
 80034ce:	f000 bec8 	b.w	8004262 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034d2:	4b97      	ldr	r3, [pc, #604]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	2b03      	cmp	r3, #3
 80034e0:	d036      	beq.n	8003550 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d840      	bhi.n	800356a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d003      	beq.n	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d020      	beq.n	8003536 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80034f4:	e039      	b.n	800356a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80034f6:	4b8e      	ldr	r3, [pc, #568]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d116      	bne.n	8003530 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003502:	4b8b      	ldr	r3, [pc, #556]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0308 	and.w	r3, r3, #8
 800350a:	2b00      	cmp	r3, #0
 800350c:	d005      	beq.n	800351a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800350e:	4b88      	ldr	r3, [pc, #544]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	091b      	lsrs	r3, r3, #4
 8003514:	f003 030f 	and.w	r3, r3, #15
 8003518:	e005      	b.n	8003526 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800351a:	4b85      	ldr	r3, [pc, #532]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800351c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003520:	0a1b      	lsrs	r3, r3, #8
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	4a84      	ldr	r2, [pc, #528]	@ (8003738 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800352c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800352e:	e01f      	b.n	8003570 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	61bb      	str	r3, [r7, #24]
      break;
 8003534:	e01c      	b.n	8003570 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003536:	4b7e      	ldr	r3, [pc, #504]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800353e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003542:	d102      	bne.n	800354a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8003544:	4b7d      	ldr	r3, [pc, #500]	@ (800373c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003546:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003548:	e012      	b.n	8003570 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	61bb      	str	r3, [r7, #24]
      break;
 800354e:	e00f      	b.n	8003570 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003550:	4b77      	ldr	r3, [pc, #476]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003558:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800355c:	d102      	bne.n	8003564 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800355e:	4b77      	ldr	r3, [pc, #476]	@ (800373c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003560:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003562:	e005      	b.n	8003570 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	61bb      	str	r3, [r7, #24]
      break;
 8003568:	e002      	b.n	8003570 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800356a:	2300      	movs	r3, #0
 800356c:	61bb      	str	r3, [r7, #24]
      break;
 800356e:	bf00      	nop
    }

    switch(PeriphClk)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003576:	f000 8604 	beq.w	8004182 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003580:	f200 8671 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800358a:	f000 8467 	beq.w	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003594:	f200 8667 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800359e:	f000 852f 	beq.w	8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035a8:	f200 865d 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80035b2:	f000 8185 	beq.w	80038c0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80035bc:	f200 8653 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035c6:	f000 80cb 	beq.w	8003760 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035d0:	f200 8649 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035da:	f000 842e 	beq.w	8003e3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035e4:	f200 863f 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035ee:	f000 83e2 	beq.w	8003db6 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035f8:	f200 8635 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003602:	f000 80ad 	beq.w	8003760 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800360c:	f200 862b 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003616:	f000 809b 	beq.w	8003750 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003620:	f200 8621 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800362a:	f000 8089 	beq.w	8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003634:	f200 8617 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800363e:	f000 8552 	beq.w	80040e6 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003648:	f200 860d 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003652:	f000 84fe 	beq.w	8004052 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800365c:	f200 8603 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003666:	f000 849f 	beq.w	8003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003670:	f200 85f9 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b80      	cmp	r3, #128	@ 0x80
 8003678:	f000 846a 	beq.w	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b80      	cmp	r3, #128	@ 0x80
 8003680:	f200 85f1 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b20      	cmp	r3, #32
 8003688:	d84c      	bhi.n	8003724 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 85ea 	beq.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	3b01      	subs	r3, #1
 8003696:	2b1f      	cmp	r3, #31
 8003698:	f200 85e5 	bhi.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800369c:	a201      	add	r2, pc, #4	@ (adr r2, 80036a4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800369e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a2:	bf00      	nop
 80036a4:	08003ab5 	.word	0x08003ab5
 80036a8:	08003b23 	.word	0x08003b23
 80036ac:	08004267 	.word	0x08004267
 80036b0:	08003bb7 	.word	0x08003bb7
 80036b4:	08004267 	.word	0x08004267
 80036b8:	08004267 	.word	0x08004267
 80036bc:	08004267 	.word	0x08004267
 80036c0:	08003c2f 	.word	0x08003c2f
 80036c4:	08004267 	.word	0x08004267
 80036c8:	08004267 	.word	0x08004267
 80036cc:	08004267 	.word	0x08004267
 80036d0:	08004267 	.word	0x08004267
 80036d4:	08004267 	.word	0x08004267
 80036d8:	08004267 	.word	0x08004267
 80036dc:	08004267 	.word	0x08004267
 80036e0:	08003cb3 	.word	0x08003cb3
 80036e4:	08004267 	.word	0x08004267
 80036e8:	08004267 	.word	0x08004267
 80036ec:	08004267 	.word	0x08004267
 80036f0:	08004267 	.word	0x08004267
 80036f4:	08004267 	.word	0x08004267
 80036f8:	08004267 	.word	0x08004267
 80036fc:	08004267 	.word	0x08004267
 8003700:	08004267 	.word	0x08004267
 8003704:	08004267 	.word	0x08004267
 8003708:	08004267 	.word	0x08004267
 800370c:	08004267 	.word	0x08004267
 8003710:	08004267 	.word	0x08004267
 8003714:	08004267 	.word	0x08004267
 8003718:	08004267 	.word	0x08004267
 800371c:	08004267 	.word	0x08004267
 8003720:	08003d35 	.word	0x08003d35
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b40      	cmp	r3, #64	@ 0x40
 8003728:	f000 83e6 	beq.w	8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800372c:	f000 bd9b 	b.w	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003730:	40021000 	.word	0x40021000
 8003734:	0007a120 	.word	0x0007a120
 8003738:	0800987c 	.word	0x0800987c
 800373c:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003740:	69b9      	ldr	r1, [r7, #24]
 8003742:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003746:	f000 ff83 	bl	8004650 <RCCEx_GetSAIxPeriphCLKFreq>
 800374a:	61f8      	str	r0, [r7, #28]
      break;
 800374c:	f000 bd8e 	b.w	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003750:	69b9      	ldr	r1, [r7, #24]
 8003752:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003756:	f000 ff7b 	bl	8004650 <RCCEx_GetSAIxPeriphCLKFreq>
 800375a:	61f8      	str	r0, [r7, #28]
      break;
 800375c:	f000 bd86 	b.w	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003760:	4b9a      	ldr	r3, [pc, #616]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003766:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800376a:	60fb      	str	r3, [r7, #12]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003772:	d015      	beq.n	80037a0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800377a:	f200 8092 	bhi.w	80038a2 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003784:	d029      	beq.n	80037da <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800378c:	f200 8089 	bhi.w	80038a2 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d07b      	beq.n	800388e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800379c:	d04a      	beq.n	8003834 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 800379e:	e080      	b.n	80038a2 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80037a0:	4b8a      	ldr	r3, [pc, #552]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d17d      	bne.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80037ac:	4b87      	ldr	r3, [pc, #540]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0308 	and.w	r3, r3, #8
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d005      	beq.n	80037c4 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 80037b8:	4b84      	ldr	r3, [pc, #528]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	091b      	lsrs	r3, r3, #4
 80037be:	f003 030f 	and.w	r3, r3, #15
 80037c2:	e005      	b.n	80037d0 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 80037c4:	4b81      	ldr	r3, [pc, #516]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80037c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ca:	0a1b      	lsrs	r3, r3, #8
 80037cc:	f003 030f 	and.w	r3, r3, #15
 80037d0:	4a7f      	ldr	r2, [pc, #508]	@ (80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80037d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d6:	61fb      	str	r3, [r7, #28]
          break;
 80037d8:	e066      	b.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80037da:	4b7c      	ldr	r3, [pc, #496]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037e6:	d162      	bne.n	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80037e8:	4b78      	ldr	r3, [pc, #480]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037f4:	d15b      	bne.n	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80037f6:	4b75      	ldr	r3, [pc, #468]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	0a1b      	lsrs	r3, r3, #8
 80037fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003800:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	68ba      	ldr	r2, [r7, #8]
 8003806:	fb03 f202 	mul.w	r2, r3, r2
 800380a:	4b70      	ldr	r3, [pc, #448]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	091b      	lsrs	r3, r3, #4
 8003810:	f003 030f 	and.w	r3, r3, #15
 8003814:	3301      	adds	r3, #1
 8003816:	fbb2 f3f3 	udiv	r3, r2, r3
 800381a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800381c:	4b6b      	ldr	r3, [pc, #428]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	0d5b      	lsrs	r3, r3, #21
 8003822:	f003 0303 	and.w	r3, r3, #3
 8003826:	3301      	adds	r3, #1
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003830:	61fb      	str	r3, [r7, #28]
          break;
 8003832:	e03c      	b.n	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003834:	4b65      	ldr	r3, [pc, #404]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800383c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003840:	d138      	bne.n	80038b4 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003842:	4b62      	ldr	r3, [pc, #392]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800384a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800384e:	d131      	bne.n	80038b4 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003850:	4b5e      	ldr	r3, [pc, #376]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003852:	691b      	ldr	r3, [r3, #16]
 8003854:	0a1b      	lsrs	r3, r3, #8
 8003856:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800385a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	fb03 f202 	mul.w	r2, r3, r2
 8003864:	4b59      	ldr	r3, [pc, #356]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	091b      	lsrs	r3, r3, #4
 800386a:	f003 030f 	and.w	r3, r3, #15
 800386e:	3301      	adds	r3, #1
 8003870:	fbb2 f3f3 	udiv	r3, r2, r3
 8003874:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003876:	4b55      	ldr	r3, [pc, #340]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	0d5b      	lsrs	r3, r3, #21
 800387c:	f003 0303 	and.w	r3, r3, #3
 8003880:	3301      	adds	r3, #1
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	fbb2 f3f3 	udiv	r3, r2, r3
 800388a:	61fb      	str	r3, [r7, #28]
          break;
 800388c:	e012      	b.n	80038b4 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800388e:	4b4f      	ldr	r3, [pc, #316]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003890:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b02      	cmp	r3, #2
 800389a:	d10e      	bne.n	80038ba <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 800389c:	4b4d      	ldr	r3, [pc, #308]	@ (80039d4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800389e:	61fb      	str	r3, [r7, #28]
          break;
 80038a0:	e00b      	b.n	80038ba <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 80038a2:	bf00      	nop
 80038a4:	f000 bce2 	b.w	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80038a8:	bf00      	nop
 80038aa:	f000 bcdf 	b.w	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80038ae:	bf00      	nop
 80038b0:	f000 bcdc 	b.w	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80038b4:	bf00      	nop
 80038b6:	f000 bcd9 	b.w	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80038ba:	bf00      	nop
        break;
 80038bc:	f000 bcd6 	b.w	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 80038c0:	4b42      	ldr	r3, [pc, #264]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038ce:	d13d      	bne.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80038d0:	4b3e      	ldr	r3, [pc, #248]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038dc:	f040 84c5 	bne.w	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 80038e0:	4b3a      	ldr	r3, [pc, #232]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ec:	f040 84bd 	bne.w	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80038f0:	4b36      	ldr	r3, [pc, #216]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	0a1b      	lsrs	r3, r3, #8
 80038f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038fa:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80038fc:	69bb      	ldr	r3, [r7, #24]
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	fb03 f202 	mul.w	r2, r3, r2
 8003904:	4b31      	ldr	r3, [pc, #196]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	091b      	lsrs	r3, r3, #4
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	3301      	adds	r3, #1
 8003910:	fbb2 f3f3 	udiv	r3, r2, r3
 8003914:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003916:	4b2d      	ldr	r3, [pc, #180]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	0edb      	lsrs	r3, r3, #27
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10a      	bne.n	800393e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003928:	4b28      	ldr	r3, [pc, #160]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d002      	beq.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 8003934:	2311      	movs	r3, #17
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	e001      	b.n	800393e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 800393a:	2307      	movs	r3, #7
 800393c:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	fbb2 f3f3 	udiv	r3, r2, r3
 8003946:	61fb      	str	r3, [r7, #28]
      break;
 8003948:	f000 bc8f 	b.w	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800394c:	4b1f      	ldr	r3, [pc, #124]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800394e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003952:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800395e:	d016      	beq.n	800398e <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003966:	f200 809b 	bhi.w	8003aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003970:	d032      	beq.n	80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003978:	f200 8092 	bhi.w	8003aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2b00      	cmp	r3, #0
 8003980:	f000 8084 	beq.w	8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800398a:	d052      	beq.n	8003a32 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 800398c:	e088      	b.n	8003aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800398e:	4b0f      	ldr	r3, [pc, #60]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b02      	cmp	r3, #2
 8003998:	f040 8084 	bne.w	8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800399c:	4b0b      	ldr	r3, [pc, #44]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0308 	and.w	r3, r3, #8
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80039a8:	4b08      	ldr	r3, [pc, #32]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	091b      	lsrs	r3, r3, #4
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	e005      	b.n	80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 80039b4:	4b05      	ldr	r3, [pc, #20]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039ba:	0a1b      	lsrs	r3, r3, #8
 80039bc:	f003 030f 	and.w	r3, r3, #15
 80039c0:	4a03      	ldr	r2, [pc, #12]	@ (80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80039c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039c6:	61fb      	str	r3, [r7, #28]
          break;
 80039c8:	e06c      	b.n	8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80039ca:	bf00      	nop
 80039cc:	40021000 	.word	0x40021000
 80039d0:	0800987c 	.word	0x0800987c
 80039d4:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80039d8:	4ba5      	ldr	r3, [pc, #660]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80039e4:	d160      	bne.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80039e6:	4ba2      	ldr	r3, [pc, #648]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039f2:	d159      	bne.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80039f4:	4b9e      	ldr	r3, [pc, #632]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	0a1b      	lsrs	r3, r3, #8
 80039fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039fe:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	fb03 f202 	mul.w	r2, r3, r2
 8003a08:	4b99      	ldr	r3, [pc, #612]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	091b      	lsrs	r3, r3, #4
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	3301      	adds	r3, #1
 8003a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a18:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003a1a:	4b95      	ldr	r3, [pc, #596]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	0d5b      	lsrs	r3, r3, #21
 8003a20:	f003 0303 	and.w	r3, r3, #3
 8003a24:	3301      	adds	r3, #1
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2e:	61fb      	str	r3, [r7, #28]
          break;
 8003a30:	e03a      	b.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003a32:	4b8f      	ldr	r3, [pc, #572]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a3e:	d135      	bne.n	8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003a40:	4b8b      	ldr	r3, [pc, #556]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a4c:	d12e      	bne.n	8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003a4e:	4b88      	ldr	r3, [pc, #544]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	0a1b      	lsrs	r3, r3, #8
 8003a54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a58:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	fb03 f202 	mul.w	r2, r3, r2
 8003a62:	4b83      	ldr	r3, [pc, #524]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	091b      	lsrs	r3, r3, #4
 8003a68:	f003 030f 	and.w	r3, r3, #15
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a72:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003a74:	4b7e      	ldr	r3, [pc, #504]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	0d5b      	lsrs	r3, r3, #21
 8003a7a:	f003 0303 	and.w	r3, r3, #3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a88:	61fb      	str	r3, [r7, #28]
          break;
 8003a8a:	e00f      	b.n	8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003a8c:	4b78      	ldr	r3, [pc, #480]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003a8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d10a      	bne.n	8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8003a9a:	4b76      	ldr	r3, [pc, #472]	@ (8003c74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8003a9c:	61fb      	str	r3, [r7, #28]
          break;
 8003a9e:	e007      	b.n	8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8003aa0:	bf00      	nop
 8003aa2:	e3e2      	b.n	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003aa4:	bf00      	nop
 8003aa6:	e3e0      	b.n	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003aa8:	bf00      	nop
 8003aaa:	e3de      	b.n	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003aac:	bf00      	nop
 8003aae:	e3dc      	b.n	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003ab0:	bf00      	nop
      break;
 8003ab2:	e3da      	b.n	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003ab4:	4b6e      	ldr	r3, [pc, #440]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aba:	f003 0303 	and.w	r3, r3, #3
 8003abe:	60fb      	str	r3, [r7, #12]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2b03      	cmp	r3, #3
 8003ac4:	d827      	bhi.n	8003b16 <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 8003ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8003ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003acc:	08003add 	.word	0x08003add
 8003ad0:	08003ae5 	.word	0x08003ae5
 8003ad4:	08003aed 	.word	0x08003aed
 8003ad8:	08003b01 	.word	0x08003b01
          frequency = HAL_RCC_GetPCLK2Freq();
 8003adc:	f7ff f84c 	bl	8002b78 <HAL_RCC_GetPCLK2Freq>
 8003ae0:	61f8      	str	r0, [r7, #28]
          break;
 8003ae2:	e01d      	b.n	8003b20 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003ae4:	f7fe ff9c 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003ae8:	61f8      	str	r0, [r7, #28]
          break;
 8003aea:	e019      	b.n	8003b20 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003aec:	4b60      	ldr	r3, [pc, #384]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003af8:	d10f      	bne.n	8003b1a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 8003afa:	4b5f      	ldr	r3, [pc, #380]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003afc:	61fb      	str	r3, [r7, #28]
          break;
 8003afe:	e00c      	b.n	8003b1a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b00:	4b5b      	ldr	r3, [pc, #364]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d107      	bne.n	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 8003b0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b12:	61fb      	str	r3, [r7, #28]
          break;
 8003b14:	e003      	b.n	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 8003b16:	bf00      	nop
 8003b18:	e3a8      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003b1a:	bf00      	nop
 8003b1c:	e3a6      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003b1e:	bf00      	nop
        break;
 8003b20:	e3a4      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003b22:	4b53      	ldr	r3, [pc, #332]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b28:	f003 030c 	and.w	r3, r3, #12
 8003b2c:	60fb      	str	r3, [r7, #12]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2b0c      	cmp	r3, #12
 8003b32:	d83a      	bhi.n	8003baa <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 8003b34:	a201      	add	r2, pc, #4	@ (adr r2, 8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 8003b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b3a:	bf00      	nop
 8003b3c:	08003b71 	.word	0x08003b71
 8003b40:	08003bab 	.word	0x08003bab
 8003b44:	08003bab 	.word	0x08003bab
 8003b48:	08003bab 	.word	0x08003bab
 8003b4c:	08003b79 	.word	0x08003b79
 8003b50:	08003bab 	.word	0x08003bab
 8003b54:	08003bab 	.word	0x08003bab
 8003b58:	08003bab 	.word	0x08003bab
 8003b5c:	08003b81 	.word	0x08003b81
 8003b60:	08003bab 	.word	0x08003bab
 8003b64:	08003bab 	.word	0x08003bab
 8003b68:	08003bab 	.word	0x08003bab
 8003b6c:	08003b95 	.word	0x08003b95
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b70:	f7fe ffec 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8003b74:	61f8      	str	r0, [r7, #28]
          break;
 8003b76:	e01d      	b.n	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b78:	f7fe ff52 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003b7c:	61f8      	str	r0, [r7, #28]
          break;
 8003b7e:	e019      	b.n	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b80:	4b3b      	ldr	r3, [pc, #236]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8c:	d10f      	bne.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 8003b8e:	4b3a      	ldr	r3, [pc, #232]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003b90:	61fb      	str	r3, [r7, #28]
          break;
 8003b92:	e00c      	b.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b94:	4b36      	ldr	r3, [pc, #216]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d107      	bne.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 8003ba2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ba6:	61fb      	str	r3, [r7, #28]
          break;
 8003ba8:	e003      	b.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 8003baa:	bf00      	nop
 8003bac:	e35e      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003bae:	bf00      	nop
 8003bb0:	e35c      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003bb2:	bf00      	nop
        break;
 8003bb4:	e35a      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bbc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2b30      	cmp	r3, #48	@ 0x30
 8003bc6:	d021      	beq.n	8003c0c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2b30      	cmp	r3, #48	@ 0x30
 8003bcc:	d829      	bhi.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2b20      	cmp	r3, #32
 8003bd2:	d011      	beq.n	8003bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2b20      	cmp	r3, #32
 8003bd8:	d823      	bhi.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d003      	beq.n	8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2b10      	cmp	r3, #16
 8003be4:	d004      	beq.n	8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 8003be6:	e01c      	b.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003be8:	f7fe ffb0 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8003bec:	61f8      	str	r0, [r7, #28]
          break;
 8003bee:	e01d      	b.n	8003c2c <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8003bf0:	f7fe ff16 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003bf4:	61f8      	str	r0, [r7, #28]
          break;
 8003bf6:	e019      	b.n	8003c2c <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c04:	d10f      	bne.n	8003c26 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 8003c06:	4b1c      	ldr	r3, [pc, #112]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003c08:	61fb      	str	r3, [r7, #28]
          break;
 8003c0a:	e00c      	b.n	8003c26 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003c0c:	4b18      	ldr	r3, [pc, #96]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d107      	bne.n	8003c2a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 8003c1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c1e:	61fb      	str	r3, [r7, #28]
          break;
 8003c20:	e003      	b.n	8003c2a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 8003c22:	bf00      	nop
 8003c24:	e322      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003c26:	bf00      	nop
 8003c28:	e320      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003c2a:	bf00      	nop
        break;
 8003c2c:	e31e      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003c2e:	4b10      	ldr	r3, [pc, #64]	@ (8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c34:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003c38:	60fb      	str	r3, [r7, #12]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c3e:	d027      	beq.n	8003c90 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c44:	d82f      	bhi.n	8003ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2b80      	cmp	r3, #128	@ 0x80
 8003c4a:	d017      	beq.n	8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b80      	cmp	r3, #128	@ 0x80
 8003c50:	d829      	bhi.n	8003ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d003      	beq.n	8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b40      	cmp	r3, #64	@ 0x40
 8003c5c:	d004      	beq.n	8003c68 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 8003c5e:	e022      	b.n	8003ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c60:	f7fe ff74 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8003c64:	61f8      	str	r0, [r7, #28]
          break;
 8003c66:	e023      	b.n	8003cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c68:	f7fe feda 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003c6c:	61f8      	str	r0, [r7, #28]
          break;
 8003c6e:	e01f      	b.n	8003cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003c70:	40021000 	.word	0x40021000
 8003c74:	02dc6c00 	.word	0x02dc6c00
 8003c78:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c7c:	4b9b      	ldr	r3, [pc, #620]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c88:	d10f      	bne.n	8003caa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 8003c8a:	4b99      	ldr	r3, [pc, #612]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003c8c:	61fb      	str	r3, [r7, #28]
          break;
 8003c8e:	e00c      	b.n	8003caa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003c90:	4b96      	ldr	r3, [pc, #600]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d107      	bne.n	8003cae <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 8003c9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ca2:	61fb      	str	r3, [r7, #28]
          break;
 8003ca4:	e003      	b.n	8003cae <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 8003ca6:	bf00      	nop
 8003ca8:	e2e0      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003caa:	bf00      	nop
 8003cac:	e2de      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003cae:	bf00      	nop
        break;
 8003cb0:	e2dc      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003cb2:	4b8e      	ldr	r3, [pc, #568]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cc4:	d025      	beq.n	8003d12 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ccc:	d82c      	bhi.n	8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cd4:	d013      	beq.n	8003cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cdc:	d824      	bhi.n	8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d004      	beq.n	8003cee <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cea:	d004      	beq.n	8003cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 8003cec:	e01c      	b.n	8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cee:	f7fe ff2d 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8003cf2:	61f8      	str	r0, [r7, #28]
          break;
 8003cf4:	e01d      	b.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003cf6:	f7fe fe93 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003cfa:	61f8      	str	r0, [r7, #28]
          break;
 8003cfc:	e019      	b.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003cfe:	4b7b      	ldr	r3, [pc, #492]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d0a:	d10f      	bne.n	8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 8003d0c:	4b78      	ldr	r3, [pc, #480]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003d0e:	61fb      	str	r3, [r7, #28]
          break;
 8003d10:	e00c      	b.n	8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d12:	4b76      	ldr	r3, [pc, #472]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d107      	bne.n	8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 8003d20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d24:	61fb      	str	r3, [r7, #28]
          break;
 8003d26:	e003      	b.n	8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 8003d28:	bf00      	nop
 8003d2a:	e29f      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d2c:	bf00      	nop
 8003d2e:	e29d      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d30:	bf00      	nop
        break;
 8003d32:	e29b      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003d34:	4b6d      	ldr	r3, [pc, #436]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d46:	d025      	beq.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d4e:	d82c      	bhi.n	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d56:	d013      	beq.n	8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d5e:	d824      	bhi.n	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d004      	beq.n	8003d70 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d6c:	d004      	beq.n	8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 8003d6e:	e01c      	b.n	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d70:	f7fe feec 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8003d74:	61f8      	str	r0, [r7, #28]
          break;
 8003d76:	e01d      	b.n	8003db4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d78:	f7fe fe52 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003d7c:	61f8      	str	r0, [r7, #28]
          break;
 8003d7e:	e019      	b.n	8003db4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d80:	4b5a      	ldr	r3, [pc, #360]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8c:	d10f      	bne.n	8003dae <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 8003d8e:	4b58      	ldr	r3, [pc, #352]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003d90:	61fb      	str	r3, [r7, #28]
          break;
 8003d92:	e00c      	b.n	8003dae <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d94:	4b55      	ldr	r3, [pc, #340]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d107      	bne.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 8003da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003da6:	61fb      	str	r3, [r7, #28]
          break;
 8003da8:	e003      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 8003daa:	bf00      	nop
 8003dac:	e25e      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003dae:	bf00      	nop
 8003db0:	e25c      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003db2:	bf00      	nop
        break;
 8003db4:	e25a      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003db6:	4b4d      	ldr	r3, [pc, #308]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003dc0:	60fb      	str	r3, [r7, #12]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dc8:	d007      	beq.n	8003dda <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003dd0:	d12f      	bne.n	8003e32 <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003dd2:	f7fe fe25 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003dd6:	61f8      	str	r0, [r7, #28]
          break;
 8003dd8:	e02e      	b.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003dda:	4b44      	ldr	r3, [pc, #272]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003de2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003de6:	d126      	bne.n	8003e36 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8003de8:	4b40      	ldr	r3, [pc, #256]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d020      	beq.n	8003e36 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003df4:	4b3d      	ldr	r3, [pc, #244]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	0a1b      	lsrs	r3, r3, #8
 8003dfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dfe:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	fb03 f202 	mul.w	r2, r3, r2
 8003e08:	4b38      	ldr	r3, [pc, #224]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e0a:	691b      	ldr	r3, [r3, #16]
 8003e0c:	091b      	lsrs	r3, r3, #4
 8003e0e:	f003 030f 	and.w	r3, r3, #15
 8003e12:	3301      	adds	r3, #1
 8003e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e18:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003e1a:	4b34      	ldr	r3, [pc, #208]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	0e5b      	lsrs	r3, r3, #25
 8003e20:	f003 0303 	and.w	r3, r3, #3
 8003e24:	3301      	adds	r3, #1
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e2e:	61fb      	str	r3, [r7, #28]
          break;
 8003e30:	e001      	b.n	8003e36 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 8003e32:	bf00      	nop
 8003e34:	e21a      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e36:	bf00      	nop
        break;
 8003e38:	e218      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d103      	bne.n	8003e54 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003e4c:	f7fe fe94 	bl	8002b78 <HAL_RCC_GetPCLK2Freq>
 8003e50:	61f8      	str	r0, [r7, #28]
        break;
 8003e52:	e20b      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e54:	f7fe fde4 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003e58:	61f8      	str	r0, [r7, #28]
        break;
 8003e5a:	e207      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8003e5c:	4b23      	ldr	r3, [pc, #140]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e62:	f003 0318 	and.w	r3, r3, #24
 8003e66:	60fb      	str	r3, [r7, #12]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2b10      	cmp	r3, #16
 8003e6c:	d010      	beq.n	8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2b10      	cmp	r3, #16
 8003e72:	d834      	bhi.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d024      	beq.n	8003eca <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 8003e80:	e02d      	b.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003e82:	69b9      	ldr	r1, [r7, #24]
 8003e84:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003e88:	f000 fbe2 	bl	8004650 <RCCEx_GetSAIxPeriphCLKFreq>
 8003e8c:	61f8      	str	r0, [r7, #28]
          break;
 8003e8e:	e02b      	b.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003e90:	4b16      	ldr	r3, [pc, #88]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d122      	bne.n	8003ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003e9c:	4b13      	ldr	r3, [pc, #76]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0308 	and.w	r3, r3, #8
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d005      	beq.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8003ea8:	4b10      	ldr	r3, [pc, #64]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	091b      	lsrs	r3, r3, #4
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	e005      	b.n	8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8003eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eba:	0a1b      	lsrs	r3, r3, #8
 8003ebc:	f003 030f 	and.w	r3, r3, #15
 8003ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8003ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec6:	61fb      	str	r3, [r7, #28]
          break;
 8003ec8:	e00b      	b.n	8003ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003eca:	4b08      	ldr	r3, [pc, #32]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ed6:	d106      	bne.n	8003ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 8003ed8:	4b05      	ldr	r3, [pc, #20]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003eda:	61fb      	str	r3, [r7, #28]
          break;
 8003edc:	e003      	b.n	8003ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 8003ede:	bf00      	nop
 8003ee0:	e1c4      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ee2:	bf00      	nop
 8003ee4:	e1c2      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ee6:	bf00      	nop
        break;
 8003ee8:	e1c0      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 8003eea:	bf00      	nop
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	00f42400 	.word	0x00f42400
 8003ef4:	0800987c 	.word	0x0800987c
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003ef8:	4b96      	ldr	r3, [pc, #600]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8003efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003efe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f0a:	d013      	beq.n	8003f34 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f12:	d819      	bhi.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d004      	beq.n	8003f24 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f20:	d004      	beq.n	8003f2c <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 8003f22:	e011      	b.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f24:	f7fe fe12 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8003f28:	61f8      	str	r0, [r7, #28]
          break;
 8003f2a:	e010      	b.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f2c:	f7fe fd78 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003f30:	61f8      	str	r0, [r7, #28]
          break;
 8003f32:	e00c      	b.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f34:	4b87      	ldr	r3, [pc, #540]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f40:	d104      	bne.n	8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 8003f42:	4b85      	ldr	r3, [pc, #532]	@ (8004158 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8003f44:	61fb      	str	r3, [r7, #28]
          break;
 8003f46:	e001      	b.n	8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 8003f48:	bf00      	nop
 8003f4a:	e18f      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f4c:	bf00      	nop
        break;
 8003f4e:	e18d      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003f50:	4b80      	ldr	r3, [pc, #512]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f56:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f62:	d013      	beq.n	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f6a:	d819      	bhi.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d004      	beq.n	8003f7c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f78:	d004      	beq.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 8003f7a:	e011      	b.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f7c:	f7fe fde6 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8003f80:	61f8      	str	r0, [r7, #28]
          break;
 8003f82:	e010      	b.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f84:	f7fe fd4c 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003f88:	61f8      	str	r0, [r7, #28]
          break;
 8003f8a:	e00c      	b.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f8c:	4b71      	ldr	r3, [pc, #452]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f98:	d104      	bne.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 8003f9a:	4b6f      	ldr	r3, [pc, #444]	@ (8004158 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8003f9c:	61fb      	str	r3, [r7, #28]
          break;
 8003f9e:	e001      	b.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 8003fa0:	bf00      	nop
 8003fa2:	e163      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003fa4:	bf00      	nop
        break;
 8003fa6:	e161      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003fa8:	4b6a      	ldr	r3, [pc, #424]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8003faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003fba:	d013      	beq.n	8003fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003fc2:	d819      	bhi.n	8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d004      	beq.n	8003fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd0:	d004      	beq.n	8003fdc <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 8003fd2:	e011      	b.n	8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fd4:	f7fe fdba 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8003fd8:	61f8      	str	r0, [r7, #28]
          break;
 8003fda:	e010      	b.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 8003fdc:	f7fe fd20 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8003fe0:	61f8      	str	r0, [r7, #28]
          break;
 8003fe2:	e00c      	b.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fe4:	4b5b      	ldr	r3, [pc, #364]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ff0:	d104      	bne.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 8003ff2:	4b59      	ldr	r3, [pc, #356]	@ (8004158 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8003ff4:	61fb      	str	r3, [r7, #28]
          break;
 8003ff6:	e001      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 8003ff8:	bf00      	nop
 8003ffa:	e137      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ffc:	bf00      	nop
        break;
 8003ffe:	e135      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8004000:	4b54      	ldr	r3, [pc, #336]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004002:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	60fb      	str	r3, [r7, #12]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2b02      	cmp	r3, #2
 8004010:	d011      	beq.n	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2b02      	cmp	r3, #2
 8004016:	d818      	bhi.n	800404a <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d004      	beq.n	800402e <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 8004024:	e011      	b.n	800404a <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004026:	f7fe fd91 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 800402a:	61f8      	str	r0, [r7, #28]
          break;
 800402c:	e010      	b.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 800402e:	f7fe fcf7 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8004032:	61f8      	str	r0, [r7, #28]
          break;
 8004034:	e00c      	b.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004036:	4b47      	ldr	r3, [pc, #284]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800403e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004042:	d104      	bne.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 8004044:	4b44      	ldr	r3, [pc, #272]	@ (8004158 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004046:	61fb      	str	r3, [r7, #28]
          break;
 8004048:	e001      	b.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 800404a:	bf00      	nop
 800404c:	e10e      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800404e:	bf00      	nop
        break;
 8004050:	e10c      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004052:	4b40      	ldr	r3, [pc, #256]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004058:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004064:	d02c      	beq.n	80040c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800406c:	d833      	bhi.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004074:	d01a      	beq.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800407c:	d82b      	bhi.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d004      	beq.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800408a:	d004      	beq.n	8004096 <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 800408c:	e023      	b.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 800408e:	f7fe fd5d 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8004092:	61f8      	str	r0, [r7, #28]
          break;
 8004094:	e026      	b.n	80040e4 <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004096:	4b2f      	ldr	r3, [pc, #188]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d11a      	bne.n	80040da <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 80040a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80040a8:	61fb      	str	r3, [r7, #28]
          break;
 80040aa:	e016      	b.n	80040da <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040ac:	4b29      	ldr	r3, [pc, #164]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b8:	d111      	bne.n	80040de <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 80040ba:	4b27      	ldr	r3, [pc, #156]	@ (8004158 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80040bc:	61fb      	str	r3, [r7, #28]
          break;
 80040be:	e00e      	b.n	80040de <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80040c0:	4b24      	ldr	r3, [pc, #144]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d109      	bne.n	80040e2 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 80040ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040d2:	61fb      	str	r3, [r7, #28]
          break;
 80040d4:	e005      	b.n	80040e2 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 80040d6:	bf00      	nop
 80040d8:	e0c8      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040da:	bf00      	nop
 80040dc:	e0c6      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040de:	bf00      	nop
 80040e0:	e0c4      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040e2:	bf00      	nop
        break;
 80040e4:	e0c2      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80040e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80040e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ec:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80040f8:	d030      	beq.n	800415c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004100:	d837      	bhi.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004108:	d01a      	beq.n	8004140 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004110:	d82f      	bhi.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d004      	beq.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800411e:	d004      	beq.n	800412a <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 8004120:	e027      	b.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004122:	f7fe fd13 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8004126:	61f8      	str	r0, [r7, #28]
          break;
 8004128:	e02a      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800412a:	4b0a      	ldr	r3, [pc, #40]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800412c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b02      	cmp	r3, #2
 8004136:	d11e      	bne.n	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 8004138:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800413c:	61fb      	str	r3, [r7, #28]
          break;
 800413e:	e01a      	b.n	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004140:	4b04      	ldr	r3, [pc, #16]	@ (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800414c:	d115      	bne.n	800417a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 800414e:	4b02      	ldr	r3, [pc, #8]	@ (8004158 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004150:	61fb      	str	r3, [r7, #28]
          break;
 8004152:	e012      	b.n	800417a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8004154:	40021000 	.word	0x40021000
 8004158:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800415c:	4b46      	ldr	r3, [pc, #280]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b02      	cmp	r3, #2
 8004168:	d109      	bne.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 800416a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800416e:	61fb      	str	r3, [r7, #28]
          break;
 8004170:	e005      	b.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 8004172:	bf00      	nop
 8004174:	e07a      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004176:	bf00      	nop
 8004178:	e078      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800417a:	bf00      	nop
 800417c:	e076      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800417e:	bf00      	nop
        break;
 8004180:	e074      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8004182:	4b3d      	ldr	r3, [pc, #244]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004184:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004188:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800418c:	60fb      	str	r3, [r7, #12]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004194:	d02c      	beq.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800419c:	d855      	bhi.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d004      	beq.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041aa:	d004      	beq.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 80041ac:	e04d      	b.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 80041ae:	f7fe fc37 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 80041b2:	61f8      	str	r0, [r7, #28]
          break;
 80041b4:	e04e      	b.n	8004254 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80041b6:	4b30      	ldr	r3, [pc, #192]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d145      	bne.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80041c2:	4b2d      	ldr	r3, [pc, #180]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d005      	beq.n	80041da <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 80041ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	091b      	lsrs	r3, r3, #4
 80041d4:	f003 030f 	and.w	r3, r3, #15
 80041d8:	e005      	b.n	80041e6 <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 80041da:	4b27      	ldr	r3, [pc, #156]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80041dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041e0:	0a1b      	lsrs	r3, r3, #8
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	4a25      	ldr	r2, [pc, #148]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80041e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ec:	61fb      	str	r3, [r7, #28]
          break;
 80041ee:	e02e      	b.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80041f0:	4b21      	ldr	r3, [pc, #132]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041fc:	d129      	bne.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80041fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004206:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800420a:	d122      	bne.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800420c:	4b1a      	ldr	r3, [pc, #104]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	0a1b      	lsrs	r3, r3, #8
 8004212:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004216:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	68ba      	ldr	r2, [r7, #8]
 800421c:	fb03 f202 	mul.w	r2, r3, r2
 8004220:	4b15      	ldr	r3, [pc, #84]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	091b      	lsrs	r3, r3, #4
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	3301      	adds	r3, #1
 800422c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004230:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004232:	4b11      	ldr	r3, [pc, #68]	@ (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	0d5b      	lsrs	r3, r3, #21
 8004238:	f003 0303 	and.w	r3, r3, #3
 800423c:	3301      	adds	r3, #1
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	fbb2 f3f3 	udiv	r3, r2, r3
 8004246:	61fb      	str	r3, [r7, #28]
          break;
 8004248:	e003      	b.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 800424a:	bf00      	nop
 800424c:	e00e      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800424e:	bf00      	nop
 8004250:	e00c      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004252:	bf00      	nop
        break;
 8004254:	e00a      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004256:	bf00      	nop
 8004258:	e008      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800425a:	bf00      	nop
 800425c:	e006      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800425e:	bf00      	nop
 8004260:	e004      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004262:	bf00      	nop
 8004264:	e002      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004266:	bf00      	nop
 8004268:	e000      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800426a:	bf00      	nop
    }
  }

  return(frequency);
 800426c:	69fb      	ldr	r3, [r7, #28]
}
 800426e:	4618      	mov	r0, r3
 8004270:	3720      	adds	r7, #32
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	40021000 	.word	0x40021000
 800427c:	0800987c 	.word	0x0800987c

08004280 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800428e:	4b72      	ldr	r3, [pc, #456]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f003 0303 	and.w	r3, r3, #3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00e      	beq.n	80042b8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800429a:	4b6f      	ldr	r3, [pc, #444]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	f003 0203 	and.w	r2, r3, #3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d103      	bne.n	80042b2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
       ||
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d142      	bne.n	8004338 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
 80042b6:	e03f      	b.n	8004338 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2b03      	cmp	r3, #3
 80042be:	d018      	beq.n	80042f2 <RCCEx_PLLSAI1_Config+0x72>
 80042c0:	2b03      	cmp	r3, #3
 80042c2:	d825      	bhi.n	8004310 <RCCEx_PLLSAI1_Config+0x90>
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d002      	beq.n	80042ce <RCCEx_PLLSAI1_Config+0x4e>
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d009      	beq.n	80042e0 <RCCEx_PLLSAI1_Config+0x60>
 80042cc:	e020      	b.n	8004310 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80042ce:	4b62      	ldr	r3, [pc, #392]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d11d      	bne.n	8004316 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042de:	e01a      	b.n	8004316 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80042e0:	4b5d      	ldr	r3, [pc, #372]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d116      	bne.n	800431a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042f0:	e013      	b.n	800431a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80042f2:	4b59      	ldr	r3, [pc, #356]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10f      	bne.n	800431e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80042fe:	4b56      	ldr	r3, [pc, #344]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d109      	bne.n	800431e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800430e:	e006      	b.n	800431e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	73fb      	strb	r3, [r7, #15]
      break;
 8004314:	e004      	b.n	8004320 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004316:	bf00      	nop
 8004318:	e002      	b.n	8004320 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800431a:	bf00      	nop
 800431c:	e000      	b.n	8004320 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800431e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004320:	7bfb      	ldrb	r3, [r7, #15]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d108      	bne.n	8004338 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004326:	4b4c      	ldr	r3, [pc, #304]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	f023 0203 	bic.w	r2, r3, #3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4949      	ldr	r1, [pc, #292]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004334:	4313      	orrs	r3, r2
 8004336:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004338:	7bfb      	ldrb	r3, [r7, #15]
 800433a:	2b00      	cmp	r3, #0
 800433c:	f040 8086 	bne.w	800444c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004340:	4b45      	ldr	r3, [pc, #276]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a44      	ldr	r2, [pc, #272]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004346:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800434a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800434c:	f7fd f972 	bl	8001634 <HAL_GetTick>
 8004350:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004352:	e009      	b.n	8004368 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004354:	f7fd f96e 	bl	8001634 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b02      	cmp	r3, #2
 8004360:	d902      	bls.n	8004368 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	73fb      	strb	r3, [r7, #15]
        break;
 8004366:	e005      	b.n	8004374 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004368:	4b3b      	ldr	r3, [pc, #236]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1ef      	bne.n	8004354 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004374:	7bfb      	ldrb	r3, [r7, #15]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d168      	bne.n	800444c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d113      	bne.n	80043a8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004380:	4b35      	ldr	r3, [pc, #212]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	4b35      	ldr	r3, [pc, #212]	@ (800445c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004386:	4013      	ands	r3, r2
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6892      	ldr	r2, [r2, #8]
 800438c:	0211      	lsls	r1, r2, #8
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	68d2      	ldr	r2, [r2, #12]
 8004392:	06d2      	lsls	r2, r2, #27
 8004394:	4311      	orrs	r1, r2
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	6852      	ldr	r2, [r2, #4]
 800439a:	3a01      	subs	r2, #1
 800439c:	0112      	lsls	r2, r2, #4
 800439e:	430a      	orrs	r2, r1
 80043a0:	492d      	ldr	r1, [pc, #180]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	610b      	str	r3, [r1, #16]
 80043a6:	e02d      	b.n	8004404 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d115      	bne.n	80043da <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043ae:	4b2a      	ldr	r3, [pc, #168]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043b0:	691a      	ldr	r2, [r3, #16]
 80043b2:	4b2b      	ldr	r3, [pc, #172]	@ (8004460 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043b4:	4013      	ands	r3, r2
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	6892      	ldr	r2, [r2, #8]
 80043ba:	0211      	lsls	r1, r2, #8
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	6912      	ldr	r2, [r2, #16]
 80043c0:	0852      	lsrs	r2, r2, #1
 80043c2:	3a01      	subs	r2, #1
 80043c4:	0552      	lsls	r2, r2, #21
 80043c6:	4311      	orrs	r1, r2
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6852      	ldr	r2, [r2, #4]
 80043cc:	3a01      	subs	r2, #1
 80043ce:	0112      	lsls	r2, r2, #4
 80043d0:	430a      	orrs	r2, r1
 80043d2:	4921      	ldr	r1, [pc, #132]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	610b      	str	r3, [r1, #16]
 80043d8:	e014      	b.n	8004404 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043da:	4b1f      	ldr	r3, [pc, #124]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043dc:	691a      	ldr	r2, [r3, #16]
 80043de:	4b21      	ldr	r3, [pc, #132]	@ (8004464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043e0:	4013      	ands	r3, r2
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	6892      	ldr	r2, [r2, #8]
 80043e6:	0211      	lsls	r1, r2, #8
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	6952      	ldr	r2, [r2, #20]
 80043ec:	0852      	lsrs	r2, r2, #1
 80043ee:	3a01      	subs	r2, #1
 80043f0:	0652      	lsls	r2, r2, #25
 80043f2:	4311      	orrs	r1, r2
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6852      	ldr	r2, [r2, #4]
 80043f8:	3a01      	subs	r2, #1
 80043fa:	0112      	lsls	r2, r2, #4
 80043fc:	430a      	orrs	r2, r1
 80043fe:	4916      	ldr	r1, [pc, #88]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004400:	4313      	orrs	r3, r2
 8004402:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004404:	4b14      	ldr	r3, [pc, #80]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a13      	ldr	r2, [pc, #76]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 800440a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800440e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004410:	f7fd f910 	bl	8001634 <HAL_GetTick>
 8004414:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004416:	e009      	b.n	800442c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004418:	f7fd f90c 	bl	8001634 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d902      	bls.n	800442c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	73fb      	strb	r3, [r7, #15]
          break;
 800442a:	e005      	b.n	8004438 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800442c:	4b0a      	ldr	r3, [pc, #40]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d0ef      	beq.n	8004418 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004438:	7bfb      	ldrb	r3, [r7, #15]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d106      	bne.n	800444c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800443e:	4b06      	ldr	r3, [pc, #24]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004440:	691a      	ldr	r2, [r3, #16]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	4904      	ldr	r1, [pc, #16]	@ (8004458 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004448:	4313      	orrs	r3, r2
 800444a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800444c:	7bfb      	ldrb	r3, [r7, #15]
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40021000 	.word	0x40021000
 800445c:	07ff800f 	.word	0x07ff800f
 8004460:	ff9f800f 	.word	0xff9f800f
 8004464:	f9ff800f 	.word	0xf9ff800f

08004468 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004472:	2300      	movs	r3, #0
 8004474:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004476:	4b72      	ldr	r3, [pc, #456]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	f003 0303 	and.w	r3, r3, #3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00e      	beq.n	80044a0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004482:	4b6f      	ldr	r3, [pc, #444]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	f003 0203 	and.w	r2, r3, #3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	429a      	cmp	r2, r3
 8004490:	d103      	bne.n	800449a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
       ||
 8004496:	2b00      	cmp	r3, #0
 8004498:	d142      	bne.n	8004520 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	73fb      	strb	r3, [r7, #15]
 800449e:	e03f      	b.n	8004520 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b03      	cmp	r3, #3
 80044a6:	d018      	beq.n	80044da <RCCEx_PLLSAI2_Config+0x72>
 80044a8:	2b03      	cmp	r3, #3
 80044aa:	d825      	bhi.n	80044f8 <RCCEx_PLLSAI2_Config+0x90>
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d002      	beq.n	80044b6 <RCCEx_PLLSAI2_Config+0x4e>
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d009      	beq.n	80044c8 <RCCEx_PLLSAI2_Config+0x60>
 80044b4:	e020      	b.n	80044f8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044b6:	4b62      	ldr	r3, [pc, #392]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d11d      	bne.n	80044fe <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c6:	e01a      	b.n	80044fe <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044c8:	4b5d      	ldr	r3, [pc, #372]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d116      	bne.n	8004502 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044d8:	e013      	b.n	8004502 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80044da:	4b59      	ldr	r3, [pc, #356]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10f      	bne.n	8004506 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044e6:	4b56      	ldr	r3, [pc, #344]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d109      	bne.n	8004506 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80044f6:	e006      	b.n	8004506 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	73fb      	strb	r3, [r7, #15]
      break;
 80044fc:	e004      	b.n	8004508 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80044fe:	bf00      	nop
 8004500:	e002      	b.n	8004508 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004502:	bf00      	nop
 8004504:	e000      	b.n	8004508 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004506:	bf00      	nop
    }

    if(status == HAL_OK)
 8004508:	7bfb      	ldrb	r3, [r7, #15]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d108      	bne.n	8004520 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800450e:	4b4c      	ldr	r3, [pc, #304]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f023 0203 	bic.w	r2, r3, #3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4949      	ldr	r1, [pc, #292]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 800451c:	4313      	orrs	r3, r2
 800451e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004520:	7bfb      	ldrb	r3, [r7, #15]
 8004522:	2b00      	cmp	r3, #0
 8004524:	f040 8086 	bne.w	8004634 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004528:	4b45      	ldr	r3, [pc, #276]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a44      	ldr	r2, [pc, #272]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 800452e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004532:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004534:	f7fd f87e 	bl	8001634 <HAL_GetTick>
 8004538:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800453a:	e009      	b.n	8004550 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800453c:	f7fd f87a 	bl	8001634 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b02      	cmp	r3, #2
 8004548:	d902      	bls.n	8004550 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	73fb      	strb	r3, [r7, #15]
        break;
 800454e:	e005      	b.n	800455c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004550:	4b3b      	ldr	r3, [pc, #236]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1ef      	bne.n	800453c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800455c:	7bfb      	ldrb	r3, [r7, #15]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d168      	bne.n	8004634 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d113      	bne.n	8004590 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004568:	4b35      	ldr	r3, [pc, #212]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 800456a:	695a      	ldr	r2, [r3, #20]
 800456c:	4b35      	ldr	r3, [pc, #212]	@ (8004644 <RCCEx_PLLSAI2_Config+0x1dc>)
 800456e:	4013      	ands	r3, r2
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6892      	ldr	r2, [r2, #8]
 8004574:	0211      	lsls	r1, r2, #8
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	68d2      	ldr	r2, [r2, #12]
 800457a:	06d2      	lsls	r2, r2, #27
 800457c:	4311      	orrs	r1, r2
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	6852      	ldr	r2, [r2, #4]
 8004582:	3a01      	subs	r2, #1
 8004584:	0112      	lsls	r2, r2, #4
 8004586:	430a      	orrs	r2, r1
 8004588:	492d      	ldr	r1, [pc, #180]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 800458a:	4313      	orrs	r3, r2
 800458c:	614b      	str	r3, [r1, #20]
 800458e:	e02d      	b.n	80045ec <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d115      	bne.n	80045c2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004596:	4b2a      	ldr	r3, [pc, #168]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004598:	695a      	ldr	r2, [r3, #20]
 800459a:	4b2b      	ldr	r3, [pc, #172]	@ (8004648 <RCCEx_PLLSAI2_Config+0x1e0>)
 800459c:	4013      	ands	r3, r2
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	6892      	ldr	r2, [r2, #8]
 80045a2:	0211      	lsls	r1, r2, #8
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	6912      	ldr	r2, [r2, #16]
 80045a8:	0852      	lsrs	r2, r2, #1
 80045aa:	3a01      	subs	r2, #1
 80045ac:	0552      	lsls	r2, r2, #21
 80045ae:	4311      	orrs	r1, r2
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	6852      	ldr	r2, [r2, #4]
 80045b4:	3a01      	subs	r2, #1
 80045b6:	0112      	lsls	r2, r2, #4
 80045b8:	430a      	orrs	r2, r1
 80045ba:	4921      	ldr	r1, [pc, #132]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	614b      	str	r3, [r1, #20]
 80045c0:	e014      	b.n	80045ec <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045c2:	4b1f      	ldr	r3, [pc, #124]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045c4:	695a      	ldr	r2, [r3, #20]
 80045c6:	4b21      	ldr	r3, [pc, #132]	@ (800464c <RCCEx_PLLSAI2_Config+0x1e4>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	6892      	ldr	r2, [r2, #8]
 80045ce:	0211      	lsls	r1, r2, #8
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	6952      	ldr	r2, [r2, #20]
 80045d4:	0852      	lsrs	r2, r2, #1
 80045d6:	3a01      	subs	r2, #1
 80045d8:	0652      	lsls	r2, r2, #25
 80045da:	4311      	orrs	r1, r2
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	6852      	ldr	r2, [r2, #4]
 80045e0:	3a01      	subs	r2, #1
 80045e2:	0112      	lsls	r2, r2, #4
 80045e4:	430a      	orrs	r2, r1
 80045e6:	4916      	ldr	r1, [pc, #88]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80045ec:	4b14      	ldr	r3, [pc, #80]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a13      	ldr	r2, [pc, #76]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f8:	f7fd f81c 	bl	8001634 <HAL_GetTick>
 80045fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80045fe:	e009      	b.n	8004614 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004600:	f7fd f818 	bl	8001634 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b02      	cmp	r3, #2
 800460c:	d902      	bls.n	8004614 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	73fb      	strb	r3, [r7, #15]
          break;
 8004612:	e005      	b.n	8004620 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004614:	4b0a      	ldr	r3, [pc, #40]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d0ef      	beq.n	8004600 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d106      	bne.n	8004634 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004626:	4b06      	ldr	r3, [pc, #24]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004628:	695a      	ldr	r2, [r3, #20]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	4904      	ldr	r1, [pc, #16]	@ (8004640 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004630:	4313      	orrs	r3, r2
 8004632:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004634:	7bfb      	ldrb	r3, [r7, #15]
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	40021000 	.word	0x40021000
 8004644:	07ff800f 	.word	0x07ff800f
 8004648:	ff9f800f 	.word	0xff9f800f
 800464c:	f9ff800f 	.word	0xf9ff800f

08004650 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004650:	b480      	push	{r7}
 8004652:	b089      	sub	sp, #36	@ 0x24
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800465e:	2300      	movs	r3, #0
 8004660:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004662:	2300      	movs	r3, #0
 8004664:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800466c:	d10b      	bne.n	8004686 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800466e:	4b7e      	ldr	r3, [pc, #504]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004670:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004674:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004678:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	2b60      	cmp	r3, #96	@ 0x60
 800467e:	d112      	bne.n	80046a6 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004680:	4b7a      	ldr	r3, [pc, #488]	@ (800486c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004682:	61fb      	str	r3, [r7, #28]
 8004684:	e00f      	b.n	80046a6 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800468c:	d10b      	bne.n	80046a6 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800468e:	4b76      	ldr	r3, [pc, #472]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004690:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004694:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004698:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a0:	d101      	bne.n	80046a6 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80046a2:	4b72      	ldr	r3, [pc, #456]	@ (800486c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80046a4:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f040 80d6 	bne.w	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	2b40      	cmp	r3, #64	@ 0x40
 80046b6:	d003      	beq.n	80046c0 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046be:	d13b      	bne.n	8004738 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80046c0:	4b69      	ldr	r3, [pc, #420]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046cc:	f040 80c4 	bne.w	8004858 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 80046d0:	4b65      	ldr	r3, [pc, #404]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 80bd 	beq.w	8004858 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80046de:	4b62      	ldr	r3, [pc, #392]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	091b      	lsrs	r3, r3, #4
 80046e4:	f003 030f 	and.w	r3, r3, #15
 80046e8:	3301      	adds	r3, #1
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80046f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	0a1b      	lsrs	r3, r3, #8
 80046f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046fc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80046fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	0edb      	lsrs	r3, r3, #27
 8004704:	f003 031f 	and.w	r3, r3, #31
 8004708:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10a      	bne.n	8004726 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004710:	4b55      	ldr	r3, [pc, #340]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d002      	beq.n	8004722 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 800471c:	2311      	movs	r3, #17
 800471e:	617b      	str	r3, [r7, #20]
 8004720:	e001      	b.n	8004726 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8004722:	2307      	movs	r3, #7
 8004724:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	fb03 f202 	mul.w	r2, r3, r2
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	fbb2 f3f3 	udiv	r3, r2, r3
 8004734:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004736:	e08f      	b.n	8004858 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d13a      	bne.n	80047b4 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800473e:	4b4a      	ldr	r3, [pc, #296]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004746:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800474a:	f040 8086 	bne.w	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800474e:	4b46      	ldr	r3, [pc, #280]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d07f      	beq.n	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800475a:	4b43      	ldr	r3, [pc, #268]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	091b      	lsrs	r3, r3, #4
 8004760:	f003 030f 	and.w	r3, r3, #15
 8004764:	3301      	adds	r3, #1
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	fbb2 f3f3 	udiv	r3, r2, r3
 800476c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800476e:	4b3e      	ldr	r3, [pc, #248]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	0a1b      	lsrs	r3, r3, #8
 8004774:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004778:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800477a:	4b3b      	ldr	r3, [pc, #236]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800477c:	691b      	ldr	r3, [r3, #16]
 800477e:	0edb      	lsrs	r3, r3, #27
 8004780:	f003 031f 	and.w	r3, r3, #31
 8004784:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10a      	bne.n	80047a2 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800478c:	4b36      	ldr	r3, [pc, #216]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d002      	beq.n	800479e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8004798:	2311      	movs	r3, #17
 800479a:	617b      	str	r3, [r7, #20]
 800479c:	e001      	b.n	80047a2 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800479e:	2307      	movs	r3, #7
 80047a0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	fb03 f202 	mul.w	r2, r3, r2
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b0:	61fb      	str	r3, [r7, #28]
 80047b2:	e052      	b.n	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	2b80      	cmp	r3, #128	@ 0x80
 80047b8:	d003      	beq.n	80047c2 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047c0:	d109      	bne.n	80047d6 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80047c2:	4b29      	ldr	r3, [pc, #164]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ce:	d144      	bne.n	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 80047d0:	4b27      	ldr	r3, [pc, #156]	@ (8004870 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80047d2:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80047d4:	e041      	b.n	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	2b20      	cmp	r3, #32
 80047da:	d003      	beq.n	80047e4 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047e2:	d13a      	bne.n	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80047e4:	4b20      	ldr	r3, [pc, #128]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047f0:	d133      	bne.n	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80047f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d02d      	beq.n	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 80047fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	091b      	lsrs	r3, r3, #4
 8004804:	f003 030f 	and.w	r3, r3, #15
 8004808:	3301      	adds	r3, #1
 800480a:	693a      	ldr	r2, [r7, #16]
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004812:	4b15      	ldr	r3, [pc, #84]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	0a1b      	lsrs	r3, r3, #8
 8004818:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800481c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800481e:	4b12      	ldr	r3, [pc, #72]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	0edb      	lsrs	r3, r3, #27
 8004824:	f003 031f 	and.w	r3, r3, #31
 8004828:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d10a      	bne.n	8004846 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004830:	4b0d      	ldr	r3, [pc, #52]	@ (8004868 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004832:	695b      	ldr	r3, [r3, #20]
 8004834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d002      	beq.n	8004842 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 800483c:	2311      	movs	r3, #17
 800483e:	617b      	str	r3, [r7, #20]
 8004840:	e001      	b.n	8004846 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8004842:	2307      	movs	r3, #7
 8004844:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	fb03 f202 	mul.w	r2, r3, r2
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	fbb2 f3f3 	udiv	r3, r2, r3
 8004854:	61fb      	str	r3, [r7, #28]
 8004856:	e000      	b.n	800485a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004858:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800485a:	69fb      	ldr	r3, [r7, #28]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3724      	adds	r7, #36	@ 0x24
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr
 8004868:	40021000 	.word	0x40021000
 800486c:	001fff68 	.word	0x001fff68
 8004870:	00f42400 	.word	0x00f42400

08004874 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b08a      	sub	sp, #40	@ 0x28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e1c7      	b.n	8004c16 <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800488c:	2b01      	cmp	r3, #1
 800488e:	d10e      	bne.n	80048ae <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a81      	ldr	r2, [pc, #516]	@ (8004a9c <HAL_SAI_Init+0x228>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d107      	bne.n	80048aa <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d103      	bne.n	80048aa <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d001      	beq.n	80048ae <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e1b3      	b.n	8004c16 <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fc fd30 	bl	8001328 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 f9b1 	bl	8004c30 <SAI_Disable>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e19e      	b.n	8004c16 <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2202      	movs	r2, #2
 80048dc:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d00c      	beq.n	8004902 <HAL_SAI_Init+0x8e>
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d80d      	bhi.n	8004908 <HAL_SAI_Init+0x94>
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d002      	beq.n	80048f6 <HAL_SAI_Init+0x82>
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d003      	beq.n	80048fc <HAL_SAI_Init+0x88>
 80048f4:	e008      	b.n	8004908 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80048f6:	2300      	movs	r3, #0
 80048f8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80048fa:	e008      	b.n	800490e <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80048fc:	2310      	movs	r3, #16
 80048fe:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004900:	e005      	b.n	800490e <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004902:	2320      	movs	r3, #32
 8004904:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004906:	e002      	b.n	800490e <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8004908:	2300      	movs	r3, #0
 800490a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800490c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	2b03      	cmp	r3, #3
 8004914:	d81d      	bhi.n	8004952 <HAL_SAI_Init+0xde>
 8004916:	a201      	add	r2, pc, #4	@ (adr r2, 800491c <HAL_SAI_Init+0xa8>)
 8004918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491c:	0800492d 	.word	0x0800492d
 8004920:	08004933 	.word	0x08004933
 8004924:	0800493b 	.word	0x0800493b
 8004928:	08004943 	.word	0x08004943
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800492c:	2300      	movs	r3, #0
 800492e:	61fb      	str	r3, [r7, #28]
      break;
 8004930:	e012      	b.n	8004958 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004932:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004936:	61fb      	str	r3, [r7, #28]
      break;
 8004938:	e00e      	b.n	8004958 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800493a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800493e:	61fb      	str	r3, [r7, #28]
      break;
 8004940:	e00a      	b.n	8004958 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004942:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004946:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494a:	f043 0301 	orr.w	r3, r3, #1
 800494e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004950:	e002      	b.n	8004958 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004952:	2300      	movs	r3, #0
 8004954:	61fb      	str	r3, [r7, #28]
      break;
 8004956:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a4f      	ldr	r2, [pc, #316]	@ (8004a9c <HAL_SAI_Init+0x228>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d004      	beq.n	800496c <HAL_SAI_Init+0xf8>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a4e      	ldr	r2, [pc, #312]	@ (8004aa0 <HAL_SAI_Init+0x22c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d103      	bne.n	8004974 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 800496c:	4a4d      	ldr	r2, [pc, #308]	@ (8004aa4 <HAL_SAI_Init+0x230>)
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	6013      	str	r3, [r2, #0]
 8004972:	e002      	b.n	800497a <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004974:	4a4c      	ldr	r2, [pc, #304]	@ (8004aa8 <HAL_SAI_Init+0x234>)
 8004976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004978:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d073      	beq.n	8004a6a <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a45      	ldr	r2, [pc, #276]	@ (8004a9c <HAL_SAI_Init+0x228>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d004      	beq.n	8004996 <HAL_SAI_Init+0x122>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a43      	ldr	r2, [pc, #268]	@ (8004aa0 <HAL_SAI_Init+0x22c>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d105      	bne.n	80049a2 <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004996:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800499a:	f7fe fd51 	bl	8003440 <HAL_RCCEx_GetPeriphCLKFreq>
 800499e:	61b8      	str	r0, [r7, #24]
 80049a0:	e004      	b.n	80049ac <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80049a2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80049a6:	f7fe fd4b 	bl	8003440 <HAL_RCCEx_GetPeriphCLKFreq>
 80049aa:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049b4:	d120      	bne.n	80049f8 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ba:	2b04      	cmp	r3, #4
 80049bc:	d102      	bne.n	80049c4 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 80049be:	2340      	movs	r3, #64	@ 0x40
 80049c0:	613b      	str	r3, [r7, #16]
 80049c2:	e00a      	b.n	80049da <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d103      	bne.n	80049d4 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 80049cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049d0:	613b      	str	r3, [r7, #16]
 80049d2:	e002      	b.n	80049da <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049d8:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80049da:	69ba      	ldr	r2, [r7, #24]
 80049dc:	4613      	mov	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4413      	add	r3, r2
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	4619      	mov	r1, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	fb02 f303 	mul.w	r3, r2, r3
 80049f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80049f4:	617b      	str	r3, [r7, #20]
 80049f6:	e017      	b.n	8004a28 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a00:	d101      	bne.n	8004a06 <HAL_SAI_Init+0x192>
 8004a02:	2302      	movs	r3, #2
 8004a04:	e000      	b.n	8004a08 <HAL_SAI_Init+0x194>
 8004a06:	2301      	movs	r3, #1
 8004a08:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004a0a:	69ba      	ldr	r2, [r7, #24]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4413      	add	r3, r2
 8004a12:	005b      	lsls	r3, r3, #1
 8004a14:	4619      	mov	r1, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	fb02 f303 	mul.w	r3, r2, r3
 8004a20:	021b      	lsls	r3, r3, #8
 8004a22:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a26:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	4a20      	ldr	r2, [pc, #128]	@ (8004aac <HAL_SAI_Init+0x238>)
 8004a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a30:	08da      	lsrs	r2, r3, #3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004a36:	6979      	ldr	r1, [r7, #20]
 8004a38:	4b1c      	ldr	r3, [pc, #112]	@ (8004aac <HAL_SAI_Init+0x238>)
 8004a3a:	fba3 2301 	umull	r2, r3, r3, r1
 8004a3e:	08da      	lsrs	r2, r3, #3
 8004a40:	4613      	mov	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4413      	add	r3, r2
 8004a46:	005b      	lsls	r3, r3, #1
 8004a48:	1aca      	subs	r2, r1, r3
 8004a4a:	2a08      	cmp	r2, #8
 8004a4c:	d904      	bls.n	8004a58 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	1c5a      	adds	r2, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5c:	2b04      	cmp	r3, #4
 8004a5e:	d104      	bne.n	8004a6a <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a1b      	ldr	r3, [r3, #32]
 8004a64:	085a      	lsrs	r2, r3, #1
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d003      	beq.n	8004a7a <HAL_SAI_Init+0x206>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d109      	bne.n	8004a8e <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <HAL_SAI_Init+0x212>
 8004a82:	2300      	movs	r3, #0
 8004a84:	e001      	b.n	8004a8a <HAL_SAI_Init+0x216>
 8004a86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a8a:	623b      	str	r3, [r7, #32]
 8004a8c:	e012      	b.n	8004ab4 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d10c      	bne.n	8004ab0 <HAL_SAI_Init+0x23c>
 8004a96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a9a:	e00a      	b.n	8004ab2 <HAL_SAI_Init+0x23e>
 8004a9c:	40015404 	.word	0x40015404
 8004aa0:	40015424 	.word	0x40015424
 8004aa4:	40015400 	.word	0x40015400
 8004aa8:	40015800 	.word	0x40015800
 8004aac:	cccccccd 	.word	0xcccccccd
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	6819      	ldr	r1, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	4b58      	ldr	r3, [pc, #352]	@ (8004c20 <HAL_SAI_Init+0x3ac>)
 8004ac0:	400b      	ands	r3, r1
 8004ac2:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	6819      	ldr	r1, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004ad8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ade:	431a      	orrs	r2, r3
 8004ae0:	6a3b      	ldr	r3, [r7, #32]
 8004ae2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 8004aec:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004af8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	051b      	lsls	r3, r3, #20
 8004b00:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004b06:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6812      	ldr	r2, [r2, #0]
 8004b1a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004b1e:	f023 030f 	bic.w	r3, r3, #15
 8004b22:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6859      	ldr	r1, [r3, #4]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699a      	ldr	r2, [r3, #24]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b32:	431a      	orrs	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6899      	ldr	r1, [r3, #8]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	4b35      	ldr	r3, [pc, #212]	@ (8004c24 <HAL_SAI_Init+0x3b0>)
 8004b4e:	400b      	ands	r3, r1
 8004b50:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6899      	ldr	r1, [r3, #8]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b5c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004b62:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                           hsai->FrameInit.FSOffset |
 8004b68:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSDefinition |
 8004b6e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b74:	3b01      	subs	r3, #1
 8004b76:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004b78:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68d9      	ldr	r1, [r3, #12]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004b90:	400b      	ands	r3, r1
 8004b92:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68d9      	ldr	r1, [r3, #12]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ba2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba8:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004baa:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	021b      	lsls	r3, r3, #8
 8004bb4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a19      	ldr	r2, [pc, #100]	@ (8004c28 <HAL_SAI_Init+0x3b4>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d119      	bne.n	8004bfc <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8004bc8:	4b18      	ldr	r3, [pc, #96]	@ (8004c2c <HAL_SAI_Init+0x3b8>)
 8004bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bcc:	4a17      	ldr	r2, [pc, #92]	@ (8004c2c <HAL_SAI_Init+0x3b8>)
 8004bce:	f023 0301 	bic.w	r3, r3, #1
 8004bd2:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d10e      	bne.n	8004bfc <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be6:	3b01      	subs	r3, #1
 8004be8:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004bea:	4910      	ldr	r1, [pc, #64]	@ (8004c2c <HAL_SAI_Init+0x3b8>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8004bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8004c2c <HAL_SAI_Init+0x3b8>)
 8004bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8004c2c <HAL_SAI_Init+0x3b8>)
 8004bf6:	f043 0301 	orr.w	r3, r3, #1
 8004bfa:	6453      	str	r3, [r2, #68]	@ 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3728      	adds	r7, #40	@ 0x28
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	f805c010 	.word	0xf805c010
 8004c24:	fff88000 	.word	0xfff88000
 8004c28:	40015404 	.word	0x40015404
 8004c2c:	40015400 	.word	0x40015400

08004c30 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004c38:	4b18      	ldr	r3, [pc, #96]	@ (8004c9c <SAI_Disable+0x6c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a18      	ldr	r2, [pc, #96]	@ (8004ca0 <SAI_Disable+0x70>)
 8004c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c42:	0b1b      	lsrs	r3, r3, #12
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004c5a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10a      	bne.n	8004c78 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c68:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      status = HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	72fb      	strb	r3, [r7, #11]
      break;
 8004c76:	e009      	b.n	8004c8c <SAI_Disable+0x5c>
    }
    count--;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1e7      	bne.n	8004c5c <SAI_Disable+0x2c>

  return status;
 8004c8c:	7afb      	ldrb	r3, [r7, #11]
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	20000000 	.word	0x20000000
 8004ca0:	95cbec1b 	.word	0x95cbec1b

08004ca4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e095      	b.n	8004de2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d108      	bne.n	8004cd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cc6:	d009      	beq.n	8004cdc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	61da      	str	r2, [r3, #28]
 8004cce:	e005      	b.n	8004cdc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d106      	bne.n	8004cfc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7fc f966 	bl	8000fc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d12:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d1c:	d902      	bls.n	8004d24 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	60fb      	str	r3, [r7, #12]
 8004d22:	e002      	b.n	8004d2a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d28:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004d32:	d007      	beq.n	8004d44 <HAL_SPI_Init+0xa0>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d3c:	d002      	beq.n	8004d44 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d54:	431a      	orrs	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	431a      	orrs	r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	431a      	orrs	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d72:	431a      	orrs	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d86:	ea42 0103 	orr.w	r1, r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d8e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	0c1b      	lsrs	r3, r3, #16
 8004da0:	f003 0204 	and.w	r2, r3, #4
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da8:	f003 0310 	and.w	r3, r3, #16
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004db2:	f003 0308 	and.w	r3, r3, #8
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004dc0:	ea42 0103 	orr.w	r1, r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b084      	sub	sp, #16
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	60f8      	str	r0, [r7, #12]
 8004df2:	60b9      	str	r1, [r7, #8]
 8004df4:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d101      	bne.n	8004e00 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e038      	b.n	8004e72 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d106      	bne.n	8004e1a <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f7fc fa7d 	bl	8001314 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	3308      	adds	r3, #8
 8004e22:	4619      	mov	r1, r3
 8004e24:	4610      	mov	r0, r2
 8004e26:	f000 ffed 	bl	8005e04 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6818      	ldr	r0, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	461a      	mov	r2, r3
 8004e34:	68b9      	ldr	r1, [r7, #8]
 8004e36:	f001 f87f 	bl	8005f38 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6858      	ldr	r0, [r3, #4]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e46:	6879      	ldr	r1, [r7, #4]
 8004e48:	f001 f8c3 	bl	8005fd2 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	6892      	ldr	r2, [r2, #8]
 8004e54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	6892      	ldr	r2, [r2, #8]
 8004e60:	f041 0101 	orr.w	r1, r1, #1
 8004e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b082      	sub	sp, #8
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e042      	b.n	8004f12 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d106      	bne.n	8004ea4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f7fc f8f4 	bl	800108c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2224      	movs	r2, #36	@ 0x24
 8004ea8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0201 	bic.w	r2, r2, #1
 8004eba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d002      	beq.n	8004eca <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f000 fc7b 	bl	80057c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f97c 	bl	80051c8 <UART_SetConfig>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d101      	bne.n	8004eda <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e01b      	b.n	8004f12 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ee8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ef8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f042 0201 	orr.w	r2, r2, #1
 8004f08:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 fcfa 	bl	8005904 <UART_CheckIdleState>
 8004f10:	4603      	mov	r3, r0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b08a      	sub	sp, #40	@ 0x28
 8004f1e:	af02      	add	r7, sp, #8
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	603b      	str	r3, [r7, #0]
 8004f26:	4613      	mov	r3, r2
 8004f28:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f30:	2b20      	cmp	r3, #32
 8004f32:	d17b      	bne.n	800502c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d002      	beq.n	8004f40 <HAL_UART_Transmit+0x26>
 8004f3a:	88fb      	ldrh	r3, [r7, #6]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e074      	b.n	800502e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2221      	movs	r2, #33	@ 0x21
 8004f50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f54:	f7fc fb6e 	bl	8001634 <HAL_GetTick>
 8004f58:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	88fa      	ldrh	r2, [r7, #6]
 8004f5e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	88fa      	ldrh	r2, [r7, #6]
 8004f66:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f72:	d108      	bne.n	8004f86 <HAL_UART_Transmit+0x6c>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d104      	bne.n	8004f86 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	61bb      	str	r3, [r7, #24]
 8004f84:	e003      	b.n	8004f8e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f8e:	e030      	b.n	8004ff2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	2200      	movs	r2, #0
 8004f98:	2180      	movs	r1, #128	@ 0x80
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 fd5c 	bl	8005a58 <UART_WaitOnFlagUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d005      	beq.n	8004fb2 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e03d      	b.n	800502e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10b      	bne.n	8004fd0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	881a      	ldrh	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fc4:	b292      	uxth	r2, r2
 8004fc6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	3302      	adds	r3, #2
 8004fcc:	61bb      	str	r3, [r7, #24]
 8004fce:	e007      	b.n	8004fe0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	781a      	ldrb	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d1c8      	bne.n	8004f90 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	9300      	str	r3, [sp, #0]
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	2200      	movs	r2, #0
 8005006:	2140      	movs	r1, #64	@ 0x40
 8005008:	68f8      	ldr	r0, [r7, #12]
 800500a:	f000 fd25 	bl	8005a58 <UART_WaitOnFlagUntilTimeout>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d005      	beq.n	8005020 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2220      	movs	r2, #32
 8005018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e006      	b.n	800502e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2220      	movs	r2, #32
 8005024:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	e000      	b.n	800502e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800502c:	2302      	movs	r3, #2
  }
}
 800502e:	4618      	mov	r0, r3
 8005030:	3720      	adds	r7, #32
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b08a      	sub	sp, #40	@ 0x28
 800503a:	af02      	add	r7, sp, #8
 800503c:	60f8      	str	r0, [r7, #12]
 800503e:	60b9      	str	r1, [r7, #8]
 8005040:	603b      	str	r3, [r7, #0]
 8005042:	4613      	mov	r3, r2
 8005044:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800504c:	2b20      	cmp	r3, #32
 800504e:	f040 80b6 	bne.w	80051be <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d002      	beq.n	800505e <HAL_UART_Receive+0x28>
 8005058:	88fb      	ldrh	r3, [r7, #6]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e0ae      	b.n	80051c0 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2222      	movs	r2, #34	@ 0x22
 800506e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2200      	movs	r2, #0
 8005076:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005078:	f7fc fadc 	bl	8001634 <HAL_GetTick>
 800507c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	88fa      	ldrh	r2, [r7, #6]
 8005082:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	88fa      	ldrh	r2, [r7, #6]
 800508a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005096:	d10e      	bne.n	80050b6 <HAL_UART_Receive+0x80>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d105      	bne.n	80050ac <HAL_UART_Receive+0x76>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80050a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80050aa:	e02d      	b.n	8005108 <HAL_UART_Receive+0xd2>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	22ff      	movs	r2, #255	@ 0xff
 80050b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80050b4:	e028      	b.n	8005108 <HAL_UART_Receive+0xd2>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10d      	bne.n	80050da <HAL_UART_Receive+0xa4>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d104      	bne.n	80050d0 <HAL_UART_Receive+0x9a>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	22ff      	movs	r2, #255	@ 0xff
 80050ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80050ce:	e01b      	b.n	8005108 <HAL_UART_Receive+0xd2>
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	227f      	movs	r2, #127	@ 0x7f
 80050d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80050d8:	e016      	b.n	8005108 <HAL_UART_Receive+0xd2>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050e2:	d10d      	bne.n	8005100 <HAL_UART_Receive+0xca>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d104      	bne.n	80050f6 <HAL_UART_Receive+0xc0>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	227f      	movs	r2, #127	@ 0x7f
 80050f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80050f4:	e008      	b.n	8005108 <HAL_UART_Receive+0xd2>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	223f      	movs	r2, #63	@ 0x3f
 80050fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80050fe:	e003      	b.n	8005108 <HAL_UART_Receive+0xd2>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800510e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005118:	d108      	bne.n	800512c <HAL_UART_Receive+0xf6>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d104      	bne.n	800512c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005122:	2300      	movs	r3, #0
 8005124:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	61bb      	str	r3, [r7, #24]
 800512a:	e003      	b.n	8005134 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005130:	2300      	movs	r3, #0
 8005132:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005134:	e037      	b.n	80051a6 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	2200      	movs	r2, #0
 800513e:	2120      	movs	r1, #32
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 fc89 	bl	8005a58 <UART_WaitOnFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d005      	beq.n	8005158 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2220      	movs	r2, #32
 8005150:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e033      	b.n	80051c0 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10c      	bne.n	8005178 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005164:	b29a      	uxth	r2, r3
 8005166:	8a7b      	ldrh	r3, [r7, #18]
 8005168:	4013      	ands	r3, r2
 800516a:	b29a      	uxth	r2, r3
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	3302      	adds	r3, #2
 8005174:	61bb      	str	r3, [r7, #24]
 8005176:	e00d      	b.n	8005194 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800517e:	b29b      	uxth	r3, r3
 8005180:	b2da      	uxtb	r2, r3
 8005182:	8a7b      	ldrh	r3, [r7, #18]
 8005184:	b2db      	uxtb	r3, r3
 8005186:	4013      	ands	r3, r2
 8005188:	b2da      	uxtb	r2, r3
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	3301      	adds	r3, #1
 8005192:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800519a:	b29b      	uxth	r3, r3
 800519c:	3b01      	subs	r3, #1
 800519e:	b29a      	uxth	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d1c1      	bne.n	8005136 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80051ba:	2300      	movs	r3, #0
 80051bc:	e000      	b.n	80051c0 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80051be:	2302      	movs	r3, #2
  }
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3720      	adds	r7, #32
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051cc:	b08c      	sub	sp, #48	@ 0x30
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051d2:	2300      	movs	r3, #0
 80051d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	689a      	ldr	r2, [r3, #8]
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	431a      	orrs	r2, r3
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	431a      	orrs	r2, r3
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	4baa      	ldr	r3, [pc, #680]	@ (80054a0 <UART_SetConfig+0x2d8>)
 80051f8:	4013      	ands	r3, r2
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	6812      	ldr	r2, [r2, #0]
 80051fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005200:	430b      	orrs	r3, r1
 8005202:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	68da      	ldr	r2, [r3, #12]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	430a      	orrs	r2, r1
 8005218:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a9f      	ldr	r2, [pc, #636]	@ (80054a4 <UART_SetConfig+0x2dc>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d004      	beq.n	8005234 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005230:	4313      	orrs	r3, r2
 8005232:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800523e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	6812      	ldr	r2, [r2, #0]
 8005246:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005248:	430b      	orrs	r3, r1
 800524a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005252:	f023 010f 	bic.w	r1, r3, #15
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a90      	ldr	r2, [pc, #576]	@ (80054a8 <UART_SetConfig+0x2e0>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d125      	bne.n	80052b8 <UART_SetConfig+0xf0>
 800526c:	4b8f      	ldr	r3, [pc, #572]	@ (80054ac <UART_SetConfig+0x2e4>)
 800526e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005272:	f003 0303 	and.w	r3, r3, #3
 8005276:	2b03      	cmp	r3, #3
 8005278:	d81a      	bhi.n	80052b0 <UART_SetConfig+0xe8>
 800527a:	a201      	add	r2, pc, #4	@ (adr r2, 8005280 <UART_SetConfig+0xb8>)
 800527c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005280:	08005291 	.word	0x08005291
 8005284:	080052a1 	.word	0x080052a1
 8005288:	08005299 	.word	0x08005299
 800528c:	080052a9 	.word	0x080052a9
 8005290:	2301      	movs	r3, #1
 8005292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005296:	e116      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005298:	2302      	movs	r3, #2
 800529a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800529e:	e112      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80052a0:	2304      	movs	r3, #4
 80052a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052a6:	e10e      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80052a8:	2308      	movs	r3, #8
 80052aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ae:	e10a      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80052b0:	2310      	movs	r3, #16
 80052b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b6:	e106      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a7c      	ldr	r2, [pc, #496]	@ (80054b0 <UART_SetConfig+0x2e8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d138      	bne.n	8005334 <UART_SetConfig+0x16c>
 80052c2:	4b7a      	ldr	r3, [pc, #488]	@ (80054ac <UART_SetConfig+0x2e4>)
 80052c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c8:	f003 030c 	and.w	r3, r3, #12
 80052cc:	2b0c      	cmp	r3, #12
 80052ce:	d82d      	bhi.n	800532c <UART_SetConfig+0x164>
 80052d0:	a201      	add	r2, pc, #4	@ (adr r2, 80052d8 <UART_SetConfig+0x110>)
 80052d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d6:	bf00      	nop
 80052d8:	0800530d 	.word	0x0800530d
 80052dc:	0800532d 	.word	0x0800532d
 80052e0:	0800532d 	.word	0x0800532d
 80052e4:	0800532d 	.word	0x0800532d
 80052e8:	0800531d 	.word	0x0800531d
 80052ec:	0800532d 	.word	0x0800532d
 80052f0:	0800532d 	.word	0x0800532d
 80052f4:	0800532d 	.word	0x0800532d
 80052f8:	08005315 	.word	0x08005315
 80052fc:	0800532d 	.word	0x0800532d
 8005300:	0800532d 	.word	0x0800532d
 8005304:	0800532d 	.word	0x0800532d
 8005308:	08005325 	.word	0x08005325
 800530c:	2300      	movs	r3, #0
 800530e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005312:	e0d8      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005314:	2302      	movs	r3, #2
 8005316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800531a:	e0d4      	b.n	80054c6 <UART_SetConfig+0x2fe>
 800531c:	2304      	movs	r3, #4
 800531e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005322:	e0d0      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005324:	2308      	movs	r3, #8
 8005326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800532a:	e0cc      	b.n	80054c6 <UART_SetConfig+0x2fe>
 800532c:	2310      	movs	r3, #16
 800532e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005332:	e0c8      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a5e      	ldr	r2, [pc, #376]	@ (80054b4 <UART_SetConfig+0x2ec>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d125      	bne.n	800538a <UART_SetConfig+0x1c2>
 800533e:	4b5b      	ldr	r3, [pc, #364]	@ (80054ac <UART_SetConfig+0x2e4>)
 8005340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005344:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005348:	2b30      	cmp	r3, #48	@ 0x30
 800534a:	d016      	beq.n	800537a <UART_SetConfig+0x1b2>
 800534c:	2b30      	cmp	r3, #48	@ 0x30
 800534e:	d818      	bhi.n	8005382 <UART_SetConfig+0x1ba>
 8005350:	2b20      	cmp	r3, #32
 8005352:	d00a      	beq.n	800536a <UART_SetConfig+0x1a2>
 8005354:	2b20      	cmp	r3, #32
 8005356:	d814      	bhi.n	8005382 <UART_SetConfig+0x1ba>
 8005358:	2b00      	cmp	r3, #0
 800535a:	d002      	beq.n	8005362 <UART_SetConfig+0x19a>
 800535c:	2b10      	cmp	r3, #16
 800535e:	d008      	beq.n	8005372 <UART_SetConfig+0x1aa>
 8005360:	e00f      	b.n	8005382 <UART_SetConfig+0x1ba>
 8005362:	2300      	movs	r3, #0
 8005364:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005368:	e0ad      	b.n	80054c6 <UART_SetConfig+0x2fe>
 800536a:	2302      	movs	r3, #2
 800536c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005370:	e0a9      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005372:	2304      	movs	r3, #4
 8005374:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005378:	e0a5      	b.n	80054c6 <UART_SetConfig+0x2fe>
 800537a:	2308      	movs	r3, #8
 800537c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005380:	e0a1      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005382:	2310      	movs	r3, #16
 8005384:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005388:	e09d      	b.n	80054c6 <UART_SetConfig+0x2fe>
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a4a      	ldr	r2, [pc, #296]	@ (80054b8 <UART_SetConfig+0x2f0>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d125      	bne.n	80053e0 <UART_SetConfig+0x218>
 8005394:	4b45      	ldr	r3, [pc, #276]	@ (80054ac <UART_SetConfig+0x2e4>)
 8005396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800539a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800539e:	2bc0      	cmp	r3, #192	@ 0xc0
 80053a0:	d016      	beq.n	80053d0 <UART_SetConfig+0x208>
 80053a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80053a4:	d818      	bhi.n	80053d8 <UART_SetConfig+0x210>
 80053a6:	2b80      	cmp	r3, #128	@ 0x80
 80053a8:	d00a      	beq.n	80053c0 <UART_SetConfig+0x1f8>
 80053aa:	2b80      	cmp	r3, #128	@ 0x80
 80053ac:	d814      	bhi.n	80053d8 <UART_SetConfig+0x210>
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d002      	beq.n	80053b8 <UART_SetConfig+0x1f0>
 80053b2:	2b40      	cmp	r3, #64	@ 0x40
 80053b4:	d008      	beq.n	80053c8 <UART_SetConfig+0x200>
 80053b6:	e00f      	b.n	80053d8 <UART_SetConfig+0x210>
 80053b8:	2300      	movs	r3, #0
 80053ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053be:	e082      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80053c0:	2302      	movs	r3, #2
 80053c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053c6:	e07e      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80053c8:	2304      	movs	r3, #4
 80053ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ce:	e07a      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80053d0:	2308      	movs	r3, #8
 80053d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053d6:	e076      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80053d8:	2310      	movs	r3, #16
 80053da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053de:	e072      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a35      	ldr	r2, [pc, #212]	@ (80054bc <UART_SetConfig+0x2f4>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d12a      	bne.n	8005440 <UART_SetConfig+0x278>
 80053ea:	4b30      	ldr	r3, [pc, #192]	@ (80054ac <UART_SetConfig+0x2e4>)
 80053ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053f8:	d01a      	beq.n	8005430 <UART_SetConfig+0x268>
 80053fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053fe:	d81b      	bhi.n	8005438 <UART_SetConfig+0x270>
 8005400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005404:	d00c      	beq.n	8005420 <UART_SetConfig+0x258>
 8005406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800540a:	d815      	bhi.n	8005438 <UART_SetConfig+0x270>
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <UART_SetConfig+0x250>
 8005410:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005414:	d008      	beq.n	8005428 <UART_SetConfig+0x260>
 8005416:	e00f      	b.n	8005438 <UART_SetConfig+0x270>
 8005418:	2300      	movs	r3, #0
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800541e:	e052      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005420:	2302      	movs	r3, #2
 8005422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005426:	e04e      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005428:	2304      	movs	r3, #4
 800542a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800542e:	e04a      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005430:	2308      	movs	r3, #8
 8005432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005436:	e046      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005438:	2310      	movs	r3, #16
 800543a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800543e:	e042      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a17      	ldr	r2, [pc, #92]	@ (80054a4 <UART_SetConfig+0x2dc>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d13a      	bne.n	80054c0 <UART_SetConfig+0x2f8>
 800544a:	4b18      	ldr	r3, [pc, #96]	@ (80054ac <UART_SetConfig+0x2e4>)
 800544c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005450:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005454:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005458:	d01a      	beq.n	8005490 <UART_SetConfig+0x2c8>
 800545a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800545e:	d81b      	bhi.n	8005498 <UART_SetConfig+0x2d0>
 8005460:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005464:	d00c      	beq.n	8005480 <UART_SetConfig+0x2b8>
 8005466:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800546a:	d815      	bhi.n	8005498 <UART_SetConfig+0x2d0>
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <UART_SetConfig+0x2b0>
 8005470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005474:	d008      	beq.n	8005488 <UART_SetConfig+0x2c0>
 8005476:	e00f      	b.n	8005498 <UART_SetConfig+0x2d0>
 8005478:	2300      	movs	r3, #0
 800547a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800547e:	e022      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005480:	2302      	movs	r3, #2
 8005482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005486:	e01e      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005488:	2304      	movs	r3, #4
 800548a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800548e:	e01a      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005490:	2308      	movs	r3, #8
 8005492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005496:	e016      	b.n	80054c6 <UART_SetConfig+0x2fe>
 8005498:	2310      	movs	r3, #16
 800549a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800549e:	e012      	b.n	80054c6 <UART_SetConfig+0x2fe>
 80054a0:	cfff69f3 	.word	0xcfff69f3
 80054a4:	40008000 	.word	0x40008000
 80054a8:	40013800 	.word	0x40013800
 80054ac:	40021000 	.word	0x40021000
 80054b0:	40004400 	.word	0x40004400
 80054b4:	40004800 	.word	0x40004800
 80054b8:	40004c00 	.word	0x40004c00
 80054bc:	40005000 	.word	0x40005000
 80054c0:	2310      	movs	r3, #16
 80054c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4aae      	ldr	r2, [pc, #696]	@ (8005784 <UART_SetConfig+0x5bc>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	f040 8097 	bne.w	8005600 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	d823      	bhi.n	8005522 <UART_SetConfig+0x35a>
 80054da:	a201      	add	r2, pc, #4	@ (adr r2, 80054e0 <UART_SetConfig+0x318>)
 80054dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e0:	08005505 	.word	0x08005505
 80054e4:	08005523 	.word	0x08005523
 80054e8:	0800550d 	.word	0x0800550d
 80054ec:	08005523 	.word	0x08005523
 80054f0:	08005513 	.word	0x08005513
 80054f4:	08005523 	.word	0x08005523
 80054f8:	08005523 	.word	0x08005523
 80054fc:	08005523 	.word	0x08005523
 8005500:	0800551b 	.word	0x0800551b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005504:	f7fd fb22 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8005508:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800550a:	e010      	b.n	800552e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800550c:	4b9e      	ldr	r3, [pc, #632]	@ (8005788 <UART_SetConfig+0x5c0>)
 800550e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005510:	e00d      	b.n	800552e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005512:	f7fd fa85 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8005516:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005518:	e009      	b.n	800552e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800551a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800551e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005520:	e005      	b.n	800552e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005522:	2300      	movs	r3, #0
 8005524:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800552c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800552e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 8130 	beq.w	8005796 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553a:	4a94      	ldr	r2, [pc, #592]	@ (800578c <UART_SetConfig+0x5c4>)
 800553c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005540:	461a      	mov	r2, r3
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	fbb3 f3f2 	udiv	r3, r3, r2
 8005548:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	685a      	ldr	r2, [r3, #4]
 800554e:	4613      	mov	r3, r2
 8005550:	005b      	lsls	r3, r3, #1
 8005552:	4413      	add	r3, r2
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	429a      	cmp	r2, r3
 8005558:	d305      	bcc.n	8005566 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005560:	69ba      	ldr	r2, [r7, #24]
 8005562:	429a      	cmp	r2, r3
 8005564:	d903      	bls.n	800556e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800556c:	e113      	b.n	8005796 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800556e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005570:	2200      	movs	r2, #0
 8005572:	60bb      	str	r3, [r7, #8]
 8005574:	60fa      	str	r2, [r7, #12]
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557a:	4a84      	ldr	r2, [pc, #528]	@ (800578c <UART_SetConfig+0x5c4>)
 800557c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005580:	b29b      	uxth	r3, r3
 8005582:	2200      	movs	r2, #0
 8005584:	603b      	str	r3, [r7, #0]
 8005586:	607a      	str	r2, [r7, #4]
 8005588:	e9d7 2300 	ldrd	r2, r3, [r7]
 800558c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005590:	f7fa fe86 	bl	80002a0 <__aeabi_uldivmod>
 8005594:	4602      	mov	r2, r0
 8005596:	460b      	mov	r3, r1
 8005598:	4610      	mov	r0, r2
 800559a:	4619      	mov	r1, r3
 800559c:	f04f 0200 	mov.w	r2, #0
 80055a0:	f04f 0300 	mov.w	r3, #0
 80055a4:	020b      	lsls	r3, r1, #8
 80055a6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80055aa:	0202      	lsls	r2, r0, #8
 80055ac:	6979      	ldr	r1, [r7, #20]
 80055ae:	6849      	ldr	r1, [r1, #4]
 80055b0:	0849      	lsrs	r1, r1, #1
 80055b2:	2000      	movs	r0, #0
 80055b4:	460c      	mov	r4, r1
 80055b6:	4605      	mov	r5, r0
 80055b8:	eb12 0804 	adds.w	r8, r2, r4
 80055bc:	eb43 0905 	adc.w	r9, r3, r5
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	469a      	mov	sl, r3
 80055c8:	4693      	mov	fp, r2
 80055ca:	4652      	mov	r2, sl
 80055cc:	465b      	mov	r3, fp
 80055ce:	4640      	mov	r0, r8
 80055d0:	4649      	mov	r1, r9
 80055d2:	f7fa fe65 	bl	80002a0 <__aeabi_uldivmod>
 80055d6:	4602      	mov	r2, r0
 80055d8:	460b      	mov	r3, r1
 80055da:	4613      	mov	r3, r2
 80055dc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055de:	6a3b      	ldr	r3, [r7, #32]
 80055e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055e4:	d308      	bcc.n	80055f8 <UART_SetConfig+0x430>
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055ec:	d204      	bcs.n	80055f8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6a3a      	ldr	r2, [r7, #32]
 80055f4:	60da      	str	r2, [r3, #12]
 80055f6:	e0ce      	b.n	8005796 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80055fe:	e0ca      	b.n	8005796 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	69db      	ldr	r3, [r3, #28]
 8005604:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005608:	d166      	bne.n	80056d8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800560a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800560e:	2b08      	cmp	r3, #8
 8005610:	d827      	bhi.n	8005662 <UART_SetConfig+0x49a>
 8005612:	a201      	add	r2, pc, #4	@ (adr r2, 8005618 <UART_SetConfig+0x450>)
 8005614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005618:	0800563d 	.word	0x0800563d
 800561c:	08005645 	.word	0x08005645
 8005620:	0800564d 	.word	0x0800564d
 8005624:	08005663 	.word	0x08005663
 8005628:	08005653 	.word	0x08005653
 800562c:	08005663 	.word	0x08005663
 8005630:	08005663 	.word	0x08005663
 8005634:	08005663 	.word	0x08005663
 8005638:	0800565b 	.word	0x0800565b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800563c:	f7fd fa86 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8005640:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005642:	e014      	b.n	800566e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005644:	f7fd fa98 	bl	8002b78 <HAL_RCC_GetPCLK2Freq>
 8005648:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800564a:	e010      	b.n	800566e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800564c:	4b4e      	ldr	r3, [pc, #312]	@ (8005788 <UART_SetConfig+0x5c0>)
 800564e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005650:	e00d      	b.n	800566e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005652:	f7fd f9e5 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8005656:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005658:	e009      	b.n	800566e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800565a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005660:	e005      	b.n	800566e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005662:	2300      	movs	r3, #0
 8005664:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800566c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800566e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 8090 	beq.w	8005796 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	4a44      	ldr	r2, [pc, #272]	@ (800578c <UART_SetConfig+0x5c4>)
 800567c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005680:	461a      	mov	r2, r3
 8005682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005684:	fbb3 f3f2 	udiv	r3, r3, r2
 8005688:	005a      	lsls	r2, r3, #1
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	085b      	lsrs	r3, r3, #1
 8005690:	441a      	add	r2, r3
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	fbb2 f3f3 	udiv	r3, r2, r3
 800569a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	2b0f      	cmp	r3, #15
 80056a0:	d916      	bls.n	80056d0 <UART_SetConfig+0x508>
 80056a2:	6a3b      	ldr	r3, [r7, #32]
 80056a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056a8:	d212      	bcs.n	80056d0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	f023 030f 	bic.w	r3, r3, #15
 80056b2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056b4:	6a3b      	ldr	r3, [r7, #32]
 80056b6:	085b      	lsrs	r3, r3, #1
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	f003 0307 	and.w	r3, r3, #7
 80056be:	b29a      	uxth	r2, r3
 80056c0:	8bfb      	ldrh	r3, [r7, #30]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	8bfa      	ldrh	r2, [r7, #30]
 80056cc:	60da      	str	r2, [r3, #12]
 80056ce:	e062      	b.n	8005796 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80056d6:	e05e      	b.n	8005796 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d828      	bhi.n	8005732 <UART_SetConfig+0x56a>
 80056e0:	a201      	add	r2, pc, #4	@ (adr r2, 80056e8 <UART_SetConfig+0x520>)
 80056e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e6:	bf00      	nop
 80056e8:	0800570d 	.word	0x0800570d
 80056ec:	08005715 	.word	0x08005715
 80056f0:	0800571d 	.word	0x0800571d
 80056f4:	08005733 	.word	0x08005733
 80056f8:	08005723 	.word	0x08005723
 80056fc:	08005733 	.word	0x08005733
 8005700:	08005733 	.word	0x08005733
 8005704:	08005733 	.word	0x08005733
 8005708:	0800572b 	.word	0x0800572b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800570c:	f7fd fa1e 	bl	8002b4c <HAL_RCC_GetPCLK1Freq>
 8005710:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005712:	e014      	b.n	800573e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005714:	f7fd fa30 	bl	8002b78 <HAL_RCC_GetPCLK2Freq>
 8005718:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800571a:	e010      	b.n	800573e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800571c:	4b1a      	ldr	r3, [pc, #104]	@ (8005788 <UART_SetConfig+0x5c0>)
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005720:	e00d      	b.n	800573e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005722:	f7fd f97d 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8005726:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005728:	e009      	b.n	800573e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800572a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800572e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005730:	e005      	b.n	800573e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005732:	2300      	movs	r3, #0
 8005734:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800573c:	bf00      	nop
    }

    if (pclk != 0U)
 800573e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005740:	2b00      	cmp	r3, #0
 8005742:	d028      	beq.n	8005796 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005748:	4a10      	ldr	r2, [pc, #64]	@ (800578c <UART_SetConfig+0x5c4>)
 800574a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800574e:	461a      	mov	r2, r3
 8005750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005752:	fbb3 f2f2 	udiv	r2, r3, r2
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	085b      	lsrs	r3, r3, #1
 800575c:	441a      	add	r2, r3
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	fbb2 f3f3 	udiv	r3, r2, r3
 8005766:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005768:	6a3b      	ldr	r3, [r7, #32]
 800576a:	2b0f      	cmp	r3, #15
 800576c:	d910      	bls.n	8005790 <UART_SetConfig+0x5c8>
 800576e:	6a3b      	ldr	r3, [r7, #32]
 8005770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005774:	d20c      	bcs.n	8005790 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	b29a      	uxth	r2, r3
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	60da      	str	r2, [r3, #12]
 8005780:	e009      	b.n	8005796 <UART_SetConfig+0x5ce>
 8005782:	bf00      	nop
 8005784:	40008000 	.word	0x40008000
 8005788:	00f42400 	.word	0x00f42400
 800578c:	080098ac 	.word	0x080098ac
      }
      else
      {
        ret = HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	2201      	movs	r2, #1
 800579a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	2200      	movs	r2, #0
 80057aa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	2200      	movs	r2, #0
 80057b0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80057b2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3730      	adds	r7, #48	@ 0x30
 80057ba:	46bd      	mov	sp, r7
 80057bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080057c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057cc:	f003 0308 	and.w	r3, r3, #8
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00a      	beq.n	80057ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	430a      	orrs	r2, r1
 80057e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00a      	beq.n	800580c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00a      	beq.n	800582e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005832:	f003 0304 	and.w	r3, r3, #4
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00a      	beq.n	8005850 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	430a      	orrs	r2, r1
 800584e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005854:	f003 0310 	and.w	r3, r3, #16
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00a      	beq.n	8005872 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	430a      	orrs	r2, r1
 8005870:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005876:	f003 0320 	and.w	r3, r3, #32
 800587a:	2b00      	cmp	r3, #0
 800587c:	d00a      	beq.n	8005894 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	430a      	orrs	r2, r1
 8005892:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589c:	2b00      	cmp	r3, #0
 800589e:	d01a      	beq.n	80058d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058be:	d10a      	bne.n	80058d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00a      	beq.n	80058f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	430a      	orrs	r2, r1
 80058f6:	605a      	str	r2, [r3, #4]
  }
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b098      	sub	sp, #96	@ 0x60
 8005908:	af02      	add	r7, sp, #8
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005914:	f7fb fe8e 	bl	8001634 <HAL_GetTick>
 8005918:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0308 	and.w	r3, r3, #8
 8005924:	2b08      	cmp	r3, #8
 8005926:	d12f      	bne.n	8005988 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005928:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005930:	2200      	movs	r2, #0
 8005932:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 f88e 	bl	8005a58 <UART_WaitOnFlagUntilTimeout>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d022      	beq.n	8005988 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800594a:	e853 3f00 	ldrex	r3, [r3]
 800594e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005952:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005956:	653b      	str	r3, [r7, #80]	@ 0x50
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	461a      	mov	r2, r3
 800595e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005960:	647b      	str	r3, [r7, #68]	@ 0x44
 8005962:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005964:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005966:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005968:	e841 2300 	strex	r3, r2, [r1]
 800596c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800596e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1e6      	bne.n	8005942 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2220      	movs	r2, #32
 8005978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e063      	b.n	8005a50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0304 	and.w	r3, r3, #4
 8005992:	2b04      	cmp	r3, #4
 8005994:	d149      	bne.n	8005a2a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005996:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800599e:	2200      	movs	r2, #0
 80059a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f000 f857 	bl	8005a58 <UART_WaitOnFlagUntilTimeout>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d03c      	beq.n	8005a2a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	e853 3f00 	ldrex	r3, [r3]
 80059bc:	623b      	str	r3, [r7, #32]
   return(result);
 80059be:	6a3b      	ldr	r3, [r7, #32]
 80059c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	461a      	mov	r2, r3
 80059cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80059d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059d6:	e841 2300 	strex	r3, r2, [r1]
 80059da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1e6      	bne.n	80059b0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	3308      	adds	r3, #8
 80059e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	e853 3f00 	ldrex	r3, [r3]
 80059f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f023 0301 	bic.w	r3, r3, #1
 80059f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3308      	adds	r3, #8
 8005a00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a02:	61fa      	str	r2, [r7, #28]
 8005a04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a06:	69b9      	ldr	r1, [r7, #24]
 8005a08:	69fa      	ldr	r2, [r7, #28]
 8005a0a:	e841 2300 	strex	r3, r2, [r1]
 8005a0e:	617b      	str	r3, [r7, #20]
   return(result);
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1e5      	bne.n	80059e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e012      	b.n	8005a50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2220      	movs	r2, #32
 8005a36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3758      	adds	r7, #88	@ 0x58
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	603b      	str	r3, [r7, #0]
 8005a64:	4613      	mov	r3, r2
 8005a66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a68:	e04f      	b.n	8005b0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a70:	d04b      	beq.n	8005b0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a72:	f7fb fddf 	bl	8001634 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d302      	bcc.n	8005a88 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d101      	bne.n	8005a8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e04e      	b.n	8005b2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0304 	and.w	r3, r3, #4
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d037      	beq.n	8005b0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	2b80      	cmp	r3, #128	@ 0x80
 8005a9e:	d034      	beq.n	8005b0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b40      	cmp	r3, #64	@ 0x40
 8005aa4:	d031      	beq.n	8005b0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	69db      	ldr	r3, [r3, #28]
 8005aac:	f003 0308 	and.w	r3, r3, #8
 8005ab0:	2b08      	cmp	r3, #8
 8005ab2:	d110      	bne.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2208      	movs	r2, #8
 8005aba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 f838 	bl	8005b32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2208      	movs	r2, #8
 8005ac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e029      	b.n	8005b2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	69db      	ldr	r3, [r3, #28]
 8005adc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ae0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ae4:	d111      	bne.n	8005b0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005aee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 f81e 	bl	8005b32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e00f      	b.n	8005b2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	69da      	ldr	r2, [r3, #28]
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	4013      	ands	r3, r2
 8005b14:	68ba      	ldr	r2, [r7, #8]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	bf0c      	ite	eq
 8005b1a:	2301      	moveq	r3, #1
 8005b1c:	2300      	movne	r3, #0
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	461a      	mov	r2, r3
 8005b22:	79fb      	ldrb	r3, [r7, #7]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d0a0      	beq.n	8005a6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b095      	sub	sp, #84	@ 0x54
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b42:	e853 3f00 	ldrex	r3, [r3]
 8005b46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	461a      	mov	r2, r3
 8005b56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b58:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b5a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b60:	e841 2300 	strex	r3, r2, [r1]
 8005b64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d1e6      	bne.n	8005b3a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	3308      	adds	r3, #8
 8005b72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b74:	6a3b      	ldr	r3, [r7, #32]
 8005b76:	e853 3f00 	ldrex	r3, [r3]
 8005b7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b82:	f023 0301 	bic.w	r3, r3, #1
 8005b86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3308      	adds	r3, #8
 8005b8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b98:	e841 2300 	strex	r3, r2, [r1]
 8005b9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1e3      	bne.n	8005b6c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d118      	bne.n	8005bde <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	e853 3f00 	ldrex	r3, [r3]
 8005bb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f023 0310 	bic.w	r3, r3, #16
 8005bc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bca:	61bb      	str	r3, [r7, #24]
 8005bcc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bce:	6979      	ldr	r1, [r7, #20]
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	e841 2300 	strex	r3, r2, [r1]
 8005bd6:	613b      	str	r3, [r7, #16]
   return(result);
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1e6      	bne.n	8005bac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005bf2:	bf00      	nop
 8005bf4:	3754      	adds	r7, #84	@ 0x54
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr

08005bfe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b085      	sub	sp, #20
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d101      	bne.n	8005c14 <HAL_UARTEx_DisableFifoMode+0x16>
 8005c10:	2302      	movs	r3, #2
 8005c12:	e027      	b.n	8005c64 <HAL_UARTEx_DisableFifoMode+0x66>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2224      	movs	r2, #36	@ 0x24
 8005c20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0201 	bic.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005c42:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2220      	movs	r2, #32
 8005c56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3714      	adds	r7, #20
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d101      	bne.n	8005c88 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c84:	2302      	movs	r3, #2
 8005c86:	e02d      	b.n	8005ce4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2224      	movs	r2, #36	@ 0x24
 8005c94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 0201 	bic.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 f84f 	bl	8005d68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2220      	movs	r2, #32
 8005cd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d101      	bne.n	8005d04 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005d00:	2302      	movs	r3, #2
 8005d02:	e02d      	b.n	8005d60 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2224      	movs	r2, #36	@ 0x24
 8005d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 0201 	bic.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	430a      	orrs	r2, r1
 8005d3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f000 f811 	bl	8005d68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2220      	movs	r2, #32
 8005d52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3710      	adds	r7, #16
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d108      	bne.n	8005d8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d88:	e031      	b.n	8005dee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d8a:	2308      	movs	r3, #8
 8005d8c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d8e:	2308      	movs	r3, #8
 8005d90:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	0e5b      	lsrs	r3, r3, #25
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	f003 0307 	and.w	r3, r3, #7
 8005da0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	0f5b      	lsrs	r3, r3, #29
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	f003 0307 	and.w	r3, r3, #7
 8005db0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005db2:	7bbb      	ldrb	r3, [r7, #14]
 8005db4:	7b3a      	ldrb	r2, [r7, #12]
 8005db6:	4911      	ldr	r1, [pc, #68]	@ (8005dfc <UARTEx_SetNbDataToProcess+0x94>)
 8005db8:	5c8a      	ldrb	r2, [r1, r2]
 8005dba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005dbe:	7b3a      	ldrb	r2, [r7, #12]
 8005dc0:	490f      	ldr	r1, [pc, #60]	@ (8005e00 <UARTEx_SetNbDataToProcess+0x98>)
 8005dc2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005dc4:	fb93 f3f2 	sdiv	r3, r3, r2
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005dd0:	7bfb      	ldrb	r3, [r7, #15]
 8005dd2:	7b7a      	ldrb	r2, [r7, #13]
 8005dd4:	4909      	ldr	r1, [pc, #36]	@ (8005dfc <UARTEx_SetNbDataToProcess+0x94>)
 8005dd6:	5c8a      	ldrb	r2, [r1, r2]
 8005dd8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005ddc:	7b7a      	ldrb	r2, [r7, #13]
 8005dde:	4908      	ldr	r1, [pc, #32]	@ (8005e00 <UARTEx_SetNbDataToProcess+0x98>)
 8005de0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005de2:	fb93 f3f2 	sdiv	r3, r3, r2
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005dee:	bf00      	nop
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	080098c4 	.word	0x080098c4
 8005e00:	080098cc 	.word	0x080098cc

08005e04 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e18:	683a      	ldr	r2, [r7, #0]
 8005e1a:	6812      	ldr	r2, [r2, #0]
 8005e1c:	f023 0101 	bic.w	r1, r3, #1
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	2b08      	cmp	r3, #8
 8005e2c:	d102      	bne.n	8005e34 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005e2e:	2340      	movs	r3, #64	@ 0x40
 8005e30:	617b      	str	r3, [r7, #20]
 8005e32:	e001      	b.n	8005e38 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005e34:	2300      	movs	r3, #0
 8005e36:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005e44:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005e4a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005e50:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005e56:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8005e5c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8005e62:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8005e68:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8005e6e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8005e74:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8005ea6:	4b23      	ldr	r3, [pc, #140]	@ (8005f34 <FMC_NORSRAM_Init+0x130>)
 8005ea8:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005eb0:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005eb8:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8005ec0:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8005ec8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	43db      	mvns	r3, r3
 8005ed8:	ea02 0103 	and.w	r1, r2, r3
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	4319      	orrs	r1, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ef2:	d10c      	bne.n	8005f0e <FMC_NORSRAM_Init+0x10a>
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d008      	beq.n	8005f0e <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f08:	431a      	orrs	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d006      	beq.n	8005f24 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	371c      	adds	r7, #28
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	0008fb7f 	.word	0x0008fb7f

08005f38 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b087      	sub	sp, #28
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8005f4e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8005f56:	431a      	orrs	r2, r3
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	079b      	lsls	r3, r3, #30
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8005f5e:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	041b      	lsls	r3, r3, #16
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 8005f66:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	695b      	ldr	r3, [r3, #20]
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8005f70:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	3b02      	subs	r3, #2
 8005f78:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8005f7a:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8005f86:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
    Timing->AccessMode;
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f9a:	d113      	bne.n	8005fc4 <FMC_NORSRAM_Timing_Init+0x8c>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005fa4:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	695b      	ldr	r3, [r3, #20]
 8005faa:	3b01      	subs	r3, #1
 8005fac:	051b      	lsls	r3, r3, #20
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	371c      	adds	r7, #28
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr

08005fd2 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b085      	sub	sp, #20
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	60f8      	str	r0, [r7, #12]
 8005fda:	60b9      	str	r1, [r7, #8]
 8005fdc:	607a      	str	r2, [r7, #4]
 8005fde:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fe6:	d121      	bne.n	800602c <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ff0:	f003 627f 	and.w	r2, r3, #267386880	@ 0xff00000
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	6819      	ldr	r1, [r3, #0]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	011b      	lsls	r3, r3, #4
 8005ffe:	4319      	orrs	r1, r3
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	021b      	lsls	r3, r3, #8
 8006006:	4319      	orrs	r1, r3
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	079b      	lsls	r3, r3, #30
 800600e:	4319      	orrs	r1, r3
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	4319      	orrs	r1, r3
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	041b      	lsls	r3, r3, #16
 800601c:	430b      	orrs	r3, r1
 800601e:	ea42 0103 	orr.w	r1, r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800602a:	e005      	b.n	8006038 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8006034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
	...

08006048 <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d009      	beq.n	800606c <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8006058:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 800605a:	461a      	mov	r2, r3
        err.type, err.code);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8006062:	6839      	ldr	r1, [r7, #0]
 8006064:	4807      	ldr	r0, [pc, #28]	@ (8006084 <ai_log_err+0x3c>)
 8006066:	f002 fb7b 	bl	8008760 <iprintf>
 800606a:	e009      	b.n	8006080 <ai_log_err+0x38>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 800606c:	793b      	ldrb	r3, [r7, #4]
 800606e:	4619      	mov	r1, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8006076:	461a      	mov	r2, r3
 8006078:	4803      	ldr	r0, [pc, #12]	@ (8006088 <ai_log_err+0x40>)
 800607a:	f002 fb71 	bl	8008760 <iprintf>

  do {} while (1);
 800607e:	bf00      	nop
 8006080:	bf00      	nop
 8006082:	e7fd      	b.n	8006080 <ai_log_err+0x38>
 8006084:	08009680 	.word	0x08009680
 8006088:	080096b4 	.word	0x080096b4

0800608c <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_predictive_maintenance_create_and_init(&predictive_maintenance, act_addr, NULL);
 8006094:	2200      	movs	r2, #0
 8006096:	6879      	ldr	r1, [r7, #4]
 8006098:	4828      	ldr	r0, [pc, #160]	@ (800613c <ai_boostrap+0xb0>)
 800609a:	f000 fb19 	bl	80066d0 <ai_predictive_maintenance_create_and_init>
 800609e:	4603      	mov	r3, r0
 80060a0:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 80060a2:	7b3b      	ldrb	r3, [r7, #12]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d006      	beq.n	80060b6 <ai_boostrap+0x2a>
    ai_log_err(err, "ai_predictive_maintenance_create_and_init");
 80060a8:	4925      	ldr	r1, [pc, #148]	@ (8006140 <ai_boostrap+0xb4>)
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f7ff ffcc 	bl	8006048 <ai_log_err>
    return -1;
 80060b0:	f04f 33ff 	mov.w	r3, #4294967295
 80060b4:	e03e      	b.n	8006134 <ai_boostrap+0xa8>
  }

  ai_input = ai_predictive_maintenance_inputs_get(predictive_maintenance, NULL);
 80060b6:	4b21      	ldr	r3, [pc, #132]	@ (800613c <ai_boostrap+0xb0>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2100      	movs	r1, #0
 80060bc:	4618      	mov	r0, r3
 80060be:	f000 fb85 	bl	80067cc <ai_predictive_maintenance_inputs_get>
 80060c2:	4603      	mov	r3, r0
 80060c4:	4a1f      	ldr	r2, [pc, #124]	@ (8006144 <ai_boostrap+0xb8>)
 80060c6:	6013      	str	r3, [r2, #0]
  ai_output = ai_predictive_maintenance_outputs_get(predictive_maintenance, NULL);
 80060c8:	4b1c      	ldr	r3, [pc, #112]	@ (800613c <ai_boostrap+0xb0>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2100      	movs	r1, #0
 80060ce:	4618      	mov	r0, r3
 80060d0:	f000 fb96 	bl	8006800 <ai_predictive_maintenance_outputs_get>
 80060d4:	4603      	mov	r3, r0
 80060d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006148 <ai_boostrap+0xbc>)
 80060d8:	6013      	str	r3, [r2, #0]

#if defined(AI_PREDICTIVE_MAINTENANCE_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_PREDICTIVE_MAINTENANCE_IN_NUM; idx++) {
 80060da:	2300      	movs	r3, #0
 80060dc:	617b      	str	r3, [r7, #20]
 80060de:	e00f      	b.n	8006100 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 80060e0:	4b18      	ldr	r3, [pc, #96]	@ (8006144 <ai_boostrap+0xb8>)
 80060e2:	6819      	ldr	r1, [r3, #0]
 80060e4:	697a      	ldr	r2, [r7, #20]
 80060e6:	4613      	mov	r3, r2
 80060e8:	00db      	lsls	r3, r3, #3
 80060ea:	1a9b      	subs	r3, r3, r2
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	440b      	add	r3, r1
 80060f0:	685a      	ldr	r2, [r3, #4]
 80060f2:	4916      	ldr	r1, [pc, #88]	@ (800614c <ai_boostrap+0xc0>)
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_PREDICTIVE_MAINTENANCE_IN_NUM; idx++) {
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	3301      	adds	r3, #1
 80060fe:	617b      	str	r3, [r7, #20]
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	2b00      	cmp	r3, #0
 8006104:	ddec      	ble.n	80060e0 <ai_boostrap+0x54>

#if defined(AI_PREDICTIVE_MAINTENANCE_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_PREDICTIVE_MAINTENANCE_OUT_NUM; idx++) {
 8006106:	2300      	movs	r3, #0
 8006108:	613b      	str	r3, [r7, #16]
 800610a:	e00f      	b.n	800612c <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 800610c:	4b0e      	ldr	r3, [pc, #56]	@ (8006148 <ai_boostrap+0xbc>)
 800610e:	6819      	ldr	r1, [r3, #0]
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	4613      	mov	r3, r2
 8006114:	00db      	lsls	r3, r3, #3
 8006116:	1a9b      	subs	r3, r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	440b      	add	r3, r1
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	490c      	ldr	r1, [pc, #48]	@ (8006150 <ai_boostrap+0xc4>)
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_PREDICTIVE_MAINTENANCE_OUT_NUM; idx++) {
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	3301      	adds	r3, #1
 800612a:	613b      	str	r3, [r7, #16]
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	2b00      	cmp	r3, #0
 8006130:	ddec      	ble.n	800610c <ai_boostrap+0x80>
  for (int idx=0; idx < AI_PREDICTIVE_MAINTENANCE_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	20000c20 	.word	0x20000c20
 8006140:	080096e4 	.word	0x080096e4
 8006144:	20000c24 	.word	0x20000c24
 8006148:	20000c28 	.word	0x20000c28
 800614c:	20000a90 	.word	0x20000a90
 8006150:	20000a94 	.word	0x20000a94

08006154 <ai_run>:

static int ai_run(void)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_predictive_maintenance_run(predictive_maintenance, ai_input, ai_output);
 800615a:	4b0f      	ldr	r3, [pc, #60]	@ (8006198 <ai_run+0x44>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a0f      	ldr	r2, [pc, #60]	@ (800619c <ai_run+0x48>)
 8006160:	6811      	ldr	r1, [r2, #0]
 8006162:	4a0f      	ldr	r2, [pc, #60]	@ (80061a0 <ai_run+0x4c>)
 8006164:	6812      	ldr	r2, [r2, #0]
 8006166:	4618      	mov	r0, r3
 8006168:	f000 fba0 	bl	80068ac <ai_predictive_maintenance_run>
 800616c:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d00c      	beq.n	800618e <ai_run+0x3a>
    ai_log_err(ai_predictive_maintenance_get_error(predictive_maintenance),
 8006174:	4b08      	ldr	r3, [pc, #32]	@ (8006198 <ai_run+0x44>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4618      	mov	r0, r3
 800617a:	f000 fa87 	bl	800668c <ai_predictive_maintenance_get_error>
 800617e:	4603      	mov	r3, r0
 8006180:	4908      	ldr	r1, [pc, #32]	@ (80061a4 <ai_run+0x50>)
 8006182:	4618      	mov	r0, r3
 8006184:	f7ff ff60 	bl	8006048 <ai_log_err>
        "ai_predictive_maintenance_run");
    return -1;
 8006188:	f04f 33ff 	mov.w	r3, #4294967295
 800618c:	e000      	b.n	8006190 <ai_run+0x3c>
  }

  return 0;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3708      	adds	r7, #8
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20000c20 	.word	0x20000c20
 800619c:	20000c24 	.word	0x20000c24
 80061a0:	20000c28 	.word	0x20000c28
 80061a4:	08009710 	.word	0x08009710

080061a8 <acquire_and_process_data>:
 * Function for receiving data and formatting it to send to the model.
 * Floats (32 bits) are received via the UART connection in the form of uint8_t,
 * then reconstruct them as floats and place them in the 'data' array.
 */
int acquire_and_process_data(ai_i8 *data[])// This function takes as input an array of pointers of type ai_i8 which correspond to uint8_t
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b08e      	sub	sp, #56	@ 0x38
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
    //
    // 1. Variables for data acquisition
    //
    unsigned char tmp[BYTES_IN_FLOATS] = {0};// Temporary array for storing received bytess
 80061b0:	2300      	movs	r3, #0
 80061b2:	60fb      	str	r3, [r7, #12]
 80061b4:	f107 0310 	add.w	r3, r7, #16
 80061b8:	2200      	movs	r2, #0
 80061ba:	601a      	str	r2, [r3, #0]
 80061bc:	605a      	str	r2, [r3, #4]
 80061be:	609a      	str	r2, [r3, #8]
 80061c0:	60da      	str	r2, [r3, #12]
    int num_elements = sizeof(tmp) / sizeof(tmp[0]);// We need to receive 20 bytes (4*5 floats of 4 bytes each because they are 32-bit)
 80061c2:	2314      	movs	r3, #20
 80061c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    int num_floats = num_elements / 4; // The number of floats to be recovered
 80061c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	da00      	bge.n	80061ce <acquire_and_process_data+0x26>
 80061cc:	3303      	adds	r3, #3
 80061ce:	109b      	asrs	r3, r3, #2
 80061d0:	627b      	str	r3, [r7, #36]	@ 0x24
    //
    // 2. Receive data from UART
    //
    HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, (uint8_t *)tmp, sizeof(tmp), HAL_MAX_DELAY);
 80061d2:	f107 010c 	add.w	r1, r7, #12
 80061d6:	f04f 33ff 	mov.w	r3, #4294967295
 80061da:	2214      	movs	r2, #20
 80061dc:	482c      	ldr	r0, [pc, #176]	@ (8006290 <acquire_and_process_data+0xe8>)
 80061de:	f7fe ff2a 	bl	8005036 <HAL_UART_Receive>
 80061e2:	4603      	mov	r3, r0
 80061e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    // Retrieves the data available on the UART
    // The result is stored in the 'tmp' array We block until we receive (or exceed) the Timeout duration

    // Check the return status of HAL_UART_Receive
    if (status != HAL_OK)
 80061e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d007      	beq.n	8006200 <acquire_and_process_data+0x58>
    {
      printf("Failed to receive data from UART. Error code: %d\n", status);
 80061f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061f4:	4619      	mov	r1, r3
 80061f6:	4827      	ldr	r0, [pc, #156]	@ (8006294 <acquire_and_process_data+0xec>)
 80061f8:	f002 fab2 	bl	8008760 <iprintf>
      return (1);
 80061fc:	2301      	movs	r3, #1
 80061fe:	e042      	b.n	8006286 <acquire_and_process_data+0xde>
    }
    //
    // 3. Reconstruct floats from bytes
    //
    float value;  // Variable to store the reconstructed floats
	if (num_elements % 4 != 0)  // If the number of bytes is not a multiple of 4, the reconstruction cannot be done
 8006200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006202:	f003 0303 	and.w	r3, r3, #3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d004      	beq.n	8006214 <acquire_and_process_data+0x6c>
	{
	  printf("The array length is not a multiple of 4 bytes. Cannot reconstruct floats.\n");
 800620a:	4823      	ldr	r0, [pc, #140]	@ (8006298 <acquire_and_process_data+0xf0>)
 800620c:	f002 fb10 	bl	8008830 <puts>
	  return (1);  // error
 8006210:	2301      	movs	r3, #1
 8006212:	e038      	b.n	8006286 <acquire_and_process_data+0xde>
	}
	//We reconstruct the float in order to put them in the array
    for (size_t i = 0; i < num_floats; i++)
 8006214:	2300      	movs	r3, #0
 8006216:	637b      	str	r3, [r7, #52]	@ 0x34
 8006218:	e030      	b.n	800627c <acquire_and_process_data+0xd4>
    {
      unsigned char bytes[4] = {0};
 800621a:	2300      	movs	r3, #0
 800621c:	60bb      	str	r3, [r7, #8]
      // Reconstruct the 4 bytes of a float from the 'tmp' array
      // Reconstruction of the bytes
      for (size_t j = 0; j < 4; j++)
 800621e:	2300      	movs	r3, #0
 8006220:	633b      	str	r3, [r7, #48]	@ 0x30
 8006222:	e010      	b.n	8006246 <acquire_and_process_data+0x9e>
      {
    	  // Each group of 4 bytes is copied into 'bytes'
        bytes[j] = tmp[i * 4 + j];
 8006224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006226:	009a      	lsls	r2, r3, #2
 8006228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622a:	4413      	add	r3, r2
 800622c:	3338      	adds	r3, #56	@ 0x38
 800622e:	443b      	add	r3, r7
 8006230:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
 8006234:	f107 0208 	add.w	r2, r7, #8
 8006238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623a:	4413      	add	r3, r2
 800623c:	460a      	mov	r2, r1
 800623e:	701a      	strb	r2, [r3, #0]
      for (size_t j = 0; j < 4; j++)
 8006240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006242:	3301      	adds	r3, #1
 8006244:	633b      	str	r3, [r7, #48]	@ 0x30
 8006246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006248:	2b03      	cmp	r3, #3
 800624a:	d9eb      	bls.n	8006224 <acquire_and_process_data+0x7c>
      }

      // Store the bytes in 'data'
      for (size_t k = 0; k < 4; k++)
 800624c:	2300      	movs	r3, #0
 800624e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006250:	e00e      	b.n	8006270 <acquire_and_process_data+0xc8>
		{
		  ((uint8_t *)data)[(i * 4 + k)] = bytes[k];// Each byte is transferred to its position
 8006252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006254:	009a      	lsls	r2, r3, #2
 8006256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006258:	4413      	add	r3, r2
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	4413      	add	r3, r2
 800625e:	f107 0108 	add.w	r1, r7, #8
 8006262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006264:	440a      	add	r2, r1
 8006266:	7812      	ldrb	r2, [r2, #0]
 8006268:	701a      	strb	r2, [r3, #0]
      for (size_t k = 0; k < 4; k++)
 800626a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800626c:	3301      	adds	r3, #1
 800626e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006272:	2b03      	cmp	r3, #3
 8006274:	d9ed      	bls.n	8006252 <acquire_and_process_data+0xaa>
    for (size_t i = 0; i < num_floats; i++)
 8006276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006278:	3301      	adds	r3, #1
 800627a:	637b      	str	r3, [r7, #52]	@ 0x34
 800627c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006280:	429a      	cmp	r2, r3
 8006282:	d3ca      	bcc.n	800621a <acquire_and_process_data+0x72>

		}
	  }


    return (0);
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3738      	adds	r7, #56	@ 0x38
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	20000908 	.word	0x20000908
 8006294:	08009730 	.word	0x08009730
 8006298:	08009764 	.word	0x08009764

0800629c <post_process>:
 * 3. Determine the class with the highest probability.
 * 4. Transmit the class label over UART.
 *
 */
int post_process(ai_i8 *data[])
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b08e      	sub	sp, #56	@ 0x38
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
    //
    // Get the output data
    //
    if (data == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d104      	bne.n	80062b4 <post_process+0x18>
    {
      printf("The output data is NULL.\n");
 80062aa:	483a      	ldr	r0, [pc, #232]	@ (8006394 <post_process+0xf8>)
 80062ac:	f002 fac0 	bl	8008830 <puts>
      return (1);
 80062b0:	2301      	movs	r3, #1
 80062b2:	e06a      	b.n	800638a <post_process+0xee>
    }

    uint8_t unique_label = 0;  // default value of label, was -1 but is now 0 because we are with unsigned values
 80062b4:	2300      	movs	r3, #0
 80062b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    //We start at index 0 for the evaluation of the maximum probability
    uint8_t *output = data;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // An array to store the float outputs
    float outs[CLASS_NUMBER] = {0.0};
 80062be:	f107 0314 	add.w	r3, r7, #20
 80062c2:	2200      	movs	r2, #0
 80062c4:	601a      	str	r2, [r3, #0]
 80062c6:	605a      	str	r2, [r3, #4]
 80062c8:	609a      	str	r2, [r3, #8]
 80062ca:	60da      	str	r2, [r3, #12]
 80062cc:	611a      	str	r2, [r3, #16]
    uint8_t outs_uint8[CLASS_NUMBER] = {0};  // Array to store the uint8_t version of the outputs
 80062ce:	2300      	movs	r3, #0
 80062d0:	60fb      	str	r3, [r7, #12]
 80062d2:	2300      	movs	r3, #0
 80062d4:	743b      	strb	r3, [r7, #16]
    /* Convert the probability to float */
    for (size_t i = 0; i < CLASS_NUMBER; i++)
 80062d6:	2300      	movs	r3, #0
 80062d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80062da:	e03b      	b.n	8006354 <post_process+0xb8>
    {
      uint8_t temp[4] = {0};
 80062dc:	2300      	movs	r3, #0
 80062de:	60bb      	str	r3, [r7, #8]
      // Extract 4 bytes to reconstruct a float
      for (size_t j = 0; j < 4; j++)
 80062e0:	2300      	movs	r3, #0
 80062e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80062e4:	e00f      	b.n	8006306 <post_process+0x6a>
      {
        temp[j] = output[i * 4 + j];
 80062e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062e8:	009a      	lsls	r2, r3, #2
 80062ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ec:	4413      	add	r3, r2
 80062ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062f0:	4413      	add	r3, r2
 80062f2:	7819      	ldrb	r1, [r3, #0]
 80062f4:	f107 0208 	add.w	r2, r7, #8
 80062f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fa:	4413      	add	r3, r2
 80062fc:	460a      	mov	r2, r1
 80062fe:	701a      	strb	r2, [r3, #0]
      for (size_t j = 0; j < 4; j++)
 8006300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006302:	3301      	adds	r3, #1
 8006304:	633b      	str	r3, [r7, #48]	@ 0x30
 8006306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006308:	2b03      	cmp	r3, #3
 800630a:	d9ec      	bls.n	80062e6 <post_process+0x4a>
      }
      // Reconstruct the float
      outs[i] = *(float *)&temp;  // Cast the 4 bytes
 800630c:	f107 0308 	add.w	r3, r7, #8
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	3338      	adds	r3, #56	@ 0x38
 8006318:	443b      	add	r3, r7
 800631a:	3b24      	subs	r3, #36	@ 0x24
 800631c:	601a      	str	r2, [r3, #0]

      //We take benefit from the existing loop in order to transform the multi class result in one output.
      //Therefore, we have for instance an array with [0.05, 0.56, 0.21, 0.88, 0.11]
      //During the loop we will select the index from the highest probability
      //
      if(outs[i] > outs[unique_label])
 800631e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	3338      	adds	r3, #56	@ 0x38
 8006324:	443b      	add	r3, r7
 8006326:	3b24      	subs	r3, #36	@ 0x24
 8006328:	ed93 7a00 	vldr	s14, [r3]
 800632c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006330:	009b      	lsls	r3, r3, #2
 8006332:	3338      	adds	r3, #56	@ 0x38
 8006334:	443b      	add	r3, r7
 8006336:	3b24      	subs	r3, #36	@ 0x24
 8006338:	edd3 7a00 	vldr	s15, [r3]
 800633c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006344:	dd03      	ble.n	800634e <post_process+0xb2>
        unique_label = i;  // If the probability of the current class is higher, update the unique label
 8006346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006348:	b2db      	uxtb	r3, r3
 800634a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    for (size_t i = 0; i < CLASS_NUMBER; i++)
 800634e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006350:	3301      	adds	r3, #1
 8006352:	637b      	str	r3, [r7, #52]	@ 0x34
 8006354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006356:	2b04      	cmp	r3, #4
 8006358:	d9c0      	bls.n	80062dc <post_process+0x40>

    //
    // Transmit the output data
    //
    // We transmit an uint8_t on one byte
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, &unique_label, 1, TIMEOUT);//We fix the length of the transmission to one byte
 800635a:	f107 012a 	add.w	r1, r7, #42	@ 0x2a
 800635e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006362:	2201      	movs	r2, #1
 8006364:	480c      	ldr	r0, [pc, #48]	@ (8006398 <post_process+0xfc>)
 8006366:	f7fe fdd8 	bl	8004f1a <HAL_UART_Transmit>
 800636a:	4603      	mov	r3, r0
 800636c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    // Check the return status of HAL_UART_Transmit
    if (status != HAL_OK)
 8006370:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006374:	2b00      	cmp	r3, #0
 8006376:	d007      	beq.n	8006388 <post_process+0xec>
    {
        printf("Failed to transmit data to UART. Error code: %d\n", status);  // Error message if transmission fails
 8006378:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800637c:	4619      	mov	r1, r3
 800637e:	4807      	ldr	r0, [pc, #28]	@ (800639c <post_process+0x100>)
 8006380:	f002 f9ee 	bl	8008760 <iprintf>
        return (1);  // Return 1 to indicate an error
 8006384:	2301      	movs	r3, #1
 8006386:	e000      	b.n	800638a <post_process+0xee>
    }
    return 0;  // success
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3738      	adds	r7, #56	@ 0x38
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	080097b0 	.word	0x080097b0
 8006398:	20000908 	.word	0x20000908
 800639c:	080097cc 	.word	0x080097cc

080063a0 <synchronize_UART>:
 * 2. Upon receiving SYNCHRONISATION, it sends an ACKNOWLEDGE byte back to the sender.
 * 3. Loops until synchronization is confirmed by the response.
 */

void synchronize_UART(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
    // Variable to track synchronization status (not synchronized initially)
    bool is_synced = 0;
 80063a6:	2300      	movs	r3, #0
 80063a8:	71fb      	strb	r3, [r7, #7]

    unsigned char rx[2] = {0};  // Buffer to store received data
 80063aa:	2300      	movs	r3, #0
 80063ac:	80bb      	strh	r3, [r7, #4]
    unsigned char tx[2] = {ACKNOWLEDGE, 0};  // Buffer for acknowledgment message
 80063ae:	23cd      	movs	r3, #205	@ 0xcd
 80063b0:	803b      	strh	r3, [r7, #0]

    // We wait until synchronization is confirmed
    while (!is_synced)
 80063b2:	e012      	b.n	80063da <synchronize_UART+0x3a>
    {
        // Receive data over UART
        HAL_UART_Receive(&huart2, (uint8_t *)rx, sizeof(rx), TIMEOUT);
 80063b4:	1d39      	adds	r1, r7, #4
 80063b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80063ba:	2202      	movs	r2, #2
 80063bc:	480c      	ldr	r0, [pc, #48]	@ (80063f0 <synchronize_UART+0x50>)
 80063be:	f7fe fe3a 	bl	8005036 <HAL_UART_Receive>

        // Check if the received byte is the SYNCHRONISATION signal
        if (rx[0] == SYNCHRONISATION)
 80063c2:	793b      	ldrb	r3, [r7, #4]
 80063c4:	2bab      	cmp	r3, #171	@ 0xab
 80063c6:	d108      	bne.n	80063da <synchronize_UART+0x3a>
        {
            // Send an ACKNOWLEDGE byte back to the sender to confirm synchronization
            HAL_UART_Transmit(&huart2, (uint8_t *)tx, sizeof(tx), TIMEOUT);
 80063c8:	4639      	mov	r1, r7
 80063ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80063ce:	2202      	movs	r2, #2
 80063d0:	4807      	ldr	r0, [pc, #28]	@ (80063f0 <synchronize_UART+0x50>)
 80063d2:	f7fe fda2 	bl	8004f1a <HAL_UART_Transmit>

            // Mark synchronization as complete
            is_synced = 1;
 80063d6:	2301      	movs	r3, #1
 80063d8:	71fb      	strb	r3, [r7, #7]
    while (!is_synced)
 80063da:	79fb      	ldrb	r3, [r7, #7]
 80063dc:	f083 0301 	eor.w	r3, r3, #1
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1e6      	bne.n	80063b4 <synchronize_UART+0x14>
        }
    }

    return;  // Exit once synchronization is successful
 80063e6:	bf00      	nop
}
 80063e8:	3708      	adds	r7, #8
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	20000908 	.word	0x20000908

080063f4 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 80063f8:	4803      	ldr	r0, [pc, #12]	@ (8006408 <MX_X_CUBE_AI_Init+0x14>)
 80063fa:	f002 fa19 	bl	8008830 <puts>

  ai_boostrap(data_activations0);
 80063fe:	4803      	ldr	r0, [pc, #12]	@ (800640c <MX_X_CUBE_AI_Init+0x18>)
 8006400:	f7ff fe44 	bl	800608c <ai_boostrap>
    /* USER CODE END 5 */
}
 8006404:	bf00      	nop
 8006406:	bd80      	pop	{r7, pc}
 8006408:	08009800 	.word	0x08009800
 800640c:	2000000c 	.word	0x2000000c

08006410 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8006416:	f04f 33ff 	mov.w	r3, #4294967295
 800641a:	60fb      	str	r3, [r7, #12]
  uint8_t *in_data = ai_input[0].data;//in_data is the input from the model
 800641c:	4b19      	ldr	r3, [pc, #100]	@ (8006484 <MX_X_CUBE_AI_Process+0x74>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	60bb      	str	r3, [r7, #8]
  uint8_t *out_data = ai_output[0].data;
 8006424:	4b18      	ldr	r3, [pc, #96]	@ (8006488 <MX_X_CUBE_AI_Process+0x78>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	607b      	str	r3, [r7, #4]
  synchronize_UART();//We synchronize the transmission
 800642c:	f7ff ffb8 	bl	80063a0 <synchronize_UART>

  if (predictive_maintenance) {
 8006430:	4b16      	ldr	r3, [pc, #88]	@ (800648c <MX_X_CUBE_AI_Process+0x7c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d013      	beq.n	8006460 <MX_X_CUBE_AI_Process+0x50>
    do {
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(in_data);//We recuerate the values from UART and format them to put it into in_data
 8006438:	68b8      	ldr	r0, [r7, #8]
 800643a:	f7ff feb5 	bl	80061a8 <acquire_and_process_data>
 800643e:	60f8      	str	r0, [r7, #12]
      //float default_values[5] = {302.48711493, 311.36830076, 1626.36601512, 33.3840344, 229.31699244};// Y = 1 from index 8
      //float default_values[5] = {300.43377048,  310.41191899, 1352.47020251,   56.86952747,  209.45033752};// Y = 4 from index 7
      //memcpy(in_data, default_values, BYTES_IN_FLOATS);

      /* 2 - process the data - call inference engine */
      if (res == 0)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d102      	bne.n	800644c <MX_X_CUBE_AI_Process+0x3c>
        res = ai_run();
 8006446:	f7ff fe85 	bl	8006154 <ai_run>
 800644a:	60f8      	str	r0, [r7, #12]
      /* 3- post-process the predictions */
      if (res == 0)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d103      	bne.n	800645a <MX_X_CUBE_AI_Process+0x4a>
      {
        res = post_process(out_data);//We determine the chosen class and send the result via UART
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7ff ff22 	bl	800629c <post_process>
 8006458:	60f8      	str	r0, [r7, #12]
      }
    } while (res==0);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d0eb      	beq.n	8006438 <MX_X_CUBE_AI_Process+0x28>
  }
  if (res) {
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00a      	beq.n	800647c <MX_X_CUBE_AI_Process+0x6c>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 8006466:	2311      	movs	r3, #17
 8006468:	703b      	strb	r3, [r7, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2210      	movs	r2, #16
 800646e:	f362 231f 	bfi	r3, r2, #8, #24
 8006472:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 8006474:	4906      	ldr	r1, [pc, #24]	@ (8006490 <MX_X_CUBE_AI_Process+0x80>)
 8006476:	6838      	ldr	r0, [r7, #0]
 8006478:	f7ff fde6 	bl	8006048 <ai_log_err>
  }
    /* USER CODE END 6 */
}
 800647c:	bf00      	nop
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	20000c24 	.word	0x20000c24
 8006488:	20000c28 	.word	0x20000c28
 800648c:	20000c20 	.word	0x20000c20
 8006490:	08009820 	.word	0x08009820

08006494 <predictive_maintenance_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool predictive_maintenance_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b082      	sub	sp, #8
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_predictive_maintenance_activations_map, 1, params)) {
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	2101      	movs	r1, #1
 80064a2:	482a      	ldr	r0, [pc, #168]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064a4:	f000 fadc 	bl	8006a60 <ai_platform_get_activations_map>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d043      	beq.n	8006536 <predictive_maintenance_configure_activations+0xa2>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor_270_output_array.data = AI_PTR(g_predictive_maintenance_activations_map[0] + 108);
 80064ae:	4b27      	ldr	r3, [pc, #156]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	336c      	adds	r3, #108	@ 0x6c
 80064b4:	4a26      	ldr	r2, [pc, #152]	@ (8006550 <predictive_maintenance_configure_activations+0xbc>)
 80064b6:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor_270_output_array.data_start = AI_PTR(g_predictive_maintenance_activations_map[0] + 108);
 80064b8:	4b24      	ldr	r3, [pc, #144]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	336c      	adds	r3, #108	@ 0x6c
 80064be:	4a24      	ldr	r2, [pc, #144]	@ (8006550 <predictive_maintenance_configure_activations+0xbc>)
 80064c0:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_predictive_maintenance_activations_map[0] + 128);
 80064c2:	4b22      	ldr	r3, [pc, #136]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	3380      	adds	r3, #128	@ 0x80
 80064c8:	4a22      	ldr	r2, [pc, #136]	@ (8006554 <predictive_maintenance_configure_activations+0xc0>)
 80064ca:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_predictive_maintenance_activations_map[0] + 128);
 80064cc:	4b1f      	ldr	r3, [pc, #124]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3380      	adds	r3, #128	@ 0x80
 80064d2:	4a20      	ldr	r2, [pc, #128]	@ (8006554 <predictive_maintenance_configure_activations+0xc0>)
 80064d4:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_predictive_maintenance_activations_map[0] + 128);
 80064d6:	4b1d      	ldr	r3, [pc, #116]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3380      	adds	r3, #128	@ 0x80
 80064dc:	4a1e      	ldr	r2, [pc, #120]	@ (8006558 <predictive_maintenance_configure_activations+0xc4>)
 80064de:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_predictive_maintenance_activations_map[0] + 128);
 80064e0:	4b1a      	ldr	r3, [pc, #104]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	3380      	adds	r3, #128	@ 0x80
 80064e6:	4a1c      	ldr	r2, [pc, #112]	@ (8006558 <predictive_maintenance_configure_activations+0xc4>)
 80064e8:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_predictive_maintenance_activations_map[0] + 0);
 80064ea:	4b18      	ldr	r3, [pc, #96]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a1b      	ldr	r2, [pc, #108]	@ (800655c <predictive_maintenance_configure_activations+0xc8>)
 80064f0:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_predictive_maintenance_activations_map[0] + 0);
 80064f2:	4b16      	ldr	r3, [pc, #88]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a19      	ldr	r2, [pc, #100]	@ (800655c <predictive_maintenance_configure_activations+0xc8>)
 80064f8:	60d3      	str	r3, [r2, #12]
    nl_1_nl_output_array.data = AI_PTR(g_predictive_maintenance_activations_map[0] + 128);
 80064fa:	4b14      	ldr	r3, [pc, #80]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	3380      	adds	r3, #128	@ 0x80
 8006500:	4a17      	ldr	r2, [pc, #92]	@ (8006560 <predictive_maintenance_configure_activations+0xcc>)
 8006502:	6093      	str	r3, [r2, #8]
    nl_1_nl_output_array.data_start = AI_PTR(g_predictive_maintenance_activations_map[0] + 128);
 8006504:	4b11      	ldr	r3, [pc, #68]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	3380      	adds	r3, #128	@ 0x80
 800650a:	4a15      	ldr	r2, [pc, #84]	@ (8006560 <predictive_maintenance_configure_activations+0xcc>)
 800650c:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_predictive_maintenance_activations_map[0] + 0);
 800650e:	4b0f      	ldr	r3, [pc, #60]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a14      	ldr	r2, [pc, #80]	@ (8006564 <predictive_maintenance_configure_activations+0xd0>)
 8006514:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_predictive_maintenance_activations_map[0] + 0);
 8006516:	4b0d      	ldr	r3, [pc, #52]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a12      	ldr	r2, [pc, #72]	@ (8006564 <predictive_maintenance_configure_activations+0xd0>)
 800651c:	60d3      	str	r3, [r2, #12]
    nl_3_output_array.data = AI_PTR(g_predictive_maintenance_activations_map[0] + 20);
 800651e:	4b0b      	ldr	r3, [pc, #44]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	3314      	adds	r3, #20
 8006524:	4a10      	ldr	r2, [pc, #64]	@ (8006568 <predictive_maintenance_configure_activations+0xd4>)
 8006526:	6093      	str	r3, [r2, #8]
    nl_3_output_array.data_start = AI_PTR(g_predictive_maintenance_activations_map[0] + 20);
 8006528:	4b08      	ldr	r3, [pc, #32]	@ (800654c <predictive_maintenance_configure_activations+0xb8>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	3314      	adds	r3, #20
 800652e:	4a0e      	ldr	r2, [pc, #56]	@ (8006568 <predictive_maintenance_configure_activations+0xd4>)
 8006530:	60d3      	str	r3, [r2, #12]
    return true;
 8006532:	2301      	movs	r3, #1
 8006534:	e005      	b.n	8006542 <predictive_maintenance_configure_activations+0xae>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8006536:	2213      	movs	r2, #19
 8006538:	2130      	movs	r1, #48	@ 0x30
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fb12 	bl	8006b64 <ai_platform_network_set_error>
  return false;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3708      	adds	r7, #8
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	20000c2c 	.word	0x20000c2c
 8006550:	20000010 	.word	0x20000010
 8006554:	20000020 	.word	0x20000020
 8006558:	20000030 	.word	0x20000030
 800655c:	20000040 	.word	0x20000040
 8006560:	20000050 	.word	0x20000050
 8006564:	20000060 	.word	0x20000060
 8006568:	20000070 	.word	0x20000070

0800656c <predictive_maintenance_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool predictive_maintenance_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_predictive_maintenance_weights_map, 1, params)) {
 8006576:	683a      	ldr	r2, [r7, #0]
 8006578:	2101      	movs	r1, #1
 800657a:	483d      	ldr	r0, [pc, #244]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 800657c:	f000 fa1c 	bl	80069b8 <ai_platform_get_weights_map>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d069      	beq.n	800665a <predictive_maintenance_configure_weights+0xee>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8006586:	4b3b      	ldr	r3, [pc, #236]	@ (8006674 <predictive_maintenance_configure_weights+0x108>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800658e:	4a39      	ldr	r2, [pc, #228]	@ (8006674 <predictive_maintenance_configure_weights+0x108>)
 8006590:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_predictive_maintenance_weights_map[0] + 0);
 8006592:	4b37      	ldr	r3, [pc, #220]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a37      	ldr	r2, [pc, #220]	@ (8006674 <predictive_maintenance_configure_weights+0x108>)
 8006598:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_predictive_maintenance_weights_map[0] + 0);
 800659a:	4b35      	ldr	r3, [pc, #212]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a35      	ldr	r2, [pc, #212]	@ (8006674 <predictive_maintenance_configure_weights+0x108>)
 80065a0:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 80065a2:	4b35      	ldr	r3, [pc, #212]	@ (8006678 <predictive_maintenance_configure_weights+0x10c>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065aa:	4a33      	ldr	r2, [pc, #204]	@ (8006678 <predictive_maintenance_configure_weights+0x10c>)
 80065ac:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_predictive_maintenance_weights_map[0] + 1280);
 80065ae:	4b30      	ldr	r3, [pc, #192]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065b6:	4a30      	ldr	r2, [pc, #192]	@ (8006678 <predictive_maintenance_configure_weights+0x10c>)
 80065b8:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_predictive_maintenance_weights_map[0] + 1280);
 80065ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065c2:	4a2d      	ldr	r2, [pc, #180]	@ (8006678 <predictive_maintenance_configure_weights+0x10c>)
 80065c4:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 80065c6:	4b2d      	ldr	r3, [pc, #180]	@ (800667c <predictive_maintenance_configure_weights+0x110>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065ce:	4a2b      	ldr	r2, [pc, #172]	@ (800667c <predictive_maintenance_configure_weights+0x110>)
 80065d0:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_predictive_maintenance_weights_map[0] + 1536);
 80065d2:	4b27      	ldr	r3, [pc, #156]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80065da:	4a28      	ldr	r2, [pc, #160]	@ (800667c <predictive_maintenance_configure_weights+0x110>)
 80065dc:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_predictive_maintenance_weights_map[0] + 1536);
 80065de:	4b24      	ldr	r3, [pc, #144]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80065e6:	4a25      	ldr	r2, [pc, #148]	@ (800667c <predictive_maintenance_configure_weights+0x110>)
 80065e8:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 80065ea:	4b25      	ldr	r3, [pc, #148]	@ (8006680 <predictive_maintenance_configure_weights+0x114>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065f2:	4a23      	ldr	r2, [pc, #140]	@ (8006680 <predictive_maintenance_configure_weights+0x114>)
 80065f4:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_predictive_maintenance_weights_map[0] + 9728);
 80065f6:	4b1e      	ldr	r3, [pc, #120]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80065fe:	4a20      	ldr	r2, [pc, #128]	@ (8006680 <predictive_maintenance_configure_weights+0x114>)
 8006600:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_predictive_maintenance_weights_map[0] + 9728);
 8006602:	4b1b      	ldr	r3, [pc, #108]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800660a:	4a1d      	ldr	r2, [pc, #116]	@ (8006680 <predictive_maintenance_configure_weights+0x114>)
 800660c:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 800660e:	4b1d      	ldr	r3, [pc, #116]	@ (8006684 <predictive_maintenance_configure_weights+0x118>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006616:	4a1b      	ldr	r2, [pc, #108]	@ (8006684 <predictive_maintenance_configure_weights+0x118>)
 8006618:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_predictive_maintenance_weights_map[0] + 9856);
 800661a:	4b15      	ldr	r3, [pc, #84]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f503 531a 	add.w	r3, r3, #9856	@ 0x2680
 8006622:	4a18      	ldr	r2, [pc, #96]	@ (8006684 <predictive_maintenance_configure_weights+0x118>)
 8006624:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_predictive_maintenance_weights_map[0] + 9856);
 8006626:	4b12      	ldr	r3, [pc, #72]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f503 531a 	add.w	r3, r3, #9856	@ 0x2680
 800662e:	4a15      	ldr	r2, [pc, #84]	@ (8006684 <predictive_maintenance_configure_weights+0x118>)
 8006630:	60d3      	str	r3, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8006632:	4b15      	ldr	r3, [pc, #84]	@ (8006688 <predictive_maintenance_configure_weights+0x11c>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800663a:	4a13      	ldr	r2, [pc, #76]	@ (8006688 <predictive_maintenance_configure_weights+0x11c>)
 800663c:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_predictive_maintenance_weights_map[0] + 10496);
 800663e:	4b0c      	ldr	r3, [pc, #48]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8006646:	4a10      	ldr	r2, [pc, #64]	@ (8006688 <predictive_maintenance_configure_weights+0x11c>)
 8006648:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_predictive_maintenance_weights_map[0] + 10496);
 800664a:	4b09      	ldr	r3, [pc, #36]	@ (8006670 <predictive_maintenance_configure_weights+0x104>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8006652:	4a0d      	ldr	r2, [pc, #52]	@ (8006688 <predictive_maintenance_configure_weights+0x11c>)
 8006654:	60d3      	str	r3, [r2, #12]
    return true;
 8006656:	2301      	movs	r3, #1
 8006658:	e005      	b.n	8006666 <predictive_maintenance_configure_weights+0xfa>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800665a:	2212      	movs	r2, #18
 800665c:	2130      	movs	r1, #48	@ 0x30
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fa80 	bl	8006b64 <ai_platform_network_set_error>
  return false;
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	20000c30 	.word	0x20000c30
 8006674:	20000080 	.word	0x20000080
 8006678:	20000090 	.word	0x20000090
 800667c:	200000a0 	.word	0x200000a0
 8006680:	200000b0 	.word	0x200000b0
 8006684:	200000c0 	.word	0x200000c0
 8006688:	200000d0 	.word	0x200000d0

0800668c <ai_predictive_maintenance_get_error>:
}


AI_API_ENTRY
ai_error ai_predictive_maintenance_get_error(ai_handle network)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 fa59 	bl	8006b4c <ai_platform_network_get_error>
 800669a:	4603      	mov	r3, r0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3708      	adds	r7, #8
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <ai_predictive_maintenance_create>:


AI_API_ENTRY
ai_error ai_predictive_maintenance_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af02      	add	r7, sp, #8
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80066ae:	2300      	movs	r3, #0
 80066b0:	9301      	str	r3, [sp, #4]
 80066b2:	2305      	movs	r3, #5
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	2301      	movs	r3, #1
 80066b8:	4a04      	ldr	r2, [pc, #16]	@ (80066cc <ai_predictive_maintenance_create+0x28>)
 80066ba:	6839      	ldr	r1, [r7, #0]
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 fb41 	bl	8006d44 <ai_platform_network_create>
 80066c2:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	2000069c 	.word	0x2000069c

080066d0 <ai_predictive_maintenance_create_and_init>:


AI_API_ENTRY
ai_error ai_predictive_maintenance_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b094      	sub	sp, #80	@ 0x50
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_predictive_maintenance_create(network, AI_PREDICTIVE_MAINTENANCE_DATA_CONFIG);
 80066dc:	2100      	movs	r1, #0
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f7ff ffe0 	bl	80066a4 <ai_predictive_maintenance_create>
 80066e4:	4603      	mov	r3, r0
 80066e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 80066e8:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d001      	beq.n	80066f4 <ai_predictive_maintenance_create_and_init+0x24>
    return err;
 80066f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066f2:	e067      	b.n	80067c4 <ai_predictive_maintenance_create_and_init+0xf4>
  }
  
  if (ai_predictive_maintenance_data_params_get(&params) != true) {
 80066f4:	f107 0310 	add.w	r3, r7, #16
 80066f8:	4618      	mov	r0, r3
 80066fa:	f000 f8e7 	bl	80068cc <ai_predictive_maintenance_data_params_get>
 80066fe:	4603      	mov	r3, r0
 8006700:	f083 0301 	eor.w	r3, r3, #1
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d008      	beq.n	800671c <ai_predictive_maintenance_create_and_init+0x4c>
    err = ai_predictive_maintenance_get_error(*network);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4618      	mov	r0, r3
 8006710:	f7ff ffbc 	bl	800668c <ai_predictive_maintenance_get_error>
 8006714:	4603      	mov	r3, r0
 8006716:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 8006718:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800671a:	e053      	b.n	80067c4 <ai_predictive_maintenance_create_and_init+0xf4>
  }
#if defined(AI_PREDICTIVE_MAINTENANCE_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800671c:	2300      	movs	r3, #0
 800671e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006722:	e012      	b.n	800674a <ai_predictive_maintenance_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8006724:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8006728:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	68ba      	ldr	r2, [r7, #8]
 8006730:	4413      	add	r3, r2
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	f107 0310 	add.w	r3, r7, #16
 8006738:	330c      	adds	r3, #12
 800673a:	4618      	mov	r0, r3
 800673c:	f000 f92c 	bl	8006998 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8006740:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006744:	3301      	adds	r3, #1
 8006746:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d004      	beq.n	800675a <ai_predictive_maintenance_create_and_init+0x8a>
 8006750:	8bfb      	ldrh	r3, [r7, #30]
 8006752:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8006756:	429a      	cmp	r2, r3
 8006758:	d3e4      	bcc.n	8006724 <ai_predictive_maintenance_create_and_init+0x54>
  }
#endif
#if defined(AI_PREDICTIVE_MAINTENANCE_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800675a:	2300      	movs	r3, #0
 800675c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006760:	e012      	b.n	8006788 <ai_predictive_maintenance_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8006762:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8006766:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	4413      	add	r3, r2
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	f107 0310 	add.w	r3, r7, #16
 8006776:	3304      	adds	r3, #4
 8006778:	4618      	mov	r0, r3
 800677a:	f000 f90d 	bl	8006998 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800677e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006782:	3301      	adds	r3, #1
 8006784:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d004      	beq.n	8006798 <ai_predictive_maintenance_create_and_init+0xc8>
 800678e:	8afb      	ldrh	r3, [r7, #22]
 8006790:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8006794:	429a      	cmp	r2, r3
 8006796:	d3e4      	bcc.n	8006762 <ai_predictive_maintenance_create_and_init+0x92>
  }
#endif
  if (ai_predictive_maintenance_init(*network, &params) != true) {
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f107 0210 	add.w	r2, r7, #16
 80067a0:	4611      	mov	r1, r2
 80067a2:	4618      	mov	r0, r3
 80067a4:	f000 f846 	bl	8006834 <ai_predictive_maintenance_init>
 80067a8:	4603      	mov	r3, r0
 80067aa:	f083 0301 	eor.w	r3, r3, #1
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d006      	beq.n	80067c2 <ai_predictive_maintenance_create_and_init+0xf2>
    err = ai_predictive_maintenance_get_error(*network);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff ff67 	bl	800668c <ai_predictive_maintenance_get_error>
 80067be:	4603      	mov	r3, r0
 80067c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 80067c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3750      	adds	r7, #80	@ 0x50
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <ai_predictive_maintenance_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_predictive_maintenance_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d104      	bne.n	80067e6 <ai_predictive_maintenance_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80067dc:	4b06      	ldr	r3, [pc, #24]	@ (80067f8 <ai_predictive_maintenance_inputs_get+0x2c>)
 80067de:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a06      	ldr	r2, [pc, #24]	@ (80067fc <ai_predictive_maintenance_inputs_get+0x30>)
 80067e4:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 80067e6:	6839      	ldr	r1, [r7, #0]
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f9c1 	bl	8006b70 <ai_platform_inputs_get>
 80067ee:	4603      	mov	r3, r0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3708      	adds	r7, #8
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	2000069c 	.word	0x2000069c
 80067fc:	a1c00100 	.word	0xa1c00100

08006800 <ai_predictive_maintenance_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_predictive_maintenance_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d104      	bne.n	800681a <ai_predictive_maintenance_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8006810:	4b06      	ldr	r3, [pc, #24]	@ (800682c <ai_predictive_maintenance_outputs_get+0x2c>)
 8006812:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a06      	ldr	r2, [pc, #24]	@ (8006830 <ai_predictive_maintenance_outputs_get+0x30>)
 8006818:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800681a:	6839      	ldr	r1, [r7, #0]
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 fa1d 	bl	8006c5c <ai_platform_outputs_get>
 8006822:	4603      	mov	r3, r0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	2000069c 	.word	0x2000069c
 8006830:	a1c00100 	.word	0xa1c00100

08006834 <ai_predictive_maintenance_init>:


AI_API_ENTRY
ai_bool ai_predictive_maintenance_init(
  ai_handle network, const ai_network_params* params)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800683e:	6839      	ldr	r1, [r7, #0]
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 fac1 	bl	8006dc8 <ai_platform_network_init>
 8006846:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8006848:	2301      	movs	r3, #1
 800684a:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d101      	bne.n	8006856 <ai_predictive_maintenance_init+0x22>
 8006852:	2300      	movs	r3, #0
 8006854:	e026      	b.n	80068a4 <ai_predictive_maintenance_init+0x70>
  ok &= predictive_maintenance_configure_weights(net_ctx, params);
 8006856:	6839      	ldr	r1, [r7, #0]
 8006858:	68f8      	ldr	r0, [r7, #12]
 800685a:	f7ff fe87 	bl	800656c <predictive_maintenance_configure_weights>
 800685e:	4603      	mov	r3, r0
 8006860:	461a      	mov	r2, r3
 8006862:	7afb      	ldrb	r3, [r7, #11]
 8006864:	4013      	ands	r3, r2
 8006866:	2b00      	cmp	r3, #0
 8006868:	bf14      	ite	ne
 800686a:	2301      	movne	r3, #1
 800686c:	2300      	moveq	r3, #0
 800686e:	72fb      	strb	r3, [r7, #11]
  ok &= predictive_maintenance_configure_activations(net_ctx, params);
 8006870:	6839      	ldr	r1, [r7, #0]
 8006872:	68f8      	ldr	r0, [r7, #12]
 8006874:	f7ff fe0e 	bl	8006494 <predictive_maintenance_configure_activations>
 8006878:	4603      	mov	r3, r0
 800687a:	461a      	mov	r2, r3
 800687c:	7afb      	ldrb	r3, [r7, #11]
 800687e:	4013      	ands	r3, r2
 8006880:	2b00      	cmp	r3, #0
 8006882:	bf14      	ite	ne
 8006884:	2301      	movne	r3, #1
 8006886:	2300      	moveq	r3, #0
 8006888:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f000 fb6a 	bl	8006f64 <ai_platform_network_post_init>
 8006890:	4603      	mov	r3, r0
 8006892:	461a      	mov	r2, r3
 8006894:	7afb      	ldrb	r3, [r7, #11]
 8006896:	4013      	ands	r3, r2
 8006898:	2b00      	cmp	r3, #0
 800689a:	bf14      	ite	ne
 800689c:	2301      	movne	r3, #1
 800689e:	2300      	moveq	r3, #0
 80068a0:	72fb      	strb	r3, [r7, #11]

  return ok;
 80068a2:	7afb      	ldrb	r3, [r7, #11]
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3710      	adds	r7, #16
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <ai_predictive_maintenance_run>:


AI_API_ENTRY
ai_i32 ai_predictive_maintenance_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	68b9      	ldr	r1, [r7, #8]
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	f000 fb81 	bl	8006fc4 <ai_platform_network_process>
 80068c2:	4603      	mov	r3, r0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <ai_predictive_maintenance_data_params_get>:
 * @ingroup predictive_maintenance_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_predictive_maintenance_data_params_get(ai_network_params* params)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b086      	sub	sp, #24
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d101      	bne.n	80068de <ai_predictive_maintenance_data_params_get+0x12>
 80068da:	2300      	movs	r3, #0
 80068dc:	e016      	b.n	800690c <ai_predictive_maintenance_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 80068de:	4a0d      	ldr	r2, [pc, #52]	@ (8006914 <ai_predictive_maintenance_data_params_get+0x48>)
 80068e0:	f107 0310 	add.w	r3, r7, #16
 80068e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80068e8:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_PREDICTIVE_MAINTENANCE_DATA_ACTIVATIONS_COUNT, g_predictive_maintenance_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80068ec:	4a0a      	ldr	r2, [pc, #40]	@ (8006918 <ai_predictive_maintenance_data_params_get+0x4c>)
 80068ee:	f107 0308 	add.w	r3, r7, #8
 80068f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80068f6:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_PREDICTIVE_MAINTENANCE_DATA_WEIGHTS_COUNT, g_predictive_maintenance_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 80068fa:	f107 0210 	add.w	r2, r7, #16
 80068fe:	f107 0308 	add.w	r3, r7, #8
 8006902:	4619      	mov	r1, r3
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 f8ff 	bl	8006b08 <ai_platform_bind_network_params>
 800690a:	4603      	mov	r3, r0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	08009854 	.word	0x08009854
 8006918:	0800985c 	.word	0x0800985c

0800691c <ai_buffer_get_size>:
 800691c:	b378      	cbz	r0, 800697e <ai_buffer_get_size+0x62>
 800691e:	b410      	push	{r4}
 8006920:	6803      	ldr	r3, [r0, #0]
 8006922:	4a17      	ldr	r2, [pc, #92]	@ (8006980 <ai_buffer_get_size+0x64>)
 8006924:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8006928:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800692c:	4293      	cmp	r3, r2
 800692e:	d01e      	beq.n	800696e <ai_buffer_get_size+0x52>
 8006930:	6984      	ldr	r4, [r0, #24]
 8006932:	6862      	ldr	r2, [r4, #4]
 8006934:	7d03      	ldrb	r3, [r0, #20]
 8006936:	6941      	ldr	r1, [r0, #20]
 8006938:	f1a3 0301 	sub.w	r3, r3, #1
 800693c:	fab3 f383 	clz	r3, r3
 8006940:	095b      	lsrs	r3, r3, #5
 8006942:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8006946:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800694a:	da0b      	bge.n	8006964 <ai_buffer_get_size+0x48>
 800694c:	2b01      	cmp	r3, #1
 800694e:	d102      	bne.n	8006956 <ai_buffer_get_size+0x3a>
 8006950:	2802      	cmp	r0, #2
 8006952:	d007      	beq.n	8006964 <ai_buffer_get_size+0x48>
 8006954:	2302      	movs	r3, #2
 8006956:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800695a:	3301      	adds	r3, #1
 800695c:	4298      	cmp	r0, r3
 800695e:	fb01 f202 	mul.w	r2, r1, r2
 8006962:	d1f3      	bne.n	800694c <ai_buffer_get_size+0x30>
 8006964:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8006968:	f85d 4b04 	ldr.w	r4, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	2900      	cmp	r1, #0
 8006970:	d0de      	beq.n	8006930 <ai_buffer_get_size+0x14>
 8006972:	6984      	ldr	r4, [r0, #24]
 8006974:	6862      	ldr	r2, [r4, #4]
 8006976:	321f      	adds	r2, #31
 8006978:	f022 021f 	bic.w	r2, r2, #31
 800697c:	e7da      	b.n	8006934 <ai_buffer_get_size+0x18>
 800697e:	4770      	bx	lr
 8006980:	000400c0 	.word	0x000400c0

08006984 <ai_buffer_array_sane>:
 8006984:	b138      	cbz	r0, 8006996 <ai_buffer_array_sane+0x12>
 8006986:	6843      	ldr	r3, [r0, #4]
 8006988:	b123      	cbz	r3, 8006994 <ai_buffer_array_sane+0x10>
 800698a:	8840      	ldrh	r0, [r0, #2]
 800698c:	3800      	subs	r0, #0
 800698e:	bf18      	it	ne
 8006990:	2001      	movne	r0, #1
 8006992:	4770      	bx	lr
 8006994:	4618      	mov	r0, r3
 8006996:	4770      	bx	lr

08006998 <ai_buffer_array_item_set_address>:
 8006998:	b150      	cbz	r0, 80069b0 <ai_buffer_array_item_set_address+0x18>
 800699a:	6843      	ldr	r3, [r0, #4]
 800699c:	b14b      	cbz	r3, 80069b2 <ai_buffer_array_item_set_address+0x1a>
 800699e:	8840      	ldrh	r0, [r0, #2]
 80069a0:	b900      	cbnz	r0, 80069a4 <ai_buffer_array_item_set_address+0xc>
 80069a2:	4770      	bx	lr
 80069a4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80069a8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80069ac:	2001      	movs	r0, #1
 80069ae:	605a      	str	r2, [r3, #4]
 80069b0:	4770      	bx	lr
 80069b2:	4618      	mov	r0, r3
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop

080069b8 <ai_platform_get_weights_map>:
 80069b8:	2a00      	cmp	r2, #0
 80069ba:	d037      	beq.n	8006a2c <ai_platform_get_weights_map+0x74>
 80069bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069be:	4604      	mov	r4, r0
 80069c0:	b1a0      	cbz	r0, 80069ec <ai_platform_get_weights_map+0x34>
 80069c2:	460f      	mov	r7, r1
 80069c4:	b191      	cbz	r1, 80069ec <ai_platform_get_weights_map+0x34>
 80069c6:	4b25      	ldr	r3, [pc, #148]	@ (8006a5c <ai_platform_get_weights_map+0xa4>)
 80069c8:	6810      	ldr	r0, [r2, #0]
 80069ca:	4298      	cmp	r0, r3
 80069cc:	4615      	mov	r5, r2
 80069ce:	d00f      	beq.n	80069f0 <ai_platform_get_weights_map+0x38>
 80069d0:	6855      	ldr	r5, [r2, #4]
 80069d2:	b15d      	cbz	r5, 80069ec <ai_platform_get_weights_map+0x34>
 80069d4:	682e      	ldr	r6, [r5, #0]
 80069d6:	429e      	cmp	r6, r3
 80069d8:	d02a      	beq.n	8006a30 <ai_platform_get_weights_map+0x78>
 80069da:	f1a1 0001 	sub.w	r0, r1, #1
 80069de:	6025      	str	r5, [r4, #0]
 80069e0:	fab0 f080 	clz	r0, r0
 80069e4:	0940      	lsrs	r0, r0, #5
 80069e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069e8:	42a7      	cmp	r7, r4
 80069ea:	d034      	beq.n	8006a56 <ai_platform_get_weights_map+0x9e>
 80069ec:	2000      	movs	r0, #0
 80069ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069f0:	1d10      	adds	r0, r2, #4
 80069f2:	f7ff ffc7 	bl	8006984 <ai_buffer_array_sane>
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d0f8      	beq.n	80069ec <ai_platform_get_weights_map+0x34>
 80069fa:	88eb      	ldrh	r3, [r5, #6]
 80069fc:	429f      	cmp	r7, r3
 80069fe:	d1f5      	bne.n	80069ec <ai_platform_get_weights_map+0x34>
 8006a00:	f04f 0c00 	mov.w	ip, #0
 8006a04:	1f20      	subs	r0, r4, #4
 8006a06:	46e6      	mov	lr, ip
 8006a08:	68ab      	ldr	r3, [r5, #8]
 8006a0a:	4463      	add	r3, ip
 8006a0c:	f10c 0c1c 	add.w	ip, ip, #28
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	b12b      	cbz	r3, 8006a20 <ai_platform_get_weights_map+0x68>
 8006a14:	f10e 0e01 	add.w	lr, lr, #1
 8006a18:	4577      	cmp	r7, lr
 8006a1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8006a1e:	d1f3      	bne.n	8006a08 <ai_platform_get_weights_map+0x50>
 8006a20:	eba7 000e 	sub.w	r0, r7, lr
 8006a24:	fab0 f080 	clz	r0, r0
 8006a28:	0940      	lsrs	r0, r0, #5
 8006a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	4770      	bx	lr
 8006a30:	1f20      	subs	r0, r4, #4
 8006a32:	462a      	mov	r2, r5
 8006a34:	2400      	movs	r4, #0
 8006a36:	e000      	b.n	8006a3a <ai_platform_get_weights_map+0x82>
 8006a38:	461c      	mov	r4, r3
 8006a3a:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8006a3e:	42b3      	cmp	r3, r6
 8006a40:	d0d2      	beq.n	80069e8 <ai_platform_get_weights_map+0x30>
 8006a42:	f840 3f04 	str.w	r3, [r0, #4]!
 8006a46:	1c63      	adds	r3, r4, #1
 8006a48:	429f      	cmp	r7, r3
 8006a4a:	d1f5      	bne.n	8006a38 <ai_platform_get_weights_map+0x80>
 8006a4c:	3402      	adds	r4, #2
 8006a4e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006a52:	42b3      	cmp	r3, r6
 8006a54:	d1ca      	bne.n	80069ec <ai_platform_get_weights_map+0x34>
 8006a56:	2001      	movs	r0, #1
 8006a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	a1facade 	.word	0xa1facade

08006a60 <ai_platform_get_activations_map>:
 8006a60:	2a00      	cmp	r2, #0
 8006a62:	d038      	beq.n	8006ad6 <ai_platform_get_activations_map+0x76>
 8006a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a66:	4604      	mov	r4, r0
 8006a68:	b1a0      	cbz	r0, 8006a94 <ai_platform_get_activations_map+0x34>
 8006a6a:	460f      	mov	r7, r1
 8006a6c:	b191      	cbz	r1, 8006a94 <ai_platform_get_activations_map+0x34>
 8006a6e:	4b25      	ldr	r3, [pc, #148]	@ (8006b04 <ai_platform_get_activations_map+0xa4>)
 8006a70:	6810      	ldr	r0, [r2, #0]
 8006a72:	4298      	cmp	r0, r3
 8006a74:	4615      	mov	r5, r2
 8006a76:	d00f      	beq.n	8006a98 <ai_platform_get_activations_map+0x38>
 8006a78:	6a15      	ldr	r5, [r2, #32]
 8006a7a:	b15d      	cbz	r5, 8006a94 <ai_platform_get_activations_map+0x34>
 8006a7c:	682e      	ldr	r6, [r5, #0]
 8006a7e:	429e      	cmp	r6, r3
 8006a80:	d02b      	beq.n	8006ada <ai_platform_get_activations_map+0x7a>
 8006a82:	f1a1 0001 	sub.w	r0, r1, #1
 8006a86:	6025      	str	r5, [r4, #0]
 8006a88:	fab0 f080 	clz	r0, r0
 8006a8c:	0940      	lsrs	r0, r0, #5
 8006a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a90:	42a7      	cmp	r7, r4
 8006a92:	d035      	beq.n	8006b00 <ai_platform_get_activations_map+0xa0>
 8006a94:	2000      	movs	r0, #0
 8006a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a98:	f102 000c 	add.w	r0, r2, #12
 8006a9c:	f7ff ff72 	bl	8006984 <ai_buffer_array_sane>
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	d0f7      	beq.n	8006a94 <ai_platform_get_activations_map+0x34>
 8006aa4:	89eb      	ldrh	r3, [r5, #14]
 8006aa6:	429f      	cmp	r7, r3
 8006aa8:	d1f4      	bne.n	8006a94 <ai_platform_get_activations_map+0x34>
 8006aaa:	f04f 0c00 	mov.w	ip, #0
 8006aae:	1f20      	subs	r0, r4, #4
 8006ab0:	46e6      	mov	lr, ip
 8006ab2:	692b      	ldr	r3, [r5, #16]
 8006ab4:	4463      	add	r3, ip
 8006ab6:	f10c 0c1c 	add.w	ip, ip, #28
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	b12b      	cbz	r3, 8006aca <ai_platform_get_activations_map+0x6a>
 8006abe:	f10e 0e01 	add.w	lr, lr, #1
 8006ac2:	4577      	cmp	r7, lr
 8006ac4:	f840 3f04 	str.w	r3, [r0, #4]!
 8006ac8:	d1f3      	bne.n	8006ab2 <ai_platform_get_activations_map+0x52>
 8006aca:	eba7 000e 	sub.w	r0, r7, lr
 8006ace:	fab0 f080 	clz	r0, r0
 8006ad2:	0940      	lsrs	r0, r0, #5
 8006ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	4770      	bx	lr
 8006ada:	1f20      	subs	r0, r4, #4
 8006adc:	462a      	mov	r2, r5
 8006ade:	2400      	movs	r4, #0
 8006ae0:	e000      	b.n	8006ae4 <ai_platform_get_activations_map+0x84>
 8006ae2:	461c      	mov	r4, r3
 8006ae4:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8006ae8:	42b3      	cmp	r3, r6
 8006aea:	d0d1      	beq.n	8006a90 <ai_platform_get_activations_map+0x30>
 8006aec:	f840 3f04 	str.w	r3, [r0, #4]!
 8006af0:	1c63      	adds	r3, r4, #1
 8006af2:	429f      	cmp	r7, r3
 8006af4:	d1f5      	bne.n	8006ae2 <ai_platform_get_activations_map+0x82>
 8006af6:	3402      	adds	r4, #2
 8006af8:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006afc:	42b3      	cmp	r3, r6
 8006afe:	d1c9      	bne.n	8006a94 <ai_platform_get_activations_map+0x34>
 8006b00:	2001      	movs	r0, #1
 8006b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b04:	a1facade 	.word	0xa1facade

08006b08 <ai_platform_bind_network_params>:
 8006b08:	b1a0      	cbz	r0, 8006b34 <ai_platform_bind_network_params+0x2c>
 8006b0a:	b1b1      	cbz	r1, 8006b3a <ai_platform_bind_network_params+0x32>
 8006b0c:	b1c2      	cbz	r2, 8006b40 <ai_platform_bind_network_params+0x38>
 8006b0e:	b410      	push	{r4}
 8006b10:	4603      	mov	r3, r0
 8006b12:	4c0d      	ldr	r4, [pc, #52]	@ (8006b48 <ai_platform_bind_network_params+0x40>)
 8006b14:	f843 4b04 	str.w	r4, [r3], #4
 8006b18:	f100 0c0c 	add.w	ip, r0, #12
 8006b1c:	c903      	ldmia	r1, {r0, r1}
 8006b1e:	e883 0003 	stmia.w	r3, {r0, r1}
 8006b22:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006b26:	e88c 0003 	stmia.w	ip, {r0, r1}
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b32:	4770      	bx	lr
 8006b34:	4603      	mov	r3, r0
 8006b36:	4618      	mov	r0, r3
 8006b38:	4770      	bx	lr
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	4770      	bx	lr
 8006b40:	4613      	mov	r3, r2
 8006b42:	4618      	mov	r0, r3
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	a1facade 	.word	0xa1facade

08006b4c <ai_platform_network_get_error>:
 8006b4c:	4b04      	ldr	r3, [pc, #16]	@ (8006b60 <ai_platform_network_get_error+0x14>)
 8006b4e:	6802      	ldr	r2, [r0, #0]
 8006b50:	4393      	bics	r3, r2
 8006b52:	d102      	bne.n	8006b5a <ai_platform_network_get_error+0xe>
 8006b54:	300c      	adds	r0, #12
 8006b56:	f000 bc77 	b.w	8007448 <core_get_error>
 8006b5a:	f241 0010 	movw	r0, #4112	@ 0x1010
 8006b5e:	4770      	bx	lr
 8006b60:	a1c00100 	.word	0xa1c00100

08006b64 <ai_platform_network_set_error>:
 8006b64:	b110      	cbz	r0, 8006b6c <ai_platform_network_set_error+0x8>
 8006b66:	300c      	adds	r0, #12
 8006b68:	f000 bc74 	b.w	8007454 <core_set_error>
 8006b6c:	4770      	bx	lr
 8006b6e:	bf00      	nop

08006b70 <ai_platform_inputs_get>:
 8006b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b74:	4b38      	ldr	r3, [pc, #224]	@ (8006c58 <ai_platform_inputs_get+0xe8>)
 8006b76:	6802      	ldr	r2, [r0, #0]
 8006b78:	b085      	sub	sp, #20
 8006b7a:	4393      	bics	r3, r2
 8006b7c:	9003      	str	r0, [sp, #12]
 8006b7e:	9102      	str	r1, [sp, #8]
 8006b80:	d160      	bne.n	8006c44 <ai_platform_inputs_get+0xd4>
 8006b82:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d04f      	beq.n	8006c28 <ai_platform_inputs_get+0xb8>
 8006b88:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 8006b8c:	f1ba 0f00 	cmp.w	sl, #0
 8006b90:	d04a      	beq.n	8006c28 <ai_platform_inputs_get+0xb8>
 8006b92:	f04f 0b00 	mov.w	fp, #0
 8006b96:	465d      	mov	r5, fp
 8006b98:	e016      	b.n	8006bc8 <ai_platform_inputs_get+0x58>
 8006b9a:	9901      	ldr	r1, [sp, #4]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	507a      	str	r2, [r7, r1]
 8006ba0:	69b1      	ldr	r1, [r6, #24]
 8006ba2:	684e      	ldr	r6, [r1, #4]
 8006ba4:	60a3      	str	r3, [r4, #8]
 8006ba6:	f04f 0201 	mov.w	r2, #1
 8006baa:	7522      	strb	r2, [r4, #20]
 8006bac:	6961      	ldr	r1, [r4, #20]
 8006bae:	6020      	str	r0, [r4, #0]
 8006bb0:	f369 211f 	bfi	r1, r9, #8, #24
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	e9c4 3603 	strd	r3, r6, [r4, #12]
 8006bba:	e9c4 1805 	strd	r1, r8, [r4, #20]
 8006bbe:	f8c4 c004 	str.w	ip, [r4, #4]
 8006bc2:	3501      	adds	r5, #1
 8006bc4:	f10b 0b1c 	add.w	fp, fp, #28
 8006bc8:	f8ba 3000 	ldrh.w	r3, [sl]
 8006bcc:	42ab      	cmp	r3, r5
 8006bce:	b2aa      	uxth	r2, r5
 8006bd0:	d93c      	bls.n	8006c4c <ai_platform_inputs_get+0xdc>
 8006bd2:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006bd6:	00e9      	lsls	r1, r5, #3
 8006bd8:	9101      	str	r1, [sp, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d036      	beq.n	8006c4c <ai_platform_inputs_get+0xdc>
 8006bde:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8006be2:	2e00      	cmp	r6, #0
 8006be4:	d032      	beq.n	8006c4c <ai_platform_inputs_get+0xdc>
 8006be6:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006bea:	69b2      	ldr	r2, [r6, #24]
 8006bec:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8006bf0:	6810      	ldr	r0, [r2, #0]
 8006bf2:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8006bf6:	68b3      	ldr	r3, [r6, #8]
 8006bf8:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8006bfc:	f001 fba0 	bl	8008340 <ai_array_to_buffer_fmt>
 8006c00:	69b1      	ldr	r1, [r6, #24]
 8006c02:	eb07 03c5 	add.w	r3, r7, r5, lsl #3
 8006c06:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8006c0a:	445c      	add	r4, fp
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d0c8      	beq.n	8006ba2 <ai_platform_inputs_get+0x32>
 8006c10:	2100      	movs	r1, #0
 8006c12:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8006c16:	6831      	ldr	r1, [r6, #0]
 8006c18:	6059      	str	r1, [r3, #4]
 8006c1a:	b111      	cbz	r1, 8006c22 <ai_platform_inputs_get+0xb2>
 8006c1c:	8849      	ldrh	r1, [r1, #2]
 8006c1e:	2900      	cmp	r1, #0
 8006c20:	d1bb      	bne.n	8006b9a <ai_platform_inputs_get+0x2a>
 8006c22:	69b1      	ldr	r1, [r6, #24]
 8006c24:	2300      	movs	r3, #0
 8006c26:	e7bc      	b.n	8006ba2 <ai_platform_inputs_get+0x32>
 8006c28:	9803      	ldr	r0, [sp, #12]
 8006c2a:	2218      	movs	r2, #24
 8006c2c:	2111      	movs	r1, #17
 8006c2e:	300c      	adds	r0, #12
 8006c30:	f000 fc10 	bl	8007454 <core_set_error>
 8006c34:	2200      	movs	r2, #0
 8006c36:	4610      	mov	r0, r2
 8006c38:	9b02      	ldr	r3, [sp, #8]
 8006c3a:	b103      	cbz	r3, 8006c3e <ai_platform_inputs_get+0xce>
 8006c3c:	801a      	strh	r2, [r3, #0]
 8006c3e:	b005      	add	sp, #20
 8006c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c44:	2000      	movs	r0, #0
 8006c46:	b005      	add	sp, #20
 8006c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c4c:	2a00      	cmp	r2, #0
 8006c4e:	d0eb      	beq.n	8006c28 <ai_platform_inputs_get+0xb8>
 8006c50:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006c54:	6858      	ldr	r0, [r3, #4]
 8006c56:	e7ef      	b.n	8006c38 <ai_platform_inputs_get+0xc8>
 8006c58:	a1c00100 	.word	0xa1c00100

08006c5c <ai_platform_outputs_get>:
 8006c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c60:	4b37      	ldr	r3, [pc, #220]	@ (8006d40 <ai_platform_outputs_get+0xe4>)
 8006c62:	6802      	ldr	r2, [r0, #0]
 8006c64:	b085      	sub	sp, #20
 8006c66:	4393      	bics	r3, r2
 8006c68:	9003      	str	r0, [sp, #12]
 8006c6a:	9102      	str	r1, [sp, #8]
 8006c6c:	d15d      	bne.n	8006d2a <ai_platform_outputs_get+0xce>
 8006c6e:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d94c      	bls.n	8006d0e <ai_platform_outputs_get+0xb2>
 8006c74:	f04f 0b00 	mov.w	fp, #0
 8006c78:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 8006c7c:	465d      	mov	r5, fp
 8006c7e:	46d8      	mov	r8, fp
 8006c80:	e016      	b.n	8006cb0 <ai_platform_outputs_get+0x54>
 8006c82:	9a01      	ldr	r2, [sp, #4]
 8006c84:	2101      	movs	r1, #1
 8006c86:	50b9      	str	r1, [r7, r2]
 8006c88:	69b2      	ldr	r2, [r6, #24]
 8006c8a:	6856      	ldr	r6, [r2, #4]
 8006c8c:	6020      	str	r0, [r4, #0]
 8006c8e:	f04f 0201 	mov.w	r2, #1
 8006c92:	7522      	strb	r2, [r4, #20]
 8006c94:	6960      	ldr	r0, [r4, #20]
 8006c96:	f8c4 c004 	str.w	ip, [r4, #4]
 8006c9a:	f369 201f 	bfi	r0, r9, #8, #24
 8006c9e:	e9c4 6004 	strd	r6, r0, [r4, #16]
 8006ca2:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8006ca6:	9b00      	ldr	r3, [sp, #0]
 8006ca8:	61a3      	str	r3, [r4, #24]
 8006caa:	3501      	adds	r5, #1
 8006cac:	f10b 0b1c 	add.w	fp, fp, #28
 8006cb0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006cb4:	42ab      	cmp	r3, r5
 8006cb6:	b2aa      	uxth	r2, r5
 8006cb8:	d93b      	bls.n	8006d32 <ai_platform_outputs_get+0xd6>
 8006cba:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006cbe:	00e9      	lsls	r1, r5, #3
 8006cc0:	9101      	str	r1, [sp, #4]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d035      	beq.n	8006d32 <ai_platform_outputs_get+0xd6>
 8006cc6:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8006cca:	2e00      	cmp	r6, #0
 8006ccc:	d031      	beq.n	8006d32 <ai_platform_outputs_get+0xd6>
 8006cce:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006cd2:	69b2      	ldr	r2, [r6, #24]
 8006cd4:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8006cd8:	68b3      	ldr	r3, [r6, #8]
 8006cda:	6810      	ldr	r0, [r2, #0]
 8006cdc:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8006ce0:	68f3      	ldr	r3, [r6, #12]
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	f001 fb2c 	bl	8008340 <ai_array_to_buffer_fmt>
 8006ce8:	69b2      	ldr	r2, [r6, #24]
 8006cea:	eb07 03c5 	add.w	r3, r7, r5, lsl #3
 8006cee:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8006cf2:	445c      	add	r4, fp
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d0c8      	beq.n	8006c8a <ai_platform_outputs_get+0x2e>
 8006cf8:	f847 8035 	str.w	r8, [r7, r5, lsl #3]
 8006cfc:	6832      	ldr	r2, [r6, #0]
 8006cfe:	605a      	str	r2, [r3, #4]
 8006d00:	b112      	cbz	r2, 8006d08 <ai_platform_outputs_get+0xac>
 8006d02:	8852      	ldrh	r2, [r2, #2]
 8006d04:	2a00      	cmp	r2, #0
 8006d06:	d1bc      	bne.n	8006c82 <ai_platform_outputs_get+0x26>
 8006d08:	69b2      	ldr	r2, [r6, #24]
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	e7bd      	b.n	8006c8a <ai_platform_outputs_get+0x2e>
 8006d0e:	9803      	ldr	r0, [sp, #12]
 8006d10:	2218      	movs	r2, #24
 8006d12:	2111      	movs	r1, #17
 8006d14:	300c      	adds	r0, #12
 8006d16:	f000 fb9d 	bl	8007454 <core_set_error>
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	4610      	mov	r0, r2
 8006d1e:	9b02      	ldr	r3, [sp, #8]
 8006d20:	b103      	cbz	r3, 8006d24 <ai_platform_outputs_get+0xc8>
 8006d22:	801a      	strh	r2, [r3, #0]
 8006d24:	b005      	add	sp, #20
 8006d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d2a:	2000      	movs	r0, #0
 8006d2c:	b005      	add	sp, #20
 8006d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d32:	2a00      	cmp	r2, #0
 8006d34:	d0eb      	beq.n	8006d0e <ai_platform_outputs_get+0xb2>
 8006d36:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006d3a:	6858      	ldr	r0, [r3, #4]
 8006d3c:	e7ef      	b.n	8006d1e <ai_platform_outputs_get+0xc2>
 8006d3e:	bf00      	nop
 8006d40:	a1c00100 	.word	0xa1c00100

08006d44 <ai_platform_network_create>:
 8006d44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d48:	b083      	sub	sp, #12
 8006d4a:	f89d 9028 	ldrb.w	r9, [sp, #40]	@ 0x28
 8006d4e:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 8006d52:	b320      	cbz	r0, 8006d9e <ai_platform_network_create+0x5a>
 8006d54:	6002      	str	r2, [r0, #0]
 8006d56:	4616      	mov	r6, r2
 8006d58:	461f      	mov	r7, r3
 8006d5a:	4604      	mov	r4, r0
 8006d5c:	f000 fb72 	bl	8007444 <core_init>
 8006d60:	b970      	cbnz	r0, 8006d80 <ai_platform_network_create+0x3c>
 8006d62:	2530      	movs	r5, #48	@ 0x30
 8006d64:	2300      	movs	r3, #0
 8006d66:	6023      	str	r3, [r4, #0]
 8006d68:	2410      	movs	r4, #16
 8006d6a:	4642      	mov	r2, r8
 8006d6c:	4649      	mov	r1, r9
 8006d6e:	4638      	mov	r0, r7
 8006d70:	f001 fb68 	bl	8008444 <ai_version_get>
 8006d74:	60b0      	str	r0, [r6, #8]
 8006d76:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8006d7a:	b003      	add	sp, #12
 8006d7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d80:	2200      	movs	r2, #0
 8006d82:	4649      	mov	r1, r9
 8006d84:	4638      	mov	r0, r7
 8006d86:	f001 fb5d 	bl	8008444 <ai_version_get>
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	4605      	mov	r5, r0
 8006d8e:	2105      	movs	r1, #5
 8006d90:	2001      	movs	r0, #1
 8006d92:	f001 fb57 	bl	8008444 <ai_version_get>
 8006d96:	4285      	cmp	r5, r0
 8006d98:	d008      	beq.n	8006dac <ai_platform_network_create+0x68>
 8006d9a:	2501      	movs	r5, #1
 8006d9c:	e7e2      	b.n	8006d64 <ai_platform_network_create+0x20>
 8006d9e:	2510      	movs	r5, #16
 8006da0:	462c      	mov	r4, r5
 8006da2:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8006da6:	b003      	add	sp, #12
 8006da8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006dac:	4b05      	ldr	r3, [pc, #20]	@ (8006dc4 <ai_platform_network_create+0x80>)
 8006dae:	9301      	str	r3, [sp, #4]
 8006db0:	a801      	add	r0, sp, #4
 8006db2:	f000 fb5b 	bl	800746c <ai_check_custom_types>
 8006db6:	b110      	cbz	r0, 8006dbe <ai_platform_network_create+0x7a>
 8006db8:	2400      	movs	r4, #0
 8006dba:	4625      	mov	r5, r4
 8006dbc:	e7d5      	b.n	8006d6a <ai_platform_network_create+0x26>
 8006dbe:	2502      	movs	r5, #2
 8006dc0:	e7d0      	b.n	8006d64 <ai_platform_network_create+0x20>
 8006dc2:	bf00      	nop
 8006dc4:	84048403 	.word	0x84048403

08006dc8 <ai_platform_network_init>:
 8006dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dcc:	4b63      	ldr	r3, [pc, #396]	@ (8006f5c <ai_platform_network_init+0x194>)
 8006dce:	6802      	ldr	r2, [r0, #0]
 8006dd0:	4393      	bics	r3, r2
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	d156      	bne.n	8006e84 <ai_platform_network_init+0xbc>
 8006dd6:	4604      	mov	r4, r0
 8006dd8:	460f      	mov	r7, r1
 8006dda:	2900      	cmp	r1, #0
 8006ddc:	f000 80a9 	beq.w	8006f32 <ai_platform_network_init+0x16a>
 8006de0:	680b      	ldr	r3, [r1, #0]
 8006de2:	495f      	ldr	r1, [pc, #380]	@ (8006f60 <ai_platform_network_init+0x198>)
 8006de4:	428b      	cmp	r3, r1
 8006de6:	d113      	bne.n	8006e10 <ai_platform_network_init+0x48>
 8006de8:	495c      	ldr	r1, [pc, #368]	@ (8006f5c <ai_platform_network_init+0x194>)
 8006dea:	89bd      	ldrh	r5, [r7, #12]
 8006dec:	f8b7 a00e 	ldrh.w	sl, [r7, #14]
 8006df0:	f8d7 8010 	ldr.w	r8, [r7, #16]
 8006df4:	f8b7 b004 	ldrh.w	fp, [r7, #4]
 8006df8:	f8b7 9006 	ldrh.w	r9, [r7, #6]
 8006dfc:	68be      	ldr	r6, [r7, #8]
 8006dfe:	428a      	cmp	r2, r1
 8006e00:	d02c      	beq.n	8006e5c <ai_platform_network_init+0x94>
 8006e02:	2303      	movs	r3, #3
 8006e04:	6123      	str	r3, [r4, #16]
 8006e06:	4627      	mov	r7, r4
 8006e08:	4638      	mov	r0, r7
 8006e0a:	b003      	add	sp, #12
 8006e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e10:	2101      	movs	r1, #1
 8006e12:	4638      	mov	r0, r7
 8006e14:	9301      	str	r3, [sp, #4]
 8006e16:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8006e1a:	f7ff fd7f 	bl	800691c <ai_buffer_get_size>
 8006e1e:	f107 081c 	add.w	r8, r7, #28
 8006e22:	4605      	mov	r5, r0
 8006e24:	2101      	movs	r1, #1
 8006e26:	4640      	mov	r0, r8
 8006e28:	463e      	mov	r6, r7
 8006e2a:	6a3f      	ldr	r7, [r7, #32]
 8006e2c:	f7ff fd76 	bl	800691c <ai_buffer_get_size>
 8006e30:	2d00      	cmp	r5, #0
 8006e32:	9b01      	ldr	r3, [sp, #4]
 8006e34:	bf0a      	itet	eq
 8006e36:	46a9      	moveq	r9, r5
 8006e38:	f04f 0901 	movne.w	r9, #1
 8006e3c:	462e      	moveq	r6, r5
 8006e3e:	b330      	cbz	r0, 8006e8e <ai_platform_network_init+0xc6>
 8006e40:	2f00      	cmp	r7, #0
 8006e42:	f000 8084 	beq.w	8006f4e <ai_platform_network_init+0x186>
 8006e46:	f04f 0a01 	mov.w	sl, #1
 8006e4a:	f1bb 0f00 	cmp.w	fp, #0
 8006e4e:	d021      	beq.n	8006e94 <ai_platform_network_init+0xcc>
 8006e50:	2500      	movs	r5, #0
 8006e52:	6822      	ldr	r2, [r4, #0]
 8006e54:	4941      	ldr	r1, [pc, #260]	@ (8006f5c <ai_platform_network_init+0x194>)
 8006e56:	428a      	cmp	r2, r1
 8006e58:	46ab      	mov	fp, r5
 8006e5a:	d1d2      	bne.n	8006e02 <ai_platform_network_init+0x3a>
 8006e5c:	8c62      	ldrh	r2, [r4, #34]	@ 0x22
 8006e5e:	454a      	cmp	r2, r9
 8006e60:	4a3f      	ldr	r2, [pc, #252]	@ (8006f60 <ai_platform_network_init+0x198>)
 8006e62:	d221      	bcs.n	8006ea8 <ai_platform_network_init+0xe0>
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d15c      	bne.n	8006f22 <ai_platform_network_init+0x15a>
 8006e68:	6266      	str	r6, [r4, #36]	@ 0x24
 8006e6a:	f8a4 9022 	strh.w	r9, [r4, #34]	@ 0x22
 8006e6e:	f8a4 b020 	strh.w	fp, [r4, #32]
 8006e72:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
 8006e76:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
 8006e7a:	8525      	strh	r5, [r4, #40]	@ 0x28
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	f000 fb1f 	bl	80074c0 <ai_layers_init_all>
 8006e82:	e7be      	b.n	8006e02 <ai_platform_network_init+0x3a>
 8006e84:	2700      	movs	r7, #0
 8006e86:	4638      	mov	r0, r7
 8006e88:	b003      	add	sp, #12
 8006e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e8e:	4680      	mov	r8, r0
 8006e90:	4682      	mov	sl, r0
 8006e92:	e7da      	b.n	8006e4a <ai_platform_network_init+0x82>
 8006e94:	2d00      	cmp	r5, #0
 8006e96:	d0dc      	beq.n	8006e52 <ai_platform_network_init+0x8a>
 8006e98:	2212      	movs	r2, #18
 8006e9a:	2110      	movs	r1, #16
 8006e9c:	f104 000c 	add.w	r0, r4, #12
 8006ea0:	f000 fad8 	bl	8007454 <core_set_error>
 8006ea4:	465f      	mov	r7, fp
 8006ea6:	e7af      	b.n	8006e08 <ai_platform_network_init+0x40>
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d0dd      	beq.n	8006e68 <ai_platform_network_init+0xa0>
 8006eac:	f1b9 0f00 	cmp.w	r9, #0
 8006eb0:	d018      	beq.n	8006ee4 <ai_platform_network_init+0x11c>
 8006eb2:	ebc9 03c9 	rsb	r3, r9, r9, lsl #3
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ebc:	2700      	movs	r7, #0
 8006ebe:	4699      	mov	r9, r3
 8006ec0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006ec2:	eb06 0e07 	add.w	lr, r6, r7
 8006ec6:	eb03 0c07 	add.w	ip, r3, r7
 8006eca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8006ece:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006ed2:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8006ed6:	371c      	adds	r7, #28
 8006ed8:	45b9      	cmp	r9, r7
 8006eda:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8006ede:	d1ef      	bne.n	8006ec0 <ai_platform_network_init+0xf8>
 8006ee0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006ee4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006ee6:	f8a4 9022 	strh.w	r9, [r4, #34]	@ 0x22
 8006eea:	4553      	cmp	r3, sl
 8006eec:	f8a4 b020 	strh.w	fp, [r4, #32]
 8006ef0:	d325      	bcc.n	8006f3e <ai_platform_network_init+0x176>
 8006ef2:	f1ba 0f00 	cmp.w	sl, #0
 8006ef6:	d0be      	beq.n	8006e76 <ai_platform_network_init+0xae>
 8006ef8:	ebca 0eca 	rsb	lr, sl, sl, lsl #3
 8006efc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8006f00:	f04f 0c00 	mov.w	ip, #0
 8006f04:	eb08 070c 	add.w	r7, r8, ip
 8006f08:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8006f0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f0c:	4466      	add	r6, ip
 8006f0e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006f10:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8006f14:	f10c 0c1c 	add.w	ip, ip, #28
 8006f18:	45f4      	cmp	ip, lr
 8006f1a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8006f1e:	d1f1      	bne.n	8006f04 <ai_platform_network_init+0x13c>
 8006f20:	e7a9      	b.n	8006e76 <ai_platform_network_init+0xae>
 8006f22:	2212      	movs	r2, #18
 8006f24:	2116      	movs	r1, #22
 8006f26:	f104 000c 	add.w	r0, r4, #12
 8006f2a:	f000 fa93 	bl	8007454 <core_set_error>
 8006f2e:	2700      	movs	r7, #0
 8006f30:	e76a      	b.n	8006e08 <ai_platform_network_init+0x40>
 8006f32:	2211      	movs	r2, #17
 8006f34:	2110      	movs	r1, #16
 8006f36:	300c      	adds	r0, #12
 8006f38:	f000 fa8c 	bl	8007454 <core_set_error>
 8006f3c:	e764      	b.n	8006e08 <ai_platform_network_init+0x40>
 8006f3e:	2213      	movs	r2, #19
 8006f40:	2116      	movs	r1, #22
 8006f42:	f104 000c 	add.w	r0, r4, #12
 8006f46:	f000 fa85 	bl	8007454 <core_set_error>
 8006f4a:	2700      	movs	r7, #0
 8006f4c:	e75c      	b.n	8006e08 <ai_platform_network_init+0x40>
 8006f4e:	2213      	movs	r2, #19
 8006f50:	2110      	movs	r1, #16
 8006f52:	f104 000c 	add.w	r0, r4, #12
 8006f56:	f000 fa7d 	bl	8007454 <core_set_error>
 8006f5a:	e755      	b.n	8006e08 <ai_platform_network_init+0x40>
 8006f5c:	a1c00100 	.word	0xa1c00100
 8006f60:	a1facade 	.word	0xa1facade

08006f64 <ai_platform_network_post_init>:
 8006f64:	b538      	push	{r3, r4, r5, lr}
 8006f66:	4b16      	ldr	r3, [pc, #88]	@ (8006fc0 <ai_platform_network_post_init+0x5c>)
 8006f68:	6802      	ldr	r2, [r0, #0]
 8006f6a:	ea02 0103 	and.w	r1, r2, r3
 8006f6e:	4393      	bics	r3, r2
 8006f70:	d108      	bne.n	8006f84 <ai_platform_network_post_init+0x20>
 8006f72:	6903      	ldr	r3, [r0, #16]
 8006f74:	f013 0502 	ands.w	r5, r3, #2
 8006f78:	4604      	mov	r4, r0
 8006f7a:	d005      	beq.n	8006f88 <ai_platform_network_post_init+0x24>
 8006f7c:	428a      	cmp	r2, r1
 8006f7e:	d00a      	beq.n	8006f96 <ai_platform_network_post_init+0x32>
 8006f80:	2001      	movs	r0, #1
 8006f82:	bd38      	pop	{r3, r4, r5, pc}
 8006f84:	2000      	movs	r0, #0
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	2210      	movs	r2, #16
 8006f8a:	2111      	movs	r1, #17
 8006f8c:	300c      	adds	r0, #12
 8006f8e:	f000 fa61 	bl	8007454 <core_set_error>
 8006f92:	4628      	mov	r0, r5
 8006f94:	bd38      	pop	{r3, r4, r5, pc}
 8006f96:	f000 faa1 	bl	80074dc <ai_layers_post_init_all>
 8006f9a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d0ef      	beq.n	8006f80 <ai_platform_network_post_init+0x1c>
 8006fa0:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8006fa2:	e008      	b.n	8006fb6 <ai_platform_network_post_init+0x52>
 8006fa4:	e9d4 3210 	ldrd	r3, r2, [r4, #64]	@ 0x40
 8006fa8:	4798      	blx	r3
 8006faa:	692b      	ldr	r3, [r5, #16]
 8006fac:	42ab      	cmp	r3, r5
 8006fae:	d0e7      	beq.n	8006f80 <ai_platform_network_post_init+0x1c>
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d0e5      	beq.n	8006f80 <ai_platform_network_post_init+0x1c>
 8006fb4:	461d      	mov	r5, r3
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	2000      	movs	r0, #0
 8006fba:	2d00      	cmp	r5, #0
 8006fbc:	d1f2      	bne.n	8006fa4 <ai_platform_network_post_init+0x40>
 8006fbe:	e7df      	b.n	8006f80 <ai_platform_network_post_init+0x1c>
 8006fc0:	a1c00100 	.word	0xa1c00100

08006fc4 <ai_platform_network_process>:
 8006fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc8:	4bb5      	ldr	r3, [pc, #724]	@ (80072a0 <ai_platform_network_process+0x2dc>)
 8006fca:	4605      	mov	r5, r0
 8006fcc:	6800      	ldr	r0, [r0, #0]
 8006fce:	b085      	sub	sp, #20
 8006fd0:	4383      	bics	r3, r0
 8006fd2:	9202      	str	r2, [sp, #8]
 8006fd4:	f040 8140 	bne.w	8007258 <ai_platform_network_process+0x294>
 8006fd8:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 8125 	beq.w	800722a <ai_platform_network_process+0x266>
 8006fe0:	692b      	ldr	r3, [r5, #16]
 8006fe2:	f8d5 a034 	ldr.w	sl, [r5, #52]	@ 0x34
 8006fe6:	f003 0303 	and.w	r3, r3, #3
 8006fea:	2700      	movs	r7, #0
 8006fec:	2b03      	cmp	r3, #3
 8006fee:	61af      	str	r7, [r5, #24]
 8006ff0:	f040 8137 	bne.w	8007262 <ai_platform_network_process+0x29e>
 8006ff4:	2900      	cmp	r1, #0
 8006ff6:	f000 811e 	beq.w	8007236 <ai_platform_network_process+0x272>
 8006ffa:	f1ba 0f00 	cmp.w	sl, #0
 8006ffe:	f000 811a 	beq.w	8007236 <ai_platform_network_process+0x272>
 8007002:	f8ba 3000 	ldrh.w	r3, [sl]
 8007006:	2b00      	cmp	r3, #0
 8007008:	f000 8115 	beq.w	8007236 <ai_platform_network_process+0x272>
 800700c:	698b      	ldr	r3, [r1, #24]
 800700e:	9503      	str	r5, [sp, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	9301      	str	r3, [sp, #4]
 8007014:	460e      	mov	r6, r1
 8007016:	f8da 3004 	ldr.w	r3, [sl, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d072      	beq.n	8007104 <ai_platform_network_process+0x140>
 800701e:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8007022:	2c00      	cmp	r4, #0
 8007024:	d06e      	beq.n	8007104 <ai_platform_network_process+0x140>
 8007026:	f8da 3008 	ldr.w	r3, [sl, #8]
 800702a:	f8d3 9000 	ldr.w	r9, [r3]
 800702e:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8007032:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8007036:	f000 81d3 	beq.w	80073e0 <ai_platform_network_process+0x41c>
 800703a:	69a3      	ldr	r3, [r4, #24]
 800703c:	2101      	movs	r1, #1
 800703e:	4630      	mov	r0, r6
 8007040:	685d      	ldr	r5, [r3, #4]
 8007042:	f7ff fc6b 	bl	800691c <ai_buffer_get_size>
 8007046:	4285      	cmp	r5, r0
 8007048:	f0c0 8116 	bcc.w	8007278 <ai_platform_network_process+0x2b4>
 800704c:	68e0      	ldr	r0, [r4, #12]
 800704e:	69b1      	ldr	r1, [r6, #24]
 8007050:	68c2      	ldr	r2, [r0, #12]
 8007052:	68cb      	ldr	r3, [r1, #12]
 8007054:	429a      	cmp	r2, r3
 8007056:	f040 810f 	bne.w	8007278 <ai_platform_network_process+0x2b4>
 800705a:	6882      	ldr	r2, [r0, #8]
 800705c:	688b      	ldr	r3, [r1, #8]
 800705e:	429a      	cmp	r2, r3
 8007060:	f040 810a 	bne.w	8007278 <ai_platform_network_process+0x2b4>
 8007064:	6842      	ldr	r2, [r0, #4]
 8007066:	684b      	ldr	r3, [r1, #4]
 8007068:	429a      	cmp	r2, r3
 800706a:	f040 8105 	bne.w	8007278 <ai_platform_network_process+0x2b4>
 800706e:	69a3      	ldr	r3, [r4, #24]
 8007070:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007074:	f001 f9d4 	bl	8008420 <ai_array_get_data_byte_size>
 8007078:	4605      	mov	r5, r0
 800707a:	4620      	mov	r0, r4
 800707c:	f001 f9e8 	bl	8008450 <get_tensor_byte_size>
 8007080:	4285      	cmp	r5, r0
 8007082:	f0c0 80f9 	bcc.w	8007278 <ai_platform_network_process+0x2b4>
 8007086:	69a3      	ldr	r3, [r4, #24]
 8007088:	6818      	ldr	r0, [r3, #0]
 800708a:	f001 f959 	bl	8008340 <ai_array_to_buffer_fmt>
 800708e:	6833      	ldr	r3, [r6, #0]
 8007090:	4058      	eors	r0, r3
 8007092:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8007096:	f040 81a5 	bne.w	80073e4 <ai_platform_network_process+0x420>
 800709a:	6873      	ldr	r3, [r6, #4]
 800709c:	2b00      	cmp	r3, #0
 800709e:	f000 819f 	beq.w	80073e0 <ai_platform_network_process+0x41c>
 80070a2:	69b3      	ldr	r3, [r6, #24]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f000 81a5 	beq.w	80073f6 <ai_platform_network_process+0x432>
 80070ac:	9a01      	ldr	r2, [sp, #4]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	bf38      	it	cc
 80070b2:	461a      	movcc	r2, r3
 80070b4:	4620      	mov	r0, r4
 80070b6:	9201      	str	r2, [sp, #4]
 80070b8:	f001 f9ca 	bl	8008450 <get_tensor_byte_size>
 80070bc:	f8c8 0008 	str.w	r0, [r8, #8]
 80070c0:	69b3      	ldr	r3, [r6, #24]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	fb00 f303 	mul.w	r3, r0, r3
 80070c8:	f8c8 300c 	str.w	r3, [r8, #12]
 80070cc:	6871      	ldr	r1, [r6, #4]
 80070ce:	f8c8 1004 	str.w	r1, [r8, #4]
 80070d2:	440b      	add	r3, r1
 80070d4:	f849 300b 	str.w	r3, [r9, fp]
 80070d8:	69a0      	ldr	r0, [r4, #24]
 80070da:	6803      	ldr	r3, [r0, #0]
 80070dc:	009a      	lsls	r2, r3, #2
 80070de:	f107 0701 	add.w	r7, r7, #1
 80070e2:	f106 061c 	add.w	r6, r6, #28
 80070e6:	f100 80b1 	bmi.w	800724c <ai_platform_network_process+0x288>
 80070ea:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80070ee:	1a9b      	subs	r3, r3, r2
 80070f0:	4419      	add	r1, r3
 80070f2:	6081      	str	r1, [r0, #8]
 80070f4:	69a3      	ldr	r3, [r4, #24]
 80070f6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80070fa:	60da      	str	r2, [r3, #12]
 80070fc:	f8ba 3000 	ldrh.w	r3, [sl]
 8007100:	42bb      	cmp	r3, r7
 8007102:	d888      	bhi.n	8007016 <ai_platform_network_process+0x52>
 8007104:	9d03      	ldr	r5, [sp, #12]
 8007106:	9b02      	ldr	r3, [sp, #8]
 8007108:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 800710a:	2b00      	cmp	r3, #0
 800710c:	f000 817c 	beq.w	8007408 <ai_platform_network_process+0x444>
 8007110:	2a01      	cmp	r2, #1
 8007112:	f240 80bd 	bls.w	8007290 <ai_platform_network_process+0x2cc>
 8007116:	f8d5 8034 	ldr.w	r8, [r5, #52]	@ 0x34
 800711a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800711e:	2b00      	cmp	r3, #0
 8007120:	f000 80b6 	beq.w	8007290 <ai_platform_network_process+0x2cc>
 8007124:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007128:	2700      	movs	r7, #0
 800712a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800712e:	2b00      	cmp	r3, #0
 8007130:	f000 80bd 	beq.w	80072ae <ai_platform_network_process+0x2ea>
 8007134:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 8007138:	2e00      	cmp	r6, #0
 800713a:	f000 80b8 	beq.w	80072ae <ai_platform_network_process+0x2ea>
 800713e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8007142:	681c      	ldr	r4, [r3, #0]
 8007144:	eb14 1907 	adds.w	r9, r4, r7, lsl #4
 8007148:	ea4f 1a07 	mov.w	sl, r7, lsl #4
 800714c:	f000 8160 	beq.w	8007410 <ai_platform_network_process+0x44c>
 8007150:	69b3      	ldr	r3, [r6, #24]
 8007152:	2101      	movs	r1, #1
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	9302      	str	r3, [sp, #8]
 8007158:	4658      	mov	r0, fp
 800715a:	f7ff fbdf 	bl	800691c <ai_buffer_get_size>
 800715e:	9b02      	ldr	r3, [sp, #8]
 8007160:	4283      	cmp	r3, r0
 8007162:	f0c0 8095 	bcc.w	8007290 <ai_platform_network_process+0x2cc>
 8007166:	68f0      	ldr	r0, [r6, #12]
 8007168:	f8db 1018 	ldr.w	r1, [fp, #24]
 800716c:	68c2      	ldr	r2, [r0, #12]
 800716e:	68cb      	ldr	r3, [r1, #12]
 8007170:	429a      	cmp	r2, r3
 8007172:	f040 808d 	bne.w	8007290 <ai_platform_network_process+0x2cc>
 8007176:	6882      	ldr	r2, [r0, #8]
 8007178:	688b      	ldr	r3, [r1, #8]
 800717a:	429a      	cmp	r2, r3
 800717c:	f040 8088 	bne.w	8007290 <ai_platform_network_process+0x2cc>
 8007180:	6842      	ldr	r2, [r0, #4]
 8007182:	684b      	ldr	r3, [r1, #4]
 8007184:	429a      	cmp	r2, r3
 8007186:	f040 8083 	bne.w	8007290 <ai_platform_network_process+0x2cc>
 800718a:	69b3      	ldr	r3, [r6, #24]
 800718c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007190:	f001 f946 	bl	8008420 <ai_array_get_data_byte_size>
 8007194:	9002      	str	r0, [sp, #8]
 8007196:	4630      	mov	r0, r6
 8007198:	f001 f95a 	bl	8008450 <get_tensor_byte_size>
 800719c:	9b02      	ldr	r3, [sp, #8]
 800719e:	4283      	cmp	r3, r0
 80071a0:	d376      	bcc.n	8007290 <ai_platform_network_process+0x2cc>
 80071a2:	69b3      	ldr	r3, [r6, #24]
 80071a4:	6818      	ldr	r0, [r3, #0]
 80071a6:	f001 f8cb 	bl	8008340 <ai_array_to_buffer_fmt>
 80071aa:	f8db 3000 	ldr.w	r3, [fp]
 80071ae:	4058      	eors	r0, r3
 80071b0:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 80071b4:	f040 8134 	bne.w	8007420 <ai_platform_network_process+0x45c>
 80071b8:	f8db 3004 	ldr.w	r3, [fp, #4]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	f000 8127 	beq.w	8007410 <ai_platform_network_process+0x44c>
 80071c2:	f8db 3018 	ldr.w	r3, [fp, #24]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f000 8133 	beq.w	8007434 <ai_platform_network_process+0x470>
 80071ce:	9a01      	ldr	r2, [sp, #4]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	bf38      	it	cc
 80071d4:	461a      	movcc	r2, r3
 80071d6:	4630      	mov	r0, r6
 80071d8:	9201      	str	r2, [sp, #4]
 80071da:	f001 f939 	bl	8008450 <get_tensor_byte_size>
 80071de:	f8c9 0008 	str.w	r0, [r9, #8]
 80071e2:	f8db 3018 	ldr.w	r3, [fp, #24]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	fb00 f303 	mul.w	r3, r0, r3
 80071ec:	f8c9 300c 	str.w	r3, [r9, #12]
 80071f0:	f8db 1004 	ldr.w	r1, [fp, #4]
 80071f4:	f8c9 1004 	str.w	r1, [r9, #4]
 80071f8:	440b      	add	r3, r1
 80071fa:	f844 300a 	str.w	r3, [r4, sl]
 80071fe:	69b0      	ldr	r0, [r6, #24]
 8007200:	6803      	ldr	r3, [r0, #0]
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	f107 0701 	add.w	r7, r7, #1
 8007208:	f10b 0b1c 	add.w	fp, fp, #28
 800720c:	d44a      	bmi.n	80072a4 <ai_platform_network_process+0x2e0>
 800720e:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8007212:	1a9b      	subs	r3, r3, r2
 8007214:	4419      	add	r1, r3
 8007216:	6081      	str	r1, [r0, #8]
 8007218:	69b3      	ldr	r3, [r6, #24]
 800721a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800721e:	60da      	str	r2, [r3, #12]
 8007220:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007224:	42bb      	cmp	r3, r7
 8007226:	d880      	bhi.n	800712a <ai_platform_network_process+0x166>
 8007228:	e041      	b.n	80072ae <ai_platform_network_process+0x2ea>
 800722a:	692a      	ldr	r2, [r5, #16]
 800722c:	61ab      	str	r3, [r5, #24]
 800722e:	f002 0203 	and.w	r2, r2, #3
 8007232:	2a03      	cmp	r2, #3
 8007234:	d115      	bne.n	8007262 <ai_platform_network_process+0x29e>
 8007236:	2217      	movs	r2, #23
 8007238:	2112      	movs	r1, #18
 800723a:	f105 000c 	add.w	r0, r5, #12
 800723e:	f000 f909 	bl	8007454 <core_set_error>
 8007242:	2400      	movs	r4, #0
 8007244:	4620      	mov	r0, r4
 8007246:	b005      	add	sp, #20
 8007248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800724c:	f8ba 3000 	ldrh.w	r3, [sl]
 8007250:	429f      	cmp	r7, r3
 8007252:	f4ff aee0 	bcc.w	8007016 <ai_platform_network_process+0x52>
 8007256:	e755      	b.n	8007104 <ai_platform_network_process+0x140>
 8007258:	2400      	movs	r4, #0
 800725a:	4620      	mov	r0, r4
 800725c:	b005      	add	sp, #20
 800725e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007262:	2230      	movs	r2, #48	@ 0x30
 8007264:	2111      	movs	r1, #17
 8007266:	f105 000c 	add.w	r0, r5, #12
 800726a:	f000 f8f3 	bl	8007454 <core_set_error>
 800726e:	2400      	movs	r4, #0
 8007270:	4620      	mov	r0, r4
 8007272:	b005      	add	sp, #20
 8007274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007278:	9d03      	ldr	r5, [sp, #12]
 800727a:	2218      	movs	r2, #24
 800727c:	2112      	movs	r1, #18
 800727e:	f105 000c 	add.w	r0, r5, #12
 8007282:	f000 f8e7 	bl	8007454 <core_set_error>
 8007286:	2400      	movs	r4, #0
 8007288:	4620      	mov	r0, r4
 800728a:	b005      	add	sp, #20
 800728c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007290:	2218      	movs	r2, #24
 8007292:	2113      	movs	r1, #19
 8007294:	f105 000c 	add.w	r0, r5, #12
 8007298:	f000 f8dc 	bl	8007454 <core_set_error>
 800729c:	2400      	movs	r4, #0
 800729e:	e7d1      	b.n	8007244 <ai_platform_network_process+0x280>
 80072a0:	a1c00100 	.word	0xa1c00100
 80072a4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80072a8:	429f      	cmp	r7, r3
 80072aa:	f4ff af3e 	bcc.w	800712a <ai_platform_network_process+0x166>
 80072ae:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80072b2:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 80072b4:	832b      	strh	r3, [r5, #24]
 80072b6:	2a00      	cmp	r2, #0
 80072b8:	f040 808c 	bne.w	80073d4 <ai_platform_network_process+0x410>
 80072bc:	4616      	mov	r6, r2
 80072be:	4617      	mov	r7, r2
 80072c0:	8b6c      	ldrh	r4, [r5, #26]
 80072c2:	429c      	cmp	r4, r3
 80072c4:	bf38      	it	cc
 80072c6:	46ab      	movcc	fp, r5
 80072c8:	d2bc      	bcs.n	8007244 <ai_platform_network_process+0x280>
 80072ca:	2e00      	cmp	r6, #0
 80072cc:	d030      	beq.n	8007330 <ai_platform_network_process+0x36c>
 80072ce:	f04f 0800 	mov.w	r8, #0
 80072d2:	e014      	b.n	80072fe <ai_platform_network_process+0x33a>
 80072d4:	6882      	ldr	r2, [r0, #8]
 80072d6:	68c5      	ldr	r5, [r0, #12]
 80072d8:	6863      	ldr	r3, [r4, #4]
 80072da:	1b52      	subs	r2, r2, r5
 80072dc:	4413      	add	r3, r2
 80072de:	6083      	str	r3, [r0, #8]
 80072e0:	698b      	ldr	r3, [r1, #24]
 80072e2:	6862      	ldr	r2, [r4, #4]
 80072e4:	60da      	str	r2, [r3, #12]
 80072e6:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80072ea:	f859 200a 	ldr.w	r2, [r9, sl]
 80072ee:	440b      	add	r3, r1
 80072f0:	4293      	cmp	r3, r2
 80072f2:	bf24      	itt	cs
 80072f4:	68e3      	ldrcs	r3, [r4, #12]
 80072f6:	1ad3      	subcs	r3, r2, r3
 80072f8:	6063      	str	r3, [r4, #4]
 80072fa:	f108 0801 	add.w	r8, r8, #1
 80072fe:	8833      	ldrh	r3, [r6, #0]
 8007300:	4543      	cmp	r3, r8
 8007302:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8007306:	d913      	bls.n	8007330 <ai_platform_network_process+0x36c>
 8007308:	6873      	ldr	r3, [r6, #4]
 800730a:	b18b      	cbz	r3, 8007330 <ai_platform_network_process+0x36c>
 800730c:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8007310:	b171      	cbz	r1, 8007330 <ai_platform_network_process+0x36c>
 8007312:	6988      	ldr	r0, [r1, #24]
 8007314:	68b2      	ldr	r2, [r6, #8]
 8007316:	6803      	ldr	r3, [r0, #0]
 8007318:	f8d2 9000 	ldr.w	r9, [r2]
 800731c:	009d      	lsls	r5, r3, #2
 800731e:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8007322:	d5d7      	bpl.n	80072d4 <ai_platform_network_process+0x310>
 8007324:	6881      	ldr	r1, [r0, #8]
 8007326:	68a2      	ldr	r2, [r4, #8]
 8007328:	6860      	ldr	r0, [r4, #4]
 800732a:	f000 ff67 	bl	80081fc <st_int8_copy>
 800732e:	e7da      	b.n	80072e6 <ai_platform_network_process+0x322>
 8007330:	4658      	mov	r0, fp
 8007332:	f000 f8e7 	bl	8007504 <ai_layers_forward_all>
 8007336:	2f00      	cmp	r7, #0
 8007338:	d03d      	beq.n	80073b6 <ai_platform_network_process+0x3f2>
 800733a:	2400      	movs	r4, #0
 800733c:	e016      	b.n	800736c <ai_platform_network_process+0x3a8>
 800733e:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8007342:	f859 100a 	ldr.w	r1, [r9, sl]
 8007346:	4413      	add	r3, r2
 8007348:	428b      	cmp	r3, r1
 800734a:	bf24      	itt	cs
 800734c:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8007350:	1acb      	subcs	r3, r1, r3
 8007352:	f8c8 3004 	str.w	r3, [r8, #4]
 8007356:	6981      	ldr	r1, [r0, #24]
 8007358:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800735c:	1b52      	subs	r2, r2, r5
 800735e:	4413      	add	r3, r2
 8007360:	608b      	str	r3, [r1, #8]
 8007362:	6983      	ldr	r3, [r0, #24]
 8007364:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007368:	60da      	str	r2, [r3, #12]
 800736a:	3401      	adds	r4, #1
 800736c:	883b      	ldrh	r3, [r7, #0]
 800736e:	42a3      	cmp	r3, r4
 8007370:	d921      	bls.n	80073b6 <ai_platform_network_process+0x3f2>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	b1fb      	cbz	r3, 80073b6 <ai_platform_network_process+0x3f2>
 8007376:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800737a:	b1e0      	cbz	r0, 80073b6 <ai_platform_network_process+0x3f2>
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	6983      	ldr	r3, [r0, #24]
 8007380:	f8d2 9000 	ldr.w	r9, [r2]
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	0092      	lsls	r2, r2, #2
 8007388:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800738c:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8007390:	d5d5      	bpl.n	800733e <ai_platform_network_process+0x37a>
 8007392:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8007396:	6898      	ldr	r0, [r3, #8]
 8007398:	f000 ff30 	bl	80081fc <st_int8_copy>
 800739c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 80073a0:	f859 200a 	ldr.w	r2, [r9, sl]
 80073a4:	440b      	add	r3, r1
 80073a6:	4293      	cmp	r3, r2
 80073a8:	bf24      	itt	cs
 80073aa:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80073ae:	1ad3      	subcs	r3, r2, r3
 80073b0:	f8c8 3004 	str.w	r3, [r8, #4]
 80073b4:	e7d9      	b.n	800736a <ai_platform_network_process+0x3a6>
 80073b6:	f8bb 401a 	ldrh.w	r4, [fp, #26]
 80073ba:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 80073be:	3401      	adds	r4, #1
 80073c0:	b2a4      	uxth	r4, r4
 80073c2:	42a3      	cmp	r3, r4
 80073c4:	f8ab 401a 	strh.w	r4, [fp, #26]
 80073c8:	f63f af7f 	bhi.w	80072ca <ai_platform_network_process+0x306>
 80073cc:	4620      	mov	r0, r4
 80073ce:	b005      	add	sp, #20
 80073d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d4:	2a01      	cmp	r2, #1
 80073d6:	6b6e      	ldr	r6, [r5, #52]	@ 0x34
 80073d8:	d02a      	beq.n	8007430 <ai_platform_network_process+0x46c>
 80073da:	f106 070c 	add.w	r7, r6, #12
 80073de:	e76f      	b.n	80072c0 <ai_platform_network_process+0x2fc>
 80073e0:	9d03      	ldr	r5, [sp, #12]
 80073e2:	e728      	b.n	8007236 <ai_platform_network_process+0x272>
 80073e4:	9d03      	ldr	r5, [sp, #12]
 80073e6:	2219      	movs	r2, #25
 80073e8:	2112      	movs	r1, #18
 80073ea:	f105 000c 	add.w	r0, r5, #12
 80073ee:	f000 f831 	bl	8007454 <core_set_error>
 80073f2:	2400      	movs	r4, #0
 80073f4:	e726      	b.n	8007244 <ai_platform_network_process+0x280>
 80073f6:	9d03      	ldr	r5, [sp, #12]
 80073f8:	4604      	mov	r4, r0
 80073fa:	2221      	movs	r2, #33	@ 0x21
 80073fc:	2112      	movs	r1, #18
 80073fe:	f105 000c 	add.w	r0, r5, #12
 8007402:	f000 f827 	bl	8007454 <core_set_error>
 8007406:	e71d      	b.n	8007244 <ai_platform_network_process+0x280>
 8007408:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800740c:	832b      	strh	r3, [r5, #24]
 800740e:	e752      	b.n	80072b6 <ai_platform_network_process+0x2f2>
 8007410:	2217      	movs	r2, #23
 8007412:	2113      	movs	r1, #19
 8007414:	f105 000c 	add.w	r0, r5, #12
 8007418:	f000 f81c 	bl	8007454 <core_set_error>
 800741c:	2400      	movs	r4, #0
 800741e:	e711      	b.n	8007244 <ai_platform_network_process+0x280>
 8007420:	2219      	movs	r2, #25
 8007422:	2113      	movs	r1, #19
 8007424:	f105 000c 	add.w	r0, r5, #12
 8007428:	f000 f814 	bl	8007454 <core_set_error>
 800742c:	2400      	movs	r4, #0
 800742e:	e709      	b.n	8007244 <ai_platform_network_process+0x280>
 8007430:	2700      	movs	r7, #0
 8007432:	e745      	b.n	80072c0 <ai_platform_network_process+0x2fc>
 8007434:	4604      	mov	r4, r0
 8007436:	2221      	movs	r2, #33	@ 0x21
 8007438:	2113      	movs	r1, #19
 800743a:	f105 000c 	add.w	r0, r5, #12
 800743e:	f000 f809 	bl	8007454 <core_set_error>
 8007442:	e6ff      	b.n	8007244 <ai_platform_network_process+0x280>

08007444 <core_init>:
 8007444:	2001      	movs	r0, #1
 8007446:	4770      	bx	lr

08007448 <core_get_error>:
 8007448:	4603      	mov	r3, r0
 800744a:	2200      	movs	r2, #0
 800744c:	6800      	ldr	r0, [r0, #0]
 800744e:	601a      	str	r2, [r3, #0]
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop

08007454 <core_set_error>:
 8007454:	4603      	mov	r3, r0
 8007456:	7800      	ldrb	r0, [r0, #0]
 8007458:	b108      	cbz	r0, 800745e <core_set_error+0xa>
 800745a:	2000      	movs	r0, #0
 800745c:	4770      	bx	lr
 800745e:	7019      	strb	r1, [r3, #0]
 8007460:	6819      	ldr	r1, [r3, #0]
 8007462:	f362 211f 	bfi	r1, r2, #8, #24
 8007466:	2001      	movs	r0, #1
 8007468:	6019      	str	r1, [r3, #0]
 800746a:	4770      	bx	lr

0800746c <ai_check_custom_types>:
 800746c:	b082      	sub	sp, #8
 800746e:	4b13      	ldr	r3, [pc, #76]	@ (80074bc <ai_check_custom_types+0x50>)
 8007470:	9301      	str	r3, [sp, #4]
 8007472:	b118      	cbz	r0, 800747c <ai_check_custom_types+0x10>
 8007474:	7803      	ldrb	r3, [r0, #0]
 8007476:	2b03      	cmp	r3, #3
 8007478:	d002      	beq.n	8007480 <ai_check_custom_types+0x14>
 800747a:	2000      	movs	r0, #0
 800747c:	b002      	add	sp, #8
 800747e:	4770      	bx	lr
 8007480:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007484:	4293      	cmp	r3, r2
 8007486:	d004      	beq.n	8007492 <ai_check_custom_types+0x26>
 8007488:	2001      	movs	r0, #1
 800748a:	f080 0001 	eor.w	r0, r0, #1
 800748e:	b002      	add	sp, #8
 8007490:	4770      	bx	lr
 8007492:	7842      	ldrb	r2, [r0, #1]
 8007494:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007498:	429a      	cmp	r2, r3
 800749a:	f100 0001 	add.w	r0, r0, #1
 800749e:	d1f3      	bne.n	8007488 <ai_check_custom_types+0x1c>
 80074a0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80074a4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d1ed      	bne.n	8007488 <ai_check_custom_types+0x1c>
 80074ac:	7842      	ldrb	r2, [r0, #1]
 80074ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d1e8      	bne.n	8007488 <ai_check_custom_types+0x1c>
 80074b6:	2000      	movs	r0, #0
 80074b8:	e7e7      	b.n	800748a <ai_check_custom_types+0x1e>
 80074ba:	bf00      	nop
 80074bc:	84048403 	.word	0x84048403

080074c0 <ai_layers_init_all>:
 80074c0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80074c2:	2100      	movs	r1, #0
 80074c4:	b143      	cbz	r3, 80074d8 <ai_layers_init_all+0x18>
 80074c6:	691a      	ldr	r2, [r3, #16]
 80074c8:	60d8      	str	r0, [r3, #12]
 80074ca:	429a      	cmp	r2, r3
 80074cc:	f101 0101 	add.w	r1, r1, #1
 80074d0:	d002      	beq.n	80074d8 <ai_layers_init_all+0x18>
 80074d2:	b10a      	cbz	r2, 80074d8 <ai_layers_init_all+0x18>
 80074d4:	4613      	mov	r3, r2
 80074d6:	e7f5      	b.n	80074c4 <ai_layers_init_all+0x4>
 80074d8:	4608      	mov	r0, r1
 80074da:	4770      	bx	lr

080074dc <ai_layers_post_init_all>:
 80074dc:	b538      	push	{r3, r4, r5, lr}
 80074de:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80074e0:	2500      	movs	r5, #0
 80074e2:	b16c      	cbz	r4, 8007500 <ai_layers_post_init_all+0x24>
 80074e4:	6863      	ldr	r3, [r4, #4]
 80074e6:	07db      	lsls	r3, r3, #31
 80074e8:	d504      	bpl.n	80074f4 <ai_layers_post_init_all+0x18>
 80074ea:	6a23      	ldr	r3, [r4, #32]
 80074ec:	4620      	mov	r0, r4
 80074ee:	b10b      	cbz	r3, 80074f4 <ai_layers_post_init_all+0x18>
 80074f0:	4798      	blx	r3
 80074f2:	3501      	adds	r5, #1
 80074f4:	6923      	ldr	r3, [r4, #16]
 80074f6:	42a3      	cmp	r3, r4
 80074f8:	d002      	beq.n	8007500 <ai_layers_post_init_all+0x24>
 80074fa:	b10b      	cbz	r3, 8007500 <ai_layers_post_init_all+0x24>
 80074fc:	461c      	mov	r4, r3
 80074fe:	e7f0      	b.n	80074e2 <ai_layers_post_init_all+0x6>
 8007500:	4628      	mov	r0, r5
 8007502:	bd38      	pop	{r3, r4, r5, pc}

08007504 <ai_layers_forward_all>:
 8007504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007508:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 800750c:	4604      	mov	r4, r0
 800750e:	f1b8 0f00 	cmp.w	r8, #0
 8007512:	d02b      	beq.n	800756c <ai_layers_forward_all+0x68>
 8007514:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8007516:	63c1      	str	r1, [r0, #60]	@ 0x3c
 8007518:	b321      	cbz	r1, 8007564 <ai_layers_forward_all+0x60>
 800751a:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800751c:	2001      	movs	r0, #1
 800751e:	47c0      	blx	r8
 8007520:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8007522:	b1fe      	cbz	r6, 8007564 <ai_layers_forward_all+0x60>
 8007524:	2700      	movs	r7, #0
 8007526:	4631      	mov	r1, r6
 8007528:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800752a:	2002      	movs	r0, #2
 800752c:	47c0      	blx	r8
 800752e:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8007530:	4628      	mov	r0, r5
 8007532:	696b      	ldr	r3, [r5, #20]
 8007534:	4798      	blx	r3
 8007536:	692e      	ldr	r6, [r5, #16]
 8007538:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800753a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800753c:	42b5      	cmp	r5, r6
 800753e:	f04f 0003 	mov.w	r0, #3
 8007542:	d007      	beq.n	8007554 <ai_layers_forward_all+0x50>
 8007544:	47c0      	blx	r8
 8007546:	3701      	adds	r7, #1
 8007548:	63e6      	str	r6, [r4, #60]	@ 0x3c
 800754a:	2e00      	cmp	r6, #0
 800754c:	d1eb      	bne.n	8007526 <ai_layers_forward_all+0x22>
 800754e:	4638      	mov	r0, r7
 8007550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007554:	2003      	movs	r0, #3
 8007556:	47c0      	blx	r8
 8007558:	2300      	movs	r3, #0
 800755a:	3701      	adds	r7, #1
 800755c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800755e:	4638      	mov	r0, r7
 8007560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007564:	2700      	movs	r7, #0
 8007566:	4638      	mov	r0, r7
 8007568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800756c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800756e:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8007570:	2d00      	cmp	r5, #0
 8007572:	d0f7      	beq.n	8007564 <ai_layers_forward_all+0x60>
 8007574:	4647      	mov	r7, r8
 8007576:	696b      	ldr	r3, [r5, #20]
 8007578:	4628      	mov	r0, r5
 800757a:	4798      	blx	r3
 800757c:	462b      	mov	r3, r5
 800757e:	692d      	ldr	r5, [r5, #16]
 8007580:	429d      	cmp	r5, r3
 8007582:	d004      	beq.n	800758e <ai_layers_forward_all+0x8a>
 8007584:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8007586:	3701      	adds	r7, #1
 8007588:	2d00      	cmp	r5, #0
 800758a:	d1f4      	bne.n	8007576 <ai_layers_forward_all+0x72>
 800758c:	e7df      	b.n	800754e <ai_layers_forward_all+0x4a>
 800758e:	2300      	movs	r3, #0
 8007590:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8007592:	3701      	adds	r7, #1
 8007594:	e7db      	b.n	800754e <ai_layers_forward_all+0x4a>
 8007596:	bf00      	nop

08007598 <forward_dense>:
 8007598:	6982      	ldr	r2, [r0, #24]
 800759a:	8813      	ldrh	r3, [r2, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d043      	beq.n	8007628 <forward_dense+0x90>
 80075a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075a4:	6855      	ldr	r5, [r2, #4]
 80075a6:	6869      	ldr	r1, [r5, #4]
 80075a8:	b08e      	sub	sp, #56	@ 0x38
 80075aa:	b101      	cbz	r1, 80075ae <forward_dense+0x16>
 80075ac:	6809      	ldr	r1, [r1, #0]
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d069      	beq.n	8007686 <forward_dense+0xee>
 80075b2:	692a      	ldr	r2, [r5, #16]
 80075b4:	b102      	cbz	r2, 80075b8 <forward_dense+0x20>
 80075b6:	6812      	ldr	r2, [r2, #0]
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d061      	beq.n	8007680 <forward_dense+0xe8>
 80075bc:	69ec      	ldr	r4, [r5, #28]
 80075be:	2c00      	cmp	r4, #0
 80075c0:	d057      	beq.n	8007672 <forward_dense+0xda>
 80075c2:	8b2e      	ldrh	r6, [r5, #24]
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	2e01      	cmp	r6, #1
 80075c8:	d955      	bls.n	8007676 <forward_dense+0xde>
 80075ca:	6864      	ldr	r4, [r4, #4]
 80075cc:	f8d0 9018 	ldr.w	r9, [r0, #24]
 80075d0:	68cf      	ldr	r7, [r1, #12]
 80075d2:	68d0      	ldr	r0, [r2, #12]
 80075d4:	f8d7 a004 	ldr.w	sl, [r7, #4]
 80075d8:	f8d0 e004 	ldr.w	lr, [r0, #4]
 80075dc:	e9d0 7602 	ldrd	r7, r6, [r0, #8]
 80075e0:	f8d9 0000 	ldr.w	r0, [r9]
 80075e4:	2b03      	cmp	r3, #3
 80075e6:	fb06 f807 	mul.w	r8, r6, r7
 80075ea:	f020 4c7e 	bic.w	ip, r0, #4261412864	@ 0xfe000000
 80075ee:	d044      	beq.n	800767a <forward_dense+0xe2>
 80075f0:	6aad      	ldr	r5, [r5, #40]	@ 0x28
 80075f2:	b11d      	cbz	r5, 80075fc <forward_dense+0x64>
 80075f4:	682d      	ldr	r5, [r5, #0]
 80075f6:	b10d      	cbz	r5, 80075fc <forward_dense+0x64>
 80075f8:	69ab      	ldr	r3, [r5, #24]
 80075fa:	689d      	ldr	r5, [r3, #8]
 80075fc:	6992      	ldr	r2, [r2, #24]
 80075fe:	698b      	ldr	r3, [r1, #24]
 8007600:	6890      	ldr	r0, [r2, #8]
 8007602:	6899      	ldr	r1, [r3, #8]
 8007604:	b10c      	cbz	r4, 800760a <forward_dense+0x72>
 8007606:	69a3      	ldr	r3, [r4, #24]
 8007608:	689c      	ldr	r4, [r3, #8]
 800760a:	4b20      	ldr	r3, [pc, #128]	@ (800768c <forward_dense+0xf4>)
 800760c:	459c      	cmp	ip, r3
 800760e:	e9d9 2902 	ldrd	r2, r9, [r9, #8]
 8007612:	d023      	beq.n	800765c <forward_dense+0xc4>
 8007614:	4e1e      	ldr	r6, [pc, #120]	@ (8007690 <forward_dense+0xf8>)
 8007616:	45b4      	cmp	ip, r6
 8007618:	d015      	beq.n	8007646 <forward_dense+0xae>
 800761a:	f5a3 039c 	sub.w	r3, r3, #5111808	@ 0x4e0000
 800761e:	459c      	cmp	ip, r3
 8007620:	d004      	beq.n	800762c <forward_dense+0x94>
 8007622:	b00e      	add	sp, #56	@ 0x38
 8007624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	deff      	udf	#255	@ 0xff
 800762c:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8007630:	a807      	add	r0, sp, #28
 8007632:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	@ 0x28
 8007636:	e9cd e80c 	strd	lr, r8, [sp, #48]	@ 0x30
 800763a:	9209      	str	r2, [sp, #36]	@ 0x24
 800763c:	f000 f9f8 	bl	8007a30 <forward_lite_dense_if32of32wf32>
 8007640:	b00e      	add	sp, #56	@ 0x38
 8007642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007646:	e9cd e803 	strd	lr, r8, [sp, #12]
 800764a:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 800764e:	9500      	str	r5, [sp, #0]
 8007650:	464b      	mov	r3, r9
 8007652:	f000 fb47 	bl	8007ce4 <forward_lite_dense_if32of32wf32_lut4>
 8007656:	b00e      	add	sp, #56	@ 0x38
 8007658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800765c:	e9cd e803 	strd	lr, r8, [sp, #12]
 8007660:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8007664:	9500      	str	r5, [sp, #0]
 8007666:	464b      	mov	r3, r9
 8007668:	f000 fc64 	bl	8007f34 <forward_lite_dense_if32of32wf32_lut8>
 800766c:	b00e      	add	sp, #56	@ 0x38
 800766e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007672:	4620      	mov	r0, r4
 8007674:	e7aa      	b.n	80075cc <forward_dense+0x34>
 8007676:	2400      	movs	r4, #0
 8007678:	e7a8      	b.n	80075cc <forward_dense+0x34>
 800767a:	2300      	movs	r3, #0
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	deff      	udf	#255	@ 0xff
 8007680:	2300      	movs	r3, #0
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	deff      	udf	#255	@ 0xff
 8007686:	2300      	movs	r3, #0
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	deff      	udf	#255	@ 0xff
 800768c:	00d01040 	.word	0x00d01040
 8007690:	00f01040 	.word	0x00f01040

08007694 <forward_relu>:
 8007694:	6982      	ldr	r2, [r0, #24]
 8007696:	8813      	ldrh	r3, [r2, #0]
 8007698:	b323      	cbz	r3, 80076e4 <forward_relu+0x50>
 800769a:	6851      	ldr	r1, [r2, #4]
 800769c:	684a      	ldr	r2, [r1, #4]
 800769e:	b102      	cbz	r2, 80076a2 <forward_relu+0xe>
 80076a0:	6812      	ldr	r2, [r2, #0]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	f000 808d 	beq.w	80077c2 <forward_relu+0x12e>
 80076a8:	b470      	push	{r4, r5, r6}
 80076aa:	6909      	ldr	r1, [r1, #16]
 80076ac:	b101      	cbz	r1, 80076b0 <forward_relu+0x1c>
 80076ae:	6809      	ldr	r1, [r1, #0]
 80076b0:	69c6      	ldr	r6, [r0, #28]
 80076b2:	b1ce      	cbz	r6, 80076e8 <forward_relu+0x54>
 80076b4:	6873      	ldr	r3, [r6, #4]
 80076b6:	6988      	ldr	r0, [r1, #24]
 80076b8:	6991      	ldr	r1, [r2, #24]
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d044      	beq.n	8007748 <forward_relu+0xb4>
 80076be:	6893      	ldr	r3, [r2, #8]
 80076c0:	6880      	ldr	r0, [r0, #8]
 80076c2:	6889      	ldr	r1, [r1, #8]
 80076c4:	0a1b      	lsrs	r3, r3, #8
 80076c6:	d073      	beq.n	80077b0 <forward_relu+0x11c>
 80076c8:	68d5      	ldr	r5, [r2, #12]
 80076ca:	2201      	movs	r2, #1
 80076cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80076d0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80076d4:	429d      	cmp	r5, r3
 80076d6:	fb04 f202 	mul.w	r2, r4, r2
 80076da:	d1f9      	bne.n	80076d0 <forward_relu+0x3c>
 80076dc:	68b3      	ldr	r3, [r6, #8]
 80076de:	bc70      	pop	{r4, r5, r6}
 80076e0:	f000 b928 	b.w	8007934 <forward_lite_nl_relu_generic_if32of32_kernel>
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	deff      	udf	#255	@ 0xff
 80076e8:	6893      	ldr	r3, [r2, #8]
 80076ea:	6989      	ldr	r1, [r1, #24]
 80076ec:	6990      	ldr	r0, [r2, #24]
 80076ee:	6889      	ldr	r1, [r1, #8]
 80076f0:	6884      	ldr	r4, [r0, #8]
 80076f2:	0a1b      	lsrs	r3, r3, #8
 80076f4:	d05e      	beq.n	80077b4 <forward_relu+0x120>
 80076f6:	68d5      	ldr	r5, [r2, #12]
 80076f8:	2201      	movs	r2, #1
 80076fa:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80076fe:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8007702:	429d      	cmp	r5, r3
 8007704:	fb00 f202 	mul.w	r2, r0, r2
 8007708:	d1f9      	bne.n	80076fe <forward_relu+0x6a>
 800770a:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 800770e:	3b01      	subs	r3, #1
 8007710:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007714:	4294      	cmp	r4, r2
 8007716:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800771a:	d813      	bhi.n	8007744 <forward_relu+0xb0>
 800771c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80077c8 <forward_relu+0x134>
 8007720:	3204      	adds	r2, #4
 8007722:	3104      	adds	r1, #4
 8007724:	4613      	mov	r3, r2
 8007726:	ed72 7a01 	vldmdb	r2!, {s15}
 800772a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800772e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007732:	f1a3 0308 	sub.w	r3, r3, #8
 8007736:	bfb8      	it	lt
 8007738:	eef0 7a47 	vmovlt.f32	s15, s14
 800773c:	429c      	cmp	r4, r3
 800773e:	ed61 7a01 	vstmdb	r1!, {s15}
 8007742:	d9ef      	bls.n	8007724 <forward_relu+0x90>
 8007744:	bc70      	pop	{r4, r5, r6}
 8007746:	4770      	bx	lr
 8007748:	688c      	ldr	r4, [r1, #8]
 800774a:	6891      	ldr	r1, [r2, #8]
 800774c:	6880      	ldr	r0, [r0, #8]
 800774e:	0a09      	lsrs	r1, r1, #8
 8007750:	d032      	beq.n	80077b8 <forward_relu+0x124>
 8007752:	68d5      	ldr	r5, [r2, #12]
 8007754:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8007758:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800775c:	4295      	cmp	r5, r2
 800775e:	fb01 f303 	mul.w	r3, r1, r3
 8007762:	d1f9      	bne.n	8007758 <forward_relu+0xc4>
 8007764:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8007768:	3a01      	subs	r2, #1
 800776a:	68b1      	ldr	r1, [r6, #8]
 800776c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007770:	429c      	cmp	r4, r3
 8007772:	ed91 7a00 	vldr	s14, [r1]
 8007776:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800777a:	d8e3      	bhi.n	8007744 <forward_relu+0xb0>
 800777c:	2500      	movs	r5, #0
 800777e:	3304      	adds	r3, #4
 8007780:	1d02      	adds	r2, r0, #4
 8007782:	ed53 7a01 	vldr	s15, [r3, #-4]
 8007786:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800778a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800778e:	f1a3 0104 	sub.w	r1, r3, #4
 8007792:	f1a3 0308 	sub.w	r3, r3, #8
 8007796:	d405      	bmi.n	80077a4 <forward_relu+0x110>
 8007798:	429c      	cmp	r4, r3
 800779a:	f842 5d04 	str.w	r5, [r2, #-4]!
 800779e:	d8d1      	bhi.n	8007744 <forward_relu+0xb0>
 80077a0:	460b      	mov	r3, r1
 80077a2:	e7ee      	b.n	8007782 <forward_relu+0xee>
 80077a4:	429c      	cmp	r4, r3
 80077a6:	ed62 7a01 	vstmdb	r2!, {s15}
 80077aa:	d8cb      	bhi.n	8007744 <forward_relu+0xb0>
 80077ac:	460b      	mov	r3, r1
 80077ae:	e7e8      	b.n	8007782 <forward_relu+0xee>
 80077b0:	2201      	movs	r2, #1
 80077b2:	e793      	b.n	80076dc <forward_relu+0x48>
 80077b4:	4622      	mov	r2, r4
 80077b6:	e7b1      	b.n	800771c <forward_relu+0x88>
 80077b8:	68b2      	ldr	r2, [r6, #8]
 80077ba:	4623      	mov	r3, r4
 80077bc:	ed92 7a00 	vldr	s14, [r2]
 80077c0:	e7dc      	b.n	800777c <forward_relu+0xe8>
 80077c2:	2300      	movs	r3, #0
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	deff      	udf	#255	@ 0xff
 80077c8:	00000000 	.word	0x00000000

080077cc <forward_sm>:
 80077cc:	6982      	ldr	r2, [r0, #24]
 80077ce:	8813      	ldrh	r3, [r2, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d036      	beq.n	8007842 <forward_sm+0x76>
 80077d4:	b570      	push	{r4, r5, r6, lr}
 80077d6:	6852      	ldr	r2, [r2, #4]
 80077d8:	6855      	ldr	r5, [r2, #4]
 80077da:	b082      	sub	sp, #8
 80077dc:	b105      	cbz	r5, 80077e0 <forward_sm+0x14>
 80077de:	682d      	ldr	r5, [r5, #0]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d032      	beq.n	800784a <forward_sm+0x7e>
 80077e4:	6916      	ldr	r6, [r2, #16]
 80077e6:	b106      	cbz	r6, 80077ea <forward_sm+0x1e>
 80077e8:	6836      	ldr	r6, [r6, #0]
 80077ea:	68ab      	ldr	r3, [r5, #8]
 80077ec:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 80077f0:	d029      	beq.n	8007846 <forward_sm+0x7a>
 80077f2:	68ec      	ldr	r4, [r5, #12]
 80077f4:	2201      	movs	r2, #1
 80077f6:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 80077fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80077fe:	429c      	cmp	r4, r3
 8007800:	fb01 f202 	mul.w	r2, r1, r2
 8007804:	d1f9      	bne.n	80077fa <forward_sm+0x2e>
 8007806:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 800780a:	69b0      	ldr	r0, [r6, #24]
 800780c:	4563      	cmp	r3, ip
 800780e:	bfb8      	it	lt
 8007810:	68e9      	ldrlt	r1, [r5, #12]
 8007812:	6880      	ldr	r0, [r0, #8]
 8007814:	bfb8      	it	lt
 8007816:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 800781a:	6929      	ldr	r1, [r5, #16]
 800781c:	bfa8      	it	ge
 800781e:	2401      	movge	r4, #1
 8007820:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8007824:	bfbc      	itt	lt
 8007826:	6969      	ldrlt	r1, [r5, #20]
 8007828:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 800782c:	69a9      	ldr	r1, [r5, #24]
 800782e:	bfb8      	it	lt
 8007830:	089b      	lsrlt	r3, r3, #2
 8007832:	6889      	ldr	r1, [r1, #8]
 8007834:	9400      	str	r4, [sp, #0]
 8007836:	bfa8      	it	ge
 8007838:	2300      	movge	r3, #0
 800783a:	f000 fca9 	bl	8008190 <forward_lite_nl_softmax_if32of32>
 800783e:	b002      	add	sp, #8
 8007840:	bd70      	pop	{r4, r5, r6, pc}
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	deff      	udf	#255	@ 0xff
 8007846:	2201      	movs	r2, #1
 8007848:	e7dd      	b.n	8007806 <forward_sm+0x3a>
 800784a:	2300      	movs	r3, #0
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	deff      	udf	#255	@ 0xff

08007850 <forward_lite_nl_softmax_if32of32_kernel>:
 8007850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007854:	2a01      	cmp	r2, #1
 8007856:	ed2d 8b02 	vpush	{d8}
 800785a:	4691      	mov	r9, r2
 800785c:	ed91 8a00 	vldr	s16, [r1]
 8007860:	4698      	mov	r8, r3
 8007862:	d960      	bls.n	8007926 <forward_lite_nl_softmax_if32of32_kernel+0xd6>
 8007864:	2b01      	cmp	r3, #1
 8007866:	d14a      	bne.n	80078fe <forward_lite_nl_softmax_if32of32_kernel+0xae>
 8007868:	1d0c      	adds	r4, r1, #4
 800786a:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 800786e:	ecf4 7a01 	vldmia	r4!, {s15}
 8007872:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800787a:	bfb8      	it	lt
 800787c:	eeb0 8a67 	vmovlt.f32	s16, s15
 8007880:	429c      	cmp	r4, r3
 8007882:	d1f4      	bne.n	800786e <forward_lite_nl_softmax_if32of32_kernel+0x1e>
 8007884:	f04f 0a04 	mov.w	sl, #4
 8007888:	eddf 8a29 	vldr	s17, [pc, #164]	@ 8007930 <forward_lite_nl_softmax_if32of32_kernel+0xe0>
 800788c:	4607      	mov	r7, r0
 800788e:	460c      	mov	r4, r1
 8007890:	4606      	mov	r6, r0
 8007892:	2500      	movs	r5, #0
 8007894:	ed94 0a00 	vldr	s0, [r4]
 8007898:	ee30 0a48 	vsub.f32	s0, s0, s16
 800789c:	f001 fd7e 	bl	800939c <expf>
 80078a0:	3501      	adds	r5, #1
 80078a2:	45a9      	cmp	r9, r5
 80078a4:	ed86 0a00 	vstr	s0, [r6]
 80078a8:	ee78 8a80 	vadd.f32	s17, s17, s0
 80078ac:	4454      	add	r4, sl
 80078ae:	4456      	add	r6, sl
 80078b0:	d8f0      	bhi.n	8007894 <forward_lite_nl_softmax_if32of32_kernel+0x44>
 80078b2:	eef5 8a40 	vcmp.f32	s17, #0.0
 80078b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078ba:	d011      	beq.n	80078e0 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 80078bc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80078c0:	f1b8 0f01 	cmp.w	r8, #1
 80078c4:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 80078c8:	f04f 0300 	mov.w	r3, #0
 80078cc:	d10c      	bne.n	80078e8 <forward_lite_nl_softmax_if32of32_kernel+0x98>
 80078ce:	3301      	adds	r3, #1
 80078d0:	4599      	cmp	r9, r3
 80078d2:	edd7 7a00 	vldr	s15, [r7]
 80078d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078da:	ece7 7a01 	vstmia	r7!, {s15}
 80078de:	d8f6      	bhi.n	80078ce <forward_lite_nl_softmax_if32of32_kernel+0x7e>
 80078e0:	ecbd 8b02 	vpop	{d8}
 80078e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078e8:	edd7 7a00 	vldr	s15, [r7]
 80078ec:	3301      	adds	r3, #1
 80078ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80078f2:	4599      	cmp	r9, r3
 80078f4:	edc7 7a00 	vstr	s15, [r7]
 80078f8:	4457      	add	r7, sl
 80078fa:	d8f5      	bhi.n	80078e8 <forward_lite_nl_softmax_if32of32_kernel+0x98>
 80078fc:	e7f0      	b.n	80078e0 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 80078fe:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8007902:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8007906:	2301      	movs	r3, #1
 8007908:	edd2 7a00 	vldr	s15, [r2]
 800790c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007914:	f103 0301 	add.w	r3, r3, #1
 8007918:	bfb8      	it	lt
 800791a:	eeb0 8a67 	vmovlt.f32	s16, s15
 800791e:	4599      	cmp	r9, r3
 8007920:	4452      	add	r2, sl
 8007922:	d1f1      	bne.n	8007908 <forward_lite_nl_softmax_if32of32_kernel+0xb8>
 8007924:	e7b0      	b.n	8007888 <forward_lite_nl_softmax_if32of32_kernel+0x38>
 8007926:	2a00      	cmp	r2, #0
 8007928:	d0da      	beq.n	80078e0 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 800792a:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800792e:	e7ab      	b.n	8007888 <forward_lite_nl_softmax_if32of32_kernel+0x38>
 8007930:	00000000 	.word	0x00000000

08007934 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8007934:	edd3 6a02 	vldr	s13, [r3, #8]
 8007938:	ed93 7a00 	vldr	s14, [r3]
 800793c:	ed93 6a01 	vldr	s12, [r3, #4]
 8007940:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8007944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007948:	d42a      	bmi.n	80079a0 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 800794a:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800794e:	3a01      	subs	r2, #1
 8007950:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 8007954:	4561      	cmp	r1, ip
 8007956:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800795a:	d85d      	bhi.n	8007a18 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 800795c:	1d11      	adds	r1, r2, #4
 800795e:	f10c 0304 	add.w	r3, ip, #4
 8007962:	4408      	add	r0, r1
 8007964:	ebac 0202 	sub.w	r2, ip, r2
 8007968:	e00c      	b.n	8007984 <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 800796a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800796e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007972:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8007976:	db01      	blt.n	800797c <forward_lite_nl_relu_generic_if32of32_kernel+0x48>
 8007978:	ee65 7a86 	vmul.f32	s15, s11, s12
 800797c:	4293      	cmp	r3, r2
 800797e:	ed60 7a01 	vstmdb	r0!, {s15}
 8007982:	d00c      	beq.n	800799e <forward_lite_nl_relu_generic_if32of32_kernel+0x6a>
 8007984:	ed73 7a01 	vldmdb	r3!, {s15}
 8007988:	eef4 6ae7 	vcmpe.f32	s13, s15
 800798c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007990:	daeb      	bge.n	800796a <forward_lite_nl_relu_generic_if32of32_kernel+0x36>
 8007992:	eef0 7a66 	vmov.f32	s15, s13
 8007996:	4293      	cmp	r3, r2
 8007998:	ed60 7a01 	vstmdb	r0!, {s15}
 800799c:	d1f2      	bne.n	8007984 <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 800799e:	4770      	bx	lr
 80079a0:	eeb5 6a40 	vcmp.f32	s12, #0.0
 80079a4:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80079a8:	3a01      	subs	r2, #1
 80079aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ae:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 80079b2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80079b6:	d017      	beq.n	80079e8 <forward_lite_nl_relu_generic_if32of32_kernel+0xb4>
 80079b8:	4561      	cmp	r1, ip
 80079ba:	d82d      	bhi.n	8007a18 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 80079bc:	1d11      	adds	r1, r2, #4
 80079be:	f10c 0304 	add.w	r3, ip, #4
 80079c2:	4401      	add	r1, r0
 80079c4:	ebac 0202 	sub.w	r2, ip, r2
 80079c8:	ed73 7a01 	vldmdb	r3!, {s15}
 80079cc:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80079d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80079d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079d8:	ee66 6a86 	vmul.f32	s13, s13, s12
 80079dc:	d81d      	bhi.n	8007a1a <forward_lite_nl_relu_generic_if32of32_kernel+0xe6>
 80079de:	4293      	cmp	r3, r2
 80079e0:	ed61 6a01 	vstmdb	r1!, {s13}
 80079e4:	d1f0      	bne.n	80079c8 <forward_lite_nl_relu_generic_if32of32_kernel+0x94>
 80079e6:	4770      	bx	lr
 80079e8:	4561      	cmp	r1, ip
 80079ea:	d815      	bhi.n	8007a18 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 80079ec:	1d11      	adds	r1, r2, #4
 80079ee:	b500      	push	{lr}
 80079f0:	f10c 0304 	add.w	r3, ip, #4
 80079f4:	f04f 0e00 	mov.w	lr, #0
 80079f8:	4401      	add	r1, r0
 80079fa:	ebac 0202 	sub.w	r2, ip, r2
 80079fe:	ed73 7a01 	vldmdb	r3!, {s15}
 8007a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a0a:	d40b      	bmi.n	8007a24 <forward_lite_nl_relu_generic_if32of32_kernel+0xf0>
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	f841 ed04 	str.w	lr, [r1, #-4]!
 8007a12:	d1f4      	bne.n	80079fe <forward_lite_nl_relu_generic_if32of32_kernel+0xca>
 8007a14:	f85d fb04 	ldr.w	pc, [sp], #4
 8007a18:	4770      	bx	lr
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	ed61 7a01 	vstmdb	r1!, {s15}
 8007a20:	d1d2      	bne.n	80079c8 <forward_lite_nl_relu_generic_if32of32_kernel+0x94>
 8007a22:	4770      	bx	lr
 8007a24:	4293      	cmp	r3, r2
 8007a26:	ed61 7a01 	vstmdb	r1!, {s15}
 8007a2a:	d1e8      	bne.n	80079fe <forward_lite_nl_relu_generic_if32of32_kernel+0xca>
 8007a2c:	e7f2      	b.n	8007a14 <forward_lite_nl_relu_generic_if32of32_kernel+0xe0>
 8007a2e:	bf00      	nop

08007a30 <forward_lite_dense_if32of32wf32>:
 8007a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a34:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8007a38:	6801      	ldr	r1, [r0, #0]
 8007a3a:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8007a3e:	fb02 f303 	mul.w	r3, r2, r3
 8007a42:	b083      	sub	sp, #12
 8007a44:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007a48:	4299      	cmp	r1, r3
 8007a4a:	9100      	str	r1, [sp, #0]
 8007a4c:	9301      	str	r3, [sp, #4]
 8007a4e:	f080 811e 	bcs.w	8007c8e <forward_lite_dense_if32of32wf32+0x25e>
 8007a52:	6904      	ldr	r4, [r0, #16]
 8007a54:	4607      	mov	r7, r0
 8007a56:	0096      	lsls	r6, r2, #2
 8007a58:	9b00      	ldr	r3, [sp, #0]
 8007a5a:	68bd      	ldr	r5, [r7, #8]
 8007a5c:	eb03 0e06 	add.w	lr, r3, r6
 8007a60:	459e      	cmp	lr, r3
 8007a62:	461e      	mov	r6, r3
 8007a64:	f240 8104 	bls.w	8007c70 <forward_lite_dense_if32of32wf32+0x240>
 8007a68:	f1a4 0c10 	sub.w	ip, r4, #16
 8007a6c:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8007a70:	f10c 0c01 	add.w	ip, ip, #1
 8007a74:	ea4f 1b8c 	mov.w	fp, ip, lsl #6
 8007a78:	ea4f 0984 	mov.w	r9, r4, lsl #2
 8007a7c:	eb08 1c8c 	add.w	ip, r8, ip, lsl #6
 8007a80:	2c0f      	cmp	r4, #15
 8007a82:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8007ce0 <forward_lite_dense_if32of32wf32+0x2b0>
 8007a86:	f240 8105 	bls.w	8007c94 <forward_lite_dense_if32of32wf32+0x264>
 8007a8a:	f108 0240 	add.w	r2, r8, #64	@ 0x40
 8007a8e:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 8007a92:	4621      	mov	r1, r4
 8007a94:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8007a98:	ed52 7a0f 	vldr	s15, [r2, #-60]	@ 0xffffffc4
 8007a9c:	ed12 6a10 	vldr	s12, [r2, #-64]	@ 0xffffffc0
 8007aa0:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 8007aa4:	ed52 4a0d 	vldr	s9, [r2, #-52]	@ 0xffffffcc
 8007aa8:	ed12 5a0c 	vldr	s10, [r2, #-48]	@ 0xffffffd0
 8007aac:	ed12 3a0a 	vldr	s6, [r2, #-40]	@ 0xffffffd8
 8007ab0:	ed53 3a0a 	vldr	s7, [r3, #-40]	@ 0xffffffd8
 8007ab4:	ed12 4a09 	vldr	s8, [r2, #-36]	@ 0xffffffdc
 8007ab8:	ed12 1a06 	vldr	s2, [r2, #-24]	@ 0xffffffe8
 8007abc:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8007ac0:	ed12 2a05 	vldr	s4, [r2, #-20]	@ 0xffffffec
 8007ac4:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 8007ac8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007acc:	ed52 5a0e 	vldr	s11, [r2, #-56]	@ 0xffffffc8
 8007ad0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007ad4:	3910      	subs	r1, #16
 8007ad6:	290f      	cmp	r1, #15
 8007ad8:	ed13 6a0e 	vldr	s12, [r3, #-56]	@ 0xffffffc8
 8007adc:	ed53 6a0d 	vldr	s13, [r3, #-52]	@ 0xffffffcc
 8007ae0:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007ae4:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 8007ae8:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8007aec:	ed53 5a1c 	vldr	s11, [r3, #-112]	@ 0xffffff90
 8007af0:	ed12 6a1b 	vldr	s12, [r2, #-108]	@ 0xffffff94
 8007af4:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8007af8:	ed53 6a1b 	vldr	s13, [r3, #-108]	@ 0xffffff94
 8007afc:	ed53 4a19 	vldr	s9, [r3, #-100]	@ 0xffffff9c
 8007b00:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007b04:	ed12 5a18 	vldr	s10, [r2, #-96]	@ 0xffffffa0
 8007b08:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8007b0c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007b10:	ed12 6a17 	vldr	s12, [r2, #-92]	@ 0xffffffa4
 8007b14:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8007b18:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007b1c:	ed12 3a14 	vldr	s6, [r2, #-80]	@ 0xffffffb0
 8007b20:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8007b24:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007b28:	ed12 4a13 	vldr	s8, [r2, #-76]	@ 0xffffffb4
 8007b2c:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 8007b30:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007b34:	ed12 5a12 	vldr	s10, [r2, #-72]	@ 0xffffffb8
 8007b38:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 8007b3c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007b40:	ed12 6a11 	vldr	s12, [r2, #-68]	@ 0xffffffbc
 8007b44:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 8007b48:	eee1 7a21 	vfma.f32	s15, s2, s3
 8007b4c:	eee2 7a22 	vfma.f32	s15, s4, s5
 8007b50:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007b54:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007b58:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007b5c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007b60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007b64:	d896      	bhi.n	8007a94 <forward_lite_dense_if32of32wf32+0x64>
 8007b66:	eb05 020b 	add.w	r2, r5, fp
 8007b6a:	f004 010f 	and.w	r1, r4, #15
 8007b6e:	4663      	mov	r3, ip
 8007b70:	2903      	cmp	r1, #3
 8007b72:	d95f      	bls.n	8007c34 <forward_lite_dense_if32of32wf32+0x204>
 8007b74:	edd2 6a01 	vldr	s13, [r2, #4]
 8007b78:	edd3 7a01 	vldr	s15, [r3, #4]
 8007b7c:	ed93 6a00 	vldr	s12, [r3]
 8007b80:	ed93 5a02 	vldr	s10, [r3, #8]
 8007b84:	edd2 5a02 	vldr	s11, [r2, #8]
 8007b88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007b8c:	edd2 6a00 	vldr	s13, [r2]
 8007b90:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007b94:	1f08      	subs	r0, r1, #4
 8007b96:	2803      	cmp	r0, #3
 8007b98:	ed93 6a03 	vldr	s12, [r3, #12]
 8007b9c:	edd2 6a03 	vldr	s13, [r2, #12]
 8007ba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ba4:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007ba8:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007bac:	eeb0 7a67 	vmov.f32	s14, s15
 8007bb0:	d938      	bls.n	8007c24 <forward_lite_dense_if32of32wf32+0x1f4>
 8007bb2:	edd2 6a05 	vldr	s13, [r2, #20]
 8007bb6:	edd3 7a05 	vldr	s15, [r3, #20]
 8007bba:	ed93 6a04 	vldr	s12, [r3, #16]
 8007bbe:	ed93 5a06 	vldr	s10, [r3, #24]
 8007bc2:	edd2 5a06 	vldr	s11, [r2, #24]
 8007bc6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007bca:	edd2 6a04 	vldr	s13, [r2, #16]
 8007bce:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007bd2:	f1a1 0a08 	sub.w	sl, r1, #8
 8007bd6:	f1ba 0f03 	cmp.w	sl, #3
 8007bda:	ed93 6a07 	vldr	s12, [r3, #28]
 8007bde:	edd2 6a07 	vldr	s13, [r2, #28]
 8007be2:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007be6:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007bea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007bee:	d919      	bls.n	8007c24 <forward_lite_dense_if32of32wf32+0x1f4>
 8007bf0:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8007bf4:	edd2 7a09 	vldr	s15, [r2, #36]	@ 0x24
 8007bf8:	ed92 6a08 	vldr	s12, [r2, #32]
 8007bfc:	ed92 5a0a 	vldr	s10, [r2, #40]	@ 0x28
 8007c00:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8007c04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007c08:	edd3 6a08 	vldr	s13, [r3, #32]
 8007c0c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007c10:	ed92 6a0b 	vldr	s12, [r2, #44]	@ 0x2c
 8007c14:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8007c18:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007c1c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007c20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007c24:	0880      	lsrs	r0, r0, #2
 8007c26:	3001      	adds	r0, #1
 8007c28:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 8007c2c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8007c30:	f001 0103 	and.w	r1, r1, #3
 8007c34:	b1a9      	cbz	r1, 8007c62 <forward_lite_dense_if32of32wf32+0x232>
 8007c36:	edd3 6a00 	vldr	s13, [r3]
 8007c3a:	edd2 7a00 	vldr	s15, [r2]
 8007c3e:	3901      	subs	r1, #1
 8007c40:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007c44:	d00d      	beq.n	8007c62 <forward_lite_dense_if32of32wf32+0x232>
 8007c46:	edd3 6a01 	vldr	s13, [r3, #4]
 8007c4a:	edd2 7a01 	vldr	s15, [r2, #4]
 8007c4e:	2901      	cmp	r1, #1
 8007c50:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007c54:	d005      	beq.n	8007c62 <forward_lite_dense_if32of32wf32+0x232>
 8007c56:	edd2 6a02 	vldr	s13, [r2, #8]
 8007c5a:	edd3 7a02 	vldr	s15, [r3, #8]
 8007c5e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007c62:	444d      	add	r5, r9
 8007c64:	eca6 7a01 	vstmia	r6!, {s14}
 8007c68:	45b6      	cmp	lr, r6
 8007c6a:	f63f af09 	bhi.w	8007a80 <forward_lite_dense_if32of32wf32+0x50>
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	b99b      	cbnz	r3, 8007c9c <forward_lite_dense_if32of32wf32+0x26c>
 8007c74:	9b00      	ldr	r3, [sp, #0]
 8007c76:	9901      	ldr	r1, [sp, #4]
 8007c78:	693c      	ldr	r4, [r7, #16]
 8007c7a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007c7e:	4299      	cmp	r1, r3
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 8007c86:	ea4f 0682 	mov.w	r6, r2, lsl #2
 8007c8a:	f63f aee5 	bhi.w	8007a58 <forward_lite_dense_if32of32wf32+0x28>
 8007c8e:	b003      	add	sp, #12
 8007c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c94:	4621      	mov	r1, r4
 8007c96:	462a      	mov	r2, r5
 8007c98:	4643      	mov	r3, r8
 8007c9a:	e769      	b.n	8007b70 <forward_lite_dense_if32of32wf32+0x140>
 8007c9c:	2a00      	cmp	r2, #0
 8007c9e:	d0e9      	beq.n	8007c74 <forward_lite_dense_if32of32wf32+0x244>
 8007ca0:	9a00      	ldr	r2, [sp, #0]
 8007ca2:	ed93 7a00 	vldr	s14, [r3]
 8007ca6:	edd2 7a00 	vldr	s15, [r2]
 8007caa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007cae:	4613      	mov	r3, r2
 8007cb0:	edc2 7a00 	vstr	s15, [r2]
 8007cb4:	697a      	ldr	r2, [r7, #20]
 8007cb6:	2a01      	cmp	r2, #1
 8007cb8:	d9dc      	bls.n	8007c74 <forward_lite_dense_if32of32wf32+0x244>
 8007cba:	1d19      	adds	r1, r3, #4
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	ed91 7a00 	vldr	s14, [r1]
 8007cc4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007cc8:	edd2 7a00 	vldr	s15, [r2]
 8007ccc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	ece1 7a01 	vstmia	r1!, {s15}
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d8f0      	bhi.n	8007cbe <forward_lite_dense_if32of32wf32+0x28e>
 8007cdc:	e7ca      	b.n	8007c74 <forward_lite_dense_if32of32wf32+0x244>
 8007cde:	bf00      	nop
 8007ce0:	00000000 	.word	0x00000000

08007ce4 <forward_lite_dense_if32of32wf32_lut4>:
 8007ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce8:	b08d      	sub	sp, #52	@ 0x34
 8007cea:	4605      	mov	r5, r0
 8007cec:	9005      	str	r0, [sp, #20]
 8007cee:	920a      	str	r2, [sp, #40]	@ 0x28
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 8007cf6:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8007cf8:	fb02 f303 	mul.w	r3, r2, r3
 8007cfc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007d00:	460c      	mov	r4, r1
 8007d02:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8007d04:	9308      	str	r3, [sp, #32]
 8007d06:	b126      	cbz	r6, 8007d12 <forward_lite_dense_if32of32wf32_lut4+0x2e>
 8007d08:	2240      	movs	r2, #64	@ 0x40
 8007d0a:	4631      	mov	r1, r6
 8007d0c:	f000 fa76 	bl	80081fc <st_int8_copy>
 8007d10:	4630      	mov	r0, r6
 8007d12:	9b05      	ldr	r3, [sp, #20]
 8007d14:	9a08      	ldr	r2, [sp, #32]
 8007d16:	4293      	cmp	r3, r2
 8007d18:	f080 80f5 	bcs.w	8007f06 <forward_lite_dense_if32of32wf32_lut4+0x222>
 8007d1c:	08eb      	lsrs	r3, r5, #3
 8007d1e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007d20:	9301      	str	r3, [sp, #4]
 8007d22:	f005 0101 	and.w	r1, r5, #1
 8007d26:	eb04 1a43 	add.w	sl, r4, r3, lsl #5
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	0092      	lsls	r2, r2, #2
 8007d2e:	f025 0801 	bic.w	r8, r5, #1
 8007d32:	9102      	str	r1, [sp, #8]
 8007d34:	9304      	str	r3, [sp, #16]
 8007d36:	00a9      	lsls	r1, r5, #2
 8007d38:	9b05      	ldr	r3, [sp, #20]
 8007d3a:	9207      	str	r2, [sp, #28]
 8007d3c:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 8007d40:	9109      	str	r1, [sp, #36]	@ 0x24
 8007d42:	f104 0b20 	add.w	fp, r4, #32
 8007d46:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007d48:	9a07      	ldr	r2, [sp, #28]
 8007d4a:	eb03 0902 	add.w	r9, r3, r2
 8007d4e:	4599      	cmp	r9, r3
 8007d50:	f1ab 0220 	sub.w	r2, fp, #32
 8007d54:	9206      	str	r2, [sp, #24]
 8007d56:	f240 80d9 	bls.w	8007f0c <forward_lite_dense_if32of32wf32_lut4+0x228>
 8007d5a:	469e      	mov	lr, r3
 8007d5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d5e:	f108 33ff 	add.w	r3, r8, #4294967295
 8007d62:	9303      	str	r3, [sp, #12]
 8007d64:	9b01      	ldr	r3, [sp, #4]
 8007d66:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8007f30 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f000 80b2 	beq.w	8007ed4 <forward_lite_dense_if32of32wf32_lut4+0x1f0>
 8007d70:	9b04      	ldr	r3, [sp, #16]
 8007d72:	18d5      	adds	r5, r2, r3
 8007d74:	465b      	mov	r3, fp
 8007d76:	7814      	ldrb	r4, [r2, #0]
 8007d78:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8007d7c:	7851      	ldrb	r1, [r2, #1]
 8007d7e:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8007d82:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 8007d86:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 8007d8a:	ed13 5a04 	vldr	s10, [r3, #-16]
 8007d8e:	ed53 5a03 	vldr	s11, [r3, #-12]
 8007d92:	ed13 6a02 	vldr	s12, [r3, #-8]
 8007d96:	ed53 6a01 	vldr	s13, [r3, #-4]
 8007d9a:	f004 060f 	and.w	r6, r4, #15
 8007d9e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8007da2:	edd6 7a00 	vldr	s15, [r6]
 8007da6:	0924      	lsrs	r4, r4, #4
 8007da8:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8007dac:	ed94 3a00 	vldr	s6, [r4]
 8007db0:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8007db4:	090c      	lsrs	r4, r1, #4
 8007db6:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007dba:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8007dbe:	f001 010f 	and.w	r1, r1, #15
 8007dc2:	edd4 3a00 	vldr	s7, [r4]
 8007dc6:	7894      	ldrb	r4, [r2, #2]
 8007dc8:	eee3 7a84 	vfma.f32	s15, s7, s8
 8007dcc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007dd0:	0926      	lsrs	r6, r4, #4
 8007dd2:	ed91 4a00 	vldr	s8, [r1]
 8007dd6:	78d1      	ldrb	r1, [r2, #3]
 8007dd8:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007ddc:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8007de0:	f004 040f 	and.w	r4, r4, #15
 8007de4:	edd6 4a00 	vldr	s9, [r6]
 8007de8:	eee4 7a85 	vfma.f32	s15, s9, s10
 8007dec:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8007df0:	3204      	adds	r2, #4
 8007df2:	ed94 5a00 	vldr	s10, [r4]
 8007df6:	090c      	lsrs	r4, r1, #4
 8007df8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007dfc:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8007e00:	f001 010f 	and.w	r1, r1, #15
 8007e04:	edd4 5a00 	vldr	s11, [r4]
 8007e08:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007e0c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007e10:	42aa      	cmp	r2, r5
 8007e12:	ed91 6a00 	vldr	s12, [r1]
 8007e16:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007e1a:	f103 0320 	add.w	r3, r3, #32
 8007e1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007e22:	d1a8      	bne.n	8007d76 <forward_lite_dense_if32of32wf32_lut4+0x92>
 8007e24:	4656      	mov	r6, sl
 8007e26:	4546      	cmp	r6, r8
 8007e28:	d258      	bcs.n	8007edc <forward_lite_dense_if32of32wf32_lut4+0x1f8>
 8007e2a:	9b03      	ldr	r3, [sp, #12]
 8007e2c:	1b9c      	subs	r4, r3, r6
 8007e2e:	08e7      	lsrs	r7, r4, #3
 8007e30:	f106 0208 	add.w	r2, r6, #8
 8007e34:	1e69      	subs	r1, r5, #1
 8007e36:	eb05 04d4 	add.w	r4, r5, r4, lsr #3
 8007e3a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007e3e:	ed52 5a01 	vldr	s11, [r2, #-4]
 8007e42:	ed52 6a02 	vldr	s13, [r2, #-8]
 8007e46:	f003 0c0f 	and.w	ip, r3, #15
 8007e4a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8007e4e:	eddc 7a00 	vldr	s15, [ip]
 8007e52:	091b      	lsrs	r3, r3, #4
 8007e54:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007e58:	ed93 6a00 	vldr	s12, [r3]
 8007e5c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007e60:	42a1      	cmp	r1, r4
 8007e62:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007e66:	f102 0208 	add.w	r2, r2, #8
 8007e6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007e6e:	d1e4      	bne.n	8007e3a <forward_lite_dense_if32of32wf32_lut4+0x156>
 8007e70:	3701      	adds	r7, #1
 8007e72:	19ea      	adds	r2, r5, r7
 8007e74:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
 8007e78:	9b02      	ldr	r3, [sp, #8]
 8007e7a:	b30b      	cbz	r3, 8007ec0 <forward_lite_dense_if32of32wf32_lut4+0x1dc>
 8007e7c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007e80:	edd6 7a00 	vldr	s15, [r6]
 8007e84:	091b      	lsrs	r3, r3, #4
 8007e86:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007e8a:	edd3 6a00 	vldr	s13, [r3]
 8007e8e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007e92:	ecae 7a01 	vstmia	lr!, {s14}
 8007e96:	45f1      	cmp	r9, lr
 8007e98:	f63f af64 	bhi.w	8007d64 <forward_lite_dense_if32of32wf32_lut4+0x80>
 8007e9c:	9b05      	ldr	r3, [sp, #20]
 8007e9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ea0:	1899      	adds	r1, r3, r2
 8007ea2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007ea4:	b9e3      	cbnz	r3, 8007ee0 <forward_lite_dense_if32of32wf32_lut4+0x1fc>
 8007ea6:	9b08      	ldr	r3, [sp, #32]
 8007ea8:	428b      	cmp	r3, r1
 8007eaa:	d92c      	bls.n	8007f06 <forward_lite_dense_if32of32wf32_lut4+0x222>
 8007eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eae:	4498      	add	r8, r3
 8007eb0:	449a      	add	sl, r3
 8007eb2:	449b      	add	fp, r3
 8007eb4:	9b05      	ldr	r3, [sp, #20]
 8007eb6:	4599      	cmp	r9, r3
 8007eb8:	d92a      	bls.n	8007f10 <forward_lite_dense_if32of32wf32_lut4+0x22c>
 8007eba:	9105      	str	r1, [sp, #20]
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	e743      	b.n	8007d48 <forward_lite_dense_if32of32wf32_lut4+0x64>
 8007ec0:	ecae 7a01 	vstmia	lr!, {s14}
 8007ec4:	45f1      	cmp	r9, lr
 8007ec6:	d9e9      	bls.n	8007e9c <forward_lite_dense_if32of32wf32_lut4+0x1b8>
 8007ec8:	9b01      	ldr	r3, [sp, #4]
 8007eca:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8007f30 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f47f af4e 	bne.w	8007d70 <forward_lite_dense_if32of32wf32_lut4+0x8c>
 8007ed4:	9e06      	ldr	r6, [sp, #24]
 8007ed6:	4546      	cmp	r6, r8
 8007ed8:	4615      	mov	r5, r2
 8007eda:	d3a6      	bcc.n	8007e2a <forward_lite_dense_if32of32wf32_lut4+0x146>
 8007edc:	462a      	mov	r2, r5
 8007ede:	e7cb      	b.n	8007e78 <forward_lite_dense_if32of32wf32_lut4+0x194>
 8007ee0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d0df      	beq.n	8007ea6 <forward_lite_dense_if32of32wf32_lut4+0x1c2>
 8007ee6:	9b07      	ldr	r3, [sp, #28]
 8007ee8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007eea:	1acb      	subs	r3, r1, r3
 8007eec:	edd3 7a00 	vldr	s15, [r3]
 8007ef0:	ecb2 7a01 	vldmia	r2!, {s14}
 8007ef4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007ef8:	ece3 7a01 	vstmia	r3!, {s15}
 8007efc:	428b      	cmp	r3, r1
 8007efe:	d1f5      	bne.n	8007eec <forward_lite_dense_if32of32wf32_lut4+0x208>
 8007f00:	9b08      	ldr	r3, [sp, #32]
 8007f02:	428b      	cmp	r3, r1
 8007f04:	d8d2      	bhi.n	8007eac <forward_lite_dense_if32of32wf32_lut4+0x1c8>
 8007f06:	b00d      	add	sp, #52	@ 0x34
 8007f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	e7c8      	b.n	8007ea2 <forward_lite_dense_if32of32wf32_lut4+0x1be>
 8007f10:	9b07      	ldr	r3, [sp, #28]
 8007f12:	1acb      	subs	r3, r1, r3
 8007f14:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007f16:	461a      	mov	r2, r3
 8007f18:	ed92 7a00 	vldr	s14, [r2]
 8007f1c:	ecf0 7a01 	vldmia	r0!, {s15}
 8007f20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007f24:	ece2 7a01 	vstmia	r2!, {s15}
 8007f28:	428a      	cmp	r2, r1
 8007f2a:	d1f5      	bne.n	8007f18 <forward_lite_dense_if32of32wf32_lut4+0x234>
 8007f2c:	e7f2      	b.n	8007f14 <forward_lite_dense_if32of32wf32_lut4+0x230>
 8007f2e:	bf00      	nop
 8007f30:	00000000 	.word	0x00000000

08007f34 <forward_lite_dense_if32of32wf32_lut8>:
 8007f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f38:	b087      	sub	sp, #28
 8007f3a:	460f      	mov	r7, r1
 8007f3c:	9204      	str	r2, [sp, #16]
 8007f3e:	e9dd 1213 	ldrd	r1, r2, [sp, #76]	@ 0x4c
 8007f42:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007f44:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8007f46:	fb01 f202 	mul.w	r2, r1, r2
 8007f4a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007f4e:	4605      	mov	r5, r0
 8007f50:	9202      	str	r2, [sp, #8]
 8007f52:	b136      	cbz	r6, 8007f62 <forward_lite_dense_if32of32wf32_lut8+0x2e>
 8007f54:	4618      	mov	r0, r3
 8007f56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007f5a:	4631      	mov	r1, r6
 8007f5c:	f000 f94e 	bl	80081fc <st_int8_copy>
 8007f60:	4633      	mov	r3, r6
 8007f62:	9a02      	ldr	r2, [sp, #8]
 8007f64:	4295      	cmp	r5, r2
 8007f66:	f080 80f9 	bcs.w	800815c <forward_lite_dense_if32of32wf32_lut8+0x228>
 8007f6a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007f6c:	0092      	lsls	r2, r2, #2
 8007f6e:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8007f72:	9201      	str	r2, [sp, #4]
 8007f74:	9205      	str	r2, [sp, #20]
 8007f76:	462a      	mov	r2, r5
 8007f78:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 8007f7c:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 8007f80:	464d      	mov	r5, r9
 8007f82:	4691      	mov	r9, r2
 8007f84:	9a01      	ldr	r2, [sp, #4]
 8007f86:	eb09 0e02 	add.w	lr, r9, r2
 8007f8a:	00a1      	lsls	r1, r4, #2
 8007f8c:	3720      	adds	r7, #32
 8007f8e:	45ce      	cmp	lr, r9
 8007f90:	f004 0007 	and.w	r0, r4, #7
 8007f94:	9103      	str	r1, [sp, #12]
 8007f96:	f1a7 0b20 	sub.w	fp, r7, #32
 8007f9a:	f240 80c8 	bls.w	800812e <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 8007f9e:	9a04      	ldr	r2, [sp, #16]
 8007fa0:	46cc      	mov	ip, r9
 8007fa2:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 800818c <forward_lite_dense_if32of32wf32_lut8+0x258>
 8007fa6:	2d00      	cmp	r5, #0
 8007fa8:	f000 80dd 	beq.w	8008166 <forward_lite_dense_if32of32wf32_lut8+0x232>
 8007fac:	eb02 060a 	add.w	r6, r2, sl
 8007fb0:	4639      	mov	r1, r7
 8007fb2:	7854      	ldrb	r4, [r2, #1]
 8007fb4:	ed11 3a07 	vldr	s6, [r1, #-28]	@ 0xffffffe4
 8007fb8:	ed51 3a08 	vldr	s7, [r1, #-32]	@ 0xffffffe0
 8007fbc:	ed11 4a06 	vldr	s8, [r1, #-24]	@ 0xffffffe8
 8007fc0:	ed51 4a05 	vldr	s9, [r1, #-20]	@ 0xffffffec
 8007fc4:	ed11 5a04 	vldr	s10, [r1, #-16]
 8007fc8:	ed51 5a03 	vldr	s11, [r1, #-12]
 8007fcc:	ed11 6a02 	vldr	s12, [r1, #-8]
 8007fd0:	ed51 6a01 	vldr	s13, [r1, #-4]
 8007fd4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007fd8:	edd4 7a00 	vldr	s15, [r4]
 8007fdc:	7814      	ldrb	r4, [r2, #0]
 8007fde:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007fe2:	ee67 7a83 	vmul.f32	s15, s15, s6
 8007fe6:	ed94 3a00 	vldr	s6, [r4]
 8007fea:	7894      	ldrb	r4, [r2, #2]
 8007fec:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007ff0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007ff4:	3208      	adds	r2, #8
 8007ff6:	edd4 3a00 	vldr	s7, [r4]
 8007ffa:	f812 4c05 	ldrb.w	r4, [r2, #-5]
 8007ffe:	eee3 7a84 	vfma.f32	s15, s7, s8
 8008002:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008006:	3120      	adds	r1, #32
 8008008:	ed94 4a00 	vldr	s8, [r4]
 800800c:	f812 4c04 	ldrb.w	r4, [r2, #-4]
 8008010:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008014:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008018:	edd4 4a00 	vldr	s9, [r4]
 800801c:	f812 4c03 	ldrb.w	r4, [r2, #-3]
 8008020:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008024:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008028:	ed94 5a00 	vldr	s10, [r4]
 800802c:	f812 4c02 	ldrb.w	r4, [r2, #-2]
 8008030:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008034:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008038:	edd4 5a00 	vldr	s11, [r4]
 800803c:	f812 4c01 	ldrb.w	r4, [r2, #-1]
 8008040:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008044:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008048:	42b2      	cmp	r2, r6
 800804a:	ed94 6a00 	vldr	s12, [r4]
 800804e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008052:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008056:	d1ac      	bne.n	8007fb2 <forward_lite_dense_if32of32wf32_lut8+0x7e>
 8008058:	4642      	mov	r2, r8
 800805a:	2800      	cmp	r0, #0
 800805c:	f000 8081 	beq.w	8008162 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 8008060:	7831      	ldrb	r1, [r6, #0]
 8008062:	edd2 7a00 	vldr	s15, [r2]
 8008066:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800806a:	edd1 6a00 	vldr	s13, [r1]
 800806e:	2801      	cmp	r0, #1
 8008070:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008074:	d03f      	beq.n	80080f6 <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 8008076:	7871      	ldrb	r1, [r6, #1]
 8008078:	edd2 7a01 	vldr	s15, [r2, #4]
 800807c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8008080:	edd1 6a00 	vldr	s13, [r1]
 8008084:	2802      	cmp	r0, #2
 8008086:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800808a:	d034      	beq.n	80080f6 <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 800808c:	78b1      	ldrb	r1, [r6, #2]
 800808e:	edd2 7a02 	vldr	s15, [r2, #8]
 8008092:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8008096:	edd1 6a00 	vldr	s13, [r1]
 800809a:	2803      	cmp	r0, #3
 800809c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80080a0:	d029      	beq.n	80080f6 <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 80080a2:	78f1      	ldrb	r1, [r6, #3]
 80080a4:	edd2 6a03 	vldr	s13, [r2, #12]
 80080a8:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80080ac:	edd1 7a00 	vldr	s15, [r1]
 80080b0:	2804      	cmp	r0, #4
 80080b2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80080b6:	d01e      	beq.n	80080f6 <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 80080b8:	7931      	ldrb	r1, [r6, #4]
 80080ba:	edd2 6a04 	vldr	s13, [r2, #16]
 80080be:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80080c2:	edd1 7a00 	vldr	s15, [r1]
 80080c6:	2805      	cmp	r0, #5
 80080c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80080cc:	d013      	beq.n	80080f6 <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 80080ce:	7971      	ldrb	r1, [r6, #5]
 80080d0:	edd2 6a05 	vldr	s13, [r2, #20]
 80080d4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80080d8:	edd1 7a00 	vldr	s15, [r1]
 80080dc:	2806      	cmp	r0, #6
 80080de:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80080e2:	d008      	beq.n	80080f6 <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 80080e4:	edd2 7a06 	vldr	s15, [r2, #24]
 80080e8:	79b2      	ldrb	r2, [r6, #6]
 80080ea:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80080ee:	edd2 6a00 	vldr	s13, [r2]
 80080f2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80080f6:	1832      	adds	r2, r6, r0
 80080f8:	ecac 7a01 	vstmia	ip!, {s14}
 80080fc:	45e6      	cmp	lr, ip
 80080fe:	f63f af50 	bhi.w	8007fa2 <forward_lite_dense_if32of32wf32_lut8+0x6e>
 8008102:	9a05      	ldr	r2, [sp, #20]
 8008104:	eb09 0402 	add.w	r4, r9, r2
 8008108:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800810a:	b9a2      	cbnz	r2, 8008136 <forward_lite_dense_if32of32wf32_lut8+0x202>
 800810c:	9a02      	ldr	r2, [sp, #8]
 800810e:	42a2      	cmp	r2, r4
 8008110:	d924      	bls.n	800815c <forward_lite_dense_if32of32wf32_lut8+0x228>
 8008112:	9a03      	ldr	r2, [sp, #12]
 8008114:	45ce      	cmp	lr, r9
 8008116:	4490      	add	r8, r2
 8008118:	4417      	add	r7, r2
 800811a:	d927      	bls.n	800816c <forward_lite_dense_if32of32wf32_lut8+0x238>
 800811c:	9a01      	ldr	r2, [sp, #4]
 800811e:	46a1      	mov	r9, r4
 8008120:	eb09 0e02 	add.w	lr, r9, r2
 8008124:	45ce      	cmp	lr, r9
 8008126:	f1a7 0b20 	sub.w	fp, r7, #32
 800812a:	f63f af38 	bhi.w	8007f9e <forward_lite_dense_if32of32wf32_lut8+0x6a>
 800812e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008130:	464c      	mov	r4, r9
 8008132:	2a00      	cmp	r2, #0
 8008134:	d0ea      	beq.n	800810c <forward_lite_dense_if32of32wf32_lut8+0x1d8>
 8008136:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008138:	2a00      	cmp	r2, #0
 800813a:	d0e7      	beq.n	800810c <forward_lite_dense_if32of32wf32_lut8+0x1d8>
 800813c:	9a01      	ldr	r2, [sp, #4]
 800813e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008140:	1aa2      	subs	r2, r4, r2
 8008142:	edd2 7a00 	vldr	s15, [r2]
 8008146:	ecb1 7a01 	vldmia	r1!, {s14}
 800814a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800814e:	ece2 7a01 	vstmia	r2!, {s15}
 8008152:	4294      	cmp	r4, r2
 8008154:	d1f5      	bne.n	8008142 <forward_lite_dense_if32of32wf32_lut8+0x20e>
 8008156:	9a02      	ldr	r2, [sp, #8]
 8008158:	42a2      	cmp	r2, r4
 800815a:	d8da      	bhi.n	8008112 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 800815c:	b007      	add	sp, #28
 800815e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008162:	4632      	mov	r2, r6
 8008164:	e7c8      	b.n	80080f8 <forward_lite_dense_if32of32wf32_lut8+0x1c4>
 8008166:	4616      	mov	r6, r2
 8008168:	465a      	mov	r2, fp
 800816a:	e776      	b.n	800805a <forward_lite_dense_if32of32wf32_lut8+0x126>
 800816c:	9b01      	ldr	r3, [sp, #4]
 800816e:	1ae3      	subs	r3, r4, r3
 8008170:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008172:	461a      	mov	r2, r3
 8008174:	ed92 7a00 	vldr	s14, [r2]
 8008178:	ecf1 7a01 	vldmia	r1!, {s15}
 800817c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008180:	ece2 7a01 	vstmia	r2!, {s15}
 8008184:	42a2      	cmp	r2, r4
 8008186:	d1f5      	bne.n	8008174 <forward_lite_dense_if32of32wf32_lut8+0x240>
 8008188:	e7f2      	b.n	8008170 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800818a:	bf00      	nop
 800818c:	00000000 	.word	0x00000000

08008190 <forward_lite_nl_softmax_if32of32>:
 8008190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008194:	fbb2 f2f3 	udiv	r2, r2, r3
 8008198:	b083      	sub	sp, #12
 800819a:	469b      	mov	fp, r3
 800819c:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800819e:	fbb2 f3f7 	udiv	r3, r2, r7
 80081a2:	42ba      	cmp	r2, r7
 80081a4:	9300      	str	r3, [sp, #0]
 80081a6:	d326      	bcc.n	80081f6 <forward_lite_nl_softmax_if32of32+0x66>
 80081a8:	fb07 f30b 	mul.w	r3, r7, fp
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	9301      	str	r3, [sp, #4]
 80081b0:	f1bb 0f00 	cmp.w	fp, #0
 80081b4:	d01f      	beq.n	80081f6 <forward_lite_nl_softmax_if32of32+0x66>
 80081b6:	970c      	str	r7, [sp, #48]	@ 0x30
 80081b8:	465f      	mov	r7, fp
 80081ba:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 80081be:	4680      	mov	r8, r0
 80081c0:	4689      	mov	r9, r1
 80081c2:	f04f 0a00 	mov.w	sl, #0
 80081c6:	464e      	mov	r6, r9
 80081c8:	4645      	mov	r5, r8
 80081ca:	2400      	movs	r4, #0
 80081cc:	4631      	mov	r1, r6
 80081ce:	4628      	mov	r0, r5
 80081d0:	463b      	mov	r3, r7
 80081d2:	3401      	adds	r4, #1
 80081d4:	465a      	mov	r2, fp
 80081d6:	f7ff fb3b 	bl	8007850 <forward_lite_nl_softmax_if32of32_kernel>
 80081da:	42a7      	cmp	r7, r4
 80081dc:	f106 0604 	add.w	r6, r6, #4
 80081e0:	f105 0504 	add.w	r5, r5, #4
 80081e4:	d1f2      	bne.n	80081cc <forward_lite_nl_softmax_if32of32+0x3c>
 80081e6:	9b01      	ldr	r3, [sp, #4]
 80081e8:	4499      	add	r9, r3
 80081ea:	4498      	add	r8, r3
 80081ec:	9b00      	ldr	r3, [sp, #0]
 80081ee:	f10a 0a01 	add.w	sl, sl, #1
 80081f2:	4553      	cmp	r3, sl
 80081f4:	d8e7      	bhi.n	80081c6 <forward_lite_nl_softmax_if32of32+0x36>
 80081f6:	b003      	add	sp, #12
 80081f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080081fc <st_int8_copy>:
 80081fc:	4288      	cmp	r0, r1
 80081fe:	d022      	beq.n	8008246 <st_int8_copy+0x4a>
 8008200:	b30a      	cbz	r2, 8008246 <st_int8_copy+0x4a>
 8008202:	4288      	cmp	r0, r1
 8008204:	d312      	bcc.n	800822c <st_int8_copy+0x30>
 8008206:	2a03      	cmp	r2, #3
 8008208:	d81e      	bhi.n	8008248 <st_int8_copy+0x4c>
 800820a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800820e:	f801 3b01 	strb.w	r3, [r1], #1
 8008212:	2a01      	cmp	r2, #1
 8008214:	d017      	beq.n	8008246 <st_int8_copy+0x4a>
 8008216:	f810 3b01 	ldrb.w	r3, [r0], #1
 800821a:	f801 3b01 	strb.w	r3, [r1], #1
 800821e:	2a02      	cmp	r2, #2
 8008220:	d011      	beq.n	8008246 <st_int8_copy+0x4a>
 8008222:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008226:	f801 3b01 	strb.w	r3, [r1], #1
 800822a:	4770      	bx	lr
 800822c:	1883      	adds	r3, r0, r2
 800822e:	4299      	cmp	r1, r3
 8008230:	d2e9      	bcs.n	8008206 <st_int8_copy+0xa>
 8008232:	4298      	cmp	r0, r3
 8008234:	440a      	add	r2, r1
 8008236:	d206      	bcs.n	8008246 <st_int8_copy+0x4a>
 8008238:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800823c:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8008240:	4298      	cmp	r0, r3
 8008242:	d1f9      	bne.n	8008238 <st_int8_copy+0x3c>
 8008244:	4770      	bx	lr
 8008246:	4770      	bx	lr
 8008248:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800824c:	f001 0403 	and.w	r4, r1, #3
 8008250:	f1c4 0304 	rsb	r3, r4, #4
 8008254:	f000 0e03 	and.w	lr, r0, #3
 8008258:	eba2 0c03 	sub.w	ip, r2, r3
 800825c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008260:	f801 3b01 	strb.w	r3, [r1], #1
 8008264:	2c03      	cmp	r4, #3
 8008266:	f1c4 0202 	rsb	r2, r4, #2
 800826a:	d00e      	beq.n	800828a <st_int8_copy+0x8e>
 800826c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008270:	f801 3b01 	strb.w	r3, [r1], #1
 8008274:	2a00      	cmp	r2, #0
 8008276:	dd08      	ble.n	800828a <st_int8_copy+0x8e>
 8008278:	f810 3b01 	ldrb.w	r3, [r0], #1
 800827c:	f801 3b01 	strb.w	r3, [r1], #1
 8008280:	b91c      	cbnz	r4, 800828a <st_int8_copy+0x8e>
 8008282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008286:	f801 3b01 	strb.w	r3, [r1], #1
 800828a:	4574      	cmp	r4, lr
 800828c:	d02b      	beq.n	80082e6 <st_int8_copy+0xea>
 800828e:	ea4f 131c 	mov.w	r3, ip, lsr #4
 8008292:	1e5a      	subs	r2, r3, #1
 8008294:	b153      	cbz	r3, 80082ac <st_int8_copy+0xb0>
 8008296:	f850 3b04 	ldr.w	r3, [r0], #4
 800829a:	f850 4b04 	ldr.w	r4, [r0], #4
 800829e:	f850 5b04 	ldr.w	r5, [r0], #4
 80082a2:	f850 6b04 	ldr.w	r6, [r0], #4
 80082a6:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80082a8:	3a01      	subs	r2, #1
 80082aa:	d2f4      	bcs.n	8008296 <st_int8_copy+0x9a>
 80082ac:	f01c 0f08 	tst.w	ip, #8
 80082b0:	d004      	beq.n	80082bc <st_int8_copy+0xc0>
 80082b2:	f850 3b04 	ldr.w	r3, [r0], #4
 80082b6:	f850 4b04 	ldr.w	r4, [r0], #4
 80082ba:	c118      	stmia	r1!, {r3, r4}
 80082bc:	f01c 0f04 	tst.w	ip, #4
 80082c0:	d003      	beq.n	80082ca <st_int8_copy+0xce>
 80082c2:	f850 3b04 	ldr.w	r3, [r0], #4
 80082c6:	f841 3b04 	str.w	r3, [r1], #4
 80082ca:	f01c 0f02 	tst.w	ip, #2
 80082ce:	d003      	beq.n	80082d8 <st_int8_copy+0xdc>
 80082d0:	f830 3b02 	ldrh.w	r3, [r0], #2
 80082d4:	f821 3b02 	strh.w	r3, [r1], #2
 80082d8:	f01c 0f01 	tst.w	ip, #1
 80082dc:	d001      	beq.n	80082e2 <st_int8_copy+0xe6>
 80082de:	7803      	ldrb	r3, [r0, #0]
 80082e0:	700b      	strb	r3, [r1, #0]
 80082e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082e6:	ea4f 139c 	mov.w	r3, ip, lsr #6
 80082ea:	f103 39ff 	add.w	r9, r3, #4294967295
 80082ee:	b183      	cbz	r3, 8008312 <st_int8_copy+0x116>
 80082f0:	4688      	mov	r8, r1
 80082f2:	4686      	mov	lr, r0
 80082f4:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80082f8:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80082fc:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008300:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008304:	f109 39ff 	add.w	r9, r9, #4294967295
 8008308:	f1b9 3fff 	cmp.w	r9, #4294967295
 800830c:	4641      	mov	r1, r8
 800830e:	4670      	mov	r0, lr
 8008310:	d1ee      	bne.n	80082f0 <st_int8_copy+0xf4>
 8008312:	f01c 0f20 	tst.w	ip, #32
 8008316:	d007      	beq.n	8008328 <st_int8_copy+0x12c>
 8008318:	4688      	mov	r8, r1
 800831a:	4686      	mov	lr, r0
 800831c:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008320:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008324:	4641      	mov	r1, r8
 8008326:	4670      	mov	r0, lr
 8008328:	f01c 0f10 	tst.w	ip, #16
 800832c:	d001      	beq.n	8008332 <st_int8_copy+0x136>
 800832e:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8008330:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8008332:	f01c 0f08 	tst.w	ip, #8
 8008336:	d0c1      	beq.n	80082bc <st_int8_copy+0xc0>
 8008338:	c818      	ldmia	r0!, {r3, r4}
 800833a:	c118      	stmia	r1!, {r3, r4}
 800833c:	e7be      	b.n	80082bc <st_int8_copy+0xc0>
 800833e:	bf00      	nop

08008340 <ai_array_to_buffer_fmt>:
 8008340:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8008344:	2b02      	cmp	r3, #2
 8008346:	d055      	beq.n	80083f4 <ai_array_to_buffer_fmt+0xb4>
 8008348:	4a2d      	ldr	r2, [pc, #180]	@ (8008400 <ai_array_to_buffer_fmt+0xc0>)
 800834a:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800834e:	4293      	cmp	r3, r2
 8008350:	d010      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 8008352:	dc21      	bgt.n	8008398 <ai_array_to_buffer_fmt+0x58>
 8008354:	4a2b      	ldr	r2, [pc, #172]	@ (8008404 <ai_array_to_buffer_fmt+0xc4>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d00c      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 800835a:	dd0f      	ble.n	800837c <ai_array_to_buffer_fmt+0x3c>
 800835c:	4a2a      	ldr	r2, [pc, #168]	@ (8008408 <ai_array_to_buffer_fmt+0xc8>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d008      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 8008362:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8008366:	4293      	cmp	r3, r2
 8008368:	d004      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 800836a:	4a28      	ldr	r2, [pc, #160]	@ (800840c <ai_array_to_buffer_fmt+0xcc>)
 800836c:	4293      	cmp	r3, r2
 800836e:	bf0c      	ite	eq
 8008370:	4613      	moveq	r3, r2
 8008372:	2340      	movne	r3, #64	@ 0x40
 8008374:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8008378:	4318      	orrs	r0, r3
 800837a:	4770      	bx	lr
 800837c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8008380:	4293      	cmp	r3, r2
 8008382:	d0f7      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 8008384:	dd2c      	ble.n	80083e0 <ai_array_to_buffer_fmt+0xa0>
 8008386:	4a22      	ldr	r2, [pc, #136]	@ (8008410 <ai_array_to_buffer_fmt+0xd0>)
 8008388:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800838c:	4293      	cmp	r3, r2
 800838e:	bf0c      	ite	eq
 8008390:	4613      	moveq	r3, r2
 8008392:	2340      	movne	r3, #64	@ 0x40
 8008394:	4318      	orrs	r0, r3
 8008396:	4770      	bx	lr
 8008398:	4a1e      	ldr	r2, [pc, #120]	@ (8008414 <ai_array_to_buffer_fmt+0xd4>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d0ea      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 800839e:	dd10      	ble.n	80083c2 <ai_array_to_buffer_fmt+0x82>
 80083a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008418 <ai_array_to_buffer_fmt+0xd8>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d0e6      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 80083a6:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d0e2      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 80083ae:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 80083b2:	4293      	cmp	r3, r2
 80083b4:	bf0c      	ite	eq
 80083b6:	4613      	moveq	r3, r2
 80083b8:	2340      	movne	r3, #64	@ 0x40
 80083ba:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80083be:	4318      	orrs	r0, r3
 80083c0:	4770      	bx	lr
 80083c2:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d0d4      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 80083ca:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d0d0      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 80083d2:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80083d6:	4293      	cmp	r3, r2
 80083d8:	bf0c      	ite	eq
 80083da:	4613      	moveq	r3, r2
 80083dc:	2340      	movne	r3, #64	@ 0x40
 80083de:	e7c9      	b.n	8008374 <ai_array_to_buffer_fmt+0x34>
 80083e0:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d0c5      	beq.n	8008374 <ai_array_to_buffer_fmt+0x34>
 80083e8:	3280      	adds	r2, #128	@ 0x80
 80083ea:	4293      	cmp	r3, r2
 80083ec:	bf0c      	ite	eq
 80083ee:	4613      	moveq	r3, r2
 80083f0:	2340      	movne	r3, #64	@ 0x40
 80083f2:	e7bf      	b.n	8008374 <ai_array_to_buffer_fmt+0x34>
 80083f4:	4b09      	ldr	r3, [pc, #36]	@ (800841c <ai_array_to_buffer_fmt+0xdc>)
 80083f6:	4003      	ands	r3, r0
 80083f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80083fc:	e7ba      	b.n	8008374 <ai_array_to_buffer_fmt+0x34>
 80083fe:	bf00      	nop
 8008400:	00821040 	.word	0x00821040
 8008404:	00040840 	.word	0x00040840
 8008408:	00041040 	.word	0x00041040
 800840c:	0004084f 	.word	0x0004084f
 8008410:	00040447 	.word	0x00040447
 8008414:	00840447 	.word	0x00840447
 8008418:	0084084f 	.word	0x0084084f
 800841c:	00803fff 	.word	0x00803fff

08008420 <ai_array_get_data_byte_size>:
 8008420:	b169      	cbz	r1, 800843e <ai_array_get_data_byte_size+0x1e>
 8008422:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8008426:	fb03 f101 	mul.w	r1, r3, r1
 800842a:	1dcb      	adds	r3, r1, #7
 800842c:	f023 0307 	bic.w	r3, r3, #7
 8008430:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8008434:	fa23 f000 	lsr.w	r0, r3, r0
 8008438:	3007      	adds	r0, #7
 800843a:	08c0      	lsrs	r0, r0, #3
 800843c:	4770      	bx	lr
 800843e:	4608      	mov	r0, r1
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop

08008444 <ai_version_get>:
 8008444:	0212      	lsls	r2, r2, #8
 8008446:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800844a:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800844e:	4770      	bx	lr

08008450 <get_tensor_byte_size>:
 8008450:	b410      	push	{r4}
 8008452:	6983      	ldr	r3, [r0, #24]
 8008454:	68c4      	ldr	r4, [r0, #12]
 8008456:	6941      	ldr	r1, [r0, #20]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68e0      	ldr	r0, [r4, #12]
 800845c:	4a07      	ldr	r2, [pc, #28]	@ (800847c <get_tensor_byte_size+0x2c>)
 800845e:	68c9      	ldr	r1, [r1, #12]
 8008460:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008464:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8008468:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800846c:	fb01 f000 	mul.w	r0, r1, r0
 8008470:	4293      	cmp	r3, r2
 8008472:	bf04      	itt	eq
 8008474:	3007      	addeq	r0, #7
 8008476:	08c0      	lsreq	r0, r0, #3
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	000400c0 	.word	0x000400c0

08008480 <sbrk_aligned>:
 8008480:	b570      	push	{r4, r5, r6, lr}
 8008482:	4e0f      	ldr	r6, [pc, #60]	@ (80084c0 <sbrk_aligned+0x40>)
 8008484:	460c      	mov	r4, r1
 8008486:	6831      	ldr	r1, [r6, #0]
 8008488:	4605      	mov	r5, r0
 800848a:	b911      	cbnz	r1, 8008492 <sbrk_aligned+0x12>
 800848c:	f000 faec 	bl	8008a68 <_sbrk_r>
 8008490:	6030      	str	r0, [r6, #0]
 8008492:	4621      	mov	r1, r4
 8008494:	4628      	mov	r0, r5
 8008496:	f000 fae7 	bl	8008a68 <_sbrk_r>
 800849a:	1c43      	adds	r3, r0, #1
 800849c:	d103      	bne.n	80084a6 <sbrk_aligned+0x26>
 800849e:	f04f 34ff 	mov.w	r4, #4294967295
 80084a2:	4620      	mov	r0, r4
 80084a4:	bd70      	pop	{r4, r5, r6, pc}
 80084a6:	1cc4      	adds	r4, r0, #3
 80084a8:	f024 0403 	bic.w	r4, r4, #3
 80084ac:	42a0      	cmp	r0, r4
 80084ae:	d0f8      	beq.n	80084a2 <sbrk_aligned+0x22>
 80084b0:	1a21      	subs	r1, r4, r0
 80084b2:	4628      	mov	r0, r5
 80084b4:	f000 fad8 	bl	8008a68 <_sbrk_r>
 80084b8:	3001      	adds	r0, #1
 80084ba:	d1f2      	bne.n	80084a2 <sbrk_aligned+0x22>
 80084bc:	e7ef      	b.n	800849e <sbrk_aligned+0x1e>
 80084be:	bf00      	nop
 80084c0:	20000cc0 	.word	0x20000cc0

080084c4 <_malloc_r>:
 80084c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084c8:	1ccd      	adds	r5, r1, #3
 80084ca:	f025 0503 	bic.w	r5, r5, #3
 80084ce:	3508      	adds	r5, #8
 80084d0:	2d0c      	cmp	r5, #12
 80084d2:	bf38      	it	cc
 80084d4:	250c      	movcc	r5, #12
 80084d6:	2d00      	cmp	r5, #0
 80084d8:	4606      	mov	r6, r0
 80084da:	db01      	blt.n	80084e0 <_malloc_r+0x1c>
 80084dc:	42a9      	cmp	r1, r5
 80084de:	d904      	bls.n	80084ea <_malloc_r+0x26>
 80084e0:	230c      	movs	r3, #12
 80084e2:	6033      	str	r3, [r6, #0]
 80084e4:	2000      	movs	r0, #0
 80084e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085c0 <_malloc_r+0xfc>
 80084ee:	f000 f869 	bl	80085c4 <__malloc_lock>
 80084f2:	f8d8 3000 	ldr.w	r3, [r8]
 80084f6:	461c      	mov	r4, r3
 80084f8:	bb44      	cbnz	r4, 800854c <_malloc_r+0x88>
 80084fa:	4629      	mov	r1, r5
 80084fc:	4630      	mov	r0, r6
 80084fe:	f7ff ffbf 	bl	8008480 <sbrk_aligned>
 8008502:	1c43      	adds	r3, r0, #1
 8008504:	4604      	mov	r4, r0
 8008506:	d158      	bne.n	80085ba <_malloc_r+0xf6>
 8008508:	f8d8 4000 	ldr.w	r4, [r8]
 800850c:	4627      	mov	r7, r4
 800850e:	2f00      	cmp	r7, #0
 8008510:	d143      	bne.n	800859a <_malloc_r+0xd6>
 8008512:	2c00      	cmp	r4, #0
 8008514:	d04b      	beq.n	80085ae <_malloc_r+0xea>
 8008516:	6823      	ldr	r3, [r4, #0]
 8008518:	4639      	mov	r1, r7
 800851a:	4630      	mov	r0, r6
 800851c:	eb04 0903 	add.w	r9, r4, r3
 8008520:	f000 faa2 	bl	8008a68 <_sbrk_r>
 8008524:	4581      	cmp	r9, r0
 8008526:	d142      	bne.n	80085ae <_malloc_r+0xea>
 8008528:	6821      	ldr	r1, [r4, #0]
 800852a:	1a6d      	subs	r5, r5, r1
 800852c:	4629      	mov	r1, r5
 800852e:	4630      	mov	r0, r6
 8008530:	f7ff ffa6 	bl	8008480 <sbrk_aligned>
 8008534:	3001      	adds	r0, #1
 8008536:	d03a      	beq.n	80085ae <_malloc_r+0xea>
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	442b      	add	r3, r5
 800853c:	6023      	str	r3, [r4, #0]
 800853e:	f8d8 3000 	ldr.w	r3, [r8]
 8008542:	685a      	ldr	r2, [r3, #4]
 8008544:	bb62      	cbnz	r2, 80085a0 <_malloc_r+0xdc>
 8008546:	f8c8 7000 	str.w	r7, [r8]
 800854a:	e00f      	b.n	800856c <_malloc_r+0xa8>
 800854c:	6822      	ldr	r2, [r4, #0]
 800854e:	1b52      	subs	r2, r2, r5
 8008550:	d420      	bmi.n	8008594 <_malloc_r+0xd0>
 8008552:	2a0b      	cmp	r2, #11
 8008554:	d917      	bls.n	8008586 <_malloc_r+0xc2>
 8008556:	1961      	adds	r1, r4, r5
 8008558:	42a3      	cmp	r3, r4
 800855a:	6025      	str	r5, [r4, #0]
 800855c:	bf18      	it	ne
 800855e:	6059      	strne	r1, [r3, #4]
 8008560:	6863      	ldr	r3, [r4, #4]
 8008562:	bf08      	it	eq
 8008564:	f8c8 1000 	streq.w	r1, [r8]
 8008568:	5162      	str	r2, [r4, r5]
 800856a:	604b      	str	r3, [r1, #4]
 800856c:	4630      	mov	r0, r6
 800856e:	f000 f82f 	bl	80085d0 <__malloc_unlock>
 8008572:	f104 000b 	add.w	r0, r4, #11
 8008576:	1d23      	adds	r3, r4, #4
 8008578:	f020 0007 	bic.w	r0, r0, #7
 800857c:	1ac2      	subs	r2, r0, r3
 800857e:	bf1c      	itt	ne
 8008580:	1a1b      	subne	r3, r3, r0
 8008582:	50a3      	strne	r3, [r4, r2]
 8008584:	e7af      	b.n	80084e6 <_malloc_r+0x22>
 8008586:	6862      	ldr	r2, [r4, #4]
 8008588:	42a3      	cmp	r3, r4
 800858a:	bf0c      	ite	eq
 800858c:	f8c8 2000 	streq.w	r2, [r8]
 8008590:	605a      	strne	r2, [r3, #4]
 8008592:	e7eb      	b.n	800856c <_malloc_r+0xa8>
 8008594:	4623      	mov	r3, r4
 8008596:	6864      	ldr	r4, [r4, #4]
 8008598:	e7ae      	b.n	80084f8 <_malloc_r+0x34>
 800859a:	463c      	mov	r4, r7
 800859c:	687f      	ldr	r7, [r7, #4]
 800859e:	e7b6      	b.n	800850e <_malloc_r+0x4a>
 80085a0:	461a      	mov	r2, r3
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	42a3      	cmp	r3, r4
 80085a6:	d1fb      	bne.n	80085a0 <_malloc_r+0xdc>
 80085a8:	2300      	movs	r3, #0
 80085aa:	6053      	str	r3, [r2, #4]
 80085ac:	e7de      	b.n	800856c <_malloc_r+0xa8>
 80085ae:	230c      	movs	r3, #12
 80085b0:	6033      	str	r3, [r6, #0]
 80085b2:	4630      	mov	r0, r6
 80085b4:	f000 f80c 	bl	80085d0 <__malloc_unlock>
 80085b8:	e794      	b.n	80084e4 <_malloc_r+0x20>
 80085ba:	6005      	str	r5, [r0, #0]
 80085bc:	e7d6      	b.n	800856c <_malloc_r+0xa8>
 80085be:	bf00      	nop
 80085c0:	20000cc4 	.word	0x20000cc4

080085c4 <__malloc_lock>:
 80085c4:	4801      	ldr	r0, [pc, #4]	@ (80085cc <__malloc_lock+0x8>)
 80085c6:	f000 ba9c 	b.w	8008b02 <__retarget_lock_acquire_recursive>
 80085ca:	bf00      	nop
 80085cc:	20000e08 	.word	0x20000e08

080085d0 <__malloc_unlock>:
 80085d0:	4801      	ldr	r0, [pc, #4]	@ (80085d8 <__malloc_unlock+0x8>)
 80085d2:	f000 ba97 	b.w	8008b04 <__retarget_lock_release_recursive>
 80085d6:	bf00      	nop
 80085d8:	20000e08 	.word	0x20000e08

080085dc <std>:
 80085dc:	2300      	movs	r3, #0
 80085de:	b510      	push	{r4, lr}
 80085e0:	4604      	mov	r4, r0
 80085e2:	e9c0 3300 	strd	r3, r3, [r0]
 80085e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80085ea:	6083      	str	r3, [r0, #8]
 80085ec:	8181      	strh	r1, [r0, #12]
 80085ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80085f0:	81c2      	strh	r2, [r0, #14]
 80085f2:	6183      	str	r3, [r0, #24]
 80085f4:	4619      	mov	r1, r3
 80085f6:	2208      	movs	r2, #8
 80085f8:	305c      	adds	r0, #92	@ 0x5c
 80085fa:	f000 f9f9 	bl	80089f0 <memset>
 80085fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008634 <std+0x58>)
 8008600:	6263      	str	r3, [r4, #36]	@ 0x24
 8008602:	4b0d      	ldr	r3, [pc, #52]	@ (8008638 <std+0x5c>)
 8008604:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008606:	4b0d      	ldr	r3, [pc, #52]	@ (800863c <std+0x60>)
 8008608:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800860a:	4b0d      	ldr	r3, [pc, #52]	@ (8008640 <std+0x64>)
 800860c:	6323      	str	r3, [r4, #48]	@ 0x30
 800860e:	4b0d      	ldr	r3, [pc, #52]	@ (8008644 <std+0x68>)
 8008610:	6224      	str	r4, [r4, #32]
 8008612:	429c      	cmp	r4, r3
 8008614:	d006      	beq.n	8008624 <std+0x48>
 8008616:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800861a:	4294      	cmp	r4, r2
 800861c:	d002      	beq.n	8008624 <std+0x48>
 800861e:	33d0      	adds	r3, #208	@ 0xd0
 8008620:	429c      	cmp	r4, r3
 8008622:	d105      	bne.n	8008630 <std+0x54>
 8008624:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800862c:	f000 ba68 	b.w	8008b00 <__retarget_lock_init_recursive>
 8008630:	bd10      	pop	{r4, pc}
 8008632:	bf00      	nop
 8008634:	08008841 	.word	0x08008841
 8008638:	08008863 	.word	0x08008863
 800863c:	0800889b 	.word	0x0800889b
 8008640:	080088bf 	.word	0x080088bf
 8008644:	20000cc8 	.word	0x20000cc8

08008648 <stdio_exit_handler>:
 8008648:	4a02      	ldr	r2, [pc, #8]	@ (8008654 <stdio_exit_handler+0xc>)
 800864a:	4903      	ldr	r1, [pc, #12]	@ (8008658 <stdio_exit_handler+0x10>)
 800864c:	4803      	ldr	r0, [pc, #12]	@ (800865c <stdio_exit_handler+0x14>)
 800864e:	f000 b869 	b.w	8008724 <_fwalk_sglue>
 8008652:	bf00      	nop
 8008654:	20000740 	.word	0x20000740
 8008658:	08009245 	.word	0x08009245
 800865c:	20000750 	.word	0x20000750

08008660 <cleanup_stdio>:
 8008660:	6841      	ldr	r1, [r0, #4]
 8008662:	4b0c      	ldr	r3, [pc, #48]	@ (8008694 <cleanup_stdio+0x34>)
 8008664:	4299      	cmp	r1, r3
 8008666:	b510      	push	{r4, lr}
 8008668:	4604      	mov	r4, r0
 800866a:	d001      	beq.n	8008670 <cleanup_stdio+0x10>
 800866c:	f000 fdea 	bl	8009244 <_fflush_r>
 8008670:	68a1      	ldr	r1, [r4, #8]
 8008672:	4b09      	ldr	r3, [pc, #36]	@ (8008698 <cleanup_stdio+0x38>)
 8008674:	4299      	cmp	r1, r3
 8008676:	d002      	beq.n	800867e <cleanup_stdio+0x1e>
 8008678:	4620      	mov	r0, r4
 800867a:	f000 fde3 	bl	8009244 <_fflush_r>
 800867e:	68e1      	ldr	r1, [r4, #12]
 8008680:	4b06      	ldr	r3, [pc, #24]	@ (800869c <cleanup_stdio+0x3c>)
 8008682:	4299      	cmp	r1, r3
 8008684:	d004      	beq.n	8008690 <cleanup_stdio+0x30>
 8008686:	4620      	mov	r0, r4
 8008688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800868c:	f000 bdda 	b.w	8009244 <_fflush_r>
 8008690:	bd10      	pop	{r4, pc}
 8008692:	bf00      	nop
 8008694:	20000cc8 	.word	0x20000cc8
 8008698:	20000d30 	.word	0x20000d30
 800869c:	20000d98 	.word	0x20000d98

080086a0 <global_stdio_init.part.0>:
 80086a0:	b510      	push	{r4, lr}
 80086a2:	4b0b      	ldr	r3, [pc, #44]	@ (80086d0 <global_stdio_init.part.0+0x30>)
 80086a4:	4c0b      	ldr	r4, [pc, #44]	@ (80086d4 <global_stdio_init.part.0+0x34>)
 80086a6:	4a0c      	ldr	r2, [pc, #48]	@ (80086d8 <global_stdio_init.part.0+0x38>)
 80086a8:	601a      	str	r2, [r3, #0]
 80086aa:	4620      	mov	r0, r4
 80086ac:	2200      	movs	r2, #0
 80086ae:	2104      	movs	r1, #4
 80086b0:	f7ff ff94 	bl	80085dc <std>
 80086b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80086b8:	2201      	movs	r2, #1
 80086ba:	2109      	movs	r1, #9
 80086bc:	f7ff ff8e 	bl	80085dc <std>
 80086c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80086c4:	2202      	movs	r2, #2
 80086c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086ca:	2112      	movs	r1, #18
 80086cc:	f7ff bf86 	b.w	80085dc <std>
 80086d0:	20000e00 	.word	0x20000e00
 80086d4:	20000cc8 	.word	0x20000cc8
 80086d8:	08008649 	.word	0x08008649

080086dc <__sfp_lock_acquire>:
 80086dc:	4801      	ldr	r0, [pc, #4]	@ (80086e4 <__sfp_lock_acquire+0x8>)
 80086de:	f000 ba10 	b.w	8008b02 <__retarget_lock_acquire_recursive>
 80086e2:	bf00      	nop
 80086e4:	20000e09 	.word	0x20000e09

080086e8 <__sfp_lock_release>:
 80086e8:	4801      	ldr	r0, [pc, #4]	@ (80086f0 <__sfp_lock_release+0x8>)
 80086ea:	f000 ba0b 	b.w	8008b04 <__retarget_lock_release_recursive>
 80086ee:	bf00      	nop
 80086f0:	20000e09 	.word	0x20000e09

080086f4 <__sinit>:
 80086f4:	b510      	push	{r4, lr}
 80086f6:	4604      	mov	r4, r0
 80086f8:	f7ff fff0 	bl	80086dc <__sfp_lock_acquire>
 80086fc:	6a23      	ldr	r3, [r4, #32]
 80086fe:	b11b      	cbz	r3, 8008708 <__sinit+0x14>
 8008700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008704:	f7ff bff0 	b.w	80086e8 <__sfp_lock_release>
 8008708:	4b04      	ldr	r3, [pc, #16]	@ (800871c <__sinit+0x28>)
 800870a:	6223      	str	r3, [r4, #32]
 800870c:	4b04      	ldr	r3, [pc, #16]	@ (8008720 <__sinit+0x2c>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1f5      	bne.n	8008700 <__sinit+0xc>
 8008714:	f7ff ffc4 	bl	80086a0 <global_stdio_init.part.0>
 8008718:	e7f2      	b.n	8008700 <__sinit+0xc>
 800871a:	bf00      	nop
 800871c:	08008661 	.word	0x08008661
 8008720:	20000e00 	.word	0x20000e00

08008724 <_fwalk_sglue>:
 8008724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008728:	4607      	mov	r7, r0
 800872a:	4688      	mov	r8, r1
 800872c:	4614      	mov	r4, r2
 800872e:	2600      	movs	r6, #0
 8008730:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008734:	f1b9 0901 	subs.w	r9, r9, #1
 8008738:	d505      	bpl.n	8008746 <_fwalk_sglue+0x22>
 800873a:	6824      	ldr	r4, [r4, #0]
 800873c:	2c00      	cmp	r4, #0
 800873e:	d1f7      	bne.n	8008730 <_fwalk_sglue+0xc>
 8008740:	4630      	mov	r0, r6
 8008742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008746:	89ab      	ldrh	r3, [r5, #12]
 8008748:	2b01      	cmp	r3, #1
 800874a:	d907      	bls.n	800875c <_fwalk_sglue+0x38>
 800874c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008750:	3301      	adds	r3, #1
 8008752:	d003      	beq.n	800875c <_fwalk_sglue+0x38>
 8008754:	4629      	mov	r1, r5
 8008756:	4638      	mov	r0, r7
 8008758:	47c0      	blx	r8
 800875a:	4306      	orrs	r6, r0
 800875c:	3568      	adds	r5, #104	@ 0x68
 800875e:	e7e9      	b.n	8008734 <_fwalk_sglue+0x10>

08008760 <iprintf>:
 8008760:	b40f      	push	{r0, r1, r2, r3}
 8008762:	b507      	push	{r0, r1, r2, lr}
 8008764:	4906      	ldr	r1, [pc, #24]	@ (8008780 <iprintf+0x20>)
 8008766:	ab04      	add	r3, sp, #16
 8008768:	6808      	ldr	r0, [r1, #0]
 800876a:	f853 2b04 	ldr.w	r2, [r3], #4
 800876e:	6881      	ldr	r1, [r0, #8]
 8008770:	9301      	str	r3, [sp, #4]
 8008772:	f000 fa3d 	bl	8008bf0 <_vfiprintf_r>
 8008776:	b003      	add	sp, #12
 8008778:	f85d eb04 	ldr.w	lr, [sp], #4
 800877c:	b004      	add	sp, #16
 800877e:	4770      	bx	lr
 8008780:	2000074c 	.word	0x2000074c

08008784 <_puts_r>:
 8008784:	6a03      	ldr	r3, [r0, #32]
 8008786:	b570      	push	{r4, r5, r6, lr}
 8008788:	6884      	ldr	r4, [r0, #8]
 800878a:	4605      	mov	r5, r0
 800878c:	460e      	mov	r6, r1
 800878e:	b90b      	cbnz	r3, 8008794 <_puts_r+0x10>
 8008790:	f7ff ffb0 	bl	80086f4 <__sinit>
 8008794:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008796:	07db      	lsls	r3, r3, #31
 8008798:	d405      	bmi.n	80087a6 <_puts_r+0x22>
 800879a:	89a3      	ldrh	r3, [r4, #12]
 800879c:	0598      	lsls	r0, r3, #22
 800879e:	d402      	bmi.n	80087a6 <_puts_r+0x22>
 80087a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087a2:	f000 f9ae 	bl	8008b02 <__retarget_lock_acquire_recursive>
 80087a6:	89a3      	ldrh	r3, [r4, #12]
 80087a8:	0719      	lsls	r1, r3, #28
 80087aa:	d502      	bpl.n	80087b2 <_puts_r+0x2e>
 80087ac:	6923      	ldr	r3, [r4, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d135      	bne.n	800881e <_puts_r+0x9a>
 80087b2:	4621      	mov	r1, r4
 80087b4:	4628      	mov	r0, r5
 80087b6:	f000 f8c5 	bl	8008944 <__swsetup_r>
 80087ba:	b380      	cbz	r0, 800881e <_puts_r+0x9a>
 80087bc:	f04f 35ff 	mov.w	r5, #4294967295
 80087c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087c2:	07da      	lsls	r2, r3, #31
 80087c4:	d405      	bmi.n	80087d2 <_puts_r+0x4e>
 80087c6:	89a3      	ldrh	r3, [r4, #12]
 80087c8:	059b      	lsls	r3, r3, #22
 80087ca:	d402      	bmi.n	80087d2 <_puts_r+0x4e>
 80087cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ce:	f000 f999 	bl	8008b04 <__retarget_lock_release_recursive>
 80087d2:	4628      	mov	r0, r5
 80087d4:	bd70      	pop	{r4, r5, r6, pc}
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	da04      	bge.n	80087e4 <_puts_r+0x60>
 80087da:	69a2      	ldr	r2, [r4, #24]
 80087dc:	429a      	cmp	r2, r3
 80087de:	dc17      	bgt.n	8008810 <_puts_r+0x8c>
 80087e0:	290a      	cmp	r1, #10
 80087e2:	d015      	beq.n	8008810 <_puts_r+0x8c>
 80087e4:	6823      	ldr	r3, [r4, #0]
 80087e6:	1c5a      	adds	r2, r3, #1
 80087e8:	6022      	str	r2, [r4, #0]
 80087ea:	7019      	strb	r1, [r3, #0]
 80087ec:	68a3      	ldr	r3, [r4, #8]
 80087ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80087f2:	3b01      	subs	r3, #1
 80087f4:	60a3      	str	r3, [r4, #8]
 80087f6:	2900      	cmp	r1, #0
 80087f8:	d1ed      	bne.n	80087d6 <_puts_r+0x52>
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	da11      	bge.n	8008822 <_puts_r+0x9e>
 80087fe:	4622      	mov	r2, r4
 8008800:	210a      	movs	r1, #10
 8008802:	4628      	mov	r0, r5
 8008804:	f000 f85f 	bl	80088c6 <__swbuf_r>
 8008808:	3001      	adds	r0, #1
 800880a:	d0d7      	beq.n	80087bc <_puts_r+0x38>
 800880c:	250a      	movs	r5, #10
 800880e:	e7d7      	b.n	80087c0 <_puts_r+0x3c>
 8008810:	4622      	mov	r2, r4
 8008812:	4628      	mov	r0, r5
 8008814:	f000 f857 	bl	80088c6 <__swbuf_r>
 8008818:	3001      	adds	r0, #1
 800881a:	d1e7      	bne.n	80087ec <_puts_r+0x68>
 800881c:	e7ce      	b.n	80087bc <_puts_r+0x38>
 800881e:	3e01      	subs	r6, #1
 8008820:	e7e4      	b.n	80087ec <_puts_r+0x68>
 8008822:	6823      	ldr	r3, [r4, #0]
 8008824:	1c5a      	adds	r2, r3, #1
 8008826:	6022      	str	r2, [r4, #0]
 8008828:	220a      	movs	r2, #10
 800882a:	701a      	strb	r2, [r3, #0]
 800882c:	e7ee      	b.n	800880c <_puts_r+0x88>
	...

08008830 <puts>:
 8008830:	4b02      	ldr	r3, [pc, #8]	@ (800883c <puts+0xc>)
 8008832:	4601      	mov	r1, r0
 8008834:	6818      	ldr	r0, [r3, #0]
 8008836:	f7ff bfa5 	b.w	8008784 <_puts_r>
 800883a:	bf00      	nop
 800883c:	2000074c 	.word	0x2000074c

08008840 <__sread>:
 8008840:	b510      	push	{r4, lr}
 8008842:	460c      	mov	r4, r1
 8008844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008848:	f000 f8fc 	bl	8008a44 <_read_r>
 800884c:	2800      	cmp	r0, #0
 800884e:	bfab      	itete	ge
 8008850:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008852:	89a3      	ldrhlt	r3, [r4, #12]
 8008854:	181b      	addge	r3, r3, r0
 8008856:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800885a:	bfac      	ite	ge
 800885c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800885e:	81a3      	strhlt	r3, [r4, #12]
 8008860:	bd10      	pop	{r4, pc}

08008862 <__swrite>:
 8008862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008866:	461f      	mov	r7, r3
 8008868:	898b      	ldrh	r3, [r1, #12]
 800886a:	05db      	lsls	r3, r3, #23
 800886c:	4605      	mov	r5, r0
 800886e:	460c      	mov	r4, r1
 8008870:	4616      	mov	r6, r2
 8008872:	d505      	bpl.n	8008880 <__swrite+0x1e>
 8008874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008878:	2302      	movs	r3, #2
 800887a:	2200      	movs	r2, #0
 800887c:	f000 f8d0 	bl	8008a20 <_lseek_r>
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008886:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800888a:	81a3      	strh	r3, [r4, #12]
 800888c:	4632      	mov	r2, r6
 800888e:	463b      	mov	r3, r7
 8008890:	4628      	mov	r0, r5
 8008892:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008896:	f000 b8f7 	b.w	8008a88 <_write_r>

0800889a <__sseek>:
 800889a:	b510      	push	{r4, lr}
 800889c:	460c      	mov	r4, r1
 800889e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088a2:	f000 f8bd 	bl	8008a20 <_lseek_r>
 80088a6:	1c43      	adds	r3, r0, #1
 80088a8:	89a3      	ldrh	r3, [r4, #12]
 80088aa:	bf15      	itete	ne
 80088ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80088ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80088b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80088b6:	81a3      	strheq	r3, [r4, #12]
 80088b8:	bf18      	it	ne
 80088ba:	81a3      	strhne	r3, [r4, #12]
 80088bc:	bd10      	pop	{r4, pc}

080088be <__sclose>:
 80088be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088c2:	f000 b89d 	b.w	8008a00 <_close_r>

080088c6 <__swbuf_r>:
 80088c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c8:	460e      	mov	r6, r1
 80088ca:	4614      	mov	r4, r2
 80088cc:	4605      	mov	r5, r0
 80088ce:	b118      	cbz	r0, 80088d8 <__swbuf_r+0x12>
 80088d0:	6a03      	ldr	r3, [r0, #32]
 80088d2:	b90b      	cbnz	r3, 80088d8 <__swbuf_r+0x12>
 80088d4:	f7ff ff0e 	bl	80086f4 <__sinit>
 80088d8:	69a3      	ldr	r3, [r4, #24]
 80088da:	60a3      	str	r3, [r4, #8]
 80088dc:	89a3      	ldrh	r3, [r4, #12]
 80088de:	071a      	lsls	r2, r3, #28
 80088e0:	d501      	bpl.n	80088e6 <__swbuf_r+0x20>
 80088e2:	6923      	ldr	r3, [r4, #16]
 80088e4:	b943      	cbnz	r3, 80088f8 <__swbuf_r+0x32>
 80088e6:	4621      	mov	r1, r4
 80088e8:	4628      	mov	r0, r5
 80088ea:	f000 f82b 	bl	8008944 <__swsetup_r>
 80088ee:	b118      	cbz	r0, 80088f8 <__swbuf_r+0x32>
 80088f0:	f04f 37ff 	mov.w	r7, #4294967295
 80088f4:	4638      	mov	r0, r7
 80088f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088f8:	6823      	ldr	r3, [r4, #0]
 80088fa:	6922      	ldr	r2, [r4, #16]
 80088fc:	1a98      	subs	r0, r3, r2
 80088fe:	6963      	ldr	r3, [r4, #20]
 8008900:	b2f6      	uxtb	r6, r6
 8008902:	4283      	cmp	r3, r0
 8008904:	4637      	mov	r7, r6
 8008906:	dc05      	bgt.n	8008914 <__swbuf_r+0x4e>
 8008908:	4621      	mov	r1, r4
 800890a:	4628      	mov	r0, r5
 800890c:	f000 fc9a 	bl	8009244 <_fflush_r>
 8008910:	2800      	cmp	r0, #0
 8008912:	d1ed      	bne.n	80088f0 <__swbuf_r+0x2a>
 8008914:	68a3      	ldr	r3, [r4, #8]
 8008916:	3b01      	subs	r3, #1
 8008918:	60a3      	str	r3, [r4, #8]
 800891a:	6823      	ldr	r3, [r4, #0]
 800891c:	1c5a      	adds	r2, r3, #1
 800891e:	6022      	str	r2, [r4, #0]
 8008920:	701e      	strb	r6, [r3, #0]
 8008922:	6962      	ldr	r2, [r4, #20]
 8008924:	1c43      	adds	r3, r0, #1
 8008926:	429a      	cmp	r2, r3
 8008928:	d004      	beq.n	8008934 <__swbuf_r+0x6e>
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	07db      	lsls	r3, r3, #31
 800892e:	d5e1      	bpl.n	80088f4 <__swbuf_r+0x2e>
 8008930:	2e0a      	cmp	r6, #10
 8008932:	d1df      	bne.n	80088f4 <__swbuf_r+0x2e>
 8008934:	4621      	mov	r1, r4
 8008936:	4628      	mov	r0, r5
 8008938:	f000 fc84 	bl	8009244 <_fflush_r>
 800893c:	2800      	cmp	r0, #0
 800893e:	d0d9      	beq.n	80088f4 <__swbuf_r+0x2e>
 8008940:	e7d6      	b.n	80088f0 <__swbuf_r+0x2a>
	...

08008944 <__swsetup_r>:
 8008944:	b538      	push	{r3, r4, r5, lr}
 8008946:	4b29      	ldr	r3, [pc, #164]	@ (80089ec <__swsetup_r+0xa8>)
 8008948:	4605      	mov	r5, r0
 800894a:	6818      	ldr	r0, [r3, #0]
 800894c:	460c      	mov	r4, r1
 800894e:	b118      	cbz	r0, 8008958 <__swsetup_r+0x14>
 8008950:	6a03      	ldr	r3, [r0, #32]
 8008952:	b90b      	cbnz	r3, 8008958 <__swsetup_r+0x14>
 8008954:	f7ff fece 	bl	80086f4 <__sinit>
 8008958:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800895c:	0719      	lsls	r1, r3, #28
 800895e:	d422      	bmi.n	80089a6 <__swsetup_r+0x62>
 8008960:	06da      	lsls	r2, r3, #27
 8008962:	d407      	bmi.n	8008974 <__swsetup_r+0x30>
 8008964:	2209      	movs	r2, #9
 8008966:	602a      	str	r2, [r5, #0]
 8008968:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800896c:	81a3      	strh	r3, [r4, #12]
 800896e:	f04f 30ff 	mov.w	r0, #4294967295
 8008972:	e033      	b.n	80089dc <__swsetup_r+0x98>
 8008974:	0758      	lsls	r0, r3, #29
 8008976:	d512      	bpl.n	800899e <__swsetup_r+0x5a>
 8008978:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800897a:	b141      	cbz	r1, 800898e <__swsetup_r+0x4a>
 800897c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008980:	4299      	cmp	r1, r3
 8008982:	d002      	beq.n	800898a <__swsetup_r+0x46>
 8008984:	4628      	mov	r0, r5
 8008986:	f000 f8bf 	bl	8008b08 <_free_r>
 800898a:	2300      	movs	r3, #0
 800898c:	6363      	str	r3, [r4, #52]	@ 0x34
 800898e:	89a3      	ldrh	r3, [r4, #12]
 8008990:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008994:	81a3      	strh	r3, [r4, #12]
 8008996:	2300      	movs	r3, #0
 8008998:	6063      	str	r3, [r4, #4]
 800899a:	6923      	ldr	r3, [r4, #16]
 800899c:	6023      	str	r3, [r4, #0]
 800899e:	89a3      	ldrh	r3, [r4, #12]
 80089a0:	f043 0308 	orr.w	r3, r3, #8
 80089a4:	81a3      	strh	r3, [r4, #12]
 80089a6:	6923      	ldr	r3, [r4, #16]
 80089a8:	b94b      	cbnz	r3, 80089be <__swsetup_r+0x7a>
 80089aa:	89a3      	ldrh	r3, [r4, #12]
 80089ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80089b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089b4:	d003      	beq.n	80089be <__swsetup_r+0x7a>
 80089b6:	4621      	mov	r1, r4
 80089b8:	4628      	mov	r0, r5
 80089ba:	f000 fc91 	bl	80092e0 <__smakebuf_r>
 80089be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089c2:	f013 0201 	ands.w	r2, r3, #1
 80089c6:	d00a      	beq.n	80089de <__swsetup_r+0x9a>
 80089c8:	2200      	movs	r2, #0
 80089ca:	60a2      	str	r2, [r4, #8]
 80089cc:	6962      	ldr	r2, [r4, #20]
 80089ce:	4252      	negs	r2, r2
 80089d0:	61a2      	str	r2, [r4, #24]
 80089d2:	6922      	ldr	r2, [r4, #16]
 80089d4:	b942      	cbnz	r2, 80089e8 <__swsetup_r+0xa4>
 80089d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80089da:	d1c5      	bne.n	8008968 <__swsetup_r+0x24>
 80089dc:	bd38      	pop	{r3, r4, r5, pc}
 80089de:	0799      	lsls	r1, r3, #30
 80089e0:	bf58      	it	pl
 80089e2:	6962      	ldrpl	r2, [r4, #20]
 80089e4:	60a2      	str	r2, [r4, #8]
 80089e6:	e7f4      	b.n	80089d2 <__swsetup_r+0x8e>
 80089e8:	2000      	movs	r0, #0
 80089ea:	e7f7      	b.n	80089dc <__swsetup_r+0x98>
 80089ec:	2000074c 	.word	0x2000074c

080089f0 <memset>:
 80089f0:	4402      	add	r2, r0
 80089f2:	4603      	mov	r3, r0
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d100      	bne.n	80089fa <memset+0xa>
 80089f8:	4770      	bx	lr
 80089fa:	f803 1b01 	strb.w	r1, [r3], #1
 80089fe:	e7f9      	b.n	80089f4 <memset+0x4>

08008a00 <_close_r>:
 8008a00:	b538      	push	{r3, r4, r5, lr}
 8008a02:	4d06      	ldr	r5, [pc, #24]	@ (8008a1c <_close_r+0x1c>)
 8008a04:	2300      	movs	r3, #0
 8008a06:	4604      	mov	r4, r0
 8008a08:	4608      	mov	r0, r1
 8008a0a:	602b      	str	r3, [r5, #0]
 8008a0c:	f000 fdfa 	bl	8009604 <_close>
 8008a10:	1c43      	adds	r3, r0, #1
 8008a12:	d102      	bne.n	8008a1a <_close_r+0x1a>
 8008a14:	682b      	ldr	r3, [r5, #0]
 8008a16:	b103      	cbz	r3, 8008a1a <_close_r+0x1a>
 8008a18:	6023      	str	r3, [r4, #0]
 8008a1a:	bd38      	pop	{r3, r4, r5, pc}
 8008a1c:	20000e04 	.word	0x20000e04

08008a20 <_lseek_r>:
 8008a20:	b538      	push	{r3, r4, r5, lr}
 8008a22:	4d07      	ldr	r5, [pc, #28]	@ (8008a40 <_lseek_r+0x20>)
 8008a24:	4604      	mov	r4, r0
 8008a26:	4608      	mov	r0, r1
 8008a28:	4611      	mov	r1, r2
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	602a      	str	r2, [r5, #0]
 8008a2e:	461a      	mov	r2, r3
 8008a30:	f000 fe00 	bl	8009634 <_lseek>
 8008a34:	1c43      	adds	r3, r0, #1
 8008a36:	d102      	bne.n	8008a3e <_lseek_r+0x1e>
 8008a38:	682b      	ldr	r3, [r5, #0]
 8008a3a:	b103      	cbz	r3, 8008a3e <_lseek_r+0x1e>
 8008a3c:	6023      	str	r3, [r4, #0]
 8008a3e:	bd38      	pop	{r3, r4, r5, pc}
 8008a40:	20000e04 	.word	0x20000e04

08008a44 <_read_r>:
 8008a44:	b538      	push	{r3, r4, r5, lr}
 8008a46:	4d07      	ldr	r5, [pc, #28]	@ (8008a64 <_read_r+0x20>)
 8008a48:	4604      	mov	r4, r0
 8008a4a:	4608      	mov	r0, r1
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	2200      	movs	r2, #0
 8008a50:	602a      	str	r2, [r5, #0]
 8008a52:	461a      	mov	r2, r3
 8008a54:	f000 fdf6 	bl	8009644 <_read>
 8008a58:	1c43      	adds	r3, r0, #1
 8008a5a:	d102      	bne.n	8008a62 <_read_r+0x1e>
 8008a5c:	682b      	ldr	r3, [r5, #0]
 8008a5e:	b103      	cbz	r3, 8008a62 <_read_r+0x1e>
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	bd38      	pop	{r3, r4, r5, pc}
 8008a64:	20000e04 	.word	0x20000e04

08008a68 <_sbrk_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	4d06      	ldr	r5, [pc, #24]	@ (8008a84 <_sbrk_r+0x1c>)
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	4604      	mov	r4, r0
 8008a70:	4608      	mov	r0, r1
 8008a72:	602b      	str	r3, [r5, #0]
 8008a74:	f7f8 fd04 	bl	8001480 <_sbrk>
 8008a78:	1c43      	adds	r3, r0, #1
 8008a7a:	d102      	bne.n	8008a82 <_sbrk_r+0x1a>
 8008a7c:	682b      	ldr	r3, [r5, #0]
 8008a7e:	b103      	cbz	r3, 8008a82 <_sbrk_r+0x1a>
 8008a80:	6023      	str	r3, [r4, #0]
 8008a82:	bd38      	pop	{r3, r4, r5, pc}
 8008a84:	20000e04 	.word	0x20000e04

08008a88 <_write_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	4d07      	ldr	r5, [pc, #28]	@ (8008aa8 <_write_r+0x20>)
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	4608      	mov	r0, r1
 8008a90:	4611      	mov	r1, r2
 8008a92:	2200      	movs	r2, #0
 8008a94:	602a      	str	r2, [r5, #0]
 8008a96:	461a      	mov	r2, r3
 8008a98:	f000 fddc 	bl	8009654 <_write>
 8008a9c:	1c43      	adds	r3, r0, #1
 8008a9e:	d102      	bne.n	8008aa6 <_write_r+0x1e>
 8008aa0:	682b      	ldr	r3, [r5, #0]
 8008aa2:	b103      	cbz	r3, 8008aa6 <_write_r+0x1e>
 8008aa4:	6023      	str	r3, [r4, #0]
 8008aa6:	bd38      	pop	{r3, r4, r5, pc}
 8008aa8:	20000e04 	.word	0x20000e04

08008aac <__errno>:
 8008aac:	4b01      	ldr	r3, [pc, #4]	@ (8008ab4 <__errno+0x8>)
 8008aae:	6818      	ldr	r0, [r3, #0]
 8008ab0:	4770      	bx	lr
 8008ab2:	bf00      	nop
 8008ab4:	2000074c 	.word	0x2000074c

08008ab8 <__libc_init_array>:
 8008ab8:	b570      	push	{r4, r5, r6, lr}
 8008aba:	4d0d      	ldr	r5, [pc, #52]	@ (8008af0 <__libc_init_array+0x38>)
 8008abc:	4c0d      	ldr	r4, [pc, #52]	@ (8008af4 <__libc_init_array+0x3c>)
 8008abe:	1b64      	subs	r4, r4, r5
 8008ac0:	10a4      	asrs	r4, r4, #2
 8008ac2:	2600      	movs	r6, #0
 8008ac4:	42a6      	cmp	r6, r4
 8008ac6:	d109      	bne.n	8008adc <__libc_init_array+0x24>
 8008ac8:	4d0b      	ldr	r5, [pc, #44]	@ (8008af8 <__libc_init_array+0x40>)
 8008aca:	4c0c      	ldr	r4, [pc, #48]	@ (8008afc <__libc_init_array+0x44>)
 8008acc:	f000 fdca 	bl	8009664 <_init>
 8008ad0:	1b64      	subs	r4, r4, r5
 8008ad2:	10a4      	asrs	r4, r4, #2
 8008ad4:	2600      	movs	r6, #0
 8008ad6:	42a6      	cmp	r6, r4
 8008ad8:	d105      	bne.n	8008ae6 <__libc_init_array+0x2e>
 8008ada:	bd70      	pop	{r4, r5, r6, pc}
 8008adc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ae0:	4798      	blx	r3
 8008ae2:	3601      	adds	r6, #1
 8008ae4:	e7ee      	b.n	8008ac4 <__libc_init_array+0xc>
 8008ae6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aea:	4798      	blx	r3
 8008aec:	3601      	adds	r6, #1
 8008aee:	e7f2      	b.n	8008ad6 <__libc_init_array+0x1e>
 8008af0:	0800c28c 	.word	0x0800c28c
 8008af4:	0800c28c 	.word	0x0800c28c
 8008af8:	0800c28c 	.word	0x0800c28c
 8008afc:	0800c290 	.word	0x0800c290

08008b00 <__retarget_lock_init_recursive>:
 8008b00:	4770      	bx	lr

08008b02 <__retarget_lock_acquire_recursive>:
 8008b02:	4770      	bx	lr

08008b04 <__retarget_lock_release_recursive>:
 8008b04:	4770      	bx	lr
	...

08008b08 <_free_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	4605      	mov	r5, r0
 8008b0c:	2900      	cmp	r1, #0
 8008b0e:	d041      	beq.n	8008b94 <_free_r+0x8c>
 8008b10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b14:	1f0c      	subs	r4, r1, #4
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	bfb8      	it	lt
 8008b1a:	18e4      	addlt	r4, r4, r3
 8008b1c:	f7ff fd52 	bl	80085c4 <__malloc_lock>
 8008b20:	4a1d      	ldr	r2, [pc, #116]	@ (8008b98 <_free_r+0x90>)
 8008b22:	6813      	ldr	r3, [r2, #0]
 8008b24:	b933      	cbnz	r3, 8008b34 <_free_r+0x2c>
 8008b26:	6063      	str	r3, [r4, #4]
 8008b28:	6014      	str	r4, [r2, #0]
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b30:	f7ff bd4e 	b.w	80085d0 <__malloc_unlock>
 8008b34:	42a3      	cmp	r3, r4
 8008b36:	d908      	bls.n	8008b4a <_free_r+0x42>
 8008b38:	6820      	ldr	r0, [r4, #0]
 8008b3a:	1821      	adds	r1, r4, r0
 8008b3c:	428b      	cmp	r3, r1
 8008b3e:	bf01      	itttt	eq
 8008b40:	6819      	ldreq	r1, [r3, #0]
 8008b42:	685b      	ldreq	r3, [r3, #4]
 8008b44:	1809      	addeq	r1, r1, r0
 8008b46:	6021      	streq	r1, [r4, #0]
 8008b48:	e7ed      	b.n	8008b26 <_free_r+0x1e>
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	b10b      	cbz	r3, 8008b54 <_free_r+0x4c>
 8008b50:	42a3      	cmp	r3, r4
 8008b52:	d9fa      	bls.n	8008b4a <_free_r+0x42>
 8008b54:	6811      	ldr	r1, [r2, #0]
 8008b56:	1850      	adds	r0, r2, r1
 8008b58:	42a0      	cmp	r0, r4
 8008b5a:	d10b      	bne.n	8008b74 <_free_r+0x6c>
 8008b5c:	6820      	ldr	r0, [r4, #0]
 8008b5e:	4401      	add	r1, r0
 8008b60:	1850      	adds	r0, r2, r1
 8008b62:	4283      	cmp	r3, r0
 8008b64:	6011      	str	r1, [r2, #0]
 8008b66:	d1e0      	bne.n	8008b2a <_free_r+0x22>
 8008b68:	6818      	ldr	r0, [r3, #0]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	6053      	str	r3, [r2, #4]
 8008b6e:	4408      	add	r0, r1
 8008b70:	6010      	str	r0, [r2, #0]
 8008b72:	e7da      	b.n	8008b2a <_free_r+0x22>
 8008b74:	d902      	bls.n	8008b7c <_free_r+0x74>
 8008b76:	230c      	movs	r3, #12
 8008b78:	602b      	str	r3, [r5, #0]
 8008b7a:	e7d6      	b.n	8008b2a <_free_r+0x22>
 8008b7c:	6820      	ldr	r0, [r4, #0]
 8008b7e:	1821      	adds	r1, r4, r0
 8008b80:	428b      	cmp	r3, r1
 8008b82:	bf04      	itt	eq
 8008b84:	6819      	ldreq	r1, [r3, #0]
 8008b86:	685b      	ldreq	r3, [r3, #4]
 8008b88:	6063      	str	r3, [r4, #4]
 8008b8a:	bf04      	itt	eq
 8008b8c:	1809      	addeq	r1, r1, r0
 8008b8e:	6021      	streq	r1, [r4, #0]
 8008b90:	6054      	str	r4, [r2, #4]
 8008b92:	e7ca      	b.n	8008b2a <_free_r+0x22>
 8008b94:	bd38      	pop	{r3, r4, r5, pc}
 8008b96:	bf00      	nop
 8008b98:	20000cc4 	.word	0x20000cc4

08008b9c <__sfputc_r>:
 8008b9c:	6893      	ldr	r3, [r2, #8]
 8008b9e:	3b01      	subs	r3, #1
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	b410      	push	{r4}
 8008ba4:	6093      	str	r3, [r2, #8]
 8008ba6:	da08      	bge.n	8008bba <__sfputc_r+0x1e>
 8008ba8:	6994      	ldr	r4, [r2, #24]
 8008baa:	42a3      	cmp	r3, r4
 8008bac:	db01      	blt.n	8008bb2 <__sfputc_r+0x16>
 8008bae:	290a      	cmp	r1, #10
 8008bb0:	d103      	bne.n	8008bba <__sfputc_r+0x1e>
 8008bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bb6:	f7ff be86 	b.w	80088c6 <__swbuf_r>
 8008bba:	6813      	ldr	r3, [r2, #0]
 8008bbc:	1c58      	adds	r0, r3, #1
 8008bbe:	6010      	str	r0, [r2, #0]
 8008bc0:	7019      	strb	r1, [r3, #0]
 8008bc2:	4608      	mov	r0, r1
 8008bc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bc8:	4770      	bx	lr

08008bca <__sfputs_r>:
 8008bca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bcc:	4606      	mov	r6, r0
 8008bce:	460f      	mov	r7, r1
 8008bd0:	4614      	mov	r4, r2
 8008bd2:	18d5      	adds	r5, r2, r3
 8008bd4:	42ac      	cmp	r4, r5
 8008bd6:	d101      	bne.n	8008bdc <__sfputs_r+0x12>
 8008bd8:	2000      	movs	r0, #0
 8008bda:	e007      	b.n	8008bec <__sfputs_r+0x22>
 8008bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008be0:	463a      	mov	r2, r7
 8008be2:	4630      	mov	r0, r6
 8008be4:	f7ff ffda 	bl	8008b9c <__sfputc_r>
 8008be8:	1c43      	adds	r3, r0, #1
 8008bea:	d1f3      	bne.n	8008bd4 <__sfputs_r+0xa>
 8008bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008bf0 <_vfiprintf_r>:
 8008bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf4:	460d      	mov	r5, r1
 8008bf6:	b09d      	sub	sp, #116	@ 0x74
 8008bf8:	4614      	mov	r4, r2
 8008bfa:	4698      	mov	r8, r3
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	b118      	cbz	r0, 8008c08 <_vfiprintf_r+0x18>
 8008c00:	6a03      	ldr	r3, [r0, #32]
 8008c02:	b90b      	cbnz	r3, 8008c08 <_vfiprintf_r+0x18>
 8008c04:	f7ff fd76 	bl	80086f4 <__sinit>
 8008c08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c0a:	07d9      	lsls	r1, r3, #31
 8008c0c:	d405      	bmi.n	8008c1a <_vfiprintf_r+0x2a>
 8008c0e:	89ab      	ldrh	r3, [r5, #12]
 8008c10:	059a      	lsls	r2, r3, #22
 8008c12:	d402      	bmi.n	8008c1a <_vfiprintf_r+0x2a>
 8008c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c16:	f7ff ff74 	bl	8008b02 <__retarget_lock_acquire_recursive>
 8008c1a:	89ab      	ldrh	r3, [r5, #12]
 8008c1c:	071b      	lsls	r3, r3, #28
 8008c1e:	d501      	bpl.n	8008c24 <_vfiprintf_r+0x34>
 8008c20:	692b      	ldr	r3, [r5, #16]
 8008c22:	b99b      	cbnz	r3, 8008c4c <_vfiprintf_r+0x5c>
 8008c24:	4629      	mov	r1, r5
 8008c26:	4630      	mov	r0, r6
 8008c28:	f7ff fe8c 	bl	8008944 <__swsetup_r>
 8008c2c:	b170      	cbz	r0, 8008c4c <_vfiprintf_r+0x5c>
 8008c2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c30:	07dc      	lsls	r4, r3, #31
 8008c32:	d504      	bpl.n	8008c3e <_vfiprintf_r+0x4e>
 8008c34:	f04f 30ff 	mov.w	r0, #4294967295
 8008c38:	b01d      	add	sp, #116	@ 0x74
 8008c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c3e:	89ab      	ldrh	r3, [r5, #12]
 8008c40:	0598      	lsls	r0, r3, #22
 8008c42:	d4f7      	bmi.n	8008c34 <_vfiprintf_r+0x44>
 8008c44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c46:	f7ff ff5d 	bl	8008b04 <__retarget_lock_release_recursive>
 8008c4a:	e7f3      	b.n	8008c34 <_vfiprintf_r+0x44>
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c50:	2320      	movs	r3, #32
 8008c52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c56:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c5a:	2330      	movs	r3, #48	@ 0x30
 8008c5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e0c <_vfiprintf_r+0x21c>
 8008c60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c64:	f04f 0901 	mov.w	r9, #1
 8008c68:	4623      	mov	r3, r4
 8008c6a:	469a      	mov	sl, r3
 8008c6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c70:	b10a      	cbz	r2, 8008c76 <_vfiprintf_r+0x86>
 8008c72:	2a25      	cmp	r2, #37	@ 0x25
 8008c74:	d1f9      	bne.n	8008c6a <_vfiprintf_r+0x7a>
 8008c76:	ebba 0b04 	subs.w	fp, sl, r4
 8008c7a:	d00b      	beq.n	8008c94 <_vfiprintf_r+0xa4>
 8008c7c:	465b      	mov	r3, fp
 8008c7e:	4622      	mov	r2, r4
 8008c80:	4629      	mov	r1, r5
 8008c82:	4630      	mov	r0, r6
 8008c84:	f7ff ffa1 	bl	8008bca <__sfputs_r>
 8008c88:	3001      	adds	r0, #1
 8008c8a:	f000 80a7 	beq.w	8008ddc <_vfiprintf_r+0x1ec>
 8008c8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c90:	445a      	add	r2, fp
 8008c92:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c94:	f89a 3000 	ldrb.w	r3, [sl]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f000 809f 	beq.w	8008ddc <_vfiprintf_r+0x1ec>
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ca8:	f10a 0a01 	add.w	sl, sl, #1
 8008cac:	9304      	str	r3, [sp, #16]
 8008cae:	9307      	str	r3, [sp, #28]
 8008cb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008cb4:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cb6:	4654      	mov	r4, sl
 8008cb8:	2205      	movs	r2, #5
 8008cba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cbe:	4853      	ldr	r0, [pc, #332]	@ (8008e0c <_vfiprintf_r+0x21c>)
 8008cc0:	f7f7 fa9e 	bl	8000200 <memchr>
 8008cc4:	9a04      	ldr	r2, [sp, #16]
 8008cc6:	b9d8      	cbnz	r0, 8008d00 <_vfiprintf_r+0x110>
 8008cc8:	06d1      	lsls	r1, r2, #27
 8008cca:	bf44      	itt	mi
 8008ccc:	2320      	movmi	r3, #32
 8008cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cd2:	0713      	lsls	r3, r2, #28
 8008cd4:	bf44      	itt	mi
 8008cd6:	232b      	movmi	r3, #43	@ 0x2b
 8008cd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ce2:	d015      	beq.n	8008d10 <_vfiprintf_r+0x120>
 8008ce4:	9a07      	ldr	r2, [sp, #28]
 8008ce6:	4654      	mov	r4, sl
 8008ce8:	2000      	movs	r0, #0
 8008cea:	f04f 0c0a 	mov.w	ip, #10
 8008cee:	4621      	mov	r1, r4
 8008cf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cf4:	3b30      	subs	r3, #48	@ 0x30
 8008cf6:	2b09      	cmp	r3, #9
 8008cf8:	d94b      	bls.n	8008d92 <_vfiprintf_r+0x1a2>
 8008cfa:	b1b0      	cbz	r0, 8008d2a <_vfiprintf_r+0x13a>
 8008cfc:	9207      	str	r2, [sp, #28]
 8008cfe:	e014      	b.n	8008d2a <_vfiprintf_r+0x13a>
 8008d00:	eba0 0308 	sub.w	r3, r0, r8
 8008d04:	fa09 f303 	lsl.w	r3, r9, r3
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	9304      	str	r3, [sp, #16]
 8008d0c:	46a2      	mov	sl, r4
 8008d0e:	e7d2      	b.n	8008cb6 <_vfiprintf_r+0xc6>
 8008d10:	9b03      	ldr	r3, [sp, #12]
 8008d12:	1d19      	adds	r1, r3, #4
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	9103      	str	r1, [sp, #12]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	bfbb      	ittet	lt
 8008d1c:	425b      	neglt	r3, r3
 8008d1e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d22:	9307      	strge	r3, [sp, #28]
 8008d24:	9307      	strlt	r3, [sp, #28]
 8008d26:	bfb8      	it	lt
 8008d28:	9204      	strlt	r2, [sp, #16]
 8008d2a:	7823      	ldrb	r3, [r4, #0]
 8008d2c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d2e:	d10a      	bne.n	8008d46 <_vfiprintf_r+0x156>
 8008d30:	7863      	ldrb	r3, [r4, #1]
 8008d32:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d34:	d132      	bne.n	8008d9c <_vfiprintf_r+0x1ac>
 8008d36:	9b03      	ldr	r3, [sp, #12]
 8008d38:	1d1a      	adds	r2, r3, #4
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	9203      	str	r2, [sp, #12]
 8008d3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d42:	3402      	adds	r4, #2
 8008d44:	9305      	str	r3, [sp, #20]
 8008d46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e1c <_vfiprintf_r+0x22c>
 8008d4a:	7821      	ldrb	r1, [r4, #0]
 8008d4c:	2203      	movs	r2, #3
 8008d4e:	4650      	mov	r0, sl
 8008d50:	f7f7 fa56 	bl	8000200 <memchr>
 8008d54:	b138      	cbz	r0, 8008d66 <_vfiprintf_r+0x176>
 8008d56:	9b04      	ldr	r3, [sp, #16]
 8008d58:	eba0 000a 	sub.w	r0, r0, sl
 8008d5c:	2240      	movs	r2, #64	@ 0x40
 8008d5e:	4082      	lsls	r2, r0
 8008d60:	4313      	orrs	r3, r2
 8008d62:	3401      	adds	r4, #1
 8008d64:	9304      	str	r3, [sp, #16]
 8008d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d6a:	4829      	ldr	r0, [pc, #164]	@ (8008e10 <_vfiprintf_r+0x220>)
 8008d6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d70:	2206      	movs	r2, #6
 8008d72:	f7f7 fa45 	bl	8000200 <memchr>
 8008d76:	2800      	cmp	r0, #0
 8008d78:	d03f      	beq.n	8008dfa <_vfiprintf_r+0x20a>
 8008d7a:	4b26      	ldr	r3, [pc, #152]	@ (8008e14 <_vfiprintf_r+0x224>)
 8008d7c:	bb1b      	cbnz	r3, 8008dc6 <_vfiprintf_r+0x1d6>
 8008d7e:	9b03      	ldr	r3, [sp, #12]
 8008d80:	3307      	adds	r3, #7
 8008d82:	f023 0307 	bic.w	r3, r3, #7
 8008d86:	3308      	adds	r3, #8
 8008d88:	9303      	str	r3, [sp, #12]
 8008d8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d8c:	443b      	add	r3, r7
 8008d8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d90:	e76a      	b.n	8008c68 <_vfiprintf_r+0x78>
 8008d92:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d96:	460c      	mov	r4, r1
 8008d98:	2001      	movs	r0, #1
 8008d9a:	e7a8      	b.n	8008cee <_vfiprintf_r+0xfe>
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	3401      	adds	r4, #1
 8008da0:	9305      	str	r3, [sp, #20]
 8008da2:	4619      	mov	r1, r3
 8008da4:	f04f 0c0a 	mov.w	ip, #10
 8008da8:	4620      	mov	r0, r4
 8008daa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dae:	3a30      	subs	r2, #48	@ 0x30
 8008db0:	2a09      	cmp	r2, #9
 8008db2:	d903      	bls.n	8008dbc <_vfiprintf_r+0x1cc>
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d0c6      	beq.n	8008d46 <_vfiprintf_r+0x156>
 8008db8:	9105      	str	r1, [sp, #20]
 8008dba:	e7c4      	b.n	8008d46 <_vfiprintf_r+0x156>
 8008dbc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dc0:	4604      	mov	r4, r0
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e7f0      	b.n	8008da8 <_vfiprintf_r+0x1b8>
 8008dc6:	ab03      	add	r3, sp, #12
 8008dc8:	9300      	str	r3, [sp, #0]
 8008dca:	462a      	mov	r2, r5
 8008dcc:	4b12      	ldr	r3, [pc, #72]	@ (8008e18 <_vfiprintf_r+0x228>)
 8008dce:	a904      	add	r1, sp, #16
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	f3af 8000 	nop.w
 8008dd6:	4607      	mov	r7, r0
 8008dd8:	1c78      	adds	r0, r7, #1
 8008dda:	d1d6      	bne.n	8008d8a <_vfiprintf_r+0x19a>
 8008ddc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dde:	07d9      	lsls	r1, r3, #31
 8008de0:	d405      	bmi.n	8008dee <_vfiprintf_r+0x1fe>
 8008de2:	89ab      	ldrh	r3, [r5, #12]
 8008de4:	059a      	lsls	r2, r3, #22
 8008de6:	d402      	bmi.n	8008dee <_vfiprintf_r+0x1fe>
 8008de8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dea:	f7ff fe8b 	bl	8008b04 <__retarget_lock_release_recursive>
 8008dee:	89ab      	ldrh	r3, [r5, #12]
 8008df0:	065b      	lsls	r3, r3, #25
 8008df2:	f53f af1f 	bmi.w	8008c34 <_vfiprintf_r+0x44>
 8008df6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008df8:	e71e      	b.n	8008c38 <_vfiprintf_r+0x48>
 8008dfa:	ab03      	add	r3, sp, #12
 8008dfc:	9300      	str	r3, [sp, #0]
 8008dfe:	462a      	mov	r2, r5
 8008e00:	4b05      	ldr	r3, [pc, #20]	@ (8008e18 <_vfiprintf_r+0x228>)
 8008e02:	a904      	add	r1, sp, #16
 8008e04:	4630      	mov	r0, r6
 8008e06:	f000 f879 	bl	8008efc <_printf_i>
 8008e0a:	e7e4      	b.n	8008dd6 <_vfiprintf_r+0x1e6>
 8008e0c:	0800c238 	.word	0x0800c238
 8008e10:	0800c242 	.word	0x0800c242
 8008e14:	00000000 	.word	0x00000000
 8008e18:	08008bcb 	.word	0x08008bcb
 8008e1c:	0800c23e 	.word	0x0800c23e

08008e20 <_printf_common>:
 8008e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e24:	4616      	mov	r6, r2
 8008e26:	4698      	mov	r8, r3
 8008e28:	688a      	ldr	r2, [r1, #8]
 8008e2a:	690b      	ldr	r3, [r1, #16]
 8008e2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e30:	4293      	cmp	r3, r2
 8008e32:	bfb8      	it	lt
 8008e34:	4613      	movlt	r3, r2
 8008e36:	6033      	str	r3, [r6, #0]
 8008e38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e3c:	4607      	mov	r7, r0
 8008e3e:	460c      	mov	r4, r1
 8008e40:	b10a      	cbz	r2, 8008e46 <_printf_common+0x26>
 8008e42:	3301      	adds	r3, #1
 8008e44:	6033      	str	r3, [r6, #0]
 8008e46:	6823      	ldr	r3, [r4, #0]
 8008e48:	0699      	lsls	r1, r3, #26
 8008e4a:	bf42      	ittt	mi
 8008e4c:	6833      	ldrmi	r3, [r6, #0]
 8008e4e:	3302      	addmi	r3, #2
 8008e50:	6033      	strmi	r3, [r6, #0]
 8008e52:	6825      	ldr	r5, [r4, #0]
 8008e54:	f015 0506 	ands.w	r5, r5, #6
 8008e58:	d106      	bne.n	8008e68 <_printf_common+0x48>
 8008e5a:	f104 0a19 	add.w	sl, r4, #25
 8008e5e:	68e3      	ldr	r3, [r4, #12]
 8008e60:	6832      	ldr	r2, [r6, #0]
 8008e62:	1a9b      	subs	r3, r3, r2
 8008e64:	42ab      	cmp	r3, r5
 8008e66:	dc26      	bgt.n	8008eb6 <_printf_common+0x96>
 8008e68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e6c:	6822      	ldr	r2, [r4, #0]
 8008e6e:	3b00      	subs	r3, #0
 8008e70:	bf18      	it	ne
 8008e72:	2301      	movne	r3, #1
 8008e74:	0692      	lsls	r2, r2, #26
 8008e76:	d42b      	bmi.n	8008ed0 <_printf_common+0xb0>
 8008e78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e7c:	4641      	mov	r1, r8
 8008e7e:	4638      	mov	r0, r7
 8008e80:	47c8      	blx	r9
 8008e82:	3001      	adds	r0, #1
 8008e84:	d01e      	beq.n	8008ec4 <_printf_common+0xa4>
 8008e86:	6823      	ldr	r3, [r4, #0]
 8008e88:	6922      	ldr	r2, [r4, #16]
 8008e8a:	f003 0306 	and.w	r3, r3, #6
 8008e8e:	2b04      	cmp	r3, #4
 8008e90:	bf02      	ittt	eq
 8008e92:	68e5      	ldreq	r5, [r4, #12]
 8008e94:	6833      	ldreq	r3, [r6, #0]
 8008e96:	1aed      	subeq	r5, r5, r3
 8008e98:	68a3      	ldr	r3, [r4, #8]
 8008e9a:	bf0c      	ite	eq
 8008e9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ea0:	2500      	movne	r5, #0
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	bfc4      	itt	gt
 8008ea6:	1a9b      	subgt	r3, r3, r2
 8008ea8:	18ed      	addgt	r5, r5, r3
 8008eaa:	2600      	movs	r6, #0
 8008eac:	341a      	adds	r4, #26
 8008eae:	42b5      	cmp	r5, r6
 8008eb0:	d11a      	bne.n	8008ee8 <_printf_common+0xc8>
 8008eb2:	2000      	movs	r0, #0
 8008eb4:	e008      	b.n	8008ec8 <_printf_common+0xa8>
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	4652      	mov	r2, sl
 8008eba:	4641      	mov	r1, r8
 8008ebc:	4638      	mov	r0, r7
 8008ebe:	47c8      	blx	r9
 8008ec0:	3001      	adds	r0, #1
 8008ec2:	d103      	bne.n	8008ecc <_printf_common+0xac>
 8008ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ecc:	3501      	adds	r5, #1
 8008ece:	e7c6      	b.n	8008e5e <_printf_common+0x3e>
 8008ed0:	18e1      	adds	r1, r4, r3
 8008ed2:	1c5a      	adds	r2, r3, #1
 8008ed4:	2030      	movs	r0, #48	@ 0x30
 8008ed6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008eda:	4422      	add	r2, r4
 8008edc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ee0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ee4:	3302      	adds	r3, #2
 8008ee6:	e7c7      	b.n	8008e78 <_printf_common+0x58>
 8008ee8:	2301      	movs	r3, #1
 8008eea:	4622      	mov	r2, r4
 8008eec:	4641      	mov	r1, r8
 8008eee:	4638      	mov	r0, r7
 8008ef0:	47c8      	blx	r9
 8008ef2:	3001      	adds	r0, #1
 8008ef4:	d0e6      	beq.n	8008ec4 <_printf_common+0xa4>
 8008ef6:	3601      	adds	r6, #1
 8008ef8:	e7d9      	b.n	8008eae <_printf_common+0x8e>
	...

08008efc <_printf_i>:
 8008efc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f00:	7e0f      	ldrb	r7, [r1, #24]
 8008f02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f04:	2f78      	cmp	r7, #120	@ 0x78
 8008f06:	4691      	mov	r9, r2
 8008f08:	4680      	mov	r8, r0
 8008f0a:	460c      	mov	r4, r1
 8008f0c:	469a      	mov	sl, r3
 8008f0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f12:	d807      	bhi.n	8008f24 <_printf_i+0x28>
 8008f14:	2f62      	cmp	r7, #98	@ 0x62
 8008f16:	d80a      	bhi.n	8008f2e <_printf_i+0x32>
 8008f18:	2f00      	cmp	r7, #0
 8008f1a:	f000 80d2 	beq.w	80090c2 <_printf_i+0x1c6>
 8008f1e:	2f58      	cmp	r7, #88	@ 0x58
 8008f20:	f000 80b9 	beq.w	8009096 <_printf_i+0x19a>
 8008f24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f2c:	e03a      	b.n	8008fa4 <_printf_i+0xa8>
 8008f2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f32:	2b15      	cmp	r3, #21
 8008f34:	d8f6      	bhi.n	8008f24 <_printf_i+0x28>
 8008f36:	a101      	add	r1, pc, #4	@ (adr r1, 8008f3c <_printf_i+0x40>)
 8008f38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f3c:	08008f95 	.word	0x08008f95
 8008f40:	08008fa9 	.word	0x08008fa9
 8008f44:	08008f25 	.word	0x08008f25
 8008f48:	08008f25 	.word	0x08008f25
 8008f4c:	08008f25 	.word	0x08008f25
 8008f50:	08008f25 	.word	0x08008f25
 8008f54:	08008fa9 	.word	0x08008fa9
 8008f58:	08008f25 	.word	0x08008f25
 8008f5c:	08008f25 	.word	0x08008f25
 8008f60:	08008f25 	.word	0x08008f25
 8008f64:	08008f25 	.word	0x08008f25
 8008f68:	080090a9 	.word	0x080090a9
 8008f6c:	08008fd3 	.word	0x08008fd3
 8008f70:	08009063 	.word	0x08009063
 8008f74:	08008f25 	.word	0x08008f25
 8008f78:	08008f25 	.word	0x08008f25
 8008f7c:	080090cb 	.word	0x080090cb
 8008f80:	08008f25 	.word	0x08008f25
 8008f84:	08008fd3 	.word	0x08008fd3
 8008f88:	08008f25 	.word	0x08008f25
 8008f8c:	08008f25 	.word	0x08008f25
 8008f90:	0800906b 	.word	0x0800906b
 8008f94:	6833      	ldr	r3, [r6, #0]
 8008f96:	1d1a      	adds	r2, r3, #4
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	6032      	str	r2, [r6, #0]
 8008f9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008fa0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	e09d      	b.n	80090e4 <_printf_i+0x1e8>
 8008fa8:	6833      	ldr	r3, [r6, #0]
 8008faa:	6820      	ldr	r0, [r4, #0]
 8008fac:	1d19      	adds	r1, r3, #4
 8008fae:	6031      	str	r1, [r6, #0]
 8008fb0:	0606      	lsls	r6, r0, #24
 8008fb2:	d501      	bpl.n	8008fb8 <_printf_i+0xbc>
 8008fb4:	681d      	ldr	r5, [r3, #0]
 8008fb6:	e003      	b.n	8008fc0 <_printf_i+0xc4>
 8008fb8:	0645      	lsls	r5, r0, #25
 8008fba:	d5fb      	bpl.n	8008fb4 <_printf_i+0xb8>
 8008fbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008fc0:	2d00      	cmp	r5, #0
 8008fc2:	da03      	bge.n	8008fcc <_printf_i+0xd0>
 8008fc4:	232d      	movs	r3, #45	@ 0x2d
 8008fc6:	426d      	negs	r5, r5
 8008fc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fcc:	4859      	ldr	r0, [pc, #356]	@ (8009134 <_printf_i+0x238>)
 8008fce:	230a      	movs	r3, #10
 8008fd0:	e011      	b.n	8008ff6 <_printf_i+0xfa>
 8008fd2:	6821      	ldr	r1, [r4, #0]
 8008fd4:	6833      	ldr	r3, [r6, #0]
 8008fd6:	0608      	lsls	r0, r1, #24
 8008fd8:	f853 5b04 	ldr.w	r5, [r3], #4
 8008fdc:	d402      	bmi.n	8008fe4 <_printf_i+0xe8>
 8008fde:	0649      	lsls	r1, r1, #25
 8008fe0:	bf48      	it	mi
 8008fe2:	b2ad      	uxthmi	r5, r5
 8008fe4:	2f6f      	cmp	r7, #111	@ 0x6f
 8008fe6:	4853      	ldr	r0, [pc, #332]	@ (8009134 <_printf_i+0x238>)
 8008fe8:	6033      	str	r3, [r6, #0]
 8008fea:	bf14      	ite	ne
 8008fec:	230a      	movne	r3, #10
 8008fee:	2308      	moveq	r3, #8
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ff6:	6866      	ldr	r6, [r4, #4]
 8008ff8:	60a6      	str	r6, [r4, #8]
 8008ffa:	2e00      	cmp	r6, #0
 8008ffc:	bfa2      	ittt	ge
 8008ffe:	6821      	ldrge	r1, [r4, #0]
 8009000:	f021 0104 	bicge.w	r1, r1, #4
 8009004:	6021      	strge	r1, [r4, #0]
 8009006:	b90d      	cbnz	r5, 800900c <_printf_i+0x110>
 8009008:	2e00      	cmp	r6, #0
 800900a:	d04b      	beq.n	80090a4 <_printf_i+0x1a8>
 800900c:	4616      	mov	r6, r2
 800900e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009012:	fb03 5711 	mls	r7, r3, r1, r5
 8009016:	5dc7      	ldrb	r7, [r0, r7]
 8009018:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800901c:	462f      	mov	r7, r5
 800901e:	42bb      	cmp	r3, r7
 8009020:	460d      	mov	r5, r1
 8009022:	d9f4      	bls.n	800900e <_printf_i+0x112>
 8009024:	2b08      	cmp	r3, #8
 8009026:	d10b      	bne.n	8009040 <_printf_i+0x144>
 8009028:	6823      	ldr	r3, [r4, #0]
 800902a:	07df      	lsls	r7, r3, #31
 800902c:	d508      	bpl.n	8009040 <_printf_i+0x144>
 800902e:	6923      	ldr	r3, [r4, #16]
 8009030:	6861      	ldr	r1, [r4, #4]
 8009032:	4299      	cmp	r1, r3
 8009034:	bfde      	ittt	le
 8009036:	2330      	movle	r3, #48	@ 0x30
 8009038:	f806 3c01 	strble.w	r3, [r6, #-1]
 800903c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009040:	1b92      	subs	r2, r2, r6
 8009042:	6122      	str	r2, [r4, #16]
 8009044:	f8cd a000 	str.w	sl, [sp]
 8009048:	464b      	mov	r3, r9
 800904a:	aa03      	add	r2, sp, #12
 800904c:	4621      	mov	r1, r4
 800904e:	4640      	mov	r0, r8
 8009050:	f7ff fee6 	bl	8008e20 <_printf_common>
 8009054:	3001      	adds	r0, #1
 8009056:	d14a      	bne.n	80090ee <_printf_i+0x1f2>
 8009058:	f04f 30ff 	mov.w	r0, #4294967295
 800905c:	b004      	add	sp, #16
 800905e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	f043 0320 	orr.w	r3, r3, #32
 8009068:	6023      	str	r3, [r4, #0]
 800906a:	4833      	ldr	r0, [pc, #204]	@ (8009138 <_printf_i+0x23c>)
 800906c:	2778      	movs	r7, #120	@ 0x78
 800906e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009072:	6823      	ldr	r3, [r4, #0]
 8009074:	6831      	ldr	r1, [r6, #0]
 8009076:	061f      	lsls	r7, r3, #24
 8009078:	f851 5b04 	ldr.w	r5, [r1], #4
 800907c:	d402      	bmi.n	8009084 <_printf_i+0x188>
 800907e:	065f      	lsls	r7, r3, #25
 8009080:	bf48      	it	mi
 8009082:	b2ad      	uxthmi	r5, r5
 8009084:	6031      	str	r1, [r6, #0]
 8009086:	07d9      	lsls	r1, r3, #31
 8009088:	bf44      	itt	mi
 800908a:	f043 0320 	orrmi.w	r3, r3, #32
 800908e:	6023      	strmi	r3, [r4, #0]
 8009090:	b11d      	cbz	r5, 800909a <_printf_i+0x19e>
 8009092:	2310      	movs	r3, #16
 8009094:	e7ac      	b.n	8008ff0 <_printf_i+0xf4>
 8009096:	4827      	ldr	r0, [pc, #156]	@ (8009134 <_printf_i+0x238>)
 8009098:	e7e9      	b.n	800906e <_printf_i+0x172>
 800909a:	6823      	ldr	r3, [r4, #0]
 800909c:	f023 0320 	bic.w	r3, r3, #32
 80090a0:	6023      	str	r3, [r4, #0]
 80090a2:	e7f6      	b.n	8009092 <_printf_i+0x196>
 80090a4:	4616      	mov	r6, r2
 80090a6:	e7bd      	b.n	8009024 <_printf_i+0x128>
 80090a8:	6833      	ldr	r3, [r6, #0]
 80090aa:	6825      	ldr	r5, [r4, #0]
 80090ac:	6961      	ldr	r1, [r4, #20]
 80090ae:	1d18      	adds	r0, r3, #4
 80090b0:	6030      	str	r0, [r6, #0]
 80090b2:	062e      	lsls	r6, r5, #24
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	d501      	bpl.n	80090bc <_printf_i+0x1c0>
 80090b8:	6019      	str	r1, [r3, #0]
 80090ba:	e002      	b.n	80090c2 <_printf_i+0x1c6>
 80090bc:	0668      	lsls	r0, r5, #25
 80090be:	d5fb      	bpl.n	80090b8 <_printf_i+0x1bc>
 80090c0:	8019      	strh	r1, [r3, #0]
 80090c2:	2300      	movs	r3, #0
 80090c4:	6123      	str	r3, [r4, #16]
 80090c6:	4616      	mov	r6, r2
 80090c8:	e7bc      	b.n	8009044 <_printf_i+0x148>
 80090ca:	6833      	ldr	r3, [r6, #0]
 80090cc:	1d1a      	adds	r2, r3, #4
 80090ce:	6032      	str	r2, [r6, #0]
 80090d0:	681e      	ldr	r6, [r3, #0]
 80090d2:	6862      	ldr	r2, [r4, #4]
 80090d4:	2100      	movs	r1, #0
 80090d6:	4630      	mov	r0, r6
 80090d8:	f7f7 f892 	bl	8000200 <memchr>
 80090dc:	b108      	cbz	r0, 80090e2 <_printf_i+0x1e6>
 80090de:	1b80      	subs	r0, r0, r6
 80090e0:	6060      	str	r0, [r4, #4]
 80090e2:	6863      	ldr	r3, [r4, #4]
 80090e4:	6123      	str	r3, [r4, #16]
 80090e6:	2300      	movs	r3, #0
 80090e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090ec:	e7aa      	b.n	8009044 <_printf_i+0x148>
 80090ee:	6923      	ldr	r3, [r4, #16]
 80090f0:	4632      	mov	r2, r6
 80090f2:	4649      	mov	r1, r9
 80090f4:	4640      	mov	r0, r8
 80090f6:	47d0      	blx	sl
 80090f8:	3001      	adds	r0, #1
 80090fa:	d0ad      	beq.n	8009058 <_printf_i+0x15c>
 80090fc:	6823      	ldr	r3, [r4, #0]
 80090fe:	079b      	lsls	r3, r3, #30
 8009100:	d413      	bmi.n	800912a <_printf_i+0x22e>
 8009102:	68e0      	ldr	r0, [r4, #12]
 8009104:	9b03      	ldr	r3, [sp, #12]
 8009106:	4298      	cmp	r0, r3
 8009108:	bfb8      	it	lt
 800910a:	4618      	movlt	r0, r3
 800910c:	e7a6      	b.n	800905c <_printf_i+0x160>
 800910e:	2301      	movs	r3, #1
 8009110:	4632      	mov	r2, r6
 8009112:	4649      	mov	r1, r9
 8009114:	4640      	mov	r0, r8
 8009116:	47d0      	blx	sl
 8009118:	3001      	adds	r0, #1
 800911a:	d09d      	beq.n	8009058 <_printf_i+0x15c>
 800911c:	3501      	adds	r5, #1
 800911e:	68e3      	ldr	r3, [r4, #12]
 8009120:	9903      	ldr	r1, [sp, #12]
 8009122:	1a5b      	subs	r3, r3, r1
 8009124:	42ab      	cmp	r3, r5
 8009126:	dcf2      	bgt.n	800910e <_printf_i+0x212>
 8009128:	e7eb      	b.n	8009102 <_printf_i+0x206>
 800912a:	2500      	movs	r5, #0
 800912c:	f104 0619 	add.w	r6, r4, #25
 8009130:	e7f5      	b.n	800911e <_printf_i+0x222>
 8009132:	bf00      	nop
 8009134:	0800c249 	.word	0x0800c249
 8009138:	0800c25a 	.word	0x0800c25a

0800913c <__sflush_r>:
 800913c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009144:	0716      	lsls	r6, r2, #28
 8009146:	4605      	mov	r5, r0
 8009148:	460c      	mov	r4, r1
 800914a:	d454      	bmi.n	80091f6 <__sflush_r+0xba>
 800914c:	684b      	ldr	r3, [r1, #4]
 800914e:	2b00      	cmp	r3, #0
 8009150:	dc02      	bgt.n	8009158 <__sflush_r+0x1c>
 8009152:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009154:	2b00      	cmp	r3, #0
 8009156:	dd48      	ble.n	80091ea <__sflush_r+0xae>
 8009158:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800915a:	2e00      	cmp	r6, #0
 800915c:	d045      	beq.n	80091ea <__sflush_r+0xae>
 800915e:	2300      	movs	r3, #0
 8009160:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009164:	682f      	ldr	r7, [r5, #0]
 8009166:	6a21      	ldr	r1, [r4, #32]
 8009168:	602b      	str	r3, [r5, #0]
 800916a:	d030      	beq.n	80091ce <__sflush_r+0x92>
 800916c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800916e:	89a3      	ldrh	r3, [r4, #12]
 8009170:	0759      	lsls	r1, r3, #29
 8009172:	d505      	bpl.n	8009180 <__sflush_r+0x44>
 8009174:	6863      	ldr	r3, [r4, #4]
 8009176:	1ad2      	subs	r2, r2, r3
 8009178:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800917a:	b10b      	cbz	r3, 8009180 <__sflush_r+0x44>
 800917c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800917e:	1ad2      	subs	r2, r2, r3
 8009180:	2300      	movs	r3, #0
 8009182:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009184:	6a21      	ldr	r1, [r4, #32]
 8009186:	4628      	mov	r0, r5
 8009188:	47b0      	blx	r6
 800918a:	1c43      	adds	r3, r0, #1
 800918c:	89a3      	ldrh	r3, [r4, #12]
 800918e:	d106      	bne.n	800919e <__sflush_r+0x62>
 8009190:	6829      	ldr	r1, [r5, #0]
 8009192:	291d      	cmp	r1, #29
 8009194:	d82b      	bhi.n	80091ee <__sflush_r+0xb2>
 8009196:	4a2a      	ldr	r2, [pc, #168]	@ (8009240 <__sflush_r+0x104>)
 8009198:	410a      	asrs	r2, r1
 800919a:	07d6      	lsls	r6, r2, #31
 800919c:	d427      	bmi.n	80091ee <__sflush_r+0xb2>
 800919e:	2200      	movs	r2, #0
 80091a0:	6062      	str	r2, [r4, #4]
 80091a2:	04d9      	lsls	r1, r3, #19
 80091a4:	6922      	ldr	r2, [r4, #16]
 80091a6:	6022      	str	r2, [r4, #0]
 80091a8:	d504      	bpl.n	80091b4 <__sflush_r+0x78>
 80091aa:	1c42      	adds	r2, r0, #1
 80091ac:	d101      	bne.n	80091b2 <__sflush_r+0x76>
 80091ae:	682b      	ldr	r3, [r5, #0]
 80091b0:	b903      	cbnz	r3, 80091b4 <__sflush_r+0x78>
 80091b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80091b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091b6:	602f      	str	r7, [r5, #0]
 80091b8:	b1b9      	cbz	r1, 80091ea <__sflush_r+0xae>
 80091ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091be:	4299      	cmp	r1, r3
 80091c0:	d002      	beq.n	80091c8 <__sflush_r+0x8c>
 80091c2:	4628      	mov	r0, r5
 80091c4:	f7ff fca0 	bl	8008b08 <_free_r>
 80091c8:	2300      	movs	r3, #0
 80091ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80091cc:	e00d      	b.n	80091ea <__sflush_r+0xae>
 80091ce:	2301      	movs	r3, #1
 80091d0:	4628      	mov	r0, r5
 80091d2:	47b0      	blx	r6
 80091d4:	4602      	mov	r2, r0
 80091d6:	1c50      	adds	r0, r2, #1
 80091d8:	d1c9      	bne.n	800916e <__sflush_r+0x32>
 80091da:	682b      	ldr	r3, [r5, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d0c6      	beq.n	800916e <__sflush_r+0x32>
 80091e0:	2b1d      	cmp	r3, #29
 80091e2:	d001      	beq.n	80091e8 <__sflush_r+0xac>
 80091e4:	2b16      	cmp	r3, #22
 80091e6:	d11e      	bne.n	8009226 <__sflush_r+0xea>
 80091e8:	602f      	str	r7, [r5, #0]
 80091ea:	2000      	movs	r0, #0
 80091ec:	e022      	b.n	8009234 <__sflush_r+0xf8>
 80091ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091f2:	b21b      	sxth	r3, r3
 80091f4:	e01b      	b.n	800922e <__sflush_r+0xf2>
 80091f6:	690f      	ldr	r7, [r1, #16]
 80091f8:	2f00      	cmp	r7, #0
 80091fa:	d0f6      	beq.n	80091ea <__sflush_r+0xae>
 80091fc:	0793      	lsls	r3, r2, #30
 80091fe:	680e      	ldr	r6, [r1, #0]
 8009200:	bf08      	it	eq
 8009202:	694b      	ldreq	r3, [r1, #20]
 8009204:	600f      	str	r7, [r1, #0]
 8009206:	bf18      	it	ne
 8009208:	2300      	movne	r3, #0
 800920a:	eba6 0807 	sub.w	r8, r6, r7
 800920e:	608b      	str	r3, [r1, #8]
 8009210:	f1b8 0f00 	cmp.w	r8, #0
 8009214:	dde9      	ble.n	80091ea <__sflush_r+0xae>
 8009216:	6a21      	ldr	r1, [r4, #32]
 8009218:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800921a:	4643      	mov	r3, r8
 800921c:	463a      	mov	r2, r7
 800921e:	4628      	mov	r0, r5
 8009220:	47b0      	blx	r6
 8009222:	2800      	cmp	r0, #0
 8009224:	dc08      	bgt.n	8009238 <__sflush_r+0xfc>
 8009226:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800922a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800922e:	81a3      	strh	r3, [r4, #12]
 8009230:	f04f 30ff 	mov.w	r0, #4294967295
 8009234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009238:	4407      	add	r7, r0
 800923a:	eba8 0800 	sub.w	r8, r8, r0
 800923e:	e7e7      	b.n	8009210 <__sflush_r+0xd4>
 8009240:	dfbffffe 	.word	0xdfbffffe

08009244 <_fflush_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	690b      	ldr	r3, [r1, #16]
 8009248:	4605      	mov	r5, r0
 800924a:	460c      	mov	r4, r1
 800924c:	b913      	cbnz	r3, 8009254 <_fflush_r+0x10>
 800924e:	2500      	movs	r5, #0
 8009250:	4628      	mov	r0, r5
 8009252:	bd38      	pop	{r3, r4, r5, pc}
 8009254:	b118      	cbz	r0, 800925e <_fflush_r+0x1a>
 8009256:	6a03      	ldr	r3, [r0, #32]
 8009258:	b90b      	cbnz	r3, 800925e <_fflush_r+0x1a>
 800925a:	f7ff fa4b 	bl	80086f4 <__sinit>
 800925e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d0f3      	beq.n	800924e <_fflush_r+0xa>
 8009266:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009268:	07d0      	lsls	r0, r2, #31
 800926a:	d404      	bmi.n	8009276 <_fflush_r+0x32>
 800926c:	0599      	lsls	r1, r3, #22
 800926e:	d402      	bmi.n	8009276 <_fflush_r+0x32>
 8009270:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009272:	f7ff fc46 	bl	8008b02 <__retarget_lock_acquire_recursive>
 8009276:	4628      	mov	r0, r5
 8009278:	4621      	mov	r1, r4
 800927a:	f7ff ff5f 	bl	800913c <__sflush_r>
 800927e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009280:	07da      	lsls	r2, r3, #31
 8009282:	4605      	mov	r5, r0
 8009284:	d4e4      	bmi.n	8009250 <_fflush_r+0xc>
 8009286:	89a3      	ldrh	r3, [r4, #12]
 8009288:	059b      	lsls	r3, r3, #22
 800928a:	d4e1      	bmi.n	8009250 <_fflush_r+0xc>
 800928c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800928e:	f7ff fc39 	bl	8008b04 <__retarget_lock_release_recursive>
 8009292:	e7dd      	b.n	8009250 <_fflush_r+0xc>

08009294 <__swhatbuf_r>:
 8009294:	b570      	push	{r4, r5, r6, lr}
 8009296:	460c      	mov	r4, r1
 8009298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800929c:	2900      	cmp	r1, #0
 800929e:	b096      	sub	sp, #88	@ 0x58
 80092a0:	4615      	mov	r5, r2
 80092a2:	461e      	mov	r6, r3
 80092a4:	da0d      	bge.n	80092c2 <__swhatbuf_r+0x2e>
 80092a6:	89a3      	ldrh	r3, [r4, #12]
 80092a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092ac:	f04f 0100 	mov.w	r1, #0
 80092b0:	bf14      	ite	ne
 80092b2:	2340      	movne	r3, #64	@ 0x40
 80092b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80092b8:	2000      	movs	r0, #0
 80092ba:	6031      	str	r1, [r6, #0]
 80092bc:	602b      	str	r3, [r5, #0]
 80092be:	b016      	add	sp, #88	@ 0x58
 80092c0:	bd70      	pop	{r4, r5, r6, pc}
 80092c2:	466a      	mov	r2, sp
 80092c4:	f000 f848 	bl	8009358 <_fstat_r>
 80092c8:	2800      	cmp	r0, #0
 80092ca:	dbec      	blt.n	80092a6 <__swhatbuf_r+0x12>
 80092cc:	9901      	ldr	r1, [sp, #4]
 80092ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092d6:	4259      	negs	r1, r3
 80092d8:	4159      	adcs	r1, r3
 80092da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092de:	e7eb      	b.n	80092b8 <__swhatbuf_r+0x24>

080092e0 <__smakebuf_r>:
 80092e0:	898b      	ldrh	r3, [r1, #12]
 80092e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092e4:	079d      	lsls	r5, r3, #30
 80092e6:	4606      	mov	r6, r0
 80092e8:	460c      	mov	r4, r1
 80092ea:	d507      	bpl.n	80092fc <__smakebuf_r+0x1c>
 80092ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80092f0:	6023      	str	r3, [r4, #0]
 80092f2:	6123      	str	r3, [r4, #16]
 80092f4:	2301      	movs	r3, #1
 80092f6:	6163      	str	r3, [r4, #20]
 80092f8:	b003      	add	sp, #12
 80092fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092fc:	ab01      	add	r3, sp, #4
 80092fe:	466a      	mov	r2, sp
 8009300:	f7ff ffc8 	bl	8009294 <__swhatbuf_r>
 8009304:	9f00      	ldr	r7, [sp, #0]
 8009306:	4605      	mov	r5, r0
 8009308:	4639      	mov	r1, r7
 800930a:	4630      	mov	r0, r6
 800930c:	f7ff f8da 	bl	80084c4 <_malloc_r>
 8009310:	b948      	cbnz	r0, 8009326 <__smakebuf_r+0x46>
 8009312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009316:	059a      	lsls	r2, r3, #22
 8009318:	d4ee      	bmi.n	80092f8 <__smakebuf_r+0x18>
 800931a:	f023 0303 	bic.w	r3, r3, #3
 800931e:	f043 0302 	orr.w	r3, r3, #2
 8009322:	81a3      	strh	r3, [r4, #12]
 8009324:	e7e2      	b.n	80092ec <__smakebuf_r+0xc>
 8009326:	89a3      	ldrh	r3, [r4, #12]
 8009328:	6020      	str	r0, [r4, #0]
 800932a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800932e:	81a3      	strh	r3, [r4, #12]
 8009330:	9b01      	ldr	r3, [sp, #4]
 8009332:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009336:	b15b      	cbz	r3, 8009350 <__smakebuf_r+0x70>
 8009338:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800933c:	4630      	mov	r0, r6
 800933e:	f000 f81d 	bl	800937c <_isatty_r>
 8009342:	b128      	cbz	r0, 8009350 <__smakebuf_r+0x70>
 8009344:	89a3      	ldrh	r3, [r4, #12]
 8009346:	f023 0303 	bic.w	r3, r3, #3
 800934a:	f043 0301 	orr.w	r3, r3, #1
 800934e:	81a3      	strh	r3, [r4, #12]
 8009350:	89a3      	ldrh	r3, [r4, #12]
 8009352:	431d      	orrs	r5, r3
 8009354:	81a5      	strh	r5, [r4, #12]
 8009356:	e7cf      	b.n	80092f8 <__smakebuf_r+0x18>

08009358 <_fstat_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	4d07      	ldr	r5, [pc, #28]	@ (8009378 <_fstat_r+0x20>)
 800935c:	2300      	movs	r3, #0
 800935e:	4604      	mov	r4, r0
 8009360:	4608      	mov	r0, r1
 8009362:	4611      	mov	r1, r2
 8009364:	602b      	str	r3, [r5, #0]
 8009366:	f000 f955 	bl	8009614 <_fstat>
 800936a:	1c43      	adds	r3, r0, #1
 800936c:	d102      	bne.n	8009374 <_fstat_r+0x1c>
 800936e:	682b      	ldr	r3, [r5, #0]
 8009370:	b103      	cbz	r3, 8009374 <_fstat_r+0x1c>
 8009372:	6023      	str	r3, [r4, #0]
 8009374:	bd38      	pop	{r3, r4, r5, pc}
 8009376:	bf00      	nop
 8009378:	20000e04 	.word	0x20000e04

0800937c <_isatty_r>:
 800937c:	b538      	push	{r3, r4, r5, lr}
 800937e:	4d06      	ldr	r5, [pc, #24]	@ (8009398 <_isatty_r+0x1c>)
 8009380:	2300      	movs	r3, #0
 8009382:	4604      	mov	r4, r0
 8009384:	4608      	mov	r0, r1
 8009386:	602b      	str	r3, [r5, #0]
 8009388:	f000 f94c 	bl	8009624 <_isatty>
 800938c:	1c43      	adds	r3, r0, #1
 800938e:	d102      	bne.n	8009396 <_isatty_r+0x1a>
 8009390:	682b      	ldr	r3, [r5, #0]
 8009392:	b103      	cbz	r3, 8009396 <_isatty_r+0x1a>
 8009394:	6023      	str	r3, [r4, #0]
 8009396:	bd38      	pop	{r3, r4, r5, pc}
 8009398:	20000e04 	.word	0x20000e04

0800939c <expf>:
 800939c:	b508      	push	{r3, lr}
 800939e:	ed2d 8b02 	vpush	{d8}
 80093a2:	eef0 8a40 	vmov.f32	s17, s0
 80093a6:	f000 f85f 	bl	8009468 <__ieee754_expf>
 80093aa:	eeb0 8a40 	vmov.f32	s16, s0
 80093ae:	eeb0 0a68 	vmov.f32	s0, s17
 80093b2:	f000 f829 	bl	8009408 <finitef>
 80093b6:	b160      	cbz	r0, 80093d2 <expf+0x36>
 80093b8:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 80093f8 <expf+0x5c>
 80093bc:	eef4 8ae7 	vcmpe.f32	s17, s15
 80093c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093c4:	dd0a      	ble.n	80093dc <expf+0x40>
 80093c6:	f7ff fb71 	bl	8008aac <__errno>
 80093ca:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 80093fc <expf+0x60>
 80093ce:	2322      	movs	r3, #34	@ 0x22
 80093d0:	6003      	str	r3, [r0, #0]
 80093d2:	eeb0 0a48 	vmov.f32	s0, s16
 80093d6:	ecbd 8b02 	vpop	{d8}
 80093da:	bd08      	pop	{r3, pc}
 80093dc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009400 <expf+0x64>
 80093e0:	eef4 8ae7 	vcmpe.f32	s17, s15
 80093e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093e8:	d5f3      	bpl.n	80093d2 <expf+0x36>
 80093ea:	f7ff fb5f 	bl	8008aac <__errno>
 80093ee:	2322      	movs	r3, #34	@ 0x22
 80093f0:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8009404 <expf+0x68>
 80093f4:	6003      	str	r3, [r0, #0]
 80093f6:	e7ec      	b.n	80093d2 <expf+0x36>
 80093f8:	42b17217 	.word	0x42b17217
 80093fc:	7f800000 	.word	0x7f800000
 8009400:	c2cff1b5 	.word	0xc2cff1b5
 8009404:	00000000 	.word	0x00000000

08009408 <finitef>:
 8009408:	ee10 3a10 	vmov	r3, s0
 800940c:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8009410:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8009414:	bfac      	ite	ge
 8009416:	2000      	movge	r0, #0
 8009418:	2001      	movlt	r0, #1
 800941a:	4770      	bx	lr

0800941c <with_errnof>:
 800941c:	b510      	push	{r4, lr}
 800941e:	ed2d 8b02 	vpush	{d8}
 8009422:	eeb0 8a40 	vmov.f32	s16, s0
 8009426:	4604      	mov	r4, r0
 8009428:	f7ff fb40 	bl	8008aac <__errno>
 800942c:	eeb0 0a48 	vmov.f32	s0, s16
 8009430:	ecbd 8b02 	vpop	{d8}
 8009434:	6004      	str	r4, [r0, #0]
 8009436:	bd10      	pop	{r4, pc}

08009438 <xflowf>:
 8009438:	b130      	cbz	r0, 8009448 <xflowf+0x10>
 800943a:	eef1 7a40 	vneg.f32	s15, s0
 800943e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009442:	2022      	movs	r0, #34	@ 0x22
 8009444:	f7ff bfea 	b.w	800941c <with_errnof>
 8009448:	eef0 7a40 	vmov.f32	s15, s0
 800944c:	e7f7      	b.n	800943e <xflowf+0x6>
	...

08009450 <__math_uflowf>:
 8009450:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009458 <__math_uflowf+0x8>
 8009454:	f7ff bff0 	b.w	8009438 <xflowf>
 8009458:	10000000 	.word	0x10000000

0800945c <__math_oflowf>:
 800945c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009464 <__math_oflowf+0x8>
 8009460:	f7ff bfea 	b.w	8009438 <xflowf>
 8009464:	70000000 	.word	0x70000000

08009468 <__ieee754_expf>:
 8009468:	ee10 2a10 	vmov	r2, s0
 800946c:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8009470:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009474:	d902      	bls.n	800947c <__ieee754_expf+0x14>
 8009476:	ee30 0a00 	vadd.f32	s0, s0, s0
 800947a:	4770      	bx	lr
 800947c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8009480:	d106      	bne.n	8009490 <__ieee754_expf+0x28>
 8009482:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80095bc <__ieee754_expf+0x154>
 8009486:	2900      	cmp	r1, #0
 8009488:	bf18      	it	ne
 800948a:	eeb0 0a67 	vmovne.f32	s0, s15
 800948e:	4770      	bx	lr
 8009490:	484b      	ldr	r0, [pc, #300]	@ (80095c0 <__ieee754_expf+0x158>)
 8009492:	4282      	cmp	r2, r0
 8009494:	dd02      	ble.n	800949c <__ieee754_expf+0x34>
 8009496:	2000      	movs	r0, #0
 8009498:	f7ff bfe0 	b.w	800945c <__math_oflowf>
 800949c:	2a00      	cmp	r2, #0
 800949e:	da05      	bge.n	80094ac <__ieee754_expf+0x44>
 80094a0:	4a48      	ldr	r2, [pc, #288]	@ (80095c4 <__ieee754_expf+0x15c>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d902      	bls.n	80094ac <__ieee754_expf+0x44>
 80094a6:	2000      	movs	r0, #0
 80094a8:	f7ff bfd2 	b.w	8009450 <__math_uflowf>
 80094ac:	4a46      	ldr	r2, [pc, #280]	@ (80095c8 <__ieee754_expf+0x160>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80094b4:	d952      	bls.n	800955c <__ieee754_expf+0xf4>
 80094b6:	4a45      	ldr	r2, [pc, #276]	@ (80095cc <__ieee754_expf+0x164>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80094be:	d834      	bhi.n	800952a <__ieee754_expf+0xc2>
 80094c0:	4b43      	ldr	r3, [pc, #268]	@ (80095d0 <__ieee754_expf+0x168>)
 80094c2:	4413      	add	r3, r2
 80094c4:	ed93 7a00 	vldr	s14, [r3]
 80094c8:	4b42      	ldr	r3, [pc, #264]	@ (80095d4 <__ieee754_expf+0x16c>)
 80094ca:	4413      	add	r3, r2
 80094cc:	ee30 7a47 	vsub.f32	s14, s0, s14
 80094d0:	f1c1 0201 	rsb	r2, r1, #1
 80094d4:	edd3 7a00 	vldr	s15, [r3]
 80094d8:	1a52      	subs	r2, r2, r1
 80094da:	ee37 0a67 	vsub.f32	s0, s14, s15
 80094de:	ee20 6a00 	vmul.f32	s12, s0, s0
 80094e2:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 80095d8 <__ieee754_expf+0x170>
 80094e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80095dc <__ieee754_expf+0x174>
 80094ea:	eee6 6a05 	vfma.f32	s13, s12, s10
 80094ee:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80095e0 <__ieee754_expf+0x178>
 80094f2:	eea6 5a86 	vfma.f32	s10, s13, s12
 80094f6:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80095e4 <__ieee754_expf+0x17c>
 80094fa:	eee5 6a06 	vfma.f32	s13, s10, s12
 80094fe:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80095e8 <__ieee754_expf+0x180>
 8009502:	eea6 5a86 	vfma.f32	s10, s13, s12
 8009506:	eef0 6a40 	vmov.f32	s13, s0
 800950a:	eee5 6a46 	vfms.f32	s13, s10, s12
 800950e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8009512:	ee20 5a26 	vmul.f32	s10, s0, s13
 8009516:	bb92      	cbnz	r2, 800957e <__ieee754_expf+0x116>
 8009518:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800951c:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8009520:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009524:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8009528:	4770      	bx	lr
 800952a:	4b30      	ldr	r3, [pc, #192]	@ (80095ec <__ieee754_expf+0x184>)
 800952c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80095f0 <__ieee754_expf+0x188>
 8009530:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80095f4 <__ieee754_expf+0x18c>
 8009534:	4413      	add	r3, r2
 8009536:	edd3 7a00 	vldr	s15, [r3]
 800953a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800953e:	eeb0 7a40 	vmov.f32	s14, s0
 8009542:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009546:	ee17 2a90 	vmov	r2, s15
 800954a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800954e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009552:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80095f8 <__ieee754_expf+0x190>
 8009556:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800955a:	e7be      	b.n	80094da <__ieee754_expf+0x72>
 800955c:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8009560:	d20b      	bcs.n	800957a <__ieee754_expf+0x112>
 8009562:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80095fc <__ieee754_expf+0x194>
 8009566:	ee70 6a26 	vadd.f32	s13, s0, s13
 800956a:	eef4 6ae5 	vcmpe.f32	s13, s11
 800956e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009572:	dd02      	ble.n	800957a <__ieee754_expf+0x112>
 8009574:	ee30 0a25 	vadd.f32	s0, s0, s11
 8009578:	4770      	bx	lr
 800957a:	2200      	movs	r2, #0
 800957c:	e7af      	b.n	80094de <__ieee754_expf+0x76>
 800957e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8009582:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8009586:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800958a:	bfb8      	it	lt
 800958c:	3264      	addlt	r2, #100	@ 0x64
 800958e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009592:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009596:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800959a:	ee17 3a90 	vmov	r3, s15
 800959e:	bfab      	itete	ge
 80095a0:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80095a4:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80095a8:	ee00 3a10 	vmovge	s0, r3
 80095ac:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8009600 <__ieee754_expf+0x198>
 80095b0:	bfbc      	itt	lt
 80095b2:	ee00 3a10 	vmovlt	s0, r3
 80095b6:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80095ba:	4770      	bx	lr
 80095bc:	00000000 	.word	0x00000000
 80095c0:	42b17217 	.word	0x42b17217
 80095c4:	42cff1b5 	.word	0x42cff1b5
 80095c8:	3eb17218 	.word	0x3eb17218
 80095cc:	3f851591 	.word	0x3f851591
 80095d0:	0800c274 	.word	0x0800c274
 80095d4:	0800c26c 	.word	0x0800c26c
 80095d8:	3331bb4c 	.word	0x3331bb4c
 80095dc:	b5ddea0e 	.word	0xb5ddea0e
 80095e0:	388ab355 	.word	0x388ab355
 80095e4:	bb360b61 	.word	0xbb360b61
 80095e8:	3e2aaaab 	.word	0x3e2aaaab
 80095ec:	0800c27c 	.word	0x0800c27c
 80095f0:	3fb8aa3b 	.word	0x3fb8aa3b
 80095f4:	3f317180 	.word	0x3f317180
 80095f8:	3717f7d1 	.word	0x3717f7d1
 80095fc:	7149f2ca 	.word	0x7149f2ca
 8009600:	0d800000 	.word	0x0d800000

08009604 <_close>:
 8009604:	4b02      	ldr	r3, [pc, #8]	@ (8009610 <_close+0xc>)
 8009606:	2258      	movs	r2, #88	@ 0x58
 8009608:	601a      	str	r2, [r3, #0]
 800960a:	f04f 30ff 	mov.w	r0, #4294967295
 800960e:	4770      	bx	lr
 8009610:	20000e04 	.word	0x20000e04

08009614 <_fstat>:
 8009614:	4b02      	ldr	r3, [pc, #8]	@ (8009620 <_fstat+0xc>)
 8009616:	2258      	movs	r2, #88	@ 0x58
 8009618:	601a      	str	r2, [r3, #0]
 800961a:	f04f 30ff 	mov.w	r0, #4294967295
 800961e:	4770      	bx	lr
 8009620:	20000e04 	.word	0x20000e04

08009624 <_isatty>:
 8009624:	4b02      	ldr	r3, [pc, #8]	@ (8009630 <_isatty+0xc>)
 8009626:	2258      	movs	r2, #88	@ 0x58
 8009628:	601a      	str	r2, [r3, #0]
 800962a:	2000      	movs	r0, #0
 800962c:	4770      	bx	lr
 800962e:	bf00      	nop
 8009630:	20000e04 	.word	0x20000e04

08009634 <_lseek>:
 8009634:	4b02      	ldr	r3, [pc, #8]	@ (8009640 <_lseek+0xc>)
 8009636:	2258      	movs	r2, #88	@ 0x58
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	f04f 30ff 	mov.w	r0, #4294967295
 800963e:	4770      	bx	lr
 8009640:	20000e04 	.word	0x20000e04

08009644 <_read>:
 8009644:	4b02      	ldr	r3, [pc, #8]	@ (8009650 <_read+0xc>)
 8009646:	2258      	movs	r2, #88	@ 0x58
 8009648:	601a      	str	r2, [r3, #0]
 800964a:	f04f 30ff 	mov.w	r0, #4294967295
 800964e:	4770      	bx	lr
 8009650:	20000e04 	.word	0x20000e04

08009654 <_write>:
 8009654:	4b02      	ldr	r3, [pc, #8]	@ (8009660 <_write+0xc>)
 8009656:	2258      	movs	r2, #88	@ 0x58
 8009658:	601a      	str	r2, [r3, #0]
 800965a:	f04f 30ff 	mov.w	r0, #4294967295
 800965e:	4770      	bx	lr
 8009660:	20000e04 	.word	0x20000e04

08009664 <_init>:
 8009664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009666:	bf00      	nop
 8009668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800966a:	bc08      	pop	{r3}
 800966c:	469e      	mov	lr, r3
 800966e:	4770      	bx	lr

08009670 <_fini>:
 8009670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009672:	bf00      	nop
 8009674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009676:	bc08      	pop	{r3}
 8009678:	469e      	mov	lr, r3
 800967a:	4770      	bx	lr
