--- verilog_synth
+++ uhdm_synth
@@ -1,21 +1,21 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* hdlname = "submodule" *)
 (* dynports =  1  *)
+(* src = "dut.sv:58.5-61.7" *)
 (* interfaces_replaced_in_module =  1  *)
-(* src = "dut.sv:20.1-28.10" *)
-module \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000001000 (out, \bus.a , \bus.b , \bus.c );
+module \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000 (out, \bus.c , \bus.b , \bus.a );
 (* src = "dut.sv:24.30-24.33" *)
 output [7:0] out;
 wire [7:0] out;
-(* src = "dut.sv:20.1-28.10" *)
-input [7:0] \bus.a ;
-wire [7:0] \bus.a ;
-(* src = "dut.sv:20.1-28.10" *)
-input [7:0] \bus.b ;
-wire [7:0] \bus.b ;
-(* src = "dut.sv:20.1-28.10" *)
-input [7:0] \bus.c ;
+(* src = "dut.sv:7.23-7.24" *)
+inout [7:0] \bus.c ;
 wire [7:0] \bus.c ;
+(* src = "dut.sv:6.23-6.24" *)
+inout [7:0] \bus.b ;
+wire [7:0] \bus.b ;
+(* src = "dut.sv:5.23-5.24" *)
+inout [7:0] \bus.a ;
+wire [7:0] \bus.a ;
 wire _00_;
 wire _01_;
 wire _02_;
@@ -107,21 +107,21 @@
 endmodule
 (* hdlname = "submodule" *)
 (* dynports =  1  *)
+(* src = "dut.sv:70.5-73.7" *)
 (* interfaces_replaced_in_module =  1  *)
-(* src = "dut.sv:20.1-28.10" *)
-module \$paramod\submodule\WIDTH=s32'00000000000000000000000000010000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000010000 (out, \bus.a , \bus.b , \bus.c );
+module \$paramod\submodule\WIDTH=s32'00000000000000000000000000010000 (out, \bus.c , \bus.b , \bus.a );
 (* src = "dut.sv:24.30-24.33" *)
 output [15:0] out;
 wire [15:0] out;
-(* src = "dut.sv:20.1-28.10" *)
-input [15:0] \bus.a ;
-wire [15:0] \bus.a ;
-(* src = "dut.sv:20.1-28.10" *)
-input [15:0] \bus.b ;
-wire [15:0] \bus.b ;
-(* src = "dut.sv:20.1-28.10" *)
-input [15:0] \bus.c ;
+(* src = "dut.sv:7.23-7.24" *)
+inout [15:0] \bus.c ;
 wire [15:0] \bus.c ;
+(* src = "dut.sv:6.23-6.24" *)
+inout [15:0] \bus.b ;
+wire [15:0] \bus.b ;
+(* src = "dut.sv:5.23-5.24" *)
+inout [15:0] \bus.a ;
+wire [15:0] \bus.a ;
 wire _00_;
 wire _01_;
 wire _02_;
@@ -299,9 +299,8 @@
 .Y(out[15])
 );
 endmodule
-(* top =  1  *)
-(* interfaces_replaced_in_module =  1  *)
 (* src = "dut.sv:30.1-75.10" *)
+(* top =  1  *)
 module simple_interface(a1, b1, c1, a2, b2, c2, a3, b3, c3, out1, out2, out3);
 (* src = "dut.sv:31.25-31.27" *)
 input [7:0] a1;
@@ -339,52 +338,58 @@
 (* src = "dut.sv:36.25-36.29" *)
 output [15:0] out3;
 wire [15:0] out3;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:5.23-5.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7" *)
 wire [7:0] \bus1.a ;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:6.23-6.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7" *)
 wire [7:0] \bus1.b ;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:7.23-7.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7" *)
 wire [7:0] \bus1.c ;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:5.23-5.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7" *)
 wire [7:0] \bus2.a ;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:6.23-6.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7" *)
 wire [7:0] \bus2.b ;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:7.23-7.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7" *)
 wire [7:0] \bus2.c ;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:5.23-5.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
 wire [15:0] \bus3.a ;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:6.23-6.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
 wire [15:0] \bus3.b ;
-(* src = "dut.sv:30.1-75.10" *)
+(* src = "dut.sv:7.23-7.24" *)
+(* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
 wire [15:0] \bus3.c ;
-(* src = "dut.sv:58.28-61.6" *)
-\$paramod\submodule\WIDTH=s32'00000000000000000000000000001000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000001000  inst1 (
+\$paramod\submodule\WIDTH=s32'00000000000000000000000000001000  inst1 (
 .\bus.a (a1),
 .\bus.b (b1),
 .\bus.c (c1),
 .out(out1)
 );
-(* src = "dut.sv:64.28-67.6" *)
-\$paramod\submodule\WIDTH=s32'00000000000000000000000000001000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000001000  inst2 (
+\$paramod\submodule\WIDTH=s32'00000000000000000000000000001000  inst2 (
 .\bus.a (a2),
 .\bus.b (b2),
 .\bus.c (c2),
 .out(out2)
 );
-(* src = "dut.sv:70.29-73.6" *)
-\$paramod\submodule\WIDTH=s32'00000000000000000000000000010000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000010000  inst3 (
+\$paramod\submodule\WIDTH=s32'00000000000000000000000000010000  inst3 (
 .\bus.a (a3),
 .\bus.b (b3),
 .\bus.c (c3),
 .out(out3)
 );
-assign \bus3.a  = a3;
-assign \bus3.b  = b3;
 assign \bus3.c  = c3;
-assign \bus2.a  = a2;
-assign \bus2.b  = b2;
+assign \bus3.b  = b3;
+assign \bus3.a  = a3;
 assign \bus2.c  = c2;
-assign \bus1.a  = a1;
-assign \bus1.b  = b1;
+assign \bus2.b  = b2;
+assign \bus2.a  = a2;
 assign \bus1.c  = c1;
+assign \bus1.b  = b1;
+assign \bus1.a  = a1;
 endmodule
