

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1'
================================================================
* Date:           Sat Oct 15 10:48:42 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.254 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_849_1_VITIS_LOOP_851_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 5 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c6_V = alloca i32 1"   --->   Operation 6 'alloca' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_C_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_1_089, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_089, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c6_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten"   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln1069 = icmp_eq  i7 %indvar_flatten_load, i7 64"   --->   Operation 16 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln1069 = add i7 %indvar_flatten_load, i7 1"   --->   Operation 17 'add' 'add_ln1069' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.split10, void %_Z29C_drain_IO_L1_out_intra_transiiiiPA2_7ap_uintILi128EERN3hls6streamIfLi0EEE.exit.i.preheader.preheader.exitStub"   --->   Operation 18 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c7_V_load = load i4 %c7_V"   --->   Operation 19 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c6_V_load = load i4 %c6_V"   --->   Operation 20 'load' 'c6_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln870 = add i4 %c6_V_load, i4 1"   --->   Operation 21 'add' 'add_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln1069_10 = icmp_eq  i4 %c7_V_load, i4 8"   --->   Operation 22 'icmp' 'icmp_ln1069_10' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.35ns)   --->   "%select_ln1069 = select i1 %icmp_ln1069_10, i4 0, i4 %c7_V_load"   --->   Operation 23 'select' 'select_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.35ns)   --->   "%select_ln1069_10 = select i1 %icmp_ln1069_10, i4 %add_ln870, i4 %c6_V_load"   --->   Operation 24 'select' 'select_ln1069_10' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln1069_10, i32 2"   --->   Operation 25 'bitselect' 'tmp_4' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln1069 = trunc i4 %select_ln1069_10"   --->   Operation 26 'trunc' 'trunc_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1069, i1 %tmp_4" [src/kernel_kernel.cpp:859]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i5 %tmp" [src/kernel_kernel.cpp:859]   --->   Operation 28 'zext' 'zext_ln859' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i128 %local_C_V, i64 0, i64 %zext_ln859" [src/kernel_kernel.cpp:859]   --->   Operation 29 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.20ns)   --->   "%out_data_V = load i4 %local_C_V_addr" [src/kernel_kernel.cpp:859]   --->   Operation 30 'load' 'out_data_V' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln870_6 = add i4 %select_ln1069, i4 1"   --->   Operation 31 'add' 'add_ln870_6' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln1069 = store i7 %add_ln1069, i7 %indvar_flatten"   --->   Operation 32 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln1069 = store i4 %select_ln1069_10, i4 %c6_V"   --->   Operation 33 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %add_ln870_6, i4 %c7_V"   --->   Operation 34 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_849_1_VITIS_LOOP_851_2_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln851 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [src/kernel_kernel.cpp:851]   --->   Operation 37 'specpipeline' 'specpipeline_ln851' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln851 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/kernel_kernel.cpp:851]   --->   Operation 38 'specloopname' 'specloopname_ln851' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.39ns)   --->   "%data_split_V_1_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_1_089" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'data_split_V_1_4' <Predicate = (!icmp_ln1069)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/2] (1.20ns)   --->   "%out_data_V = load i4 %local_C_V_addr" [src/kernel_kernel.cpp:859]   --->   Operation 40 'load' 'out_data_V' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 41 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 42 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 43 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 44 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "%switch_ln867 = switch i2 %trunc_ln1069, void %branch3, i2 0, void %.split10..split4_crit_edge, i2 1, void %.split4, i2 2, void %branch2" [src/kernel_kernel.cpp:867]   --->   Operation 45 'switch' 'switch_ln867' <Predicate = (!icmp_ln1069)> <Delay = 0.65>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln867 = br void %.split4" [src/kernel_kernel.cpp:867]   --->   Operation 46 'br' 'br_ln867' <Predicate = (!icmp_ln1069 & trunc_ln1069 == 2)> <Delay = 0.38>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln867 = br void %.split4" [src/kernel_kernel.cpp:867]   --->   Operation 47 'br' 'br_ln867' <Predicate = (!icmp_ln1069 & trunc_ln1069 == 0)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln867 = br void %.split4" [src/kernel_kernel.cpp:867]   --->   Operation 48 'br' 'br_ln867' <Predicate = (!icmp_ln1069 & trunc_ln1069 == 3)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_1_4, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %.split10..split4_crit_edge, i32 %data_split_V_3, void %.split10"   --->   Operation 49 'phi' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%v2_V_9 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_1_4, void %branch2, i32 %data_split_V_2, void %.split10..split4_crit_edge, i32 %data_split_V_2, void %.split10"   --->   Operation 50 'phi' 'v2_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v2_V_8 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_1, void %.split10..split4_crit_edge, i32 %data_split_V_1_4, void %.split10"   --->   Operation 51 'phi' 'v2_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_1_4, void %.split10..split4_crit_edge, i32 %data_split_V_0, void %.split10"   --->   Operation 52 'phi' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_9, i32 %v2_V_8, i32 %v2_V"   --->   Operation 53 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.20ns)   --->   "%store_ln868 = store i128 %p_Result_s, i4 %local_C_V_addr" [src/kernel_kernel.cpp:868]   --->   Operation 54 'store' 'store_ln868' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.26ns
The critical path consists of the following:
	'alloca' operation ('c6.V') [4]  (0 ns)
	'load' operation ('c6_V_load') on local variable 'c6.V' [20]  (0 ns)
	'add' operation ('add_ln870') [21]  (0.708 ns)
	'select' operation ('select_ln1069_10') [26]  (0.351 ns)
	'getelementptr' operation ('local_C_V_addr', src/kernel_kernel.cpp:859) [31]  (0 ns)
	'load' operation ('out_data.V', src/kernel_kernel.cpp:859) on array 'local_C_V' [35]  (1.2 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	fifo read operation ('data_split.V[1]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_PE_1_089' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [34]  (1.4 ns)
	multiplexor before 'phi' operation ('data_split.V[0]') with incoming values : ('data_split.V[1]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('data_split.V[1]') [50]  (0.656 ns)
	'phi' operation ('data_split.V[0]') with incoming values : ('data_split.V[1]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('data_split.V[1]') [50]  (0 ns)
	'store' operation ('store_ln868', src/kernel_kernel.cpp:868) of variable '__Result__' on array 'local_C_V' [53]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
