Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 13 00:40:26 2019
| Host         : giulioc-G7-7790 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 430
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| DPOP-1  | Warning  | PREG Output pipelining       | 160        |
| DPOP-2  | Warning  | MREG Output pipelining       | 170        |
| REQP-31 | Advisory | enum_PREG_0_connects_CEP_GND | 100        |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg output design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg output design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg output design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg output design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg output design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg output design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg output design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg output design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg output design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg output design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg output design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg output design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg output design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg output design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg output design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg output design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg output design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg output design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg output design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg output design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg output design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg output design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg output design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg output design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg output design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg output design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg output design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg output design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg output design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg output design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg output design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg output design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_42_reg_17912_reg output design_1_i/dot_matrix_0/inst/mul_ln46_42_reg_17912_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_43_reg_18009_reg output design_1_i/dot_matrix_0/inst/mul_ln46_43_reg_18009_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_44_reg_18106_reg output design_1_i/dot_matrix_0/inst/mul_ln46_44_reg_18106_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_45_reg_18203_reg output design_1_i/dot_matrix_0/inst/mul_ln46_45_reg_18203_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_46_reg_18300_reg output design_1_i/dot_matrix_0/inst/mul_ln46_46_reg_18300_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_47_reg_18397_reg output design_1_i/dot_matrix_0/inst/mul_ln46_47_reg_18397_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_48_reg_18494_reg output design_1_i/dot_matrix_0/inst/mul_ln46_48_reg_18494_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_49_reg_18591_reg output design_1_i/dot_matrix_0/inst/mul_ln46_49_reg_18591_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_4_reg_14226_reg output design_1_i/dot_matrix_0/inst/mul_ln46_4_reg_14226_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_50_reg_18688_reg output design_1_i/dot_matrix_0/inst/mul_ln46_50_reg_18688_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_51_reg_18785_reg output design_1_i/dot_matrix_0/inst/mul_ln46_51_reg_18785_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_52_reg_18882_reg output design_1_i/dot_matrix_0/inst/mul_ln46_52_reg_18882_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_53_reg_18979_reg output design_1_i/dot_matrix_0/inst/mul_ln46_53_reg_18979_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_54_reg_19076_reg output design_1_i/dot_matrix_0/inst/mul_ln46_54_reg_19076_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#141 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#142 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#143 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_55_reg_19173_reg output design_1_i/dot_matrix_0/inst/mul_ln46_55_reg_19173_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#144 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_56_fu_13132_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_56_fu_13132_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#145 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_56_reg_19270_reg output design_1_i/dot_matrix_0/inst/mul_ln46_56_reg_19270_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#146 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_57_fu_13271_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_57_fu_13271_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#147 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_57_reg_19367_reg output design_1_i/dot_matrix_0/inst/mul_ln46_57_reg_19367_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#148 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_58_fu_13410_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_58_fu_13410_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#149 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_58_reg_19464_reg output design_1_i/dot_matrix_0/inst/mul_ln46_58_reg_19464_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#150 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_59_fu_13555_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_59_fu_13555_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#151 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_5_fu_6043_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_5_fu_6043_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#152 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_5_reg_14323_reg output design_1_i/dot_matrix_0/inst/mul_ln46_5_reg_14323_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#153 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_6_fu_6182_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_6_fu_6182_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#154 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_7_fu_6321_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_7_fu_6321_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#155 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_7_reg_14517_reg output design_1_i/dot_matrix_0/inst/mul_ln46_7_reg_14517_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#156 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_8_fu_6460_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_8_fu_6460_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#157 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_9_fu_6599_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_9_fu_6599_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#158 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_9_reg_14711_reg output design_1_i/dot_matrix_0/inst/mul_ln46_9_reg_14711_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#159 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_fu_5343_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_fu_5343_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#160 Warning
PREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_reg_13847_reg output design_1_i/dot_matrix_0/inst/mul_ln46_reg_13847_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_15_reg_15293_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_15_reg_15293_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_16_reg_15390_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_16_reg_15390_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_reg_16748_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_30_reg_16748_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_42_reg_17912_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_42_reg_17912_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_43_reg_18009_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_43_reg_18009_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_44_reg_18106_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_44_reg_18106_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_45_reg_18203_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_45_reg_18203_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_46_reg_18300_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_46_reg_18300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_47_reg_18397_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_47_reg_18397_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_48_reg_18494_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_48_reg_18494_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_49_reg_18591_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_49_reg_18591_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_4_reg_14226_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_4_reg_14226_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_50_reg_18688_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_50_reg_18688_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_51_reg_18785_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_51_reg_18785_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_52_reg_18882_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_52_reg_18882_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_53_reg_18979_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_53_reg_18979_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_54_reg_19076_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_54_reg_19076_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_55_reg_19173_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_55_reg_19173_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_56_fu_13132_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_56_fu_13132_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_56_reg_19270_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_56_reg_19270_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_57_fu_13271_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_57_fu_13271_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_57_reg_19367_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_57_reg_19367_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_58_fu_13410_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_58_fu_13410_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_58_reg_19464_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_58_reg_19464_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_59_fu_13555_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_59_fu_13555_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_59_reg_19566_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_59_reg_19566_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_5_fu_6043_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_5_fu_6043_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_5_reg_14323_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_5_reg_14323_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_6_fu_6182_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_6_fu_6182_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_6_reg_14420_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_6_reg_14420_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_7_fu_6321_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_7_fu_6321_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_7_reg_14517_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_7_reg_14517_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_8_fu_6460_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_8_fu_6460_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_8_reg_14614_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_8_reg_14614_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_9_fu_6599_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_9_fu_6599_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_9_reg_14711_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_9_reg_14711_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_fu_5343_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_fu_5343_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP design_1_i/dot_matrix_0/inst/mul_ln46_reg_13847_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_reg_13847_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-31#1 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#2 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#3 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#4 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#5 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#6 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#7 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#8 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#9 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#10 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#11 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#12 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#13 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#14 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#15 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#16 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#17 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#18 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#19 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#20 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#21 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#22 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#23 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#24 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#25 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#26 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#27 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#28 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#29 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#30 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#31 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#32 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#33 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#34 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#35 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#36 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#37 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#38 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#39 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#40 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#41 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#42 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#43 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#44 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#45 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#46 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#47 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#48 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#49 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#50 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#51 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#52 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#53 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#54 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#55 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#56 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#57 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#58 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#59 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#60 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#61 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#62 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#63 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#64 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#65 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_42_reg_17912_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#66 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#67 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_43_reg_18009_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#68 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#69 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_44_reg_18106_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#70 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#71 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_45_reg_18203_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#72 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#73 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_46_reg_18300_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#74 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#75 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_47_reg_18397_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#76 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#77 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_48_reg_18494_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#78 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#79 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_49_reg_18591_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#80 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#81 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_4_reg_14226_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#82 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#83 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_50_reg_18688_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#84 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#85 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_51_reg_18785_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#86 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#87 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_52_reg_18882_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#88 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#89 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_53_reg_18979_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#90 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#91 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_54_reg_19076_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#92 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#93 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_55_reg_19173_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#94 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_56_reg_19270_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#95 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_57_reg_19367_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#96 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_58_reg_19464_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#97 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_5_reg_14323_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#98 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_7_reg_14517_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#99 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_9_reg_14711_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#100 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/dot_matrix_0/inst/mul_ln46_reg_13847_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>


