# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.000512 512 0 400 37184 0.878592 9.29178 26.3279 36.55 36.6121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.000512 512 0 400 37152 0.879968 10.795 26.2915 38.0171 38.0793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.000512 512 0 400 37200 0.8792 11.4033 26.3191 38.6527 38.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.000512 512 0 400 37152 0.8792 10.5352 26.3107 37.7754 37.8368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.000512 512 0 400 37100 0.87776 10.6353 26.292 37.8572 37.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.000512 512 0 400 37072 0.875904 10.8665 26.283 38.0763 38.1383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.000512 512 0 400 37080 0.876192 11.0305 26.2949 38.2562 38.3178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.000512 512 0 400 37120 0.881504 10.7773 26.3023 38.0119 38.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.000512 512 0 400 37056 0.88048 10.6751 26.3062 37.9131 37.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.000512 512 0 400 37000 0.87696 11.4565 26.2936 38.6767 38.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.000512 512 0 400 36864 0.879104 13.0758 26.2179 40.2268 40.2883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1940 0.000512 512 0 405 37216 0.877536 9.14842 26.3155 36.3943 36.4533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.000512 512 0 405 37200 0.879552 9.25021 26.3219 36.5027 36.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.000512 512 0 405 37200 0.88064 9.30202 26.3366 36.5695 36.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.000512 512 0 405 37184 0.878592 9.37504 26.3274 36.6358 36.6962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.000512 512 0 405 37184 0.88064 9.98109 26.3495 37.2616 37.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.000512 512 0 405 37152 0.877952 11.0434 26.3023 38.2795 38.3406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.000512 512 0 405 37120 0.876544 10.9186 26.2868 38.1328 38.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.000512 512 0 405 37152 0.878496 11.604 26.3403 38.8735 38.9325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.000512 512 0 405 37100 0.878304 11.7643 26.2874 38.9806 39.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.000512 512 0 405 37072 0.876384 11.5692 26.2928 38.7915 38.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.000512 512 0 405 37080 0.878752 11.5528 26.3172 38.7997 38.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.000512 512 0 405 37120 0.88064 10.9957 26.3297 38.2566 38.3201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.000512 512 0 405 37056 0.878592 12.0817 26.3206 39.3318 39.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.000512 512 0 405 37000 0.874496 12.7386 26.3083 39.9739 40.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.000512 512 0 405 36864 0.878592 11.802 26.2387 38.9691 39.0327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1940 0.000512 512 0 400 37248 0.878592 8.56797 26.3493 35.8463 35.9069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.000512 512 0 400 37240 0.880768 9.65632 26.3474 36.9392 37.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.000512 512 0 400 37200 0.88096 9.13773 26.3233 36.3942 36.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.000512 512 0 400 37184 0.878048 9.26973 26.2995 36.4979 36.5595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.000512 512 0 400 37184 0.88064 9.38458 26.3246 36.6389 36.7009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.000512 512 0 400 37152 0.879456 11.6141 26.3044 38.8467 38.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.000512 512 0 400 37008 0.878304 8.25741 26.2366 35.4226 35.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.000512 512 0 400 37200 0.88176 11.563 26.3273 38.8236 38.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.000512 512 0 400 37120 0.881536 8.06682 26.3462 35.3469 35.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.000512 512 0 400 37152 0.878944 10.6174 26.3219 37.8686 37.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.000512 512 0 400 37056 0.88 7.58125 26.3271 34.8398 34.9013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.000512 512 0 400 37100 0.874464 10.9084 26.2732 38.1079 38.1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.000512 512 0 400 37000 0.876896 7.80691 26.2995 35.0338 35.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.000512 512 0 400 37072 0.876576 13.7233 26.2816 40.9293 40.9911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.000512 512 0 400 36960 0.876384 8.88259 26.2795 36.0878 36.1491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.000512 512 0 400 37080 0.877856 13.3366 26.2925 40.5582 40.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.000512 512 0 400 36960 0.87552 9.06355 26.2706 36.2607 36.3254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.000512 512 0 400 37120 0.880672 13.0559 26.3006 40.2887 40.3531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.000512 512 0 400 36864 0.876544 8.82771 26.237 35.9918 36.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.000512 512 0 400 37056 0.878976 11.4885 26.327 38.7442 38.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.000512 512 0 400 36864 0.880928 8.04499 26.306 35.2832 35.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.000512 512 0 400 37000 0.876384 11.8356 26.3236 39.0887 39.1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.000512 512 0 400 36800 0.874784 8.75536 26.2937 35.9764 36.0398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1940 0.000512 512 0 408 37184 0.880384 8.76147 26.3024 35.9942 36.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.000512 512 0 408 37200 0.88064 9.26925 26.343 36.5445 36.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.000512 512 0 408 37152 0.882464 9.16061 26.3179 36.4095 36.4733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.000512 512 0 408 37056 0.878592 6.14989 26.2855 33.3656 33.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.000512 512 0 408 37184 0.88 10.5487 26.3234 37.8028 37.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.000512 512 0 408 37072 0.878336 6.93456 26.2841 34.1473 34.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.000512 512 0 408 37120 0.878528 10.2741 26.2989 37.5041 37.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.000512 512 0 408 36992 0.878592 6.97149 26.2388 34.1386 34.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.000512 512 0 408 37152 0.880736 11.3562 26.3117 38.6014 38.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.000512 512 0 408 37008 0.88064 8.16333 26.2599 35.3566 35.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.000512 512 0 408 37120 0.880608 10.941 26.3186 38.1898 38.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.000512 512 0 408 36960 0.87792 7.78576 26.2359 34.9495 35.0163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.000512 512 0 408 37056 0.878592 13.5012 26.2869 40.7161 40.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.000512 512 0 408 36864 0.876544 8.74608 26.1916 35.867 35.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.000512 512 0 408 37100 0.878688 13.5244 26.3199 40.7751 40.8373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.000512 512 0 408 37000 0.878464 9.17789 26.2941 36.4024 36.4683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.000512 512 0 408 37072 0.877184 12.8623 26.2844 40.0785 40.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.000512 512 0 408 36960 0.87648 8.68541 26.2837 35.8969 35.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.000512 512 0 408 37080 0.878592 12.1772 26.2939 39.3994 39.4598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.000512 512 0 408 36960 0.879424 8.5465 26.2929 35.7707 35.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.000512 512 0 408 36992 0.877184 11.9094 26.2429 39.0809 39.1417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.000512 512 0 408 36864 0.877632 8.39789 26.2402 35.5659 35.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1940 0.000512 512 0 400 37248 0.879424 9.61741 26.3281 36.8785 36.9415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.000512 512 0 400 37240 0.88112 8.75283 26.3457 36.0307 36.0912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1940 0.000512 512 0 400 37200 0.880736 5.77658 26.3438 33.0521 33.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.000512 512 0 400 37200 0.881568 9.35146 26.331 36.6146 36.6776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.000512 512 0 400 37152 0.882304 6.26973 26.3065 33.5101 33.5721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.000512 512 0 400 37184 0.878592 9.87725 26.3166 37.1231 37.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.000512 512 0 400 37072 0.8768 6.55613 26.2634 33.7469 33.8133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.000512 512 0 400 37184 0.878016 10.3742 26.3145 37.6161 37.6791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.000512 512 0 400 37120 0.881056 7.11824 26.303 34.3545 34.4203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.000512 512 0 400 37152 0.876512 11.3172 26.2875 38.5316 38.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.000512 512 0 400 37008 0.880448 8.04675 26.2632 35.2396 35.3055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.000512 512 0 400 37200 0.88256 10.8148 26.3502 38.0967 38.1589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.000512 512 0 400 37120 0.879424 7.72691 26.5747 35.2332 35.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.000512 512 0 400 37152 0.88064 13.1216 26.3032 40.3558 40.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.000512 512 0 400 37056 0.88064 8.77504 26.325 36.0329 36.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.000512 512 0 400 37100 0.877824 13.162 26.2967 40.3871 40.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.000512 512 0 400 37000 0.878592 9.01322 26.2946 36.2385 36.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.000512 512 0 400 37072 0.876736 12.1672 26.2782 39.3738 39.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.000512 512 0 400 36960 0.876544 8.3415 26.283 35.5499 35.6162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.000512 512 0 400 37080 0.87776 11.9153 26.2928 39.1385 39.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.000512 512 0 400 36960 0.876704 8.35971 26.2732 35.5617 35.6291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.000512 512 0 400 37120 0.87872 12.0279 26.3069 39.2658 39.3296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.000512 512 0 400 36864 0.878592 8.30195 26.2135 35.4473 35.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 0.000512 512 0 416 37152 0.88064 8.84531 26.2997 36.0761 36.1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1940 0.000512 512 0 416 37120 0.882624 5.84781 26.3338 33.1149 33.1776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.000512 512 0 416 37160 0.883008 9.10554 26.3208 36.3622 36.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.000512 512 0 416 37120 0.88208 6.0887 26.3132 33.3359 33.4032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.000512 512 0 416 37152 0.882688 10.101 26.3446 37.378 37.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.000512 512 0 416 37056 0.88064 6.40614 26.3072 33.6476 33.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.000512 512 0 416 37128 0.880512 9.54368 26.3023 36.7769 36.8384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.000512 512 0 416 37072 0.877376 6.28938 26.3025 33.5196 33.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.000512 512 0 416 36960 0.876544 5.35037 26.2705 32.5471 32.6103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.000512 512 0 416 37120 0.880928 10.0209 26.3085 37.2613 37.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.000512 512 0 416 36992 0.877632 6.8608 26.2648 34.0545 34.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.000512 512 0 416 36864 0.877024 5.75904 26.2202 32.9082 32.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.000512 512 0 416 37080 0.88064 13.7697 26.312 41.0119 41.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.000512 512 0 416 37008 0.876928 8.93133 26.3158 36.1777 36.2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.000512 512 0 416 36936 0.877152 7.54278 26.3107 34.7826 34.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.000512 512 0 416 37120 0.881152 13.0717 26.3418 40.3459 40.4083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.000512 512 0 416 36960 0.87824 9.15638 26.2672 36.3523 36.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.000512 512 0 416 36960 0.87936 7.35027 26.317 34.5978 34.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.000512 512 0 416 37056 0.88064 11.9082 26.3102 39.1471 39.2074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.000512 512 0 416 36864 0.877088 8.2919 26.242 35.4646 35.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.000512 512 0 416 36864 0.880096 7.50797 26.2908 34.7294 34.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.000512 512 0 416 37100 0.878592 12.4788 26.3186 39.7246 39.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.000512 512 0 416 37000 0.881888 8.57962 26.3111 35.8251 35.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.000512 512 0 416 36900 0.88064 7.47363 26.3187 34.7228 34.7832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.000512 512 0 416 37072 0.88064 11.7492 26.3106 38.9894 39.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.000512 512 0 416 36960 0.878592 8.32131 26.3163 35.5668 35.6338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.000512 512 0 416 36624 0.87296 7.11418 26.1541 34.1932 34.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.000512 512 0 416 37080 0.88064 12.0991 26.3203 39.3517 39.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.000512 512 0 416 36960 0.878592 8.44314 26.3202 35.6938 35.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.000512 512 0 416 36720 0.875904 7.22099 26.2326 34.3817 34.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.000512 512 0 416 36992 0.876736 11.5749 26.2856 38.7873 38.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.000512 512 0 416 36864 0.87792 8.55843 26.2644 35.7507 35.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.000512 512 0 416 36480 0.8704 7.28064 26.0908 34.293 34.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.000512 512 0 400 37248 0.88064 8.75661 26.3503 36.0362 36.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1940 0.000512 512 0 400 37184 0.883296 5.85917 26.3008 33.0937 33.1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.000512 512 0 400 37240 0.879936 9.70752 26.3401 36.9792 37.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.000512 512 0 400 37200 0.878848 6.47802 26.3484 33.7565 33.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1940 0.000512 512 0 400 37080 0.874784 5.45622 26.2981 32.6802 32.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.000512 512 0 400 37200 0.878816 9.24573 26.2984 36.4742 36.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.000512 512 0 400 37152 0.881088 6.09069 26.2984 33.3224 33.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.000512 512 0 400 37008 0.875488 5.07085 26.2681 32.2666 32.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.000512 512 0 400 37184 0.877152 12.3136 26.3069 39.5506 39.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.000512 512 0 400 37072 0.874432 7.98771 26.2649 35.1782 35.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.000512 512 0 400 36960 0.875552 6.79504 26.2386 33.9558 34.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.000512 512 0 400 37184 0.879296 11.9655 26.328 39.2251 39.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.000512 512 0 400 37120 0.879904 7.94195 26.3052 35.178 35.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.000512 512 0 400 37056 0.880768 6.47168 26.3275 33.7332 33.7958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.000512 512 0 400 37152 0.879168 11.8886 26.298 39.1169 39.1782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.000512 512 0 400 37008 0.880128 8.31862 26.2644 35.5156 35.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.000512 512 0 400 36936 0.87552 7.42346 26.2636 34.6128 34.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.000512 512 0 400 36864 0.878144 6.5577 26.2625 33.75 33.8143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.000512 512 0 400 37200 0.87984 11.819 26.3493 39.0997 39.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.000512 512 0 400 37120 0.88064 8.22301 26.3231 35.4763 35.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.000512 512 0 400 36960 0.876928 7.14256 26.27 34.3389 34.4003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.000512 512 0 400 36800 0.875008 6.52291 26.2178 33.6651 33.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.000512 512 0 400 37152 0.879168 11.4337 26.3137 38.6798 38.7409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.000512 512 0 400 37056 0.88064 7.93808 26.3374 35.2083 35.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.000512 512 0 400 36864 0.879776 6.7625 26.2387 33.933 33.9952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.000512 512 0 400 36864 0.878592 6.44096 26.3055 33.6733 33.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.000512 512 0 400 37100 0.877056 11.3974 26.2706 38.5983 38.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.000512 512 0 400 37000 0.876544 8.53834 26.3041 35.7693 35.8295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.000512 512 0 400 36900 0.876544 7.19462 26.2923 34.4157 34.4785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.000512 512 0 400 36800 0.876128 6.66624 26.2928 33.8877 33.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.000512 512 0 432 37088 0.88064 10.3847 26.3135 37.6323 37.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1940 0.000512 512 0 432 37056 0.877952 6.58749 26.3344 33.8511 33.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1940 0.000512 512 0 432 36960 0.879264 5.49674 26.2719 32.6985 32.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.000512 512 0 432 37080 0.881664 9.87654 26.3152 37.1249 37.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.000512 512 0 432 37040 0.882944 6.50822 26.3052 33.7484 33.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.000512 512 0 432 36960 0.879104 5.47482 26.285 32.6878 32.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.000512 512 0 432 37056 0.88016 12.8626 26.3224 40.1143 40.1756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.000512 512 0 432 36960 0.876 8.40909 26.2676 35.6051 35.6659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.000512 512 0 432 36864 0.877888 7.03462 26.2572 34.2208 34.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.000512 512 0 432 36864 0.88064 6.10077 26.2655 33.2964 33.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.000512 512 0 432 37072 0.882208 12.3317 26.3161 39.5799 39.6412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.000512 512 0 432 36960 0.877792 8.13261 26.3034 35.3651 35.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.000512 512 0 432 36960 0.876544 6.88797 26.3404 34.1545 34.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.000512 512 0 432 36736 0.874496 5.9751 26.2281 33.1277 33.1897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.000512 512 0 432 37056 0.88128 11.9311 26.3358 39.2018 39.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.000512 512 0 432 36992 0.879424 8.12032 26.3372 35.39 35.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.000512 512 0 432 36864 0.87648 6.8952 26.2722 34.0956 34.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.000512 512 0 432 36864 0.882656 6.31229 26.3383 33.5841 33.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.000512 512 0 432 37008 0.88064 12.2634 26.3014 39.496 39.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.000512 512 0 432 36864 0.875744 8.73062 26.2577 35.9158 35.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.000512 512 0 432 36720 0.874368 7.38099 26.2115 34.5164 34.5801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.000512 512 0 432 36576 0.876544 6.95594 26.159 34.0404 34.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.000512 512 0 432 37040 0.879616 12.2947 26.3229 39.5469 39.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.000512 512 0 432 36960 0.883776 8.61312 26.3357 35.8828 35.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.000512 512 0 432 36720 0.874496 7.43629 26.2284 34.5907 34.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 0.000512 512 0 432 36800 0.880576 6.96637 26.3147 34.2134 34.2759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.000512 512 0 400 37248 0.88 9.6727 26.3497 36.9546 37.0159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1940 0.000512 512 0 400 37184 0.880416 6.46349 26.3124 33.7098 33.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1940 0.000512 512 0 400 37152 0.879584 5.4081 26.3049 32.6433 32.7045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.000512 512 0 400 37240 0.88064 9.12176 26.3448 36.397 36.4564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.000512 512 0 400 37200 0.880256 6.04365 26.3136 33.2898 33.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.000512 512 0 400 37080 0.878976 5.10554 26.2708 32.3078 32.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1940 0.000512 512 0 400 37120 0.882688 4.53837 26.3443 31.8173 31.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.000512 512 0 400 37200 0.88064 11.8019 26.3224 39.0551 39.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.000512 512 0 400 37152 0.879136 7.7032 26.3004 34.9348 34.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.000512 512 0 400 37008 0.879104 6.43482 26.2582 33.6268 33.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.000512 512 0 400 37056 0.88064 5.58224 26.302 32.8175 32.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.000512 512 0 400 37184 0.879008 11.2373 26.3214 38.4901 38.5536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.000512 512 0 400 37072 0.878368 7.47741 26.2619 34.6703 34.7319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.000512 512 0 400 36960 0.874496 6.14013 26.2403 33.3066 33.3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.000512 512 0 400 36960 0.878304 5.53459 26.2702 32.735 32.7974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.000512 512 0 400 37184 0.882464 11.0551 26.2947 38.284 38.3468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.000512 512 0 400 37120 0.87952 7.64912 26.3034 34.884 34.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.000512 512 0 400 37056 0.88064 6.5471 26.327 33.8045 33.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.000512 512 0 400 36864 0.874912 5.79491 26.2369 32.958 33.0212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.000512 512 0 400 37152 0.880288 11.8344 26.3102 39.0764 39.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.000512 512 0 400 37008 0.8768 8.33741 26.2595 35.5246 35.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.000512 512 0 400 36936 0.874976 7.22534 26.2372 34.3872 34.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.000512 512 0 400 36864 0.878592 6.74422 26.2398 33.9128 33.9744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.000512 512 0 400 36720 0.872448 6.33446 26.2125 33.4709 33.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.000512 512 0 400 37200 0.880416 11.3662 26.3222 38.6215 38.6839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.000512 512 0 400 37120 0.881216 8.3191 26.3252 35.578 35.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.000512 512 0 400 36960 0.874432 7.07642 26.2713 34.2744 34.3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.000512 512 0 400 36800 0.876544 6.50435 26.2192 33.6501 33.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.000512 512 0 400 36800 0.877856 6.63546 26.2743 33.8398 33.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.000512 512 0 420 37152 0.88064 9.56173 26.3213 36.8159 36.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1940 0.000512 512 0 420 37120 0.876864 6.28765 26.339 33.5544 33.6151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1940 0.000512 512 0 420 37056 0.876544 5.28163 26.3239 32.5331 32.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1940 0.000512 512 0 420 36992 0.878592 4.61824 26.2975 31.8464 31.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.000512 512 0 420 37120 0.878592 12.2941 26.3302 39.5547 39.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.000512 512 0 420 37040 0.87664 8.05661 26.5278 35.5119 35.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.000512 512 0 420 36960 0.874496 6.67238 26.2514 33.8499 33.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.000512 512 0 420 36960 0.878464 5.82448 26.2799 33.0325 33.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.000512 512 0 420 37104 0.878592 11.7555 26.2936 38.9806 39.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.000512 512 0 420 37056 0.878176 7.74963 26.3248 35.0036 35.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.000512 512 0 420 37008 0.878144 6.48272 26.3004 33.7148 33.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.000512 512 0 420 36864 0.877888 5.67862 26.2495 32.8578 32.9194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.000512 512 0 420 36720 0.871424 5.01405 26.1979 32.1331 32.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.000512 512 0 420 37128 0.878624 11.1759 26.3234 38.4304 38.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.000512 512 0 420 37072 0.878816 7.57504 26.3222 34.8265 34.8918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.000512 512 0 420 36960 0.873344 6.30934 26.2884 33.5222 33.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.000512 512 0 420 36960 0.880736 5.46419 26.323 32.7192 32.7817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.000512 512 0 420 36680 0.87312 5.03398 26.1656 32.1265 32.1866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.000512 512 0 420 37120 0.882752 11.0801 26.3735 38.3896 38.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.000512 512 0 420 36992 0.878592 7.63267 26.2733 34.8368 34.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.000512 512 0 420 36864 0.874496 6.48003 26.2586 33.6633 33.7254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.000512 512 0 420 36864 0.880288 5.87267 26.3029 33.1088 33.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.000512 512 0 420 36800 0.877504 5.46611 26.2744 32.6701 32.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.000512 512 0 448 37024 0.882464 9.93811 26.3164 37.186 37.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1940 0.000512 512 0 448 36992 0.879616 6.55827 26.322 33.81 33.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1940 0.000512 512 0 448 36960 0.882592 5.48618 26.3373 32.7572 32.8174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1940 0.000512 512 0 448 36864 0.878816 4.83446 26.2926 32.0576 32.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.000512 512 0 448 37000 0.88064 12.6853 26.3065 39.9249 39.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.000512 512 0 448 36960 0.88064 8.31853 26.3064 35.5626 35.6233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.000512 512 0 448 36840 0.8752 6.75059 26.2575 33.9337 33.9968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.000512 512 0 448 36800 0.879776 5.99677 26.2775 33.2055 33.2657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1940 0.000512 512 0 448 36800 0.876544 5.37805 26.283 32.5889 32.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.000512 512 0 448 37008 0.879136 12.1144 26.3155 39.3605 39.4203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.000512 512 0 448 36960 0.88272 8.03296 26.3141 35.2816 35.3425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.000512 512 0 448 36864 0.878784 6.66048 26.306 33.8947 33.9569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.000512 512 0 448 36864 0.880672 5.89222 26.3269 33.152 33.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.000512 512 0 448 36720 0.87536 5.08918 26.276 32.2914 32.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.000512 512 0 448 36960 0.877824 11.4538 26.31 38.6908 38.7517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.000512 512 0 448 36848 0.875392 7.58563 26.2526 34.7679 34.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.000512 512 0 448 36792 0.877472 6.44762 26.2532 33.6286 33.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.000512 512 0 448 36736 0.878592 5.59242 26.2723 32.7942 32.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.000512 512 0 448 36680 0.877984 5.14384 26.2709 32.3436 32.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.000512 512 0 448 36992 0.880736 11.6549 26.3413 38.9284 38.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.000512 512 0 448 36864 0.876864 7.98413 26.277 35.1908 35.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.000512 512 0 448 36864 0.882688 6.72563 26.3127 33.9722 34.0319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.000512 512 0 448 36608 0.875456 6.11619 26.1792 33.2207 33.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.000512 512 0 448 36480 0.873472 5.74464 26.1446 32.8164 32.8802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.000512 512 0 448 36480 0.875168 5.46662 26.2128 32.6066 32.6695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1940 0.000512 512 0 512 36752 0.881376 17.623 26.3383 44.893 44.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 0.000512 512 0 512 36736 0.878688 12.2386 26.3313 39.4999 39.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 0.000512 512 0 512 36672 0.87728 8.42397 26.3022 35.6545 35.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 0.000512 512 0 512 36672 0.88064 7.10237 26.3155 34.3496 34.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1940 0.000512 512 0 512 36608 0.878912 6.1639 26.2919 33.3889 33.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1940 0.000512 512 0 512 36480 0.876544 5.77517 26.2542 32.958 33.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1940 0.000512 512 0 512 36480 0.878592 5.56256 26.2506 32.7436 32.8077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1940 0.000512 512 0 512 36512 0.878592 5.07005 26.2961 32.2978 32.3606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1940 0.000512 512 0 512 36352 0.874496 4.9623 26.2265 32.1155 32.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1940 0.000512 512 0 420 36960 0.88064 14.9139 26.3248 42.1697 42.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1940 0.000512 512 0 448 36736 0.878208 4.10656 26.2534 31.2885 31.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1940 0.000512 512 0 400 36960 0.875936 3.81488 26.2996 31.0438 31.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1940 0.000512 512 0 432 36680 0.876864 15.6033 26.2049 42.7374 42.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1940 0.000512 512 0 416 36992 0.878528 14.4056 26.4417 41.7757 41.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1940 0.000512 512 0 416 36480 0.872288 6.21158 26.1771 33.3108 33.3737
