# Binary-BCD-Converters-using-Verilog-with-Double-Dabble-Algorithm-
Efficient Verilog implementation of Binary ↔ BCD converters using the Double Dabble algorithm. Includes Binary→BCD, BCD→Binary, and a combined bidirectional module with testbenches. Ideal for FPGA, ASIC, counters, calculators, and digital display systems.
