# Pipelined-MIPS32-CPU-Verilog-
This project implements a 5-stage pipelined MIPS-like 32-bit processor in Verilog, with support for arithmetic, load/store, branching, and HALT instructions.
