

================================================================
== Vitis HLS Report for 'convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_78'
================================================================
* Date:           Thu Jan 27 12:43:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.525 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        3|        4|  12.000 ns|  16.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_222_1  |        3|        3|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_1_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_1_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%br_ln222 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 12 'br' 'br_ln222' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %_ZN20SuperSampleContainerILi4ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %_ZN8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit24.split, i1 1, void"   --->   Operation 13 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i1 = phi i2 0, void %_ZN20SuperSampleContainerILi4ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i2 %i, void %_ZN8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit24.split, i2 0, void"   --->   Operation 14 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %_ZN8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit24.split, void %rewind_init"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_outDataArray_0_1_0_0_0, i27 %p_outDataArray_0_1_0_0_04, i27 %p_outDataArray_0_1_0_0_05, i27 %p_outDataArray_0_1_0_0_06, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_outDataArray_0_0_0_0_0, i27 %p_outDataArray_0_0_0_0_01, i27 %p_outDataArray_0_0_0_0_02, i27 %p_outDataArray_0_0_0_0_03, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln222 = br void %_ZN8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit24.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 19 'br' 'br_ln222' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 22 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.14ns)   --->   "%fftOutData_local_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fftOutData_local" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'fftOutData_local_read' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_V = trunc i256 %fftOutData_local_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'trunc' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %fftOutData_local_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_V_2 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %fftOutData_local_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_V_3 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %fftOutData_local_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%t_V_4 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %fftOutData_local_read, i32 128, i32 154" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%t_V_5 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %fftOutData_local_read, i32 160, i32 186" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_V_6 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %fftOutData_local_read, i32 192, i32 218" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 't_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%t_V_7 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %fftOutData_local_read, i32 224, i32 250" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 't_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.38ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outDataArray_0_0_0_0_0, i27 %p_outDataArray_0_1_0_0_0, i27 %t_V, i27 %t_V_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'write' 'write_ln174' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_2 : Operation 33 [1/1] (1.38ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outDataArray_0_0_0_0_01, i27 %p_outDataArray_0_1_0_0_04, i27 %t_V_2, i27 %t_V_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'write' 'write_ln174' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_2 : Operation 34 [1/1] (1.38ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outDataArray_0_0_0_0_02, i27 %p_outDataArray_0_1_0_0_05, i27 %t_V_4, i27 %t_V_5" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'write' 'write_ln174' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_2 : Operation 35 [1/1] (1.38ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outDataArray_0_0_0_0_03, i27 %p_outDataArray_0_1_0_0_06, i27 %t_V_6, i27 %t_V_7" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'write' 'write_ln174' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_2 : Operation 36 [1/1] (0.43ns)   --->   "%i = add i2 %i1, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.34ns)   --->   "%icmp_ln222 = icmp_eq  i2 %i1, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 37 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 38 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%return_ln233 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:233]   --->   Operation 39 'return' 'return_ln233' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln233 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:233]   --->   Operation 40 'br' 'br_ln233' <Predicate = (icmp_ln222)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_1_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_1_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
br_ln222              (br               ) [ 011]
do_init               (phi              ) [ 001]
i1                    (phi              ) [ 001]
br_ln0                (br               ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
br_ln222              (br               ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
fftOutData_local_read (read             ) [ 000]
t_V                   (trunc            ) [ 000]
t_V_1                 (partselect       ) [ 000]
t_V_2                 (partselect       ) [ 000]
t_V_3                 (partselect       ) [ 000]
t_V_4                 (partselect       ) [ 000]
t_V_5                 (partselect       ) [ 000]
t_V_6                 (partselect       ) [ 000]
t_V_7                 (partselect       ) [ 000]
write_ln174           (write            ) [ 000]
write_ln174           (write            ) [ 000]
write_ln174           (write            ) [ 000]
write_ln174           (write            ) [ 000]
i                     (add              ) [ 011]
icmp_ln222            (icmp             ) [ 001]
br_ln222              (br               ) [ 011]
return_ln233          (return           ) [ 000]
br_ln233              (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_outDataArray_0_0_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_outDataArray_0_0_0_0_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_outDataArray_0_0_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_outDataArray_0_0_0_0_03">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_outDataArray_0_1_0_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_outDataArray_0_1_0_0_04">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_outDataArray_0_1_0_0_05">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_1_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_outDataArray_0_1_0_0_06">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_1_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="fftOutData_local_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="256" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln174_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="27" slack="0"/>
<pin id="107" dir="0" index="2" bw="27" slack="0"/>
<pin id="108" dir="0" index="3" bw="27" slack="0"/>
<pin id="109" dir="0" index="4" bw="27" slack="0"/>
<pin id="110" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln174_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="27" slack="0"/>
<pin id="117" dir="0" index="2" bw="27" slack="0"/>
<pin id="118" dir="0" index="3" bw="27" slack="0"/>
<pin id="119" dir="0" index="4" bw="27" slack="0"/>
<pin id="120" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln174_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="27" slack="0"/>
<pin id="127" dir="0" index="2" bw="27" slack="0"/>
<pin id="128" dir="0" index="3" bw="27" slack="0"/>
<pin id="129" dir="0" index="4" bw="27" slack="0"/>
<pin id="130" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln174_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="27" slack="0"/>
<pin id="137" dir="0" index="2" bw="27" slack="0"/>
<pin id="138" dir="0" index="3" bw="27" slack="0"/>
<pin id="139" dir="0" index="4" bw="27" slack="0"/>
<pin id="140" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="do_init_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="do_init_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="1"/>
<pin id="161" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="i1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="2" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="4" bw="1" slack="0"/>
<pin id="169" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="t_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="256" slack="0"/>
<pin id="175" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="t_V_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="27" slack="0"/>
<pin id="180" dir="0" index="1" bw="256" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="0" index="3" bw="7" slack="0"/>
<pin id="183" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="t_V_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="27" slack="0"/>
<pin id="191" dir="0" index="1" bw="256" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="8" slack="0"/>
<pin id="194" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="t_V_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="27" slack="0"/>
<pin id="202" dir="0" index="1" bw="256" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="8" slack="0"/>
<pin id="205" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="t_V_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="27" slack="0"/>
<pin id="213" dir="0" index="1" bw="256" slack="0"/>
<pin id="214" dir="0" index="2" bw="9" slack="0"/>
<pin id="215" dir="0" index="3" bw="9" slack="0"/>
<pin id="216" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_4/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="t_V_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="27" slack="0"/>
<pin id="224" dir="0" index="1" bw="256" slack="0"/>
<pin id="225" dir="0" index="2" bw="9" slack="0"/>
<pin id="226" dir="0" index="3" bw="9" slack="0"/>
<pin id="227" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_5/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="t_V_6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="27" slack="0"/>
<pin id="235" dir="0" index="1" bw="256" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="0" index="3" bw="9" slack="0"/>
<pin id="238" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="t_V_7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="27" slack="0"/>
<pin id="246" dir="0" index="1" bw="256" slack="0"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="0" index="3" bw="9" slack="0"/>
<pin id="249" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_7/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln222_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="return_ln233_fu_267">
<pin_list>
<pin id="268" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln233/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="60" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="92" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="121"><net_src comp="92" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="131"><net_src comp="92" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="141"><net_src comp="92" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="163" pin=4"/></net>

<net id="176"><net_src comp="98" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="98" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="188"><net_src comp="178" pin="4"/><net_sink comp="104" pin=4"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="98" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="199"><net_src comp="189" pin="4"/><net_sink comp="114" pin=3"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="98" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="74" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="210"><net_src comp="200" pin="4"/><net_sink comp="114" pin=4"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="98" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="76" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="78" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="221"><net_src comp="211" pin="4"/><net_sink comp="124" pin=3"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="98" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="80" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="82" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="232"><net_src comp="222" pin="4"/><net_sink comp="124" pin=4"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="98" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="84" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="243"><net_src comp="233" pin="4"/><net_sink comp="134" pin=3"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="98" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="88" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="90" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="254"><net_src comp="244" pin="4"/><net_sink comp="134" pin=4"/></net>

<net id="259"><net_src comp="163" pin="6"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="94" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="163" pin="6"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="96" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="163" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outDataArray_0_0_0_0_0 | {2 }
	Port: p_outDataArray_0_0_0_0_01 | {2 }
	Port: p_outDataArray_0_0_0_0_02 | {2 }
	Port: p_outDataArray_0_0_0_0_03 | {2 }
	Port: p_outDataArray_0_1_0_0_0 | {2 }
	Port: p_outDataArray_0_1_0_0_04 | {2 }
	Port: p_outDataArray_0_1_0_0_05 | {2 }
	Port: p_outDataArray_0_1_0_0_06 | {2 }
 - Input state : 
	Port: convertSuperStreamToArrayNScale<1, 0, 50000, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >78 : fftOutData_local | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		i : 1
		icmp_ln222 : 1
		br_ln222 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |             i_fu_255             |    0    |    9    |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln222_fu_261        |    0    |    8    |
|----------|----------------------------------|---------|---------|
|   read   | fftOutData_local_read_read_fu_98 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     write_ln174_write_fu_104     |    0    |    0    |
|   write  |     write_ln174_write_fu_114     |    0    |    0    |
|          |     write_ln174_write_fu_124     |    0    |    0    |
|          |     write_ln174_write_fu_134     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |            t_V_fu_173            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           t_V_1_fu_178           |    0    |    0    |
|          |           t_V_2_fu_189           |    0    |    0    |
|          |           t_V_3_fu_200           |    0    |    0    |
|partselect|           t_V_4_fu_211           |    0    |    0    |
|          |           t_V_5_fu_222           |    0    |    0    |
|          |           t_V_6_fu_233           |    0    |    0    |
|          |           t_V_7_fu_244           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  return  |        return_ln233_fu_267       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    17   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|do_init_reg_144|    1   |
|   i1_reg_159  |    2   |
|   i_reg_269   |    2   |
+---------------+--------+
|     Total     |    5   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   17   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   17   |
+-----------+--------+--------+
