<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu19p-fsvb3824-2-e</Part>
        <TopModelName>convn_valid</TopModelName>
        <TargetClockPeriod>3.30</TargetClockPeriod>
        <ClockUncertainty>0.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_79_1>
                <Slack>2.41</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_81_2>
                    <Slack>2.41</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_81_2>
            </VITIS_LOOP_79_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../source/hls.cpp:79</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_79_1>
                    <Name>VITIS_LOOP_79_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../source/hls.cpp:79</SourceLocation>
                    <VITIS_LOOP_81_2>
                        <Name>VITIS_LOOP_81_2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../source/hls.cpp:81</SourceLocation>
                    </VITIS_LOOP_81_2>
                </VITIS_LOOP_79_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>17</DSP>
            <FF>2308</FF>
            <LUT>1824</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>3840</DSP>
            <FF>8171520</FF>
            <LUT>4085760</LUT>
            <URAM>320</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>convn_valid</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>convn_valid</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>convn_valid</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>convn_valid</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>convn_valid</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>convn_valid</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_core</name>
            <Object>ap_core</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_part</name>
            <Object>ap_part</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_parent</name>
            <Object>ap_parent</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_address0</name>
            <Object>in_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_ce0</name>
            <Object>in_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_q0</name>
            <Object>in_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_w</name>
            <Object>in_w</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_h</name>
            <Object>in_h</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_address0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_ce0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_q0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_w</name>
            <Object>kernel_w</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_h</name>
            <Object>kernel_h</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_address0</name>
            <Object>out_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_ce0</name>
            <Object>out_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_we0</name>
            <Object>out_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_d0</name>
            <Object>out_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_q0</name>
            <Object>out_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_w</name>
            <Object>out_w</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_h</name>
            <Object>out_h</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>convn_valid</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124</InstName>
                    <ModuleName>convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>124</ID>
                    <BindInstances>icmp_ln86_fu_181_p2 icmp_ln84_fu_186_p2 add_ln84_fu_191_p2 select_ln84_fu_232_p3 add_ln84_1_fu_200_p2 select_ln84_1_fu_206_p3 ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3 ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3 mac_muladd_5s_5s_5ns_5_4_1_U4 add_ln88_2_fu_246_p2 ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3 mac_muladd_5s_5s_5ns_5_4_1_U4 dmul_64ns_64ns_64_8_max_dsp_1_U2 add_ln86_fu_251_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>empty_15_fu_159_p2 smax_fu_165_p3 empty_16_fu_173_p2 smax1_fu_179_p3 mul_31ns_31ns_62_2_1_U18 dadd_64ns_64ns_64_8_full_dsp_1_U17 add_ln79_fu_220_p2 mul_10s_10s_10_1_1_U19 icmp_ln81_fu_239_p2 add_ln81_fu_244_p2 add_ln91_fu_255_p2 dadd_64ns_64ns_64_8_full_dsp_1_U17</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4</Name>
            <Loops>
                <VITIS_LOOP_84_3_VITIS_LOOP_86_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_3_VITIS_LOOP_86_4>
                        <Name>VITIS_LOOP_84_3_VITIS_LOOP_86_4</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_3_VITIS_LOOP_86_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../source/hls.cpp:78</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_84_3_VITIS_LOOP_86_4>
                            <Name>VITIS_LOOP_84_3_VITIS_LOOP_86_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../source/hls.cpp:86</SourceLocation>
                        </VITIS_LOOP_84_3_VITIS_LOOP_86_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>909</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>635</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln86_fu_181_p2" SOURCE="../source/hls.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_186_p2" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_191_p2" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_fu_232_p3" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_200_p2" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_1_fu_206_p3" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5s_5s_5ns_5_4_1_U4" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_2_fu_246_p2" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5s_5s_5ns_5_4_1_U4" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_8_max_dsp_1_U2" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_251_p2" SOURCE="../source/hls.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convn_valid</Name>
            <Loops>
                <VITIS_LOOP_79_1>
                    <VITIS_LOOP_81_2/>
                </VITIS_LOOP_79_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_1>
                        <Name>VITIS_LOOP_79_1</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_81_2>
                            <Name>VITIS_LOOP_81_2</Name>
                            <Slack>2.41</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124</Instance>
                            </InstanceList>
                        </VITIS_LOOP_81_2>
                    </VITIS_LOOP_79_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../source/hls.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_79_1>
                            <Name>VITIS_LOOP_79_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../source/hls.cpp:79</SourceLocation>
                            <VITIS_LOOP_81_2>
                                <Name>VITIS_LOOP_81_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../source/hls.cpp:81</SourceLocation>
                            </VITIS_LOOP_81_2>
                        </VITIS_LOOP_79_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2308</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1824</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_15_fu_159_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_165_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_16_fu_173_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_179_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="smax1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_2_1_U18" SOURCE="../source/hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="setlt" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U17" SOURCE="../source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_220_p2" SOURCE="../source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U19" SOURCE="../source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln81_fu_239_p2" SOURCE="../source/hls.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_244_p2" SOURCE="../source/hls.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_255_p2" SOURCE="../source/hls.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_81_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U17" SOURCE="../source/hls.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="ap_core" index="0" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_core" name="ap_core" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_part" index="1" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_part" name="ap_part" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_parent" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_parent" name="ap_parent" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_data" index="3" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="in_data_address0" name="in_data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_ce0" name="in_data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_q0" name="in_data_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_w" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="in_w" name="in_w" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_h" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="in_h" name="in_h" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel" index="6" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="kernel_address0" name="kernel_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="kernel_ce0" name="kernel_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="kernel_q0" name="kernel_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel_w" index="7" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="kernel_w" name="kernel_w" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel_h" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="kernel_h" name="kernel_h" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_data" index="9" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="out_data_address0" name="out_data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_data_ce0" name="out_data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_we0" name="out_data_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_data_d0" name="out_data_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_q0" name="out_data_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_w" index="10" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_w" name="out_w" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_h" index="11" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_h" name="out_h" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_core" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_core">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_core</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_core"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_part" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_part">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_part</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_part"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_parent" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_parent">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_parent</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_parent"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="in_data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="in_data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_w" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_w">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_w</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_w"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_h" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_h">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_h</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in_h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="kernel_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="kernel_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_w" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="kernel_w">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_w</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="kernel_w"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_h" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="kernel_h">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_h</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="kernel_h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="out_data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="out_data_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="out_data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_w" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_w">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_w</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_w"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_h" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_h">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_h</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_h"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="in_data_address0">out, 10</column>
                    <column name="in_data_q0">in, 64</column>
                    <column name="kernel_address0">out, 5</column>
                    <column name="kernel_q0">in, 64</column>
                    <column name="out_data_address0">out, 10</column>
                    <column name="out_data_d0">out, 64</column>
                    <column name="out_data_q0">in, 64</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_core">ap_none, in, 8</column>
                    <column name="ap_parent">ap_none, in, 8</column>
                    <column name="ap_part">ap_none, in, 8</column>
                    <column name="in_h">ap_none, in, 32</column>
                    <column name="in_w">ap_none, in, 32</column>
                    <column name="kernel_h">ap_none, in, 32</column>
                    <column name="kernel_w">ap_none, in, 32</column>
                    <column name="out_h">ap_none, in, 32</column>
                    <column name="out_w">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ap_core">in, unsigned char</column>
                    <column name="ap_part">in, unsigned char</column>
                    <column name="ap_parent">in, unsigned char</column>
                    <column name="in_data">in, double*</column>
                    <column name="in_w">in, int</column>
                    <column name="in_h">in, int</column>
                    <column name="kernel">in, double*</column>
                    <column name="kernel_w">in, int</column>
                    <column name="kernel_h">in, int</column>
                    <column name="out_data">inout, double*</column>
                    <column name="out_w">in, int</column>
                    <column name="out_h">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ap_core">ap_core, port, </column>
                    <column name="ap_part">ap_part, port, </column>
                    <column name="ap_parent">ap_parent, port, </column>
                    <column name="in_data">in_data_address0, port, offset</column>
                    <column name="in_data">in_data_ce0, port, </column>
                    <column name="in_data">in_data_q0, port, </column>
                    <column name="in_w">in_w, port, </column>
                    <column name="in_h">in_h, port, </column>
                    <column name="kernel">kernel_address0, port, offset</column>
                    <column name="kernel">kernel_ce0, port, </column>
                    <column name="kernel">kernel_q0, port, </column>
                    <column name="kernel_w">kernel_w, port, </column>
                    <column name="kernel_h">kernel_h, port, </column>
                    <column name="out_data">out_data_address0, port, offset</column>
                    <column name="out_data">out_data_ce0, port, </column>
                    <column name="out_data">out_data_we0, port, </column>
                    <column name="out_data">out_data_d0, port, </column>
                    <column name="out_data">out_data_q0, port, </column>
                    <column name="out_w">out_w, port, </column>
                    <column name="out_h">out_h, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

