

================================================================
== Vitis HLS Report for 'block_mm_Pipeline_writeoutput'
================================================================
* Date:           Mon Jul 28 11:58:59 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.891 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput  |        4|        4|         2|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_partset4 = alloca i32 1"   --->   Operation 6 'alloca' 'p_partset4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_3_375_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_3_375_reload"   --->   Operation 7 'read' 'add_3_375_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_2_371_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_2_371_reload"   --->   Operation 8 'read' 'add_2_371_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_1_367_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_1_367_reload"   --->   Operation 9 'read' 'add_1_367_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_33963_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_33963_reload"   --->   Operation 10 'read' 'add_33963_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_3_274_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_3_274_reload"   --->   Operation 11 'read' 'add_3_274_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_2_270_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_2_270_reload"   --->   Operation 12 'read' 'add_2_270_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_1_266_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_1_266_reload"   --->   Operation 13 'read' 'add_1_266_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_23462_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_23462_reload"   --->   Operation 14 'read' 'add_23462_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_3_173_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_3_173_reload"   --->   Operation 15 'read' 'add_3_173_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_2_169_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_2_169_reload"   --->   Operation 16 'read' 'add_2_169_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_1_165_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_1_165_reload"   --->   Operation 17 'read' 'add_1_165_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_12961_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_12961_reload"   --->   Operation 18 'read' 'add_12961_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_372_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_372_reload"   --->   Operation 19 'read' 'add_372_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_268_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_268_reload"   --->   Operation 20 'read' 'add_268_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_164_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_164_reload"   --->   Operation 21 'read' 'add_164_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload"   --->   Operation 22 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ABpartial_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %ABpartial_load"   --->   Operation 23 'read' 'ABpartial_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i512 %ABpartial_load_read, i512 %p_partset4"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc65"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 27 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.49ns)   --->   "%icmp_ln54 = icmp_eq  i3 %i_1, i3 4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 28 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln54 = add i3 %i_1, i3 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 30 'add' 'add_ln54' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc65.split, void %for.end70.exitStub" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 31 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i3 %i_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 32 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_reload_read, i32 %add_164_reload_read, i32 %add_268_reload_read, i32 %add_372_reload_read, i2 %trunc_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 33 'mux' 'tmp_5' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln57, i7 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %shl_ln" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 35 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57)   --->   "%shl_ln57 = shl i416 4294967295, i416 %zext_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 36 'shl' 'shl_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57)   --->   "%zext_ln57_1 = zext i416 %shl_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 37 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns) (out node of the LUT)   --->   "%xor_ln57 = xor i417 %zext_ln57_1, i417 338460656020607282663380637712778772392143197677711984273740183180495765112991409062496875745134225841966700556811959451779071" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 38 'xor' 'xor_ln57' <Predicate = (!icmp_ln54)> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %add_12961_reload_read, i32 %add_1_165_reload_read, i32 %add_2_169_reload_read, i32 %add_3_173_reload_read, i2 %trunc_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 39 'mux' 'tmp_6' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %add_23462_reload_read, i32 %add_1_266_reload_read, i32 %add_2_270_reload_read, i32 %add_3_274_reload_read, i2 %trunc_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 40 'mux' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %add_33963_reload_read, i32 %add_1_367_reload_read, i32 %add_2_371_reload_read, i32 %add_3_375_reload_read, i2 %trunc_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 41 'mux' 'tmp_8' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln54 = store i3 %add_ln54, i3 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 42 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_partset4_load_1 = load i512 %p_partset4"   --->   Operation 82 'load' 'p_partset4_load_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_partset4_out, i512 %p_partset4_load_1"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_partset4_load = load i512 %p_partset4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 43 'load' 'p_partset4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:55]   --->   Operation 44 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 45 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%zext_ln57_8 = zext i32 %tmp_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 46 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%shl_ln57_1 = shl i416 %zext_ln57_8, i416 %zext_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 47 'shl' 'shl_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%sext_ln57 = sext i417 %xor_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 48 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%trunc_ln57_1 = trunc i417 %xor_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 49 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%trunc_ln57_2 = trunc i512 %p_partset4_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 50 'trunc' 'trunc_ln57_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%and_ln57 = and i512 %p_partset4_load, i512 %sext_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 51 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%and_ln57_4 = and i416 %trunc_ln57_2, i416 %trunc_ln57_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 52 'and' 'and_ln57_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%or_ln57 = or i416 %and_ln57_4, i416 %shl_ln57_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 53 'or' 'or_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%tmp_2 = partselect i96 @_ssdm_op_PartSelect.i96.i512.i32.i32, i512 %and_ln57, i32 416, i32 511" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 54 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i96.i416, i96 %tmp_2, i416 %or_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln57_1 = or i9 %shl_ln, i9 32" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 56 'or' 'or_ln57_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %or_ln57_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 57 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%shl_ln57_2 = shl i512 4294967295, i512 %zext_ln57_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 58 'shl' 'shl_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%zext_ln57_3 = zext i32 %tmp_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 59 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%shl_ln57_3 = shl i512 %zext_ln57_3, i512 %zext_ln57_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 60 'shl' 'shl_ln57_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%xor_ln57_1 = xor i512 %shl_ln57_2, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 61 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.16ns) (out node of the LUT)   --->   "%and_ln57_1 = and i512 %or_ln, i512 %xor_ln57_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 62 'and' 'and_ln57_1' <Predicate = true> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%or_ln57_2 = or i512 %and_ln57_1, i512 %shl_ln57_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 63 'or' 'or_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln57_3 = or i9 %shl_ln, i9 64" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 64 'or' 'or_ln57_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i9 %or_ln57_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 65 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%shl_ln57_4 = shl i512 4294967295, i512 %zext_ln57_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 66 'shl' 'shl_ln57_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%zext_ln57_5 = zext i32 %tmp_7" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 67 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%shl_ln57_5 = shl i512 %zext_ln57_5, i512 %zext_ln57_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 68 'shl' 'shl_ln57_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%xor_ln57_2 = xor i512 %shl_ln57_4, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 69 'xor' 'xor_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%and_ln57_2 = and i512 %or_ln57_2, i512 %xor_ln57_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 70 'and' 'and_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.16ns) (out node of the LUT)   --->   "%or_ln57_4 = or i512 %and_ln57_2, i512 %shl_ln57_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 71 'or' 'or_ln57_4' <Predicate = true> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln57_5 = or i9 %shl_ln, i9 96" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 72 'or' 'or_ln57_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i9 %or_ln57_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 73 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%shl_ln57_6 = shl i512 4294967295, i512 %zext_ln57_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 74 'shl' 'shl_ln57_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%zext_ln57_7 = zext i32 %tmp_8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 75 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%shl_ln57_7 = shl i512 %zext_ln57_7, i512 %zext_ln57_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 76 'shl' 'shl_ln57_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%xor_ln57_3 = xor i512 %shl_ln57_6, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 77 'xor' 'xor_ln57_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%and_ln57_3 = and i512 %or_ln57_4, i512 %xor_ln57_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 78 'and' 'and_ln57_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.16ns) (out node of the LUT)   --->   "%or_ln57_6 = or i512 %and_ln57_3, i512 %shl_ln57_7" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 79 'or' 'or_ln57_6' <Predicate = true> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln54 = store i512 %or_ln57_6, i512 %p_partset4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 80 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc65" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 81 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) on local variable 'i' [42]  (0 ns)
	'shl' operation ('shl_ln57', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [55]  (0 ns)
	'xor' operation ('xor_ln57', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [59]  (1.17 ns)

 <State 2>: 3.89ns
The critical path consists of the following:
	'load' operation ('p_partset4_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) on local variable 'p_partset4' [48]  (0 ns)
	'and' operation ('and_ln57_4', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [64]  (0 ns)
	'or' operation ('or_ln57', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [65]  (0 ns)
	'and' operation ('and_ln57_1', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [75]  (1.17 ns)
	'or' operation ('or_ln57_2', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [76]  (0 ns)
	'and' operation ('and_ln57_2', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [84]  (0 ns)
	'or' operation ('or_ln57_4', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [85]  (1.17 ns)
	'and' operation ('and_ln57_3', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [93]  (0 ns)
	'or' operation ('or_ln57_6', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [94]  (1.17 ns)
	'store' operation ('store_ln54', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54) of variable 'or_ln57_6', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57 on local variable 'p_partset4' [95]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
