JDF B
// Created by Version 2.0 
PROJECT Aufgabe1
DESIGN aufgabe1 Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure VHDL
MODULE zaehler.vhd
MODSTYLE zaehler_e Normal
STIMULUS zaehler_e zaehler_e_tb.vhd
MODULE ampel_sn.vhd
MODSTYLE Ampel_sn_e Normal
STIMULUS Ampel_sn_e ampel_sn_e_tb.vhd
MODULE multiplexer.vhd
MODSTYLE multiplexer_e Normal
STIMULUS multiplexer_e multiplexer_e_tb.vhd
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE multiplexer_e
