#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 23 10:50:23 2024
# Process ID: 26660
# Current directory: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller\DAC_Controller.tcl
# Log file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller\DAC_Controller.tcl}
# set project_name "DAC_Controller"
# set project_dir "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/DAC_Controller'
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/DAC_Controller.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/DDS_Controller.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/MAC.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/RFDC_DDS.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/AXI2FIFO.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/GPO_Core.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/RTO_Core.sv}
# set boardpath {C:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
# create_ip -dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller -name fifo_generator -version 13.2 -vendor xilinx.com -library ip -module_name fifo_generator_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
# set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {512} CONFIG.Underflow_Flag {true} CONFIG.Overflow_Flag {true} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count_Width {8} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {504} CONFIG.Full_Threshold_Negate_Value {504} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_generator_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Write_Data_Count_Width' from '9' to '8' has been ignored for IP 'fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Read_Data_Count_Width' from '9' to '8' has been ignored for IP 'fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Data_Count_Width' from '9' to '8' has been ignored for IP 'fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Full_Threshold_Negate_Value' from '503' to '504' has been ignored for IP 'fifo_generator_0'
# create_ip -dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller -name fifo_generator -version 13.2 -vendor xilinx.com -library ip -module_name fifo_generator_1
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} CONFIG.Read_Clock_Frequency {125} CONFIG.Write_Clock_Frequency {125} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {512} CONFIG.Underflow_Flag {true} CONFIG.Overflow_Flag {true} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count_Width {5} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {504} CONFIG.Full_Threshold_Negate_Value {504} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_generator_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Write_Data_Count_Width' from '9' to '5' has been ignored for IP 'fifo_generator_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Read_Data_Count_Width' from '9' to '5' has been ignored for IP 'fifo_generator_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Data_Count_Width' from '9' to '5' has been ignored for IP 'fifo_generator_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Full_Threshold_Negate_Value' from '503' to '504' has been ignored for IP 'fifo_generator_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Empty_Threshold_Assert_Value' from '6' to '4' has been ignored for IP 'fifo_generator_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Empty_Threshold_Negate_Value' from '7' to '5' has been ignored for IP 'fifo_generator_1'
# create_ip -dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller -name dds_compiler -version 6.0 -vendor xilinx.com -library ip -module_name dds_compiler_0
# set_property -dict [list CONFIG.PartsPresent {SIN_COS_LUT_only} CONFIG.Spurious_Free_Dynamic_Range {90} CONFIG.Frequency_Resolution {0.01} CONFIG.Phase_Width {15} CONFIG.Output_Width {15} CONFIG.Output_Selection {Sine} CONFIG.Optimization_Goal {Speed} CONFIG.Latency_Configuration {Configurable} CONFIG.Latency {1} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {None} CONFIG.Has_Phase_Out {false} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_ips dds_compiler_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Spurious_Free_Dynamic_Range' from '45' to '90' has been ignored for IP 'dds_compiler_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Frequency_Resolution' from '0.4' to '0.01' has been ignored for IP 'dds_compiler_0'
# create_ip -dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller -name xbip_dsp48_macro -version 3.0 -vendor xilinx.com -library ip -module_name xbip_dsp48_mul_macro_0
# set_property -dict [list CONFIG.instruction1 {A*B} CONFIG.pipeline_options {Expert} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.mreg_5 {false} CONFIG.preg_6 {false} CONFIG.a_width {17} CONFIG.b_width {17} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {34} CONFIG.p_width {34} CONFIG.p_binarywidth {0}] [get_ips xbip_dsp48_mul_macro_0]
# create_ip -dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller -name xbip_dsp48_macro -version 3.0 -vendor xilinx.com -library ip -module_name xbip_dsp48_sum_macro_0
# set_property -dict [list CONFIG.instruction1 {(A+D)+C} CONFIG.pipeline_options {Expert} CONFIG.dreg_1 {false} CONFIG.dreg_2 {false} CONFIG.dreg_3 {false} CONFIG.areg_1 {false} CONFIG.areg_2 {false} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.creg_1 {false} CONFIG.creg_2 {false} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.mreg_5 {false} CONFIG.preg_6 {false} CONFIG.d_width {17} CONFIG.a_width {17} CONFIG.c_width {17} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.d_binarywidth {0} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {18} CONFIG.p_width {18} CONFIG.p_binarywidth {0}] [get_ips xbip_dsp48_sum_macro_0]
# create_ip -dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller -name xbip_dsp48_macro -version 3.0 -vendor xilinx.com -library ip -module_name xbip_dsp48_sub_macro_0
# set_property -dict [list CONFIG.instruction1 {CONCAT-C} CONFIG.pipeline_options {Expert} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.concatreg_3 {false} CONFIG.concatreg_4 {false} CONFIG.concatreg_5 {false} CONFIG.preg_6 {false} CONFIG.dreg_1 {false} CONFIG.dreg_2 {false} CONFIG.dreg_3 {false} CONFIG.areg_1 {false} CONFIG.areg_2 {false} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.creg_1 {false} CONFIG.creg_2 {false} CONFIG.mreg_5 {false} CONFIG.d_width {18} CONFIG.d_binarywidth {0} CONFIG.a_width {27} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_width {48} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {48} CONFIG.p_width {48} CONFIG.p_binarywidth {0}] [get_ips xbip_dsp48_sub_macro_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'a_width' from '18' to '27' has been ignored for IP 'xbip_dsp48_sub_macro_0'
# create_ip -dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller -name xbip_dsp48_macro -version 3.0 -vendor xilinx.com -library ip -module_name xbip_dsp48_sum_macro_1
# set_property -dict [list CONFIG.instruction1 {CONCAT+C} CONFIG.pipeline_options {Expert} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.concatreg_3 {false} CONFIG.concatreg_4 {false} CONFIG.concatreg_5 {false} CONFIG.preg_6 {false} CONFIG.c_width {48} CONFIG.output_properties {Full_Precision} CONFIG.has_carryout {false} CONFIG.has_pcout {false} CONFIG.d_width {17} CONFIG.a_width {17} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {48} CONFIG.p_width {48} CONFIG.p_binarywidth {0}] [get_ips xbip_dsp48_sum_macro_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'd_width' from '18' to '17' has been ignored for IP 'xbip_dsp48_sum_macro_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'a_width' from '18' to '17' has been ignored for IP 'xbip_dsp48_sum_macro_1'
# ipx::package_project -root_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] dds_compiler_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu111:part0:1.4'
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rtio_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.AXI_DATA_WIDTH')) >> 3)" into user parameter "AXI_STROBE_WIDTH".
WARNING: [IP_Flow 19-5661] Bus Interface 'rtio_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::save_core [ipx::current_core]
# set_property  ip_repo_paths  C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/DAC_Controller'.)
# set_property top DAC_Controller [current_fileset]
# set_property top_file { C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller/DAC_Controller.sv } [current_fileset]
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 10:50:41 2024...
