INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2014104101/digital_clock/digital_clock.srcs/sources_1/imports/codes/bin2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2014104101/digital_clock/digital_clock.srcs/sources_1/imports/codes/clk_divder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2014104101/digital_clock/digital_clock.srcs/sources_1/imports/codes/digital_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2014104101/digital_clock/digital_clock.srcs/sources_1/imports/codes/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2014104101/digital_clock/digital_clock.srcs/sources_1/imports/codes/textlcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module textlcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2014104101/digital_clock/digital_clock.srcs/sources_1/imports/codes/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2014104101/digital_clock/digital_clock.srcs/sources_1/imports/codes/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
