[p LITE_MODE AUTOSTATIC IEEE_DBL LFSROK SPACEOPT EMI_WORD IEEE_FLT ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F67J50 ]
[d frameptr 4065 ]
"141 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[e E7748 . `uc
DETACHED_STATE 0
ATTACHED_STATE 1
POWERED_STATE 2
DEFAULT_STATE 4
ADR_PENDING_STATE 8
ADDRESS_STATE 16
CONFIGURED_STATE 32
]
"713
[e E7497 . `ui
EVENT_NONE 0
EVENT_DEVICE_STACK_BASE 1
EVENT_HOST_STACK_BASE 100
EVENT_HUB_ATTACH 101
EVENT_STALL 102
EVENT_VBUS_SES_REQUEST 103
EVENT_VBUS_OVERCURRENT 104
EVENT_VBUS_REQUEST_POWER 105
EVENT_VBUS_RELEASE_POWER 106
EVENT_VBUS_POWER_AVAILABLE 107
EVENT_UNSUPPORTED_DEVICE 108
EVENT_CANNOT_ENUMERATE 109
EVENT_CLIENT_INIT_ERROR 110
EVENT_OUT_OF_MEMORY 111
EVENT_UNSPECIFIED_ERROR 112
EVENT_DETACH 113
EVENT_TRANSFER 114
EVENT_SOF 115
EVENT_RESUME 116
EVENT_SUSPEND 117
EVENT_RESET 118
EVENT_DATA_ISOC_READ 119
EVENT_DATA_ISOC_WRITE 120
EVENT_OVERRIDE_CLIENT_DRIVER_SELECTION 121
EVENT_1MS 122
EVENT_ALT_INTERFACE 123
EVENT_HOLD_BEFORE_CONFIGURATION 124
EVENT_GENERIC_BASE 400
EVENT_MSD_BASE 500
EVENT_HID_BASE 600
EVENT_PRINTER_BASE 700
EVENT_CDC_BASE 800
EVENT_CHARGER_BASE 900
EVENT_AUDIO_BASE 1000
EVENT_USER_BASE 10000
EVENT_BUS_ERROR 32767
]
"2017
[e E7757 . `uc
EVENT_CONFIGURED 1
EVENT_SET_DESCRIPTOR 2
EVENT_EP0_REQUEST 3
EVENT_ATTACH 4
EVENT_TRANSFER_TERMINATED 5
]
"426 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device_cdc.c
[e E7418 . `ui
EVENT_NONE 0
EVENT_DEVICE_STACK_BASE 1
EVENT_HOST_STACK_BASE 100
EVENT_HUB_ATTACH 101
EVENT_STALL 102
EVENT_VBUS_SES_REQUEST 103
EVENT_VBUS_OVERCURRENT 104
EVENT_VBUS_REQUEST_POWER 105
EVENT_VBUS_RELEASE_POWER 106
EVENT_VBUS_POWER_AVAILABLE 107
EVENT_UNSUPPORTED_DEVICE 108
EVENT_CANNOT_ENUMERATE 109
EVENT_CLIENT_INIT_ERROR 110
EVENT_OUT_OF_MEMORY 111
EVENT_UNSPECIFIED_ERROR 112
EVENT_DETACH 113
EVENT_TRANSFER 114
EVENT_SOF 115
EVENT_RESUME 116
EVENT_SUSPEND 117
EVENT_RESET 118
EVENT_DATA_ISOC_READ 119
EVENT_DATA_ISOC_WRITE 120
EVENT_OVERRIDE_CLIENT_DRIVER_SELECTION 121
EVENT_1MS 122
EVENT_ALT_INTERFACE 123
EVENT_HOLD_BEFORE_CONFIGURATION 124
EVENT_GENERIC_BASE 400
EVENT_MSD_BASE 500
EVENT_HID_BASE 600
EVENT_PRINTER_BASE 700
EVENT_CDC_BASE 800
EVENT_CHARGER_BASE 900
EVENT_AUDIO_BASE 1000
EVENT_USER_BASE 10000
EVENT_BUS_ERROR 32767
]
"427
[e E7678 . `uc
EVENT_CONFIGURED 1
EVENT_SET_DESCRIPTOR 2
EVENT_EP0_REQUEST 3
EVENT_ATTACH 4
EVENT_TRANSFER_TERMINATED 5
]
"49 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_events.c
[e E7418 . `ui
EVENT_NONE 0
EVENT_DEVICE_STACK_BASE 1
EVENT_HOST_STACK_BASE 100
EVENT_HUB_ATTACH 101
EVENT_STALL 102
EVENT_VBUS_SES_REQUEST 103
EVENT_VBUS_OVERCURRENT 104
EVENT_VBUS_REQUEST_POWER 105
EVENT_VBUS_RELEASE_POWER 106
EVENT_VBUS_POWER_AVAILABLE 107
EVENT_UNSUPPORTED_DEVICE 108
EVENT_CANNOT_ENUMERATE 109
EVENT_CLIENT_INIT_ERROR 110
EVENT_OUT_OF_MEMORY 111
EVENT_UNSPECIFIED_ERROR 112
EVENT_DETACH 113
EVENT_TRANSFER 114
EVENT_SOF 115
EVENT_RESUME 116
EVENT_SUSPEND 117
EVENT_RESET 118
EVENT_DATA_ISOC_READ 119
EVENT_DATA_ISOC_WRITE 120
EVENT_OVERRIDE_CLIENT_DRIVER_SELECTION 121
EVENT_1MS 122
EVENT_ALT_INTERFACE 123
EVENT_HOLD_BEFORE_CONFIGURATION 124
EVENT_GENERIC_BASE 400
EVENT_MSD_BASE 500
EVENT_HID_BASE 600
EVENT_PRINTER_BASE 700
EVENT_CDC_BASE 800
EVENT_CHARGER_BASE 900
EVENT_AUDIO_BASE 1000
EVENT_USER_BASE 10000
EVENT_BUS_ERROR 32767
]
"58
[e E8468 . `uc
eLED1 0
eLED2 1
]
"50
[e E7678 . `uc
EVENT_CONFIGURED 1
EVENT_SET_DESCRIPTOR 2
EVENT_EP0_REQUEST 3
EVENT_ATTACH 4
EVENT_TRANSFER_TERMINATED 5
]
"19 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Button.c
[e E7677 . `uc
eZERO 0
eTST1 1
eDIP4 2
eHMI_Left 3
eHMI_Right 4
eHMI_Up 5
eHMI_Down 6
eHMI_DIP 7
]
"32
[e E7721 . `uc
eP0 0
eP1 1
eP2 2
eP3 3
eP4 4
eP5 5
eP6 6
eP7 7
]
[e E7766 . `uc
eTypeInput 0
eTypeOutputOpenDrain 1
eTypeOutputOpenSource 2
eTypeOutputPushPull 3
]
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"35
[e E7747 . `uc
eP0_3 0
eP4_7 1
eP8_11 2
eP12_15 3
eP16_19 4
eP20_23 5
eP24_27 6
eP28_31 7
]
"30 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[e E7894 . `uc
eP0 0
eP1 1
eP2 2
eP3 3
eP4 4
eP5 5
eP6 6
eP7 7
]
"41
[e E7939 . `uc
eTypeInput 0
eTypeOutputOpenDrain 1
eTypeOutputOpenSource 2
eTypeOutputPushPull 3
]
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"50
[e E7831 . `uc
eSPI_8Bit 0
eSPI_9Bit 1
]
[e E7814 . `uc
eSPI1 0
eSPI2 1
]
[e E7818 . `uc
eSPI_Mode0 0
eSPI_Mode1 1
eSPI_Mode2 2
eSPI_Mode3 3
]
"55
[e E7699 . `uc
eCommand 0
eData 1
]
"85
[e E7746 . `uc
eLED1 0
eLED2 1
]
"16 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LED.c
[e E7677 . `uc
eLED1 0
eLED2 1
]
"20
[e E7699 . `uc
eP0 0
eP1 1
eP2 2
eP3 3
eP4 4
eP5 5
eP6 6
eP7 7
]
[e E7744 . `uc
eTypeInput 0
eTypeOutputOpenDrain 1
eTypeOutputOpenSource 2
eTypeOutputPushPull 3
]
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"22 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[e E7724 . `uc
ePortA 0
ePortB 1
ePortC 2
ePortD 3
ePortE 4
ePortF 5
ePortG 6
]
"113
[e E7698 . `uc
eP0_1 0
eP2_3 1
eP4_5 2
eP6_7 3
eP8_9 4
eP10_11 5
eP12_13 6
eP14_15 7
]
[e E7410 . `uc
eHL 0
eLow 1
eHigh 2
eNone 3
]
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"117
[e E7688 . `uc
eP0 0
eP1 1
eP2 2
eP3 3
eP4 4
eP5 5
eP6 6
eP7 7
]
"127
[e E7714 . `uc
eP0_3 0
eP4_7 1
eP8_11 2
eP12_15 3
eP16_19 4
eP20_23 5
eP24_27 6
eP28_31 7
]
"163
[e E7733 . `uc
eTypeInput 0
eTypeOutputOpenDrain 1
eTypeOutputOpenSource 2
eTypeOutputPushPull 3
]
"9 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/SPI.c
[e E7751 . `uc
eSPI_8Bit 0
eSPI_9Bit 1
]
[e E7734 . `uc
eSPI1 0
eSPI2 1
]
"12
[e E7738 . `uc
eSPI_Mode0 0
eSPI_Mode1 1
eSPI_Mode2 2
eSPI_Mode3 3
]
"26
[e E7817 . `uc
eP0 0
eP1 1
eP2 2
eP3 3
eP4 4
eP5 5
eP6 6
eP7 7
]
[e E7862 . `uc
eTypeInput 0
eTypeOutputOpenDrain 1
eTypeOutputOpenSource 2
eTypeOutputPushPull 3
]
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"209 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[e E7410 . `uc
eHL 0
eLow 1
eHigh 2
eNone 3
]
"221
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"288
[e E7424 . `uc
ea 95
eb 124
ec 88
ed 94
ee 123
ef 113
eg 111
eh 116
ei 4
ej 14
ek 122
el 6
em 20
en 84
eo 92
ep 115
eq 103
er 80
es 109
et 120
eu 28
ev 98
ew 42
ex 100
ey 110
ez 91
e0 63
e1 6
e2 91
e3 79
e4 102
e5 109
e6 125
e7 7
e8 127
e9 111
eA 119
eB 127
eC 57
eD 63
eE 121
eF 113
eG 61
eH 118
eI 6
eJ 30
eK 87
eL 56
eM 118
eN 118
eO 63
eP 115
eQ 63
eR 119
eS 109
eT 49
eU 62
eV 62
eW 126
eX 118
eY 102
eZ 91
eDot 128
]
"43 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Motor.c
[e E7697 . `uc
eP0 0
eP1 1
eP2 2
eP3 3
eP4 4
eP5 5
eP6 6
eP7 7
]
[e E7742 . `uc
eTypeInput 0
eTypeOutputOpenDrain 1
eTypeOutputOpenSource 2
eTypeOutputPushPull 3
]
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"8 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\I2C.c
[e E7818 . `uc
eI2C_Idle 0
eI2C_WriteStart 1
eI2C_WriteWaitClearFlag 2
eI2C_WriteAddress 3
eI2C_WriteCheckAddressACK 4
eI2C_WriteAddrClearFlag 5
eI2C_WriteRestart 6
eI2C_WriteData 7
eI2C_WriteDataCheckACK 8
eI2C_WriteDataClearFlag 9
eI2C_WriteStop 10
eI2C_WriteStopClearFlag 11
eI2C_ReadStart 16
eI2C_ReadRestart 32
eI2C_ReadWaitClearFlag 48
eI2C_ReadAddress 64
eI2C_ReadCheckAddressACK 80
eI2C_ReadAddrClearFlag 96
eI2C_ReadData 112
eI2C_ReadDataCheckACK 128
eI2C_ReadDataClearFlag 144
eI2C_ReadStop 160
eI2C_ReadStopClearFlag 176
]
"193
[e E7905 . `uc
eI2C_Ch1 0
eI2C_Ch2 1
]
[e E7901 . `uc
eI2C_HighSpeed 1
eI2C_LowSpeed 0
]
[e E7909 . `uc
eI2C_Slave10bitISR 15
eI2C_Slave7bitISR 14
eI2C_Master 8
eI2C_MasterClk 9
eI2C_Slave10bit 7
eI2C_Slave7bit 6
]
"206
[e E7688 . `uc
eP0 0
eP1 1
eP2 2
eP3 3
eP4 4
eP5 5
eP6 6
eP7 7
]
[e E7733 . `uc
eTypeInput 0
eTypeOutputOpenDrain 1
eTypeOutputOpenSource 2
eTypeOutputPushPull 3
]
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"362
[e E7843 . `uc
eI2C_NACK 0
eI2C_ACK 1
]
"8 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\IMU.c
[e E7818 . `uc
eI2C_Idle 0
eI2C_WriteStart 1
eI2C_WriteWaitClearFlag 2
eI2C_WriteAddress 3
eI2C_WriteCheckAddressACK 4
eI2C_WriteAddrClearFlag 5
eI2C_WriteRestart 6
eI2C_WriteData 7
eI2C_WriteDataCheckACK 8
eI2C_WriteDataClearFlag 9
eI2C_WriteStop 10
eI2C_WriteStopClearFlag 11
eI2C_ReadStart 16
eI2C_ReadRestart 32
eI2C_ReadWaitClearFlag 48
eI2C_ReadAddress 64
eI2C_ReadCheckAddressACK 80
eI2C_ReadAddrClearFlag 96
eI2C_ReadData 112
eI2C_ReadDataCheckACK 128
eI2C_ReadDataClearFlag 144
eI2C_ReadStop 160
eI2C_ReadStopClearFlag 176
]
"20
[e E7905 . `uc
eI2C_Ch1 0
eI2C_Ch2 1
]
"92
[e E7901 . `uc
eI2C_HighSpeed 1
eI2C_LowSpeed 0
]
[e E7909 . `uc
eI2C_Slave10bitISR 15
eI2C_Slave7bitISR 14
eI2C_Master 8
eI2C_MasterClk 9
eI2C_Slave10bit 7
eI2C_Slave7bit 6
]
"17 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[e E7677 . `uc
eZERO 0
eTST1 1
eDIP4 2
eHMI_Left 3
eHMI_Right 4
eHMI_Up 5
eHMI_Down 6
eHMI_DIP 7
]
"60
[e E7846 . `uc
eSPI_8Bit 0
eSPI_9Bit 1
]
[e E7829 . `uc
eSPI1 0
eSPI2 1
]
"83
[e E7833 . `uc
eSPI_Mode0 0
eSPI_Mode1 1
eSPI_Mode2 2
eSPI_Mode3 3
]
"192
[e E7424 . `uc
ea 95
eb 124
ec 88
ed 94
ee 123
ef 113
eg 111
eh 116
ei 4
ej 14
ek 122
el 6
em 20
en 84
eo 92
ep 115
eq 103
er 80
es 109
et 120
eu 28
ev 98
ew 42
ex 100
ey 110
ez 91
e0 63
e1 6
e2 91
e3 79
e4 102
e5 109
e6 125
e7 7
e8 127
e9 111
eA 119
eB 127
eC 57
eD 63
eE 121
eF 113
eG 61
eH 118
eI 6
eJ 30
eK 87
eL 56
eM 118
eN 118
eO 63
eP 115
eQ 63
eR 119
eS 109
eT 49
eU 62
eV 62
eW 126
eX 118
eY 102
eZ 91
eDot 128
]
"4 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Tetris.c
[e E7695 . `uc
eBlockStateInactive 0
eBlockStateActive 1
eBlockStateDynamic 2
eBlockStateError 3
]
"5
[e E7707 . `ui
eLN 240
eSQ 1632
eLL 1570
eRL 1604
eTE 3648
eLZ 1584
eRZ 1728
]
"71
[e E7701 . `uc
eBlockBody 0
eBlockBorder 1
eBlockOutside 2
eBlockInactive 3
]
"47 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\USB_Wrap.c
[e E8172 . `uc
DETACHED_STATE 0
ATTACHED_STATE 1
POWERED_STATE 2
DEFAULT_STATE 4
ADR_PENDING_STATE 8
ADDRESS_STATE 16
CONFIGURED_STATE 32
]
"10 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\MXK.c
[e E7825 . `uc
eMXK_Busy 0
eMXK_Idle 1
]
"16
[e E7724 . `uc
ePortA 0
ePortB 1
ePortC 2
ePortD 3
ePortE 4
ePortF 5
ePortG 6
]
"24
[e E7688 . `uc
eP0 0
eP1 1
eP2 2
eP3 3
eP4 4
eP5 5
eP6 6
eP7 7
]
[e E7733 . `uc
eTypeInput 0
eTypeOutputOpenDrain 1
eTypeOutputOpenSource 2
eTypeOutputPushPull 3
]
[e E7416 . `uc
ePinErrorNone 0
ePinErrorCannotDriveHigh 1
ePinErrorCannotDriveLow 2
ePinErrorCannotDrive 3
ePinErrorPinInput 4
ePinErrorState 5
]
"25
[e E7714 . `uc
eP0_3 0
eP4_7 1
eP8_11 2
eP12_15 3
eP16_19 4
eP20_23 5
eP24_27 6
eP28_31 7
]
"33
[e E7842 . `uc
eLED1 0
eLED2 1
]
"54
[e E7818 . `uc
eMXK_Motor 15
eMXK_IMU 5
eMXK_HMI 6
eMXK_FPGA 9
eMXK_None 0
]
"57 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Events.c
[e E7841 . `uc
eLED1 0
eLED2 1
]
"23 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[e E7882 . `uc
eZERO 0
eTST1 1
eDIP4 2
eHMI_Left 3
eHMI_Right 4
eHMI_Up 5
eHMI_Down 6
eHMI_DIP 7
]
"44
[e E8226 . `uc
eMXK_Motor 15
eMXK_IMU 5
eMXK_HMI 6
eMXK_FPGA 9
eMXK_None 0
]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"464 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"11 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\memcpy.c
[v _memcpy memcpy `(*.39v  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\memset.c
[v _memset memset `(*.39v  1 e 2 0 ]
[v i2_memset memset `(*.39v  1 e 2 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"3 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Colours.c
[v _Colour_To565 Colour_To565 `(us  1 e 2 0 ]
"9 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Events.c
[v _Event_USBRecieve Event_USBRecieve `(v  1 e 1 0 ]
"43
[v _Event_DIPSwitch Event_DIPSwitch `(v  1 e 1 0 ]
"59
[v _Event_HMI_DIPSwitch Event_HMI_DIPSwitch `(v  1 e 1 0 ]
"76
[v _Event_TestButton Event_TestButton `(v  1 e 1 0 ]
"107
[v _Event_HMI_LeftButton Event_HMI_LeftButton `(v  1 e 1 0 ]
"133
[v _Event_HMI_RightButton Event_HMI_RightButton `(v  1 e 1 0 ]
"156
[v _Event_HMI_UpButton Event_HMI_UpButton `(v  1 e 1 0 ]
"177
[v _Event_HMI_DownButton Event_HMI_DownButton `(v  1 e 1 0 ]
"32 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctInitButton FunctInitButton `(v  1 e 1 0 ]
"50
[v _FunctInitMotor FunctInitMotor `(v  1 e 1 0 ]
"66
[v _FunctInitLCD FunctInitLCD `(v  1 e 1 0 ]
"112
[v _FunctInitHMI FunctInitHMI `(v  1 e 1 0 ]
"136
[v _FunctInitUSB FunctInitUSB `(v  1 e 1 0 ]
"167
[v _FunctUSB FunctUSB `(v  1 e 1 0 ]
"171
[v _FunctButton FunctButton `(v  1 e 1 0 ]
"187
[v _FunctMotor FunctMotor `(v  1 e 1 0 ]
"212
[v _FunctHMI FunctHMI `(v  1 e 1 0 ]
"23 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[v _OutSeg OutSeg `(v  1 e 1 0 ]
"73
[v _HMI_Init HMI_Init `(v  1 e 1 0 ]
"97
[v _HMI_Render HMI_Render `(v  1 e 1 0 ]
"121
[v _HMI_SetLeft HMI_SetLeft `(v  1 e 1 0 ]
"127
[v _HMI_SetRight HMI_SetRight `(v  1 e 1 0 ]
"133
[v _HMI_SetUp HMI_SetUp `(v  1 e 1 0 ]
"139
[v _HMI_SetDown HMI_SetDown `(v  1 e 1 0 ]
"145
[v _HMI_SetButton HMI_SetButton `(v  1 e 1 0 ]
"164
[v _HMI_SetBar HMI_SetBar `(v  1 e 1 0 ]
"168
[v _HMI_GetBar HMI_GetBar `(uc  1 e 1 0 ]
"180
[v _HMI_SetNumber HMI_SetNumber `(v  1 e 1 0 ]
"185
[v _HMI_SetSegments HMI_SetSegments `(v  1 e 1 0 ]
"211
[v _HMI_Poll HMI_Poll `(v  1 e 1 0 ]
"29 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\I2C.c
[v _I2CT_InitR I2CT_InitR `(uc  1 e 1 0 ]
"45
[v _I2CT_InitW I2CT_InitW `(uc  1 e 1 0 ]
"66
[v _I2CT_Get I2CT_Get `(uc  1 e 1 0 ]
"77
[v _I2CT_Put I2CT_Put `(uc  1 e 1 0 ]
"98
[v _I2CT_IsRead I2CT_IsRead `T(uc  1 e 1 0 ]
"108
[v _I2CT_Next I2CT_Next `(uc  1 e 1 0 ]
"144
[v _I2CT_Continue I2CT_Continue `(uc  1 e 1 0 ]
"163
[v _I2CT_Stop I2CT_Stop `(uc  1 e 1 0 ]
"179
[v _I2CT_WAddress I2CT_WAddress `T(uc  1 e 1 0 ]
"184
[v _I2CT_RAddress I2CT_RAddress `T(uc  1 e 1 0 ]
"192
[v _I2C_Init I2C_Init `(v  1 e 1 0 ]
"257
[v _I2C_Master_Wait1 I2C_Master_Wait1 `(v  1 e 1 0 ]
"265
[v _I2C_Write I2C_Write `(uc  1 e 1 0 ]
"292
[v _I2C_RWrite I2C_RWrite `(uc  1 e 1 0 ]
"341
[v _I2C_RRead I2C_RRead `(uc  1 e 1 0 ]
"361
[v _I2C1_ACK I2C1_ACK `T(v  1 e 1 0 ]
"371
[v _I2C1_ISR I2C1_ISR `T(v  1 e 1 0 ]
"487
[v _I2C2_ISR I2C2_ISR `T(v  1 e 1 0 ]
"12 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\IMU.c
[v _IMU_ReadRegFinish IMU_ReadRegFinish `(uc  1 e 1 0 ]
"17
[v _IMU_ReadRegContinue IMU_ReadRegContinue `(uc  1 e 1 0 ]
"22
[v _IMU_ReadReg IMU_ReadReg `(uc  1 e 1 0 ]
"42
[v _IMU_WriteRegFinish IMU_WriteRegFinish `(uc  1 e 1 0 ]
"47
[v _IMU_WriteRegContinue IMU_WriteRegContinue `(uc  1 e 1 0 ]
"72
[v _IMU_ReadPoll IMU_ReadPoll `(uc  1 e 1 0 ]
"81
[v _IMU_ReadComplete IMU_ReadComplete `(v  1 e 1 0 ]
"85
[v _IMU_Init IMU_Init `(v  1 e 1 0 ]
"18 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\ISR.c
[v _ISR_Disable ISR_Disable `(v  1 e 1 0 ]
"29
[v _ISR_Enable ISR_Enable `(v  1 e 1 0 ]
"40
[v _ISR_Function ISR_Function `II(v  1 e 1 0 ]
"18 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Button.c
[v _Button_Init Button_Init `(v  1 e 1 0 ]
"44
[v _Button_State Button_State `(uc  1 e 1 0 ]
"78
[v _Button_Poll Button_Poll `(uc  1 e 1 0 ]
"154 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Console.c
[v _Console_Init Console_Init `(v  1 e 1 0 ]
"173
[v _Console_NewLine Console_NewLine `(v  1 e 1 0 ]
"190
[v _Console_FormFeed Console_FormFeed `(v  1 e 1 0 ]
"207
[v _Console_Backspace Console_Backspace `(v  1 e 1 0 ]
"241
[v _Console_IncrementCursor Console_IncrementCursor `(uc  1 e 1 0 ]
"258
[v _Console_Tab Console_Tab `(v  1 e 1 0 ]
"296
[v _Console_ClearCursor Console_ClearCursor `(v  1 e 1 0 ]
"310
[v _Console_PrintChar Console_PrintChar `T(v  1 e 1 0 ]
"362
[v _Console_Render Console_Render `(v  1 e 1 0 ]
"421
[v _Console_MakeField Console_MakeField `(*.39us  1 e 2 0 ]
"440
[v _putch putch `(v  1 e 1 0 ]
"14 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/FIFO.c
[v _Start_2 Start_2 `T(us  1 e 2 0 ]
"18
[v _End_2 End_2 `T(us  1 e 2 0 ]
"96
[v _FIFO_Put FIFO_Put `(uc  1 e 1 0 ]
"171
[v _FIFO_PRead FIFO_PRead `(uc  1 e 1 0 ]
"240
[v _FIFO_Empty FIFO_Empty `T(uc  1 e 1 0 ]
"255
[v _FIFO_Full FIFO_Full `T(uc  1 e 1 0 ]
"28 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[v _Reset_Low Reset_Low `T(v  1 e 1 0 ]
"32
[v _Reset_High Reset_High `T(v  1 e 1 0 ]
"38
[v _Configure_GPIOs Configure_GPIOs `(v  1 e 1 0 ]
"54
[v _LCD_Write LCD_Write `(v  1 e 1 0 ]
"82
[v _LCD_Reset LCD_Reset `(v  1 e 1 0 ]
"134
[v _LCD_Init LCD_Init `(v  1 e 1 0 ]
"160
[v _LCD_Word_Write LCD_Word_Write `(v  1 e 1 0 ]
"176
[v _Set_Addr_Window Set_Addr_Window `(v  1 e 1 0 ]
"210
[v _Set_Rotation Set_Rotation `(v  1 e 1 0 ]
"249
[v _LCD_Fill LCD_Fill `(v  1 e 1 0 ]
"280
[v _LCD_FillRectangle LCD_FillRectangle `(v  1 e 1 0 ]
"15 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Point.h
[s S3125 Point 4 `s 1 x 2 0 `s 1 y 2 2 ]
"298 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[v _ToPoint ToPoint `T(S3125  1 e 4 0 ]
"305
[v _LCD_DrawPixel LCD_DrawPixel `(v  1 e 1 0 ]
"315
[v _LCD_DrawLine LCD_DrawLine `(v  1 e 1 0 ]
"355
[v _LCD_DrawField LCD_DrawField `(v  1 e 1 0 ]
"15 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LED.c
[v _LED_Init LED_Init `(v  1 e 1 0 ]
"33
[v _LED_Set LED_Set `(v  1 e 1 0 ]
"50
[v _LED_Toggle LED_Toggle `(v  1 e 1 0 ]
[v i2_LED_Toggle LED_Toggle `(v  1 e 1 0 ]
"3 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Point.c
[v _Point_Init Point_Init `(v  1 e 1 0 ]
"527 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
"503
"506
"509
"420
"423
"428
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"433 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"439 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"445 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"453 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"459 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"466 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"474 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"481 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"491 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
"514 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[v _GetPortProperties GetPortProperties `(*.32S2165  1 e 2 0 ]
"420 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
"423
"428
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"433 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"439 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"445 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"453 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"459 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"466 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"474 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"481 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"491 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v _GetPortPORT GetPortPORT `(*.39S2151  1 e 2 0 ]
"420 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
"423
"428
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"433 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"439 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"445 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"453 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"459 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"466 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"474 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"481 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"491 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v _GetPortTRIS GetPortTRIS `(*.39S2151  1 e 2 0 ]
"112
[v _Port_CheckPairType Port_CheckPairType `(E7416  1 e 1 0 ]
"126
[v _Port_CheckQuadType Port_CheckQuadType `(E7416  1 e 1 0 ]
"138
[v _Port_CheckPortType Port_CheckPortType `(E7416  1 e 1 0 ]
"150
[v _Port_Init Port_Init `(v  1 e 1 0 ]
"189
[v _Port_SetPinType Port_SetPinType `(E7416  1 e 1 0 ]
"247
[v _Port_SetPin Port_SetPin `(v  1 e 1 0 ]
[v i2_Port_SetPin Port_SetPin `(v  1 e 1 0 ]
"271
[v _Port_GetPin Port_GetPin `(uc  1 e 1 0 ]
[v i2_Port_GetPin Port_GetPin `(uc  1 e 1 0 ]
"278
[v _Port_TogglePin Port_TogglePin `(v  1 e 1 0 ]
[v i2_Port_TogglePin Port_TogglePin `(v  1 e 1 0 ]
"345
[v _Port_SetPair Port_SetPair `(v  1 e 1 0 ]
"384
[v _Port_GetPair Port_GetPair `(uc  1 e 1 0 ]
"399
[v _Port_SetQuadType Port_SetQuadType `(E7416  1 e 1 0 ]
"460
[v _Port_SetQuad Port_SetQuad `(v  1 e 1 0 ]
"498
[v _Port_GetQuad Port_GetQuad `(uc  1 e 1 0 ]
"513
[v _Port_SetType Port_SetType `(E7416  1 e 1 0 ]
"570
[v _Port_Set Port_Set `(v  1 e 1 0 ]
"613
[v _Port_Get Port_Get `(uc  1 e 1 0 ]
"11 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/SPI.c
[v _SPI_Init SPI_Init `(v  1 e 1 0 ]
"120
[v _SPI_Busy SPI_Busy `T(uc  1 e 1 0 ]
"129
[v _SPI_BF SPI_BF `T(uc  1 e 1 0 ]
"168
[v _SPI_DisableISR SPI_DisableISR `(v  1 e 1 0 ]
"177
[v _SPI_MinSpeed SPI_MinSpeed `(v  1 e 1 0 ]
"188
[v _SPI_MaxSpeed SPI_MaxSpeed `(v  1 e 1 0 ]
"206
[v _SPI_DCS SPI_DCS `(v  1 e 1 0 ]
"213
[v _SPI_Send SPI_Send `(uc  1 e 1 0 ]
"260
[v _SPI_Send9 SPI_Send9 `(us  1 e 2 0 ]
"32 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _Byte_SetBit Byte_SetBit `(v  1 e 1 0 ]
[v i2_Byte_SetBit Byte_SetBit `(v  1 e 1 0 ]
"38
[v _Byte_GetBit Byte_GetBit `(uc  1 e 1 0 ]
"47
[v _Byte_SetZone Byte_SetZone `T(v  1 e 1 0 ]
"64
[v _Byte_GetZone Byte_GetZone `T(uc  1 e 1 0 ]
[v i2_Byte_GetZone Byte_GetZone `T(uc  1 e 1 0 ]
"83
[v _Byte_SetPair Byte_SetPair `(v  1 e 1 0 ]
"87
[v _Byte_GetPair Byte_GetPair `(uc  1 e 1 0 ]
[v i2_Byte_GetPair Byte_GetPair `(uc  1 e 1 0 ]
"101
[v _Byte_SetQuad Byte_SetQuad `(v  1 e 1 0 ]
"105
[v _Byte_GetQuad Byte_GetQuad `(uc  1 e 1 0 ]
"110
[v _Byte_SetPort Byte_SetPort `(v  1 e 1 0 ]
"149
[v _Word_SetPair Word_SetPair `(v  1 e 1 0 ]
"156
[v _Word_GetPair Word_GetPair `(uc  1 e 1 0 ]
[v i2_Word_GetPair Word_GetPair `(uc  1 e 1 0 ]
"194
[v _Word_SetWord Word_SetWord `(v  1 e 1 0 ]
"220
[v _PortProperty_Valid PortProperty_Valid `(E7416  1 e 1 0 ]
"240
[v _delay_ms delay_ms `(v  1 e 1 0 ]
"255
[v _delay_us delay_us `(v  1 e 1 0 ]
"284
[v _ToSegment ToSegment `(uc  1 e 1 0 ]
"357
[v _reverse reverse `(v  1 e 1 0 ]
"369
[v _itos itos `(v  1 e 1 0 ]
"277 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v _USBDeviceInit USBDeviceInit `(v  1 e 1 0 ]
[v i2_USBDeviceInit USBDeviceInit `(v  1 e 1 0 ]
"477
[v _USBDeviceTasks USBDeviceTasks `(v  1 e 1 0 ]
"878
[v _USBEnableEndpoint USBEnableEndpoint `(v  1 e 1 0 ]
"995
[v _USBTransferOnePacket USBTransferOnePacket `(*.39v  1 e 2 0 ]
[v i2_USBTransferOnePacket USBTransferOnePacket `(*.39v  1 e 2 0 ]
"1352
[v _USBDeviceAttach USBDeviceAttach `(v  1 e 1 0 ]
"1416
[v _USBCtrlEPAllowStatusStage USBCtrlEPAllowStatusStage `(v  1 e 1 0 ]
"1488
[v _USBCtrlEPAllowDataStage USBCtrlEPAllowDataStage `(v  1 e 1 0 ]
"1543
[v _USBConfigureEndpoint USBConfigureEndpoint `(v  1 s 1 USBConfigureEndpoint ]
"1616
[v _USBCtrlEPServiceComplete USBCtrlEPServiceComplete `(v  1 s 1 USBCtrlEPServiceComplete ]
"1771
[v _USBCtrlTrfTxService USBCtrlTrfTxService `(v  1 s 1 USBCtrlTrfTxService ]
"1852
[v _USBCtrlTrfRxService USBCtrlTrfRxService `(v  1 s 1 USBCtrlTrfRxService ]
"1968
[v _USBStdSetCfgHandler USBStdSetCfgHandler `(v  1 s 1 USBStdSetCfgHandler ]
"2043
[v _USBStdGetDscHandler USBStdGetDscHandler `(v  1 s 1 USBStdGetDscHandler ]
"2129
[v _USBStdGetStatusHandler USBStdGetStatusHandler `(v  1 s 1 USBStdGetStatusHandler ]
"2202
[v _USBStallHandler USBStallHandler `(v  1 s 1 USBStallHandler ]
"2245
[v _USBSuspend USBSuspend `(v  1 s 1 USBSuspend ]
"2303
[v _USBWakeFromSuspend USBWakeFromSuspend `(v  1 s 1 USBWakeFromSuspend ]
"2372
[v _USBCtrlEPService USBCtrlEPService `(v  1 s 1 USBCtrlEPService ]
"2465
[v _USBCtrlTrfSetupHandler USBCtrlTrfSetupHandler `(v  1 s 1 USBCtrlTrfSetupHandler ]
"2538
[v _USBCtrlTrfOutHandler USBCtrlTrfOutHandler `(v  1 s 1 USBCtrlTrfOutHandler ]
"2592
[v _USBCtrlTrfInHandler USBCtrlTrfInHandler `(v  1 s 1 USBCtrlTrfInHandler ]
"2686
[v _USBCheckStdRequest USBCheckStdRequest `(v  1 s 1 USBCheckStdRequest ]
"2754
[v _USBStdFeatureReqHandler USBStdFeatureReqHandler `(v  1 s 1 USBStdFeatureReqHandler ]
"3025
[v _USBIncrement1msInternalTimers USBIncrement1msInternalTimers `(v  1 e 1 0 ]
"148 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device_cdc.c
[v _USBCheckCDCRequest USBCheckCDCRequest `(v  1 e 1 0 ]
"295
[v _CDCInitEP CDCInitEP `(v  1 e 1 0 ]
"486
[v _getsUSBUSART getsUSBUSART `(uc  1 e 1 0 ]
"591
[v _putUSBUSART putUSBUSART `(v  1 e 1 0 ]
"902
[v _CDCTxService CDCTxService `(v  1 e 1 0 ]
"48 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_events.c
[v _USER_USB_CALLBACK_EVENT_HANDLER USER_USB_CALLBACK_EVENT_HANDLER `(uc  1 e 1 0 ]
"18 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\main.c
[v _main main `(v  1 e 1 0 ]
"37 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Motor.c
[v _Motor_Init Motor_Init `(v  1 e 1 0 ]
"60
[v _Motor_Move Motor_Move `(uc  1 e 1 0 ]
"82
[v _Motor_Step Motor_Step `(v  1 e 1 0 ]
"115
[v _Motor_Speed Motor_Speed `(uc  1 e 1 0 ]
"134
[v _Motor_Continious Motor_Continious `(uc  1 e 1 0 ]
"12 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\MXK.c
[v _MXK_Init MXK_Init `(v  1 e 1 0 ]
"53
[v _MXK_BlockSwitchTo MXK_BlockSwitchTo `(uc  1 e 1 0 ]
"100
[v _MXK_Release MXK_Release `(v  1 e 1 0 ]
"16 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Tetris.c
[v _BlockInit BlockInit `(v  1 e 1 0 ]
"30
[v _BlockSet BlockSet `(v  1 e 1 0 ]
"35
[v _BlockDraw BlockDraw `(v  1 e 1 0 ]
"93
[v _BlockClear BlockClear `(v  1 e 1 0 ]
"157
[v _TetrisBlockFrame TetrisBlockFrame `T(v  1 e 1 0 ]
"209
[v _TetrisBlockSwap TetrisBlockSwap `T(uc  1 e 1 0 ]
"229
[v _TetrisBlockClockwise TetrisBlockClockwise `T(uc  1 e 1 0 ]
"249
[v _TetrisBlockAnticlockwise TetrisBlockAnticlockwise `T(uc  1 e 1 0 ]
"275
[v _TetrisBlockRowOccupied TetrisBlockRowOccupied `T(uc  1 e 1 0 ]
"282
[v _TetrisBlockColumnOccupied TetrisBlockColumnOccupied `T(uc  1 e 1 0 ]
"290
[v _TetrisBlockRowClear TetrisBlockRowClear `T(uc  1 e 1 0 ]
"297
[v _TetrisBlockColumnClear TetrisBlockColumnClear `T(uc  1 e 1 0 ]
"310
[v _TetrisBlockShiftL TetrisBlockShiftL `(uc  1 e 1 0 ]
"323
[v _TetrisBlockShiftR TetrisBlockShiftR `(uc  1 e 1 0 ]
"335
[v _TetrisBlockShiftU TetrisBlockShiftU `(uc  1 e 1 0 ]
"347
[v _TetrisBlockShiftD TetrisBlockShiftD `(uc  1 e 1 0 ]
"361
[v _TetrisBlockReframe TetrisBlockReframe `T(v  1 e 1 0 ]
"20 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer0.c
[v _Timer0_Clear Timer0_Clear `(v  1 e 1 0 ]
"25
[v _Timer0_Init Timer0_Init `(v  1 e 1 0 ]
"74
[v _Timer0_Start Timer0_Start `(v  1 e 1 0 ]
"82
[v _Timer0_Restart Timer0_Restart `(v  1 e 1 0 ]
"89
[v _Timer0_Stop Timer0_Stop `(v  1 e 1 0 ]
"94
[v _Timer0_ISR Timer0_ISR `(v  1 e 1 0 ]
"3 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer2.c
[v _Timer2_Clear Timer2_Clear `(v  1 e 1 0 ]
"10
[v _Timer2_Init Timer2_Init `(v  1 e 1 0 ]
"15 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\USB_Wrap.c
[v _USB_Init USB_Init `(v  1 e 1 0 ]
"26
[v _USB_Poll USB_Poll `(v  1 e 1 0 ]
"61
[v _USB_Tasks USB_Tasks `(v  1 e 1 0 ]
"84
[v _USB_ISR USB_ISR `T(v  1 e 1 0 ]
"90
[v _USB_Print USB_Print `(v  1 e 1 0 ]
"627 C:\Program Files (x86)\Microchip\xc8\v1.38\include\pic18f67j50.h
[v _UEP0 UEP0 `VEuc  1 e 1 @3916 ]
[s S698 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
"679
[s S704 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S707 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S710 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S713 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S716 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S718 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S721 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S724 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S727 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S730 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S732 . 1 `S698 1 . 1 0 `S704 1 . 1 0 `S707 1 . 1 0 `S710 1 . 1 0 `S713 1 . 1 0 `S716 1 . 1 0 `S718 1 . 1 0 `S721 1 . 1 0 `S724 1 . 1 0 `S727 1 . 1 0 `S730 1 . 1 0 ]
[v _UEP0bits UEP0bits `VES732  1 e 1 @3916 ]
"758
[v _UEP1 UEP1 `VEuc  1 e 1 @3917 ]
"2371
[v _UIE UIE `VEuc  1 e 1 @3932 ]
[s S364 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
"2387
[u S372 . 1 `S364 1 . 1 0 ]
[v _UIEbits UIEbits `VES372  1 e 1 @3932 ]
"2426
[v _UEIE UEIE `VEuc  1 e 1 @3933 ]
"2476
[v _UADDR UADDR `VEuc  1 e 1 @3934 ]
"2539
[v _UCFG UCFG `VEuc  1 e 1 @3935 ]
"2742
[v _UIR UIR `VEuc  1 e 1 @3938 ]
[s S345 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
"2758
[u S353 . 1 `S345 1 . 1 0 ]
[v _UIRbits UIRbits `VES353  1 e 1 @3938 ]
"2797
[v _UEIR UEIR `VEuc  1 e 1 @3939 ]
"2847
[v _USTAT USTAT `VEuc  1 e 1 @3940 ]
"2906
[v _UCON UCON `VEuc  1 e 1 @3941 ]
[s S325 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
"2922
[u S333 . 1 `S325 1 . 1 0 ]
[v _UCONbits UCONbits `VES333  1 e 1 @3941 ]
"3083
[v _SSP2CON2 SSP2CON2 `VEuc  1 e 1 @3947 ]
[s S12776 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"3159
[s S12785 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S12917 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S12920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S12923 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S12926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S12929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S12932 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S12935 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S12938 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S12941 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S12944 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S12947 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S12950 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S12953 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S12955 . 1 `S12776 1 . 1 0 `S12785 1 . 1 0 `S12917 1 . 1 0 `S12920 1 . 1 0 `S12923 1 . 1 0 `S12926 1 . 1 0 `S12929 1 . 1 0 `S12932 1 . 1 0 `S12935 1 . 1 0 `S12938 1 . 1 0 `S12941 1 . 1 0 `S12944 1 . 1 0 `S12947 1 . 1 0 `S12950 1 . 1 0 `S12953 1 . 1 0 ]
[v _SSP2CON2bits SSP2CON2bits `VES12955  1 e 1 @3947 ]
"3293
[v _SSP2CON1 SSP2CON1 `VEuc  1 e 1 @3948 ]
[s S2964 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"3344
[s S2970 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2981 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2995 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2998 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S2975 1 . 1 0 `S2978 1 . 1 0 `S2981 1 . 1 0 `S2983 1 . 1 0 `S2986 1 . 1 0 `S2989 1 . 1 0 `S2992 1 . 1 0 `S2995 1 . 1 0 ]
[v _SSP2CON1bits SSP2CON1bits `VES2998  1 e 1 @3948 ]
"3433
[v _SSP2STAT SSP2STAT `VEuc  1 e 1 @3949 ]
[s S2842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"3598
[s S2845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2848 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S2876 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S2879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S7682 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S7684 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S7687 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S7690 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S7693 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S7696 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S7699 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S7702 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S7705 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S7708 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S7711 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S7714 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S7717 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S7720 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S7723 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S7726 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S7729 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S7732 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S7735 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S7738 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S7741 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S7744 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S7747 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S7750 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S7753 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S7682 1 . 1 0 `S7684 1 . 1 0 `S7687 1 . 1 0 `S7690 1 . 1 0 `S7693 1 . 1 0 `S7696 1 . 1 0 `S7699 1 . 1 0 `S7702 1 . 1 0 `S7705 1 . 1 0 `S7708 1 . 1 0 `S7711 1 . 1 0 `S7714 1 . 1 0 `S7717 1 . 1 0 `S7720 1 . 1 0 `S7723 1 . 1 0 `S7726 1 . 1 0 `S7729 1 . 1 0 `S7732 1 . 1 0 `S7735 1 . 1 0 `S7738 1 . 1 0 `S7741 1 . 1 0 `S7744 1 . 1 0 `S7747 1 . 1 0 `S7750 1 . 1 0 ]
[v _SSP2STATbits SSP2STATbits `VES7753  1 e 1 @3949 ]
"3995
[v _SSP2BUF SSP2BUF `VEuc  1 e 1 @3951 ]
"5281
[v _PORTA PORTA `VEuc  1 e 1 @3968 ]
"5440
[v _PORTB PORTB `VEuc  1 e 1 @3969 ]
"5616
[v _PORTC PORTC `VEuc  1 e 1 @3970 ]
"5794
[v _PORTD PORTD `VEuc  1 e 1 @3971 ]
"5947
[v _PORTE PORTE `VEuc  1 e 1 @3972 ]
"6225
[v _PORTF PORTF `VEuc  1 e 1 @3973 ]
"6358
[v _PORTG PORTG `VEuc  1 e 1 @3974 ]
"6520
[v _LATA LATA `VEuc  1 e 1 @3977 ]
"6652
[v _LATB LATB `VEuc  1 e 1 @3978 ]
"6784
[v _LATC LATC `VEuc  1 e 1 @3979 ]
"6916
[v _LATD LATD `VEuc  1 e 1 @3980 ]
"7048
[v _LATE LATE `VEuc  1 e 1 @3981 ]
"7180
[v _LATF LATF `VEuc  1 e 1 @3982 ]
"7284
[v _LATG LATG `VEuc  1 e 1 @3983 ]
"7371
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
"7592
[v _TRISB TRISB `VEuc  1 e 1 @3987 ]
"7813
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
"8034
[v _TRISD TRISD `VEuc  1 e 1 @3989 ]
"8255
[v _TRISE TRISE `VEuc  1 e 1 @3990 ]
"8476
[v _TRISF TRISF `VEuc  1 e 1 @3991 ]
[s S275 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TRISF2 1 0 :1:2 
`uc 1 TRISF3 1 0 :1:3 
`uc 1 TRISF4 1 0 :1:4 
`uc 1 TRISF5 1 0 :1:5 
`uc 1 TRISF6 1 0 :1:6 
`uc 1 TRISF7 1 0 :1:7 
]
"8506
[s S283 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RF2 1 0 :1:2 
`uc 1 RF3 1 0 :1:3 
`uc 1 RF4 1 0 :1:4 
`uc 1 RF5 1 0 :1:5 
`uc 1 RF6 1 0 :1:6 
`uc 1 RF7 1 0 :1:7 
]
[u S291 . 1 `S275 1 . 1 0 `S283 1 . 1 0 ]
[v _TRISFbits TRISFbits `VES291  1 e 1 @3991 ]
"8653
[v _TRISG TRISG `VEuc  1 e 1 @3992 ]
[s S14532 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
"8819
[u S14541 . 1 `S14532 1 . 1 0 ]
[v _OSCTUNEbits OSCTUNEbits `VES14541  1 e 1 @3995 ]
[s S7310 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 PMPIE 1 0 :1:7 
]
"9069
[s S7319 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[s S7324 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[u S7327 . 1 `S7310 1 . 1 0 `S7319 1 . 1 0 `S7324 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES7327  1 e 1 @3997 ]
"9133
[v _PIR1 PIR1 `VEuc  1 e 1 @3998 ]
[s S7236 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 PMPIF 1 0 :1:7 
]
"9160
[s S7245 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[s S7250 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[u S7253 . 1 `S7236 1 . 1 0 `S7245 1 . 1 0 `S7250 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES7253  1 e 1 @3998 ]
[s S12128 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
`uc 1 PMPIP 1 0 :1:7 
]
"9251
[s S12137 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[s S12142 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIP 1 0 :1:7 
]
[u S12145 . 1 `S12128 1 . 1 0 `S12137 1 . 1 0 `S12142 1 . 1 0 ]
[v _IPR1bits IPR1bits `VES12145  1 e 1 @3999 ]
[s S240 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"9340
[s S249 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S252 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S255 . 1 `S240 1 . 1 0 `S249 1 . 1 0 `S252 1 . 1 0 ]
[v _PIE2bits PIE2bits `VES255  1 e 1 @4000 ]
"9394
[v _PIR2 PIR2 `VEuc  1 e 1 @4001 ]
[s S387 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
"9419
[s S396 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S399 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S402 . 1 `S387 1 . 1 0 `S396 1 . 1 0 `S399 1 . 1 0 ]
[v _PIR2bits PIR2bits `VES402  1 e 1 @4001 ]
[s S570 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
"9498
[s S579 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S582 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S585 . 1 `S570 1 . 1 0 `S579 1 . 1 0 `S582 1 . 1 0 ]
[v _IPR2bits IPR2bits `VES585  1 e 1 @4002 ]
[s S7349 . 1 `uc 1 CCP3IE 1 0 :1:0 
`uc 1 CCP4IE 1 0 :1:1 
`uc 1 CCP5IE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
"9596
[s S7358 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S7360 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S7363 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S7366 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S7369 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S7372 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S7375 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S7378 . 1 `S7349 1 . 1 0 `S7358 1 . 1 0 `S7360 1 . 1 0 `S7363 1 . 1 0 `S7366 1 . 1 0 `S7369 1 . 1 0 `S7372 1 . 1 0 `S7375 1 . 1 0 ]
[v _PIE3bits PIE3bits `VES7378  1 e 1 @4003 ]
"9675
[v _PIR3 PIR3 `VEuc  1 e 1 @4004 ]
[s S7275 . 1 `uc 1 CCP3IF 1 0 :1:0 
`uc 1 CCP4IF 1 0 :1:1 
`uc 1 CCP5IF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
"9700
[s S7284 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S7287 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S7290 . 1 `S7275 1 . 1 0 `S7284 1 . 1 0 `S7287 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES7290  1 e 1 @4004 ]
"12543
[v _SSP1CON2 SSP1CON2 `VEuc  1 e 1 @4037 ]
"12624
[s S12792 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S12795 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S12798 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S12801 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S12804 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S12807 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S12810 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S12813 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S12816 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S12819 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S12822 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S12825 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S12828 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S12830 . 1 `S12776 1 . 1 0 `S12785 1 . 1 0 `S12792 1 . 1 0 `S12795 1 . 1 0 `S12798 1 . 1 0 `S12801 1 . 1 0 `S12804 1 . 1 0 `S12807 1 . 1 0 `S12810 1 . 1 0 `S12813 1 . 1 0 `S12816 1 . 1 0 `S12819 1 . 1 0 `S12822 1 . 1 0 `S12825 1 . 1 0 `S12828 1 . 1 0 ]
[v _SSP1CON2bits SSP1CON2bits `VES12830  1 e 1 @4037 ]
"12962
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @4038 ]
"13018
[s S7924 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S7927 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S7930 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S7932 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S7935 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S7938 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S7941 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S7944 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S7947 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S7924 1 . 1 0 `S7927 1 . 1 0 `S7930 1 . 1 0 `S7932 1 . 1 0 `S7935 1 . 1 0 `S7938 1 . 1 0 `S7941 1 . 1 0 `S7944 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES7947  1 e 1 @4038 ]
"13241
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @4039 ]
"13371
[s S2894 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S2896 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S2899 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S2902 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S2905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S2908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S2911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S2917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S2920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S2923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S2926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S2929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S2932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S2935 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S2894 1 . 1 0 `S2896 1 . 1 0 `S2899 1 . 1 0 `S2902 1 . 1 0 `S2905 1 . 1 0 `S2908 1 . 1 0 `S2911 1 . 1 0 `S2914 1 . 1 0 `S2917 1 . 1 0 `S2920 1 . 1 0 `S2923 1 . 1 0 `S2926 1 . 1 0 `S2929 1 . 1 0 `S2932 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES2935  1 e 1 @4039 ]
"13898
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @4040 ]
"14264
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @4041 ]
[s S12167 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
"14296
[s S12171 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S12179 . 1 `S12167 1 . 1 0 `S12171 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES12179  1 e 1 @4042 ]
"14345
[v _PR2 PR2 `VEuc  1 e 1 @4043 ]
[s S494 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"14773
[s S496 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S499 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S502 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S505 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S508 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S511 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S520 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S527 . 1 `S494 1 . 1 0 `S496 1 . 1 0 `S499 1 . 1 0 `S502 1 . 1 0 `S505 1 . 1 0 `S508 1 . 1 0 `S511 1 . 1 0 `S520 1 . 1 0 ]
[v _RCONbits RCONbits `VES527  1 e 1 @4048 ]
[s S12023 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"15662
[s S12030 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
`uc 1 T0PS3 1 0 :1:3 
]
[u S12035 . 1 `S12023 1 . 1 0 `S12030 1 . 1 0 ]
[v _T0CONbits T0CONbits `VES12035  1 e 1 @4053 ]
"15716
[v _TMR0 TMR0 `VEus  1 e 2 @4054 ]
[s S605 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"16203
[s S614 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S623 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S627 . 1 `S605 1 . 1 0 `S614 1 . 1 0 `S623 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES627  1 e 1 @4082 ]
"74 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Events.c
[v _u u `uc  1 e 1 0 ]
"75
[v _val val `us  1 s 2 val ]
"106
[v _pShiftVal pShiftVal `us  1 e 2 0 ]
[s S12218 Motor 6 `s 1 mDelta 2 0 `s 1 mFrequency 2 2 `us 1 mAddress 2 4 ]
"22 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _Stepper Stepper `S12218  1 e 6 0 ]
[s S2079 Button 8 `E7677 1 mButton 1 0 `uc 1 mState 1 1 `uc 1 mCount 1 2 `us 1 mThreshold 2 3 `*.38(v 1 mFunction 3 5 ]
"23
[v _TestButton TestButton `S2079  1 e 8 0 ]
"24
[v _DIPSwitch DIPSwitch `S2079  1 e 8 0 ]
"27
[v _Hz Hz `us  1 e 2 0 ]
"28
[v _HzOld HzOld `us  1 e 2 0 ]
[s S13364 . 1 `uc 1 pButton 1 0 :4:0 
`uc 1 . 1 0 :4:4 
]
"17 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[s S13367 . 1 `uc 1 GLED 1 0 :1:0 
`uc 1 RLED 1 0 :1:1 
`uc 1 BLED 1 0 :1:2 
`uc 1 YLED 1 0 :1:3 
`uc 1 . 1 0 :4:4 
]
[s S13373 . 1 `uc 1 UPLED 1 0 :1:0 
`uc 1 DOWNLED 1 0 :1:1 
`uc 1 LEFTLED 1 0 :1:2 
`uc 1 RIGHTLED 1 0 :1:3 
`uc 1 . 1 0 :4:4 
]
[u S13379 . 1 `S13364 1 . 1 0 `S13367 1 . 1 0 `S13373 1 . 1 0 ]
[s S13383 . 8 `[6]uc 1 pSevenSegment 6 0 `S13379 1 . 1 6 `uc 1 pBarGraph 1 7 ]
[u S13387 . 8 `[8]uc 1 Bytes 8 0 `S13383 1 . 8 0 ]
[s S13410 HMI 48 `S13387 1 . 8 0 `S2079 1 mRight 8 8 `S2079 1 mLeft 8 16 `S2079 1 mUp 8 24 `S2079 1 mDown 8 32 `S2079 1 mDIP 8 40 ]
[v _HMIBoard HMIBoard `S13410  1 e 48 0 ]
"6 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\I2C.c
[v _I2C1_Done I2C1_Done `*.38(v  1 e 3 0 ]
"7
[v _I2C2_Done I2C2_Done `*.38(v  1 e 3 0 ]
"8
[v _I2C1_More I2C1_More `*.38(uc  1 e 3 0 ]
"9
[v _I2C2_More I2C2_More `*.38(uc  1 e 3 0 ]
[s S12394 I2CT 6 `uc 1 mAddress 1 0 `*.39uc 1 mData 2 1 `uc 1 mIndex 1 3 `uc 1 mCount 1 4 `E7818 1 mState 1 5 ]
"11
[v _I2C1T I2C1T `S12394  1 e 6 0 ]
[v _I2C2T I2C2T `S12394  1 e 6 0 ]
[s S13259 IMU_CMD 4 `uc 1 pRegister 1 0 `*.39uc 1 pData 2 1 `uc 1 pCount 1 3 ]
"4 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\IMU.c
[v _pCMD pCMD `S13259  1 e 4 0 ]
"5
[v _Read Read `uc  1 e 1 0 ]
"30 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Console.c
[v _change change `uc  1 s 1 change ]
"31
[v _clearall clearall `uc  1 s 1 clearall ]
"32
[v _lBufferX lBufferX `uc  1 s 1 lBufferX ]
[v _lBufferY lBufferY `uc  1 s 1 lBufferY ]
"34
[v _lCBuffer lCBuffer `[15]us  1 s 30 lCBuffer ]
"35
[v _lBuffer lBuffer `[15][20]uc  1 s 300 lBuffer ]
[s S3125 Point 4 `s 1 x 2 0 `s 1 y 2 2 ]
"47
[v _gCursor gCursor `S3125  1 s 4 gCursor ]
"48
[v _gCharSize gCharSize `S3125  1 s 4 gCharSize ]
"49
[v _gLineSize gLineSize `S3125  1 s 4 gLineSize ]
"50
[v _gForecolour gForecolour `us  1 s 2 gForecolour ]
"51
[v _gBackcolour gBackcolour `us  1 s 2 gBackcolour ]
"53
[v _Font5x7 Font5x7 `C[480]uc  1 e 480 0 ]
"6 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[v _w w `uc  1 s 1 w ]
"7
[v _l l `uc  1 s 1 l ]
"101
[v _InitList InitList `C[89]us  1 e 178 0 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"8 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v _PortB PortB `S2168  1 e 10 0 ]
[v _PortD PortD `S2168  1 e 10 0 ]
[v _PortE PortE `S2168  1 e 10 0 ]
[v _PortF PortF `S2168  1 e 10 0 ]
[v _PortC PortC `S2168  1 e 10 0 ]
[v _PortA PortA `S2168  1 e 10 0 ]
[v _PortG PortG `S2168  1 e 10 0 ]
"13
[v _PortA_Property PortA_Property `CS2165  1 s 2 PortA_Property ]
"14
[v _PortB_Property PortB_Property `CS2165  1 s 2 PortB_Property ]
"15
[v _PortC_Property PortC_Property `CS2165  1 s 2 PortC_Property ]
"16
[v _PortD_Property PortD_Property `CS2165  1 s 2 PortD_Property ]
"17
[v _PortE_Property PortE_Property `CS2165  1 s 2 PortE_Property ]
"18
[v _PortF_Property PortF_Property `CS2165  1 s 2 PortF_Property ]
"19
[v _PortG_Property PortG_Property `CS2165  1 s 2 PortG_Property ]
"9 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/SPI.c
[u S2961 . 3 `*.2S2151 1 SSPSTATT 3 0 `*.2S2935 1 SSPSTATTb 3 0 ]
[u S3009 . 3 `*.2S2151 1 SSPCON1T 3 0 `S2998 1 SSPCON1Tb 1 0 ]
[s S3012 SPI 11 `uc 1 mBusy 1 0 `E7831 1 mBits 1 1 `E7814 1 mChannel 1 2 `S2961 1 . 3 3 `S3009 1 . 3 6 `*.39uc 1 SSPBUF 2 9 ]
[v _SPI2 SPI2 `S3012  1 e 11 0 ]
[v _SPI1 SPI1 `S3012  1 e 11 0 ]
"3 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _MASKS MASKS `C[9]uc  1 s 9 MASKS ]
[s S664 _USB_DEVICE_DESCRIPTOR 18 `uc 1 bLength 1 0 `uc 1 bDescriptorType 1 1 `ui 1 bcdUSB 2 2 `uc 1 bDeviceClass 1 4 `uc 1 bDeviceSubClass 1 5 `uc 1 bDeviceProtocol 1 6 `uc 1 bMaxPacketSize0 1 7 `ui 1 idVendor 2 8 `ui 1 idProduct 2 10 `ui 1 bcdDevice 2 12 `uc 1 iManufacturer 1 14 `uc 1 iProduct 1 15 `uc 1 iSerialNumber 1 16 `uc 1 bNumConfigurations 1 17 ]
"152 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_descriptors.c
[v _device_dsc device_dsc `CS664  1 e 18 0 ]
"171
[v _configDescriptor1 configDescriptor1 `C[67]uc  1 e 67 0 ]
[s S1976 . 4 `uc 1 bLength 1 0 `uc 1 bDscType 1 1 `[1]ui 1 string 2 2 ]
"257
[v _sd000 sd000 `CS1976  1 e 4 0 ]
[s S1980 . 52 `uc 1 bLength 1 0 `uc 1 bDscType 1 1 `[25]ui 1 string 50 2 ]
"261
[v _sd001 sd001 `CS1980  1 e 52 0 ]
"268
[v _sd002 sd002 `CS1980  1 e 52 0 ]
"275
[v _USB_CD_Ptr USB_CD_Ptr `C[1]*.32Cuc  1 e 2 0 ]
"280
[v _USB_SD_Ptr USB_SD_Ptr `C[3]*.32Cuc  1 e 6 0 ]
"141 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v _USBDeviceState USBDeviceState `VEE7748  1 e 1 0 ]
"142
[v _USBActiveConfiguration USBActiveConfiguration `VEuc  1 e 1 0 ]
"143
[v _USBAlternateInterface USBAlternateInterface `VE[2]uc  1 e 2 0 ]
[s S29 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
"144
[s S38 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S45 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S49 _BD_STAT 1 `uc 1 Val 1 0 `S29 1 . 1 0 `S38 1 . 1 0 `S45 1 . 1 0 ]
[s S54 . 4 `S49 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S59 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`ui 1 ADR 2 2 ]
[u S63 __BDT 4 `S54 1 . 4 0 `S59 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
[v _pBDTEntryEP0OutCurrent pBDTEntryEP0OutCurrent `*.39VES63  1 e 2 0 ]
"145
[v _pBDTEntryEP0OutNext pBDTEntryEP0OutNext `*.39VES63  1 e 2 0 ]
"146
[v _pBDTEntryOut pBDTEntryOut `[3]*.39VES63  1 e 6 0 ]
"147
[v _pBDTEntryIn pBDTEntryIn `[3]*.39VES63  1 e 6 0 ]
"148
[v _shortPacketStatus shortPacketStatus `VEuc  1 e 1 0 ]
"149
[v _controlTransferState controlTransferState `VEuc  1 e 1 0 ]
[u S68 . 3 `*.2uc 1 bRam 3 0 `*.2Cuc 1 bRom 3 0 `*.2ui 1 wRam 3 0 `*.2Cui 1 wRom 3 0 ]
"150
[s S73 . 1 `uc 1 ctrl_trf_mem 1 0 :1:0 
`uc 1 reserved 1 0 :5:1 
`uc 1 includeZero 1 0 :1:6 
`uc 1 busy 1 0 :1:7 
]
[u S78 . 1 `S73 1 bits 1 0 `uc 1 Val 1 0 ]
[s S81 . 2 `uc 1 LB 1 0 `uc 1 HB 1 1 ]
[u S84 . 2 `ui 1 Val 2 0 `[2]uc 1 v 2 0 `S81 1 byte 2 0 ]
[s S88 . 6 `S68 1 pSrc 3 0 `S78 1 info 1 3 `S84 1 wCount 2 4 ]
[v _inPipes inPipes `VE[1]S88  1 e 6 0 ]
[u S92 . 3 `*.2uc 1 bRam 3 0 `*.2ui 1 wRam 3 0 ]
"151
[s S95 . 1 `uc 1 reserved 1 0 :7:0 
`uc 1 busy 1 0 :1:7 
]
[u S98 . 1 `S95 1 bits 1 0 `uc 1 Val 1 0 ]
[s S102 . 9 `S92 1 pDst 3 0 `S98 1 info 1 3 `S84 1 wCount 2 4 `*.38(v 1 pFunc 3 6 ]
[v _outPipes outPipes `VE[1]S102  1 e 9 0 ]
"152
[v _pDst pDst `*.39VEuc  1 e 2 0 ]
"153
[v _RemoteWakeup RemoteWakeup `VEuc  1 e 1 0 ]
"154
[v _USBBusIsSuspended USBBusIsSuspended `VEuc  1 e 1 0 ]
[s S107 . 1 `uc 1 filler1 1 0 :1:0 
`uc 1 ping_pong 1 0 :1:1 
`uc 1 direction 1 0 :1:2 
`uc 1 endpoint_number 1 0 :4:3 
]
"155
[u S112 __USTAT 1 `S107 1 . 1 0 `uc 1 Val 1 0 ]
[v _USTATcopy USTATcopy `VES112  1 e 1 0 ]
"156
[v _endpoint_number endpoint_number `VEuc  1 e 1 0 ]
"157
[v _BothEP0OutUOWNsSet BothEP0OutUOWNsSet `VEuc  1 e 1 0 ]
[s S115 . 1 `uc 1 ping_pong_state 1 0 :1:0 
`uc 1 transfer_terminated 1 0 :1:1 
]
"158
[u S118 . 1 `S115 1 bits 1 0 `uc 1 Val 1 0 ]
[v _ep_data_in ep_data_in `VE[3]S118  1 e 3 0 ]
"159
[v _ep_data_out ep_data_out `VE[3]S118  1 e 3 0 ]
"160
[v _USBStatusStageTimeoutCounter USBStatusStageTimeoutCounter `VEuc  1 e 1 0 ]
"161
[v _USBDeferStatusStagePacket USBDeferStatusStagePacket `VEuc  1 e 1 0 ]
"162
[v _USBStatusStageEnabledFlag1 USBStatusStageEnabledFlag1 `VEuc  1 e 1 0 ]
"163
[v _USBStatusStageEnabledFlag2 USBStatusStageEnabledFlag2 `VEuc  1 e 1 0 ]
"164
[v _USBDeferINDataStagePackets USBDeferINDataStagePackets `VEuc  1 e 1 0 ]
"165
[v _USBDeferOUTDataStagePackets USBDeferOUTDataStagePackets `VEuc  1 e 1 0 ]
"166
[v _USB1msTickCount USB1msTickCount `VEul  1 e 4 0 ]
"167
[v _USBTicksSinceSuspendEnd USBTicksSinceSuspendEnd `VEuc  1 e 1 0 ]
"174
[v _BDT BDT `VE[12]S63  1 e 48 @1024 ]
[s S121 . 8 `uc 1 bmRequestType 1 0 `uc 1 bRequest 1 1 `ui 1 wValue 2 2 `ui 1 wIndex 2 4 `ui 1 wLength 2 6 ]
"179
[s S148 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S84 1 W_Value 2 2 `S84 1 W_Index 2 4 `S84 1 W_Length 2 6 ]
[s S154 . 8 `uc 1 Recipient 1 0 :5:0 
`uc 1 RequestType 1 0 :2:5 
`uc 1 DataDir 1 0 :1:7 
`uc 1 . 1 1 :8:0 
`uc 1 bFeature 1 2 `uc 1 . 1 3 :8:0 
`uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S165 . 1 `uc 1 recipient 1 0 :5:0 
`uc 1 type 1 0 :2:5 
`uc 1 direction 1 0 :1:7 
]
[u S169 . 1 `uc 1 bmRequestType 1 0 `S165 1 . 1 0 ]
[s S172 . 1 `S169 1 requestInfo 1 0 ]
[s S174 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bDscIndex 1 2 `uc 1 bDescriptorType 1 3 `ui 1 wLangID 2 4 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S182 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bDevADR 1 2 `uc 1 bDevADRH 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S191 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bConfigurationValue 1 2 `uc 1 bCfgRSD 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S200 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bAltID 1 2 `uc 1 bAltID_H 1 3 `uc 1 bIntfID 1 4 `uc 1 bIntfID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S209 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 bEPID 1 4 `uc 1 bEPID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S218 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 EPNum 1 4 :4:0 
`uc 1 . 1 4 :3:4 
`uc 1 EPDir 1 4 :1:7 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[u S229 . 8 `S121 1 . 8 0 `S148 1 . 8 0 `S154 1 . 8 0 `S172 1 . 1 0 `S174 1 . 8 0 `S182 1 . 8 0 `S191 1 . 8 0 `S200 1 . 8 0 `S209 1 . 8 0 `S218 1 . 8 0 ]
[v _SetupPkt SetupPkt `VES229  1 e 8 @1072 ]
"180
[v _CtrlTrfData CtrlTrfData `VE[8]uc  1 e 8 @1080 ]
"66 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device_cdc.c
[v _cdc_data_tx cdc_data_tx `VE[64]uc  1 e 64 0 ]
"67
[v _cdc_data_rx cdc_data_rx `VE[64]uc  1 e 64 0 ]
[s S1494 . 7 `[7]uc 1 _byte 7 0 ]
"77
[s S1496 . 7 `ul 1 dwDTERate 4 0 `uc 1 bCharFormat 1 4 `uc 1 bParityType 1 5 `uc 1 bDataBits 1 6 ]
[u S1501 _LINE_CODING 7 `S1494 1 . 7 0 `S1496 1 . 7 0 ]
[v _line_coding line_coding `S1501  1 e 7 0 ]
"84
[v _cdc_rx_len cdc_rx_len `uc  1 e 1 0 ]
"85
[v _cdc_trf_state cdc_trf_state `uc  1 e 1 0 ]
[s S1508 . 2 `uc 1 bLow 1 0 `uc 1 bHigh 1 1 ]
"86
[u S1511 _POINTER 3 `S1508 1 . 2 0 `ui 1 _word 2 0 `*.2uc 1 bRam 3 0 `*.2ui 1 wRam 3 0 `*.2Cuc 1 bRom 3 0 `*.2Cui 1 wRom 3 0 ]
[v _pCDCSrc pCDCSrc `S1511  1 e 3 0 ]
"87
[v _pCDCDst pCDCDst `S1511  1 e 3 0 ]
"88
[v _cdc_tx_len cdc_tx_len `uc  1 e 1 0 ]
"89
[v _cdc_mem_type cdc_mem_type `uc  1 e 1 0 ]
"91
[v _CDCDataOutHandle CDCDataOutHandle `*.39v  1 e 2 0 ]
"92
[v _CDCDataInHandle CDCDataInHandle `*.39v  1 e 2 0 ]
[s S1518 . 1 `uc 1 DTE_PRESENT 1 0 :1:0 
`uc 1 CARRIER_CONTROL 1 0 :1:1 
]
"95
[u S1521 _CONTROL_SIGNAL_BITMAP 1 `uc 1 _byte 1 0 `S1518 1 . 1 0 ]
[v _control_signal_bitmap control_signal_bitmap `S1521  1 e 1 0 ]
"111
[v _dummy_encapsulated_cmd_response dummy_encapsulated_cmd_response `[8]uc  1 e 8 0 ]
"32 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Motor.c
[v _gMotor gMotor `*.39S12218  1 e 2 0 ]
"10 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\MXK.c
[v _Bus_State Bus_State `E7825  1 e 1 0 ]
[s S13901 . 2 `uc 1 mRow 1 0 `uc 1 mColumn 1 1 ]
"4 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Tetris.c
[u S13904 . 2 `us 1 mCount 2 0 `S13901 1 . 2 0 ]
[s S13907 Block 10 `us 1 mBase 2 0 `us 1 mBorder 2 2 `uc 1 mX 1 4 `uc 1 mY 1 5 `E7695 1 mState 1 6 `uc 1 mChanged 1 7 `S13904 1 . 2 8 ]
[s S13916 TetrisField 2001 `uc 1 mBorderRedraw 1 0 `[10][20]S13907 1 mBlocks 2000 1 ]
[v _gTetrisField gTetrisField `S13916  1 e 2001 0 ]
"18 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer0.c
[v _COUNTER COUNTER `us  1 s 2 COUNTER ]
"19
[v _INDEX INDEX `uc  1 s 1 INDEX ]
"73
[v _gISR gISR `*.38(v  1 s 3 gISR ]
"12 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\USB_Wrap.c
[v _USBInputBuffer USBInputBuffer `[64]uc  1 e 64 0 ]
"18 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"87
} 0
"12 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\MXK.c
[v _MXK_Init MXK_Init `(v  1 e 1 0 ]
{
"47
} 0
"150 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[v _Port_Init Port_Init `(v  1 e 1 0 ]
{
"166
[v Port_Init@i i `uc  1 a 1 69 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"150
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_Init@pInput pInput `C*.39S2168  1 p 2 64 ]
[v Port_Init@pPort pPort `E7724  1 p 1 66 ]
"186
} 0
"513
[v _Port_SetType Port_SetType `(E7416  1 e 1 0 ]
{
"515
[v Port_SetType@Output Output `E7416  1 a 1 63 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"513
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_SetType@pInput pInput `C*.39S2168  1 p 2 58 ]
[v Port_SetType@pType pType `E7733  1 p 1 60 ]
"569
} 0
"138
[v _Port_CheckPortType Port_CheckPortType `(E7416  1 e 1 0 ]
{
"140
[v Port_CheckPortType@Output Output `E7416  1 a 1 57 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"138
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_CheckPortType@pInput pInput `C*.39S2168  1 p 2 54 ]
[v Port_CheckPortType@pDrive pDrive `E7410  1 p 1 56 ]
"147
} 0
"570
[v _Port_Set Port_Set `(v  1 e 1 0 ]
{
"574
[v Port_Set@TypeActual TypeActual `us  1 a 2 36 ]
"573
[v Port_Set@TypeRequired TypeRequired `us  1 a 2 34 ]
"572
[v Port_Set@Type Type `E7733  1 a 1 38 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"570
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_Set@pInput pInput `C*.39S2168  1 p 2 15 ]
[v Port_Set@pValue pValue `uc  1 p 1 17 ]
"612
} 0
"110 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _Byte_SetPort Byte_SetPort `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Byte_SetPort@pInput pInput `*.39S2151  1 p 2 0 ]
[v Byte_SetPort@pValue pValue `uc  1 p 1 2 ]
"113
} 0
"420 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
"423
"428
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"433 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"439 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"445 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"453 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"459 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"466 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"474 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"481 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"491 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
"67 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v _GetPortTRIS GetPortTRIS `(*.39S2151  1 e 2 0 ]
{
[v GetPortTRIS@pInput pInput `E7724  1 a 1 wreg ]
[v GetPortTRIS@pInput pInput `E7724  1 a 1 wreg ]
[v GetPortTRIS@pInput pInput `E7724  1 a 1 2 ]
"88
} 0
"527 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
"503
"506
"509
"420
"423
"428
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"433 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"439 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"445 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"453 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"459 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"466 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"474 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"481 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"491 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
"514 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
"21 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[v _GetPortProperties GetPortProperties `(*.32S2165  1 e 2 0 ]
{
[v GetPortProperties@pInput pInput `E7724  1 a 1 wreg ]
[v GetPortProperties@pInput pInput `E7724  1 a 1 wreg ]
[v GetPortProperties@pInput pInput `E7724  1 a 1 2 ]
"42
} 0
"420 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
"423
"428
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"433 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"439 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"445 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"453 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"459 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"466 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"474 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"481 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
"491 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.h
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v _GetPortPORT GetPortPORT `(*.39S2151  1 e 2 0 ]
{
[v GetPortPORT@pInput pInput `E7724  1 a 1 wreg ]
[v GetPortPORT@pInput pInput `E7724  1 a 1 wreg ]
[v GetPortPORT@pInput pInput `E7724  1 a 1 2 ]
"65
} 0
"15 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LED.c
[v _LED_Init LED_Init `(v  1 e 1 0 ]
{
[v LED_Init@pLED pLED `E7677  1 a 1 wreg ]
[v LED_Init@pLED pLED `E7677  1 a 1 wreg ]
[v LED_Init@pLED pLED `E7677  1 a 1 45 ]
"27
} 0
"33
[v _LED_Set LED_Set `(v  1 e 1 0 ]
{
[v LED_Set@pLED pLED `E7677  1 a 1 wreg ]
[v LED_Set@pLED pLED `E7677  1 a 1 wreg ]
[v LED_Set@pValue pValue `uc  1 p 1 20 ]
[v LED_Set@pLED pLED `E7677  1 a 1 21 ]
"44
} 0
"29 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\ISR.c
[v _ISR_Enable ISR_Enable `(v  1 e 1 0 ]
{
"35
} 0
"167 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctUSB FunctUSB `(v  1 e 1 0 ]
{
"170
} 0
"26 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\USB_Wrap.c
[v _USB_Poll USB_Poll `(v  1 e 1 0 ]
{
"59
} 0
"61
[v _USB_Tasks USB_Tasks `(v  1 e 1 0 ]
{
"63
[v USB_Tasks@Recieved Recieved `uc  1 a 1 32 ]
"82
} 0
"486 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device_cdc.c
[v _getsUSBUSART getsUSBUSART `(uc  1 e 1 0 ]
{
[v getsUSBUSART@buffer buffer `*.39uc  1 p 2 11 ]
[v getsUSBUSART@len len `uc  1 p 1 13 ]
"515
} 0
"9 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Events.c
[v _Event_USBRecieve Event_USBRecieve `(v  1 e 1 0 ]
{
[v Event_USBRecieve@pLength pLength `uc  1 a 1 wreg ]
[v Event_USBRecieve@pLength pLength `uc  1 a 1 wreg ]
"36
[v Event_USBRecieve@pLength pLength `uc  1 a 1 31 ]
"42
} 0
"464 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
{
"530
[v printf@cp cp `*.34Cuc  1 a 2 29 ]
"466
[v printf@ap ap `[1]*.39v  1 a 2 26 ]
"499
[v printf@c c `c  1 a 1 28 ]
"508
[v printf@flag flag `uc  1 a 1 25 ]
"464
[v printf@f f `*.32Cuc  1 p 2 21 ]
"1541
} 0
"440 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Console.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@c c `uc  1 a 1 wreg ]
[v putch@c c `uc  1 a 1 wreg ]
"442
[v putch@c c `uc  1 a 1 20 ]
"443
} 0
"310
[v _Console_PrintChar Console_PrintChar `T(v  1 e 1 0 ]
{
[v Console_PrintChar@pInput pInput `uc  1 a 1 wreg ]
[v Console_PrintChar@pInput pInput `uc  1 a 1 wreg ]
[v Console_PrintChar@pInput pInput `uc  1 a 1 19 ]
"358
} 0
"258
[v _Console_Tab Console_Tab `(v  1 e 1 0 ]
{
"261
[v Console_Tab@c c `uc  1 a 1 15 ]
"260
[v Console_Tab@i i `uc  1 a 1 14 ]
"262
[v Console_Tab@t t `uc  1 a 1 13 ]
"268
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"11
[v ___awdiv@quotient quotient `i  1 a 2 6 ]
"12
[v ___awdiv@sign sign `uc  1 a 1 5 ]
[v ___awdiv@counter counter `uc  1 a 1 4 ]
"8
[v ___awdiv@dividend dividend `i  1 p 2 0 ]
[v ___awdiv@divisor divisor `i  1 p 2 2 ]
"42
} 0
"241 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Console.c
[v _Console_IncrementCursor Console_IncrementCursor `(uc  1 e 1 0 ]
{
"256
} 0
"173
[v _Console_NewLine Console_NewLine `(v  1 e 1 0 ]
{
"188
} 0
"190
[v _Console_FormFeed Console_FormFeed `(v  1 e 1 0 ]
{
"195
[v Console_FormFeed@y y `uc  1 a 1 3 ]
[v Console_FormFeed@x x `uc  1 a 1 2 ]
"205
} 0
"207
[v _Console_Backspace Console_Backspace `(v  1 e 1 0 ]
{
"239
} 0
"296
[v _Console_ClearCursor Console_ClearCursor `(v  1 e 1 0 ]
{
"303
} 0
"902 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device_cdc.c
[v _CDCTxService CDCTxService `(v  1 e 1 0 ]
{
"904
[v CDCTxService@byte_to_send byte_to_send `uc  1 a 1 12 ]
"905
[v CDCTxService@i i `uc  1 a 1 11 ]
"998
} 0
"995 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v _USBTransferOnePacket USBTransferOnePacket `(*.39v  1 e 2 0 ]
{
[v USBTransferOnePacket@ep ep `uc  1 a 1 wreg ]
[s S29 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
"997
[s S38 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S45 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S49 _BD_STAT 1 `uc 1 Val 1 0 `S29 1 . 1 0 `S38 1 . 1 0 `S45 1 . 1 0 ]
[s S54 . 4 `S49 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S59 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`ui 1 ADR 2 2 ]
[u S63 __BDT 4 `S54 1 . 4 0 `S59 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
[v USBTransferOnePacket@handle handle `*.39VES63  1 a 2 9 ]
"995
[v USBTransferOnePacket@ep ep `uc  1 a 1 wreg ]
[v USBTransferOnePacket@dir dir `uc  1 p 1 0 ]
[v USBTransferOnePacket@data data `*.39uc  1 p 2 1 ]
[v USBTransferOnePacket@len len `uc  1 p 1 3 ]
"1000
[v USBTransferOnePacket@ep ep `uc  1 a 1 8 ]
"1047
} 0
"187 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctMotor FunctMotor `(v  1 e 1 0 ]
{
"211
} 0
"115 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Motor.c
[v _Motor_Speed Motor_Speed `(uc  1 e 1 0 ]
{
[s S12218 Motor 6 `s 1 mDelta 2 0 `s 1 mFrequency 2 2 `us 1 mAddress 2 4 ]
[v Motor_Speed@pMotor pMotor `*.39S12218  1 p 2 27 ]
[v Motor_Speed@pFrequency pFrequency `us  1 p 2 29 ]
"120
} 0
"136 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctInitUSB FunctInitUSB `(v  1 e 1 0 ]
{
"139
} 0
"15 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\USB_Wrap.c
[v _USB_Init USB_Init `(v  1 e 1 0 ]
{
"24
} 0
"277 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v _USBDeviceInit USBDeviceInit `(v  1 e 1 0 ]
{
"279
[v USBDeviceInit@i i `uc  1 a 1 8 ]
"371
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\memset.c
[v _memset memset `(*.39v  1 e 2 0 ]
{
"15
[v memset@p p `*.39uc  1 a 2 6 ]
"8
[v memset@p1 p1 `*.39v  1 p 2 0 ]
[v memset@c c `i  1 p 2 2 ]
[v memset@n n `ui  1 p 2 4 ]
"22
} 0
"1352 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v _USBDeviceAttach USBDeviceAttach `(v  1 e 1 0 ]
{
"1382
} 0
"50 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctInitMotor FunctInitMotor `(v  1 e 1 0 ]
{
"65
} 0
"60 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Motor.c
[v _Motor_Move Motor_Move `(uc  1 e 1 0 ]
{
[s S12218 Motor 6 `s 1 mDelta 2 0 `s 1 mFrequency 2 2 `us 1 mAddress 2 4 ]
[v Motor_Move@pMotor pMotor `*.39S12218  1 p 2 3 ]
[v Motor_Move@pDelta pDelta `s  1 p 2 5 ]
"77
} 0
"74 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer0.c
[v _Timer0_Start Timer0_Start `(v  1 e 1 0 ]
{
[v Timer0_Start@pFunction pFunction `*.38(v  1 p 3 0 ]
"81
} 0
"37 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Motor.c
[v _Motor_Init Motor_Init `(v  1 e 1 0 ]
{
[s S12218 Motor 6 `s 1 mDelta 2 0 `s 1 mFrequency 2 2 `us 1 mAddress 2 4 ]
[v Motor_Init@pMotor pMotor `*.39S12218  1 p 2 45 ]
"49
} 0
"25 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer0.c
[v _Timer0_Init Timer0_Init `(v  1 e 1 0 ]
{
"34
[v Timer0_Init@DIVIDE DIVIDE `ul  1 a 4 23 ]
"27
[v Timer0_Init@pCPUClock pCPUClock `ul  1 a 4 19 ]
"25
[v Timer0_Init@pFrequency pFrequency `ul  1 p 4 13 ]
"29
[v Timer0_Init@PRESCALE PRESCALE `C[8]us  1 s 16 PRESCALE ]
"31
[v Timer0_Init@PRE PRE `uc  1 s 1 PRE ]
"32
[v Timer0_Init@DIV DIV `ul  1 s 4 DIV ]
"71
} 0
"20
[v _Timer0_Clear Timer0_Clear `(v  1 e 1 0 ]
{
"24
} 0
"134 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Motor.c
[v _Motor_Continious Motor_Continious `(uc  1 e 1 0 ]
{
[s S12218 Motor 6 `s 1 mDelta 2 0 `s 1 mFrequency 2 2 `us 1 mAddress 2 4 ]
[v Motor_Continious@pMotor pMotor `*.39S12218  1 p 2 0 ]
[v Motor_Continious@pDirection pDirection `s  1 p 2 2 ]
"145
} 0
"66 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctInitLCD FunctInitLCD `(v  1 e 1 0 ]
{
"111
} 0
"134 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[v _LCD_Init LCD_Init `(v  1 e 1 0 ]
{
"136
[v LCD_Init@i i `us  1 a 2 55 ]
"155
} 0
"210
[v _Set_Rotation Set_Rotation `(v  1 e 1 0 ]
{
[v Set_Rotation@m m `uc  1 a 1 wreg ]
"212
[v Set_Rotation@rotation rotation `uc  1 a 1 11 ]
"210
[v Set_Rotation@m m `uc  1 a 1 wreg ]
"212
[v Set_Rotation@m m `uc  1 a 1 10 ]
"248
} 0
"249
[v _LCD_Fill LCD_Fill `(v  1 e 1 0 ]
{
"259
[v LCD_Fill@j j `uc  1 a 1 17 ]
"258
[v LCD_Fill@i i `uc  1 a 1 16 ]
"249
[v LCD_Fill@pColour pColour `us  1 p 2 14 ]
"265
} 0
"38
[v _Configure_GPIOs Configure_GPIOs `(v  1 e 1 0 ]
{
"53
} 0
"188 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/SPI.c
[v _SPI_MaxSpeed SPI_MaxSpeed `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S2845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2848 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S2876 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S2879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S2894 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S2896 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S2899 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S2902 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S2905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S2908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S2911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S2917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S2920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S2923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S2926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S2929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S2932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S2935 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S2894 1 . 1 0 `S2896 1 . 1 0 `S2899 1 . 1 0 `S2902 1 . 1 0 `S2905 1 . 1 0 `S2908 1 . 1 0 `S2911 1 . 1 0 `S2914 1 . 1 0 `S2917 1 . 1 0 `S2920 1 . 1 0 `S2923 1 . 1 0 `S2926 1 . 1 0 `S2929 1 . 1 0 `S2932 1 . 1 0 ]
[u S2961 . 3 `*.2S2151 1 SSPSTATT 3 0 `*.2S2935 1 SSPSTATTb 3 0 ]
[s S2964 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2970 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2981 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2995 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2998 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S2975 1 . 1 0 `S2978 1 . 1 0 `S2981 1 . 1 0 `S2983 1 . 1 0 `S2986 1 . 1 0 `S2989 1 . 1 0 `S2992 1 . 1 0 `S2995 1 . 1 0 ]
[u S3009 . 3 `*.2S2151 1 SSPCON1T 3 0 `S2998 1 SSPCON1Tb 1 0 ]
[s S3012 SPI 11 `uc 1 mBusy 1 0 `E7831 1 mBits 1 1 `E7814 1 mChannel 1 2 `S2961 1 . 3 3 `S3009 1 . 3 6 `*.39uc 1 SSPBUF 2 9 ]
[v SPI_MaxSpeed@pInput pInput `C*.39S3012  1 p 2 15 ]
"198
} 0
"82 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[v _LCD_Reset LCD_Reset `(v  1 e 1 0 ]
{
"94
} 0
"240 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _delay_ms delay_ms `(v  1 e 1 0 ]
{
"242
[v delay_ms@u u `VEul  1 a 4 2 ]
"240
[v delay_ms@ms ms `us  1 p 2 0 ]
"254
} 0
"28 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[v _Reset_Low Reset_Low `T(v  1 e 1 0 ]
{
"31
} 0
"32
[v _Reset_High Reset_High `T(v  1 e 1 0 ]
{
"35
} 0
"154 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Console.c
[v _Console_Init Console_Init `(v  1 e 1 0 ]
{
"157
[v Console_Init@y y `uc  1 a 1 3 ]
[v Console_Init@x x `uc  1 a 1 2 ]
"171
} 0
"112 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctInitHMI FunctInitHMI `(v  1 e 1 0 ]
{
"135
} 0
"73 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[v _HMI_Init HMI_Init `(v  1 e 1 0 ]
{
"86
[v HMI_Init@in in `us  1 a 2 67 ]
"94
} 0
"177 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/SPI.c
[v _SPI_MinSpeed SPI_MinSpeed `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S2845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2848 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S2876 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S2879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S2894 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S2896 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S2899 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S2902 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S2905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S2908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S2911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S2917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S2920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S2923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S2926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S2929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S2932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S2935 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S2894 1 . 1 0 `S2896 1 . 1 0 `S2899 1 . 1 0 `S2902 1 . 1 0 `S2905 1 . 1 0 `S2908 1 . 1 0 `S2911 1 . 1 0 `S2914 1 . 1 0 `S2917 1 . 1 0 `S2920 1 . 1 0 `S2923 1 . 1 0 `S2926 1 . 1 0 `S2929 1 . 1 0 `S2932 1 . 1 0 ]
[u S2961 . 3 `*.2S2151 1 SSPSTATT 3 0 `*.2S2935 1 SSPSTATTb 3 0 ]
[s S2964 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2970 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2981 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2995 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2998 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S2975 1 . 1 0 `S2978 1 . 1 0 `S2981 1 . 1 0 `S2983 1 . 1 0 `S2986 1 . 1 0 `S2989 1 . 1 0 `S2992 1 . 1 0 `S2995 1 . 1 0 ]
[u S3009 . 3 `*.2S2151 1 SSPCON1T 3 0 `S2998 1 SSPCON1Tb 1 0 ]
[s S3012 SPI 11 `uc 1 mBusy 1 0 `E7831 1 mBits 1 1 `E7814 1 mChannel 1 2 `S2961 1 . 3 3 `S3009 1 . 3 6 `*.39uc 1 SSPBUF 2 9 ]
[v SPI_MinSpeed@pInput pInput `C*.39S3012  1 p 2 15 ]
"187
} 0
"11
[v _SPI_Init SPI_Init `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S2845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2848 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S2876 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S2879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S2894 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S2896 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S2899 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S2902 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S2905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S2908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S2911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S2917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S2920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S2923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S2926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S2929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S2932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S2935 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S2894 1 . 1 0 `S2896 1 . 1 0 `S2899 1 . 1 0 `S2902 1 . 1 0 `S2905 1 . 1 0 `S2908 1 . 1 0 `S2911 1 . 1 0 `S2914 1 . 1 0 `S2917 1 . 1 0 `S2920 1 . 1 0 `S2923 1 . 1 0 `S2926 1 . 1 0 `S2929 1 . 1 0 `S2932 1 . 1 0 ]
[u S2961 . 3 `*.2S2151 1 SSPSTATT 3 0 `*.2S2935 1 SSPSTATTb 3 0 ]
[s S2964 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2970 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2981 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2995 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2998 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S2975 1 . 1 0 `S2978 1 . 1 0 `S2981 1 . 1 0 `S2983 1 . 1 0 `S2986 1 . 1 0 `S2989 1 . 1 0 `S2992 1 . 1 0 `S2995 1 . 1 0 ]
[u S3009 . 3 `*.2S2151 1 SSPCON1T 3 0 `S2998 1 SSPCON1Tb 1 0 ]
[s S3012 SPI 11 `uc 1 mBusy 1 0 `E7831 1 mBits 1 1 `E7814 1 mChannel 1 2 `S2961 1 . 3 3 `S3009 1 . 3 6 `*.39uc 1 SSPBUF 2 9 ]
[v SPI_Init@pInput pInput `C*.39S3012  1 p 2 45 ]
[v SPI_Init@pClock pClock `ul  1 p 4 47 ]
[v SPI_Init@pChannel pChannel `E7734  1 p 1 51 ]
[v SPI_Init@pMode pMode `E7738  1 p 1 52 ]
"119
} 0
"10 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer2.c
[v _Timer2_Init Timer2_Init `(v  1 e 1 0 ]
{
"18
[v Timer2_Init@DIVIDE DIVIDE `ul  1 a 4 26 ]
"17
[v Timer2_Init@pCPUClock pCPUClock `ul  1 a 4 22 ]
"18
[v Timer2_Init@RDIV RDIV `ul  1 a 4 18 ]
"10
[v Timer2_Init@pFrequency pFrequency `ul  1 p 4 13 ]
"12
[v Timer2_Init@PRESCALE PRESCALE `C[3]uc  1 s 3 PRESCALE ]
"13
[v Timer2_Init@INDEX INDEX `uc  1 s 1 INDEX ]
"14
[v Timer2_Init@PRE PRE `uc  1 s 1 PRE ]
"15
[v Timer2_Init@DIV DIV `ul  1 s 4 DIV ]
"51
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
{
"11
[v ___lldiv@quotient quotient `ul  1 a 4 8 ]
"12
[v ___lldiv@counter counter `uc  1 a 1 12 ]
"8
[v ___lldiv@dividend dividend `ul  1 p 4 0 ]
[v ___lldiv@divisor divisor `ul  1 p 4 4 ]
"31
} 0
"3 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer2.c
[v _Timer2_Clear Timer2_Clear `(v  1 e 1 0 ]
{
"8
} 0
"168 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/SPI.c
[v _SPI_DisableISR SPI_DisableISR `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S2845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2848 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S2876 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S2879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S2894 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S2896 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S2899 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S2902 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S2905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S2908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S2911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S2917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S2920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S2923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S2926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S2929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S2932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S2935 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S2894 1 . 1 0 `S2896 1 . 1 0 `S2899 1 . 1 0 `S2902 1 . 1 0 `S2905 1 . 1 0 `S2908 1 . 1 0 `S2911 1 . 1 0 `S2914 1 . 1 0 `S2917 1 . 1 0 `S2920 1 . 1 0 `S2923 1 . 1 0 `S2926 1 . 1 0 `S2929 1 . 1 0 `S2932 1 . 1 0 ]
[u S2961 . 3 `*.2S2151 1 SSPSTATT 3 0 `*.2S2935 1 SSPSTATTb 3 0 ]
[s S2964 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2970 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2981 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2995 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2998 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S2975 1 . 1 0 `S2978 1 . 1 0 `S2981 1 . 1 0 `S2983 1 . 1 0 `S2986 1 . 1 0 `S2989 1 . 1 0 `S2992 1 . 1 0 `S2995 1 . 1 0 ]
[u S3009 . 3 `*.2S2151 1 SSPCON1T 3 0 `S2998 1 SSPCON1Tb 1 0 ]
[s S3012 SPI 11 `uc 1 mBusy 1 0 `E7831 1 mBits 1 1 `E7814 1 mChannel 1 2 `S2961 1 . 3 3 `S3009 1 . 3 6 `*.39uc 1 SSPBUF 2 9 ]
[v SPI_DisableISR@pInput pInput `C*.39S3012  1 p 2 0 ]
"176
} 0
"206
[v _SPI_DCS SPI_DCS `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S2845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2848 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S2876 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S2879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S2894 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S2896 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S2899 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S2902 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S2905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S2908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S2911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S2917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S2920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S2923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S2926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S2929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S2932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S2935 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S2894 1 . 1 0 `S2896 1 . 1 0 `S2899 1 . 1 0 `S2902 1 . 1 0 `S2905 1 . 1 0 `S2908 1 . 1 0 `S2911 1 . 1 0 `S2914 1 . 1 0 `S2917 1 . 1 0 `S2920 1 . 1 0 `S2923 1 . 1 0 `S2926 1 . 1 0 `S2929 1 . 1 0 `S2932 1 . 1 0 ]
[u S2961 . 3 `*.2S2151 1 SSPSTATT 3 0 `*.2S2935 1 SSPSTATTb 3 0 ]
[s S2964 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2970 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2981 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2995 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2998 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S2975 1 . 1 0 `S2978 1 . 1 0 `S2981 1 . 1 0 `S2983 1 . 1 0 `S2986 1 . 1 0 `S2989 1 . 1 0 `S2992 1 . 1 0 `S2995 1 . 1 0 ]
[u S3009 . 3 `*.2S2151 1 SSPCON1T 3 0 `S2998 1 SSPCON1Tb 1 0 ]
[s S3012 SPI 11 `uc 1 mBusy 1 0 `E7831 1 mBits 1 1 `E7814 1 mChannel 1 2 `S2961 1 . 3 3 `S3009 1 . 3 6 `*.39uc 1 SSPBUF 2 9 ]
[v SPI_DCS@pInput pInput `C*.39S3012  1 p 2 0 ]
"212
} 0
"32 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctInitButton FunctInitButton `(v  1 e 1 0 ]
{
"41
} 0
"18 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Button.c
[v _Button_Init Button_Init `(v  1 e 1 0 ]
{
[s S2079 Button 8 `E7677 1 mButton 1 0 `uc 1 mState 1 1 `uc 1 mCount 1 2 `us 1 mThreshold 2 3 `*.38(v 1 mFunction 3 5 ]
[v Button_Init@pInput pInput `C*.39S2079  1 p 2 59 ]
[v Button_Init@pButton pButton `E7677  1 p 1 61 ]
[v Button_Init@pThreshold pThreshold `us  1 p 2 62 ]
[v Button_Init@pFunction pFunction `*.38(v  1 p 3 64 ]
"38
} 0
"399 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[v _Port_SetQuadType Port_SetQuadType `(E7416  1 e 1 0 ]
{
"401
[v Port_SetQuadType@Output Output `E7416  1 a 1 58 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"399
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_SetQuadType@pInput pInput `C*.39S2168  1 p 2 54 ]
[v Port_SetQuadType@pQuad pQuad `E7714  1 p 1 56 ]
[v Port_SetQuadType@pType pType `E7733  1 p 1 57 ]
"459
} 0
"126
[v _Port_CheckQuadType Port_CheckQuadType `(E7416  1 e 1 0 ]
{
"128
[v Port_CheckQuadType@Output Output `E7416  1 a 1 53 ]
"130
[v Port_CheckQuadType@Pair2 Pair2 `E7698  1 a 1 52 ]
"129
[v Port_CheckQuadType@Pair1 Pair1 `E7698  1 a 1 51 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"126
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_CheckQuadType@pInput pInput `C*.39S2168  1 p 2 47 ]
[v Port_CheckQuadType@pQuad pQuad `E7714  1 p 1 49 ]
[v Port_CheckQuadType@pDrive pDrive `E7410  1 p 1 50 ]
"137
} 0
"112
[v _Port_CheckPairType Port_CheckPairType `(E7416  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"116
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[v Port_CheckPairType@Props Props `*.34S2165  1 a 2 45 ]
"114
[v Port_CheckPairType@Output Output `E7416  1 a 1 44 ]
"118
[v Port_CheckPairType@Pin2 Pin2 `E7688  1 a 1 43 ]
"117
[v Port_CheckPairType@Pin1 Pin1 `E7688  1 a 1 42 ]
"112
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_CheckPairType@pInput pInput `C*.39S2168  1 p 2 38 ]
[v Port_CheckPairType@pPair pPair `E7698  1 p 1 40 ]
[v Port_CheckPairType@pDrive pDrive `E7410  1 p 1 41 ]
"125
} 0
"101 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _Byte_SetQuad Byte_SetQuad `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Byte_SetQuad@pInput pInput `*.39S2151  1 p 2 11 ]
[v Byte_SetQuad@pQuad pQuad `uc  1 p 1 13 ]
[v Byte_SetQuad@pValue pValue `uc  1 p 1 14 ]
"104
} 0
"189 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[v _Port_SetPinType Port_SetPinType `(E7416  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"191
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[v Port_SetPinType@Props Props `*.32S2165  1 a 2 43 ]
"192
[v Port_SetPinType@Output Output `E7416  1 a 1 42 ]
"189
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_SetPinType@pInput pInput `C*.39S2168  1 p 2 38 ]
[v Port_SetPinType@pPin pPin `E7688  1 p 1 40 ]
[v Port_SetPinType@pType pType `E7733  1 p 1 41 ]
"246
} 0
"149 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _Word_SetPair Word_SetPair `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[v Word_SetPair@pInput pInput `*.39S2163  1 p 2 15 ]
[v Word_SetPair@pPair pPair `uc  1 p 1 17 ]
[v Word_SetPair@pValue pValue `uc  1 p 1 18 ]
"155
} 0
"83
[v _Byte_SetPair Byte_SetPair `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Byte_SetPair@pInput pInput `*.39S2151  1 p 2 11 ]
[v Byte_SetPair@pPair pPair `uc  1 p 1 13 ]
[v Byte_SetPair@pValue pValue `uc  1 p 1 14 ]
"86
} 0
"47
[v _Byte_SetZone Byte_SetZone `T(v  1 e 1 0 ]
{
"49
[v Byte_SetZone@MASK MASK `uc  1 a 1 10 ]
"50
[v Byte_SetZone@Offset Offset `uc  1 a 1 9 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"47
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Byte_SetZone@pInput pInput `*.39S2151  1 p 2 0 ]
[v Byte_SetZone@pMax pMax `uc  1 p 1 2 ]
[v Byte_SetZone@pChunk pChunk `uc  1 p 1 3 ]
[v Byte_SetZone@pChunkSize pChunkSize `uc  1 p 1 4 ]
[v Byte_SetZone@pValue pValue `uc  1 p 1 5 ]
"63
} 0
"220
[v _PortProperty_Valid PortProperty_Valid `(E7416  1 e 1 0 ]
{
"223
[v PortProperty_Valid@Errors Errors `C[4][4]E7416  1 a 16 21 ]
"222
[v PortProperty_Valid@Pair Pair `E7410  1 a 1 37 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"220
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[v PortProperty_Valid@pInput pInput `*.34S2165  1 p 2 15 ]
[v PortProperty_Valid@pPinDrive pPinDrive `E7410  1 p 1 17 ]
[v PortProperty_Valid@pPin pPin `uc  1 p 1 18 ]
"222
[v PortProperty_Valid@F7768 F7768 `C[4][4]E7416  1 s 16 F7768 ]
"238
} 0
"212 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctHMI FunctHMI `(v  1 e 1 0 ]
{
"266
} 0
"100 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\MXK.c
[v _MXK_Release MXK_Release `(v  1 e 1 0 ]
{
"103
} 0
"53
[v _MXK_BlockSwitchTo MXK_BlockSwitchTo `(uc  1 e 1 0 ]
{
[v MXK_BlockSwitchTo@pModule pModule `E7818  1 a 1 wreg ]
"56
[v MXK_BlockSwitchTo@CUR CUR `uc  1 a 1 6 ]
"53
[v MXK_BlockSwitchTo@pModule pModule `E7818  1 a 1 wreg ]
"56
[v MXK_BlockSwitchTo@pModule pModule `E7818  1 a 1 7 ]
"70
} 0
"255 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _delay_us delay_us `(v  1 e 1 0 ]
{
"256
[v delay_us@u u `ul  1 a 4 2 ]
"255
[v delay_us@us us `us  1 p 2 0 ]
"266
} 0
"97 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[v _HMI_Render HMI_Render `(v  1 e 1 0 ]
{
"100
[v HMI_Render@a a `us  1 a 2 8 ]
"103
} 0
"23
[v _OutSeg OutSeg `(v  1 e 1 0 ]
{
[v OutSeg@pInput pInput `uc  1 a 1 wreg ]
"28
[v OutSeg@out out `VEuc  1 a 1 7 ]
"23
[v OutSeg@pInput pInput `uc  1 a 1 wreg ]
[v OutSeg@pSegment pSegment `uc  1 p 1 3 ]
"27
[v OutSeg@cur cur `uc  1 s 1 cur ]
"29
[v OutSeg@segset segset `uc  1 s 1 segset ]
"30
[v OutSeg@a a `uc  1 s 1 a ]
"52
[v OutSeg@pInput pInput `uc  1 a 1 6 ]
"70
} 0
"213 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/SPI.c
[v _SPI_Send SPI_Send `(uc  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S2845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2848 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S2876 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S2879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S2894 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S2896 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S2899 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S2902 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S2905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S2908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S2911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S2917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S2920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S2923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S2926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S2929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S2932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S2935 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S2894 1 . 1 0 `S2896 1 . 1 0 `S2899 1 . 1 0 `S2902 1 . 1 0 `S2905 1 . 1 0 `S2908 1 . 1 0 `S2911 1 . 1 0 `S2914 1 . 1 0 `S2917 1 . 1 0 `S2920 1 . 1 0 `S2923 1 . 1 0 `S2926 1 . 1 0 `S2929 1 . 1 0 `S2932 1 . 1 0 ]
[u S2961 . 3 `*.2S2151 1 SSPSTATT 3 0 `*.2S2935 1 SSPSTATTb 3 0 ]
[s S2964 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2970 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2981 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2995 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2998 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S2975 1 . 1 0 `S2978 1 . 1 0 `S2981 1 . 1 0 `S2983 1 . 1 0 `S2986 1 . 1 0 `S2989 1 . 1 0 `S2992 1 . 1 0 `S2995 1 . 1 0 ]
[u S3009 . 3 `*.2S2151 1 SSPCON1T 3 0 `S2998 1 SSPCON1Tb 1 0 ]
[s S3012 SPI 11 `uc 1 mBusy 1 0 `E7831 1 mBits 1 1 `E7814 1 mChannel 1 2 `S2961 1 . 3 3 `S3009 1 . 3 6 `*.39uc 1 SSPBUF 2 9 ]
[v SPI_Send@pInput pInput `C*.39S3012  1 p 2 0 ]
[v SPI_Send@pData pData `uc  1 p 1 2 ]
"259
} 0
"211 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[v _HMI_Poll HMI_Poll `(v  1 e 1 0 ]
{
"219
} 0
"362 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Console.c
[v _Console_Render Console_Render `(v  1 e 1 0 ]
{
[s S3125 Point 4 `s 1 x 2 0 `s 1 y 2 2 ]
"369
[v Console_Render@lCursor lCursor `S3125  1 a 4 38 ]
"368
[v Console_Render@y y `uc  1 a 1 43 ]
[v Console_Render@x x `uc  1 a 1 42 ]
[v Console_Render@temp temp `uc  1 a 1 37 ]
"369
[v Console_Render@F7891 F7891 `S3125  1 s 4 F7891 ]
"407
} 0
"280 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[v _LCD_FillRectangle LCD_FillRectangle `(v  1 e 1 0 ]
{
"283
[v LCD_FillRectangle@j j `uc  1 a 1 27 ]
"282
[v LCD_FillRectangle@i i `uc  1 a 1 26 ]
"280
[v LCD_FillRectangle@pColour pColour `us  1 p 2 14 ]
[s S3125 Point 4 `s 1 x 2 0 `s 1 y 2 2 ]
[v LCD_FillRectangle@pPoint pPoint `S3125  1 p 4 16 ]
[v LCD_FillRectangle@pSize pSize `S3125  1 p 4 20 ]
"297
} 0
"355
[v _LCD_DrawField LCD_DrawField `(v  1 e 1 0 ]
{
"361
[v LCD_DrawField@count count `us  1 a 2 30 ]
"358
[v LCD_DrawField@i i `uc  1 a 1 34 ]
"360
[v LCD_DrawField@ymax ymax `uc  1 a 1 33 ]
"359
[v LCD_DrawField@xmax xmax `uc  1 a 1 32 ]
"355
[v LCD_DrawField@pField pField `*.39us  1 p 2 18 ]
[s S3125 Point 4 `s 1 x 2 0 `s 1 y 2 2 ]
[v LCD_DrawField@pPoint pPoint `S3125  1 p 4 20 ]
[v LCD_DrawField@pSize pSize `S3125  1 p 4 24 ]
"368
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 4 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 0 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 2 ]
"53
} 0
"176 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LCD.c
[v _Set_Addr_Window Set_Addr_Window `(v  1 e 1 0 ]
{
[v Set_Addr_Window@xs xs `uc  1 a 1 wreg ]
[v Set_Addr_Window@xs xs `uc  1 a 1 wreg ]
[v Set_Addr_Window@ys ys `uc  1 p 1 10 ]
[v Set_Addr_Window@xe xe `uc  1 p 1 11 ]
[v Set_Addr_Window@ye ye `uc  1 p 1 12 ]
"178
[v Set_Addr_Window@xs xs `uc  1 a 1 13 ]
"194
} 0
"160
[v _LCD_Word_Write LCD_Word_Write `(v  1 e 1 0 ]
{
[v LCD_Word_Write@value value `us  1 p 2 10 ]
"164
} 0
"54
[v _LCD_Write LCD_Write `(v  1 e 1 0 ]
{
[v LCD_Write@value value `uc  1 a 1 wreg ]
"72
[v LCD_Write@v v `us  1 a 2 6 ]
"54
[v LCD_Write@value value `uc  1 a 1 wreg ]
[v LCD_Write@mode mode `E7699  1 p 1 4 ]
"72
[v LCD_Write@value value `uc  1 a 1 5 ]
"80
} 0
"260 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/SPI.c
[v _SPI_Send9 SPI_Send9 `(us  1 e 2 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S2845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2848 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S2876 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S2879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S2894 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S2896 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S2899 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S2902 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S2905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S2908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S2911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S2917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S2920 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S2923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S2926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S2929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S2932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S2935 . 1 `S2842 1 . 1 0 `S2845 1 . 1 0 `S2848 1 . 1 0 `S2857 1 . 1 0 `S2862 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 `S2879 1 . 1 0 `S2884 1 . 1 0 `S2889 1 . 1 0 `S2894 1 . 1 0 `S2896 1 . 1 0 `S2899 1 . 1 0 `S2902 1 . 1 0 `S2905 1 . 1 0 `S2908 1 . 1 0 `S2911 1 . 1 0 `S2914 1 . 1 0 `S2917 1 . 1 0 `S2920 1 . 1 0 `S2923 1 . 1 0 `S2926 1 . 1 0 `S2929 1 . 1 0 `S2932 1 . 1 0 ]
[u S2961 . 3 `*.2S2151 1 SSPSTATT 3 0 `*.2S2935 1 SSPSTATTb 3 0 ]
[s S2964 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2970 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2981 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2995 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2998 . 1 `S2964 1 . 1 0 `S2970 1 . 1 0 `S2975 1 . 1 0 `S2978 1 . 1 0 `S2981 1 . 1 0 `S2983 1 . 1 0 `S2986 1 . 1 0 `S2989 1 . 1 0 `S2992 1 . 1 0 `S2995 1 . 1 0 ]
[u S3009 . 3 `*.2S2151 1 SSPCON1T 3 0 `S2998 1 SSPCON1Tb 1 0 ]
[s S3012 SPI 11 `uc 1 mBusy 1 0 `E7831 1 mBits 1 1 `E7814 1 mChannel 1 2 `S2961 1 . 3 3 `S3009 1 . 3 6 `*.39uc 1 SSPBUF 2 9 ]
[v SPI_Send9@pInput pInput `C*.39S3012  1 p 2 0 ]
[v SPI_Send9@pData pData `us  1 p 2 2 ]
"287
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[v SPI_Send9@dat dat `S2163  1 s 2 dat ]
"321
} 0
"421 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Console.c
[v _Console_MakeField Console_MakeField `(*.39us  1 e 2 0 ]
{
[v Console_MakeField@pInput pInput `uc  1 a 1 wreg ]
"431
[v Console_MakeField@y y `uc  1 a 1 17 ]
"429
[v Console_MakeField@x x `uc  1 a 1 16 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"427
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Console_MakeField@Column Column `*.32S2151  1 a 2 11 ]
"426
[v Console_MakeField@Index Index `us  1 a 2 9 ]
"421
[v Console_MakeField@pInput pInput `uc  1 a 1 wreg ]
"423
[v Console_MakeField@Fill Fill `[7][5]us  1 s 70 Fill ]
[v Console_MakeField@pInput pInput `uc  1 a 1 15 ]
"437
} 0
"38 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _Byte_GetBit Byte_GetBit `(uc  1 e 1 0 ]
{
"40
[v Byte_GetBit@Output Output `uc  1 a 1 4 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"38
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Byte_GetBit@pInput pInput `*.32S2151  1 p 2 0 ]
[v Byte_GetBit@pBit pBit `uc  1 p 1 2 ]
"45
} 0
"171 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Functions.c
[v _FunctButton FunctButton `(v  1 e 1 0 ]
{
"177
} 0
"78 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Button.c
[v _Button_Poll Button_Poll `(uc  1 e 1 0 ]
{
"80
[v Button_Poll@Pin Pin `uc  1 a 1 35 ]
[s S2079 Button 8 `E7677 1 mButton 1 0 `uc 1 mState 1 1 `uc 1 mCount 1 2 `us 1 mThreshold 2 3 `*.38(v 1 mFunction 3 5 ]
"78
[v Button_Poll@pButton pButton `C*.39S2079  1 p 2 27 ]
[v Button_Poll@pIncrement pIncrement `uc  1 p 1 29 ]
"109
} 0
"43 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Events.c
[v _Event_DIPSwitch Event_DIPSwitch `(v  1 e 1 0 ]
{
[v Event_DIPSwitch@pState pState `uc  1 a 1 wreg ]
"45
[v Event_DIPSwitch@Bar Bar `uc  1 a 1 26 ]
"43
[v Event_DIPSwitch@pState pState `uc  1 a 1 wreg ]
"45
[v Event_DIPSwitch@pState pState `uc  1 a 1 25 ]
"58
} 0
"177
[v _Event_HMI_DownButton Event_HMI_DownButton `(v  1 e 1 0 ]
{
[v Event_HMI_DownButton@pState pState `uc  1 a 1 wreg ]
[v Event_HMI_DownButton@pState pState `uc  1 a 1 wreg ]
"180
[v Event_HMI_DownButton@pState pState `uc  1 a 1 25 ]
"197
} 0
"156
[v _Event_HMI_UpButton Event_HMI_UpButton `(v  1 e 1 0 ]
{
[v Event_HMI_UpButton@pState pState `uc  1 a 1 wreg ]
[v Event_HMI_UpButton@pState pState `uc  1 a 1 wreg ]
"159
[v Event_HMI_UpButton@pState pState `uc  1 a 1 25 ]
"176
} 0
"133
[v _Event_HMI_RightButton Event_HMI_RightButton `(v  1 e 1 0 ]
{
[v Event_HMI_RightButton@pState pState `uc  1 a 1 wreg ]
[v Event_HMI_RightButton@pState pState `uc  1 a 1 wreg ]
"136
[v Event_HMI_RightButton@pState pState `uc  1 a 1 25 ]
"155
} 0
"107
[v _Event_HMI_LeftButton Event_HMI_LeftButton `(v  1 e 1 0 ]
{
[v Event_HMI_LeftButton@pState pState `uc  1 a 1 wreg ]
[v Event_HMI_LeftButton@pState pState `uc  1 a 1 wreg ]
"110
[v Event_HMI_LeftButton@pState pState `uc  1 a 1 25 ]
"132
} 0
"59
[v _Event_HMI_DIPSwitch Event_HMI_DIPSwitch `(v  1 e 1 0 ]
{
[v Event_HMI_DIPSwitch@pState pState `uc  1 a 1 wreg ]
"61
[v Event_HMI_DIPSwitch@Bar Bar `uc  1 a 1 26 ]
"59
[v Event_HMI_DIPSwitch@pState pState `uc  1 a 1 wreg ]
"61
[v Event_HMI_DIPSwitch@pState pState `uc  1 a 1 25 ]
"72
} 0
"76
[v _Event_TestButton Event_TestButton `(v  1 e 1 0 ]
{
[v Event_TestButton@pState pState `uc  1 a 1 wreg ]
[v Event_TestButton@pState pState `uc  1 a 1 wreg ]
"77
[v Event_TestButton@j j `uc  1 s 1 j ]
"85
[v Event_TestButton@pState pState `uc  1 a 1 25 ]
"104
} 0
"145 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[v _HMI_SetButton HMI_SetButton `(v  1 e 1 0 ]
{
[v HMI_SetButton@pValue pValue `uc  1 a 1 wreg ]
"147
[v HMI_SetButton@reindex reindex `C[4]uc  1 a 4 2 ]
"148
[v HMI_SetButton@v v `uc  1 a 1 7 ]
"145
[v HMI_SetButton@pValue pValue `uc  1 a 1 wreg ]
"146
[v HMI_SetButton@F8267 F8267 `C[4]uc  1 s 4 F8267 ]
[v HMI_SetButton@pValue pValue `uc  1 a 1 6 ]
"154
} 0
"133
[v _HMI_SetUp HMI_SetUp `(v  1 e 1 0 ]
{
[v HMI_SetUp@pValue pValue `uc  1 a 1 wreg ]
[v HMI_SetUp@pValue pValue `uc  1 a 1 wreg ]
"135
[v HMI_SetUp@pValue pValue `uc  1 a 1 0 ]
"136
} 0
"127
[v _HMI_SetRight HMI_SetRight `(v  1 e 1 0 ]
{
[v HMI_SetRight@pValue pValue `uc  1 a 1 wreg ]
[v HMI_SetRight@pValue pValue `uc  1 a 1 wreg ]
"129
[v HMI_SetRight@pValue pValue `uc  1 a 1 0 ]
"130
} 0
"121
[v _HMI_SetLeft HMI_SetLeft `(v  1 e 1 0 ]
{
[v HMI_SetLeft@pValue pValue `uc  1 a 1 wreg ]
[v HMI_SetLeft@pValue pValue `uc  1 a 1 wreg ]
"123
[v HMI_SetLeft@pValue pValue `uc  1 a 1 0 ]
"124
} 0
"180
[v _HMI_SetNumber HMI_SetNumber `(v  1 e 1 0 ]
{
[v HMI_SetNumber@pInput pInput `i  1 p 2 17 ]
"184
} 0
"369 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _itos itos `(v  1 e 1 0 ]
{
"371
[v itos@Out Out `us  1 a 2 15 ]
"372
[v itos@Length Length `us  1 a 2 13 ]
"373
[v itos@Data Data `*.39uc  1 a 2 11 ]
"369
[v itos@input input `us  1 p 2 7 ]
[v itos@destination destination `*.39uc  1 p 2 9 ]
"391
} 0
"357
[v _reverse reverse `(v  1 e 1 0 ]
{
"360
[v reverse@iterator iterator `*.39uc  1 a 2 5 ]
"359
[v reverse@tempVar tempVar `uc  1 a 1 4 ]
"357
[v reverse@input input `*.39uc  1 p 2 0 ]
[v reverse@length length `us  1 p 2 2 ]
"368
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
{
"11
[v ___lwmod@counter counter `uc  1 a 1 4 ]
"8
[v ___lwmod@dividend dividend `ui  1 p 2 0 ]
[v ___lwmod@divisor divisor `ui  1 p 2 2 ]
"26
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"11
[v ___lwdiv@quotient quotient `ui  1 a 2 4 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 6 ]
"8
[v ___lwdiv@dividend dividend `ui  1 p 2 0 ]
[v ___lwdiv@divisor divisor `ui  1 p 2 2 ]
"31
} 0
"185 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[v _HMI_SetSegments HMI_SetSegments `(v  1 e 1 0 ]
{
"187
[v HMI_SetSegments@in in `us  1 a 2 4 ]
"185
[v HMI_SetSegments@pString pString `*.34uc  1 p 2 1 ]
"208
} 0
"284 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _ToSegment ToSegment `(uc  1 e 1 0 ]
{
[v ToSegment@pCHR pCHR `uc  1 a 1 wreg ]
[v ToSegment@pCHR pCHR `uc  1 a 1 wreg ]
[v ToSegment@pCHR pCHR `uc  1 a 1 0 ]
"355
} 0
"139 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[v _HMI_SetDown HMI_SetDown `(v  1 e 1 0 ]
{
[v HMI_SetDown@pValue pValue `uc  1 a 1 wreg ]
[v HMI_SetDown@pValue pValue `uc  1 a 1 wreg ]
"141
[v HMI_SetDown@pValue pValue `uc  1 a 1 0 ]
"142
} 0
"90 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\USB_Wrap.c
[v _USB_Print USB_Print `(v  1 e 1 0 ]
{
"92
[v USB_Print@len len `us  1 a 2 8 ]
"90
[v USB_Print@pInput pInput `C*.32uc  1 p 2 6 ]
"94
} 0
"4 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
{
"6
[v strlen@cp cp `*.32Cuc  1 a 2 4 ]
"4
[v strlen@s s `*.32Cuc  1 p 2 0 ]
"13
} 0
"591 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device_cdc.c
[v _putUSBUSART putUSBUSART `(v  1 e 1 0 ]
{
[v putUSBUSART@data data `*.34uc  1 p 2 0 ]
[v putUSBUSART@length length `uc  1 p 1 2 ]
"622
} 0
"50 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LED.c
[v _LED_Toggle LED_Toggle `(v  1 e 1 0 ]
{
[v LED_Toggle@pLED pLED `E7677  1 a 1 wreg ]
[v LED_Toggle@pLED pLED `E7677  1 a 1 wreg ]
[v LED_Toggle@pLED pLED `E7677  1 a 1 24 ]
"61
} 0
"278 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[v _Port_TogglePin Port_TogglePin `(v  1 e 1 0 ]
{
"280
[v Port_TogglePin@Value Value `uc  1 a 1 23 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"278
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_TogglePin@pInput pInput `C*.39S2168  1 p 2 20 ]
[v Port_TogglePin@pPin pPin `E7688  1 p 1 22 ]
"284
} 0
"247
[v _Port_SetPin Port_SetPin `(v  1 e 1 0 ]
{
"249
[v Port_SetPin@Type Type `E7733  1 a 1 19 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"247
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_SetPin@pInput pInput `C*.39S2168  1 p 2 15 ]
[v Port_SetPin@pPin pPin `E7688  1 p 1 17 ]
[v Port_SetPin@pValue pValue `uc  1 p 1 18 ]
"270
} 0
"156 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v _Word_GetPair Word_GetPair `(uc  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[v Word_GetPair@pInput pInput `*.34S2163  1 p 2 12 ]
[v Word_GetPair@pPair pPair `uc  1 p 1 14 ]
"162
} 0
"87
[v _Byte_GetPair Byte_GetPair `(uc  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Byte_GetPair@pInput pInput `*.34S2151  1 p 2 9 ]
[v Byte_GetPair@pPair pPair `uc  1 p 1 11 ]
"90
} 0
"64
[v _Byte_GetZone Byte_GetZone `T(uc  1 e 1 0 ]
{
"66
[v Byte_GetZone@Output Output `uc  1 a 1 8 ]
"68
[v Byte_GetZone@Offset Offset `uc  1 a 1 7 ]
"67
[v Byte_GetZone@MASK MASK `uc  1 a 1 6 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"64
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Byte_GetZone@pInput pInput `*.34S2151  1 p 2 0 ]
[v Byte_GetZone@pMax pMax `uc  1 p 1 2 ]
[v Byte_GetZone@pChunk pChunk `uc  1 p 1 3 ]
[v Byte_GetZone@pChunkSize pChunkSize `uc  1 p 1 4 ]
"81
} 0
"32
[v _Byte_SetBit Byte_SetBit `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v Byte_SetBit@pInput pInput `*.39S2151  1 p 2 0 ]
[v Byte_SetBit@pBit pBit `uc  1 p 1 2 ]
[v Byte_SetBit@pValue pValue `uc  1 p 1 3 ]
"37
} 0
"164 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\HMI.c
[v _HMI_SetBar HMI_SetBar `(v  1 e 1 0 ]
{
[v HMI_SetBar@pValue pValue `uc  1 a 1 wreg ]
[v HMI_SetBar@pValue pValue `uc  1 a 1 wreg ]
"166
[v HMI_SetBar@pValue pValue `uc  1 a 1 0 ]
"167
} 0
"168
[v _HMI_GetBar HMI_GetBar `(uc  1 e 1 0 ]
{
"171
} 0
"44 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Button.c
[v _Button_State Button_State `(uc  1 e 1 0 ]
{
[s S2079 Button 8 `E7677 1 mButton 1 0 `uc 1 mState 1 1 `uc 1 mCount 1 2 `us 1 mThreshold 2 3 `*.38(v 1 mFunction 3 5 ]
[v Button_State@pInput pInput `C*.39S2079  1 p 2 6 ]
"64
} 0
"498 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[v _Port_GetQuad Port_GetQuad `(uc  1 e 1 0 ]
{
"500
[v Port_GetQuad@Output Output `uc  1 a 1 5 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"498
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_GetQuad@pInput pInput `C*.39S2168  1 p 2 0 ]
[v Port_GetQuad@pQuad pQuad `E7714  1 p 1 2 ]
"504
} 0
"271
[v _Port_GetPin Port_GetPin `(uc  1 e 1 0 ]
{
"273
[v Port_GetPin@Output Output `uc  1 a 1 5 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
"271
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v Port_GetPin@pInput pInput `C*.39S2168  1 p 2 0 ]
[v Port_GetPin@pPin pPin `E7688  1 p 1 2 ]
"277
} 0
"40 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\ISR.c
[v _ISR_Function ISR_Function `II(v  1 e 1 0 ]
{
"82
} 0
"84 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\USB_Wrap.c
[v _USB_ISR USB_ISR `T(v  1 e 1 0 ]
{
"89
} 0
"477 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v _USBDeviceTasks USBDeviceTasks `(v  1 e 1 0 ]
{
"479
[v USBDeviceTasks@i i `uc  1 a 1 40 ]
"827
} 0
"277
[v i2_USBDeviceInit USBDeviceInit `(v  1 e 1 0 ]
{
[v i2USBDeviceInit@i USBDeviceInit `uc  1 a 1 8 ]
"371
} 0
"2303
[v _USBWakeFromSuspend USBWakeFromSuspend `(v  1 s 1 USBWakeFromSuspend ]
{
"2349
} 0
"2245
[v _USBSuspend USBSuspend `(v  1 s 1 USBSuspend ]
{
"2286
} 0
"2202
[v _USBStallHandler USBStallHandler `(v  1 s 1 USBStallHandler ]
{
"2227
} 0
"3025
[v _USBIncrement1msInternalTimers USBIncrement1msInternalTimers `(v  1 e 1 0 ]
{
"3043
} 0
"2372
[v _USBCtrlEPService USBCtrlEPService `(v  1 s 1 USBCtrlEPService ]
{
"2423
} 0
"11 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\memcpy.c
[v _memcpy memcpy `(*.39v  1 e 2 0 ]
{
"20
[v memcpy@s s `*.39Cuc  1 a 2 8 ]
"18
[v memcpy@d d `*.39uc  1 a 2 6 ]
"11
[v memcpy@d1 d1 `*.39v  1 p 2 0 ]
[v memcpy@s1 s1 `*.39Cv  1 p 2 2 ]
[v memcpy@n n `ui  1 p 2 4 ]
"32
} 0
"2465 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v _USBCtrlTrfSetupHandler USBCtrlTrfSetupHandler `(v  1 s 1 USBCtrlTrfSetupHandler ]
{
"2515
} 0
"1616
[v _USBCtrlEPServiceComplete USBCtrlEPServiceComplete `(v  1 s 1 USBCtrlEPServiceComplete ]
{
"1748
} 0
"1488
[v _USBCtrlEPAllowDataStage USBCtrlEPAllowDataStage `(v  1 e 1 0 ]
{
"1518
} 0
"2686
[v _USBCheckStdRequest USBCheckStdRequest `(v  1 s 1 USBCheckStdRequest ]
{
"2733
} 0
"1968
[v _USBStdSetCfgHandler USBStdSetCfgHandler `(v  1 s 1 USBStdSetCfgHandler ]
{
"1970
[v USBStdSetCfgHandler@i i `uc  1 a 1 33 ]
"2024
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\memset.c
[v i2_memset memset `(*.39v  1 e 2 0 ]
{
[v i2memset@p memset `*.39uc  1 a 2 6 ]
[v i2memset@p1 p1 `*.39v  1 p 2 0 ]
[v i2memset@c c `i  1 p 2 2 ]
[v i2memset@n n `ui  1 p 2 4 ]
"22
} 0
"2129 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v _USBStdGetStatusHandler USBStdGetStatusHandler `(v  1 s 1 USBStdGetStatusHandler ]
{
[s S29 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
"2161
[s S38 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S45 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S49 _BD_STAT 1 `uc 1 Val 1 0 `S29 1 . 1 0 `S38 1 . 1 0 `S45 1 . 1 0 ]
[s S54 . 4 `S49 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S59 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`ui 1 ADR 2 2 ]
[u S63 __BDT 4 `S54 1 . 4 0 `S59 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
[v USBStdGetStatusHandler@p p `*.39S63  1 a 2 1 ]
"2184
} 0
"2043
[v _USBStdGetDscHandler USBStdGetDscHandler `(v  1 s 1 USBStdGetDscHandler ]
{
"2112
} 0
"2754
[v _USBStdFeatureReqHandler USBStdFeatureReqHandler `(v  1 s 1 USBStdFeatureReqHandler ]
{
[s S29 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
"2756
[s S38 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S45 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S49 _BD_STAT 1 `uc 1 Val 1 0 `S29 1 . 1 0 `S38 1 . 1 0 `S45 1 . 1 0 ]
[s S54 . 4 `S49 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S59 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`ui 1 ADR 2 2 ]
[u S63 __BDT 4 `S54 1 . 4 0 `S59 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
[v USBStdFeatureReqHandler@p p `*.39S63  1 a 2 37 ]
"2761
[v USBStdFeatureReqHandler@pUEP pUEP `*.39uc  1 a 2 34 ]
[s S115 . 1 `uc 1 ping_pong_state 1 0 :1:0 
`uc 1 transfer_terminated 1 0 :1:1 
]
"2757
[u S118 . 1 `S115 1 bits 1 0 `uc 1 Val 1 0 ]
[v USBStdFeatureReqHandler@current_ep_data current_ep_data `S118  1 a 1 36 ]
"2980
} 0
"48 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_events.c
[v _USER_USB_CALLBACK_EVENT_HANDLER USER_USB_CALLBACK_EVENT_HANDLER `(uc  1 e 1 0 ]
{
[v USER_USB_CALLBACK_EVENT_HANDLER@event event `E7418  1 p 2 25 ]
[v USER_USB_CALLBACK_EVENT_HANDLER@pdata pdata `*.39v  1 p 2 27 ]
[v USER_USB_CALLBACK_EVENT_HANDLER@size size `ui  1 p 2 29 ]
"109
} 0
"50 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/LED.c
[v i2_LED_Toggle LED_Toggle `(v  1 e 1 0 ]
{
[v i2LED_Toggle@pLED pLED `E7677  1 a 1 wreg ]
[v i2LED_Toggle@pLED pLED `E7677  1 a 1 wreg ]
[v i2LED_Toggle@pLED pLED `E7677  1 a 1 24 ]
"61
} 0
"278 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[v i2_Port_TogglePin Port_TogglePin `(v  1 e 1 0 ]
{
[v i2Port_TogglePin@Value Port_TogglePin `uc  1 a 1 23 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v i2Port_TogglePin@pInput pInput `C*.39S2168  1 p 2 20 ]
[v i2Port_TogglePin@pPin pPin `E7688  1 p 1 22 ]
"284
} 0
"271
[v i2_Port_GetPin Port_GetPin `(uc  1 e 1 0 ]
{
[v i2Port_GetPin@Output Port_GetPin `uc  1 a 1 5 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v i2Port_GetPin@pInput pInput `C*.39S2168  1 p 2 0 ]
[v i2Port_GetPin@pPin pPin `E7688  1 p 1 2 ]
"277
} 0
"148 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device_cdc.c
[v _USBCheckCDCRequest USBCheckCDCRequest `(v  1 e 1 0 ]
{
"261
} 0
"295
[v _CDCInitEP CDCInitEP `(v  1 e 1 0 ]
{
"348
} 0
"995 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/USB/src/usb_device.c
[v i2_USBTransferOnePacket USBTransferOnePacket `(*.39v  1 e 2 0 ]
{
[v i2USBTransferOnePacket@ep ep `uc  1 a 1 wreg ]
[s S29 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
[s S38 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S45 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S49 _BD_STAT 1 `uc 1 Val 1 0 `S29 1 . 1 0 `S38 1 . 1 0 `S45 1 . 1 0 ]
[s S54 . 4 `S49 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S59 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`ui 1 ADR 2 2 ]
[u S63 __BDT 4 `S54 1 . 4 0 `S59 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
[v i2USBTransferOnePacket@handle USBTransferOnePacket `*.39VES63  1 a 2 9 ]
[v i2USBTransferOnePacket@ep ep `uc  1 a 1 wreg ]
[v i2USBTransferOnePacket@dir dir `uc  1 p 1 0 ]
[v i2USBTransferOnePacket@data data `*.39uc  1 p 2 1 ]
[v i2USBTransferOnePacket@len len `uc  1 p 1 3 ]
"1000
[v i2USBTransferOnePacket@ep ep `uc  1 a 1 8 ]
"1047
} 0
"878
[v _USBEnableEndpoint USBEnableEndpoint `(v  1 e 1 0 ]
{
[v USBEnableEndpoint@ep ep `uc  1 a 1 wreg ]
"880
[v USBEnableEndpoint@p p `*.39uc  1 a 2 9 ]
"878
[v USBEnableEndpoint@ep ep `uc  1 a 1 wreg ]
[v USBEnableEndpoint@options options `uc  1 p 1 8 ]
"884
[v USBEnableEndpoint@ep ep `uc  1 a 1 11 ]
"902
} 0
"1543
[v _USBConfigureEndpoint USBConfigureEndpoint `(v  1 s 1 USBConfigureEndpoint ]
{
[v USBConfigureEndpoint@EPNum EPNum `uc  1 a 1 wreg ]
[s S29 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
"1545
[s S38 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S45 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S49 _BD_STAT 1 `uc 1 Val 1 0 `S29 1 . 1 0 `S38 1 . 1 0 `S45 1 . 1 0 ]
[s S54 . 4 `S49 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S59 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`ui 1 ADR 2 2 ]
[u S63 __BDT 4 `S54 1 . 4 0 `S59 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
[v USBConfigureEndpoint@handle handle `*.39VES63  1 a 2 6 ]
"1543
[v USBConfigureEndpoint@EPNum EPNum `uc  1 a 1 wreg ]
[v USBConfigureEndpoint@direction direction `uc  1 p 1 0 ]
"1549
[v USBConfigureEndpoint@EPNum EPNum `uc  1 a 1 5 ]
"1585
} 0
"2538
[v _USBCtrlTrfOutHandler USBCtrlTrfOutHandler `(v  1 s 1 USBCtrlTrfOutHandler ]
{
"2567
} 0
"1852
[v _USBCtrlTrfRxService USBCtrlTrfRxService `(v  1 s 1 USBCtrlTrfRxService ]
{
"1854
[v USBCtrlTrfRxService@byteToRead byteToRead `uc  1 a 1 1 ]
"1855
[v USBCtrlTrfRxService@i i `uc  1 a 1 0 ]
"1947
} 0
"1416
[v _USBCtrlEPAllowStatusStage USBCtrlEPAllowStatusStage `(v  1 e 1 0 ]
{
"1459
} 0
"2592
[v _USBCtrlTrfInHandler USBCtrlTrfInHandler `(v  1 s 1 USBCtrlTrfInHandler ]
{
"2594
[v USBCtrlTrfInHandler@lastDTS lastDTS `uc  1 a 1 1 ]
"2667
} 0
"1771
[v _USBCtrlTrfTxService USBCtrlTrfTxService `(v  1 s 1 USBCtrlTrfTxService ]
{
"1773
[v USBCtrlTrfTxService@byteToSend byteToSend `uc  1 a 1 0 ]
"1825
} 0
"94 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer0.c
[v _Timer0_ISR Timer0_ISR `(v  1 e 1 0 ]
{
"98
} 0
"82 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Motor.c
[v _Motor_Step Motor_Step `(v  1 e 1 0 ]
{
"110
} 0
"247 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Port.c
[v i2_Port_SetPin Port_SetPin `(v  1 e 1 0 ]
{
[v i2Port_SetPin@Type Port_SetPin `E7733  1 a 1 19 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[u S2165 PortProperty 2 `us 1 mWord 2 0 `S2163 1 mType 2 0 ]
[s S2168 Port 10 `*.32S2165 1 mProperties 2 0 `*.39S2151 1 mDirection 2 2 `*.39S2151 1 mOutput 2 4 `*.39S2151 1 mInput 2 6 `S2163 1 mType 2 8 ]
[v i2Port_SetPin@pInput pInput `C*.39S2168  1 p 2 15 ]
[v i2Port_SetPin@pPin pPin `E7688  1 p 1 17 ]
[v i2Port_SetPin@pValue pValue `uc  1 p 1 18 ]
"270
} 0
"156 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Library/Types.c
[v i2_Word_GetPair Word_GetPair `(uc  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[s S2153 . 2 `S2151 1 LS_Byte 1 0 `S2151 1 MS_Byte 1 1 ]
[s S2156 . 2 `uc 1 L 1 0 `uc 1 H 1 1 ]
[u S2159 . 2 `us 1 mBits 2 0 `S2153 1 . 2 0 `S2156 1 . 2 0 ]
[s S2163 Word 2 `S2159 1 . 2 0 ]
[v i2Word_GetPair@pInput pInput `*.34S2163  1 p 2 12 ]
[v i2Word_GetPair@pPair pPair `uc  1 p 1 14 ]
"162
} 0
"87
[v i2_Byte_GetPair Byte_GetPair `(uc  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v i2Byte_GetPair@pInput pInput `*.34S2151  1 p 2 9 ]
[v i2Byte_GetPair@pPair pPair `uc  1 p 1 11 ]
"90
} 0
"64
[v i2_Byte_GetZone Byte_GetZone `T(uc  1 e 1 0 ]
{
[v i2Byte_GetZone@Output Byte_GetZone `uc  1 a 1 8 ]
[v i2Byte_GetZone@Offset Byte_GetZone `uc  1 a 1 7 ]
[v i2Byte_GetZone@MASK Byte_GetZone `uc  1 a 1 6 ]
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v i2Byte_GetZone@pInput pInput `*.34S2151  1 p 2 0 ]
[v i2Byte_GetZone@pMax pMax `uc  1 p 1 2 ]
[v i2Byte_GetZone@pChunk pChunk `uc  1 p 1 3 ]
[v i2Byte_GetZone@pChunkSize pChunkSize `uc  1 p 1 4 ]
"81
} 0
"32
[v i2_Byte_SetBit Byte_SetBit `(v  1 e 1 0 ]
{
[s S2091 . 1 `uc 1 mBit0_3 1 0 :4:0 
`uc 1 mBit4_7 1 0 :4:4 
]
[s S2094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_4 1 0 :4:1 
`uc 1 . 1 0 :3:5 
]
[s S2098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_5 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[s S2102 . 1 `uc 1 . 1 0 :3:0 
`uc 1 mBit3_6 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2106 . 1 `uc 1 mBit0_2 1 0 :3:0 
`uc 1 mBit3_5 1 0 :3:3 
`uc 1 mBit6_7 1 0 :2:6 
]
[s S2110 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_3 1 0 :3:1 
`uc 1 mBit4_6 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[s S2115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 mBit2_4 1 0 :3:2 
`uc 1 mBit5_7 1 0 :3:5 
]
[s S2119 . 1 `uc 1 mBit0_1 1 0 :2:0 
`uc 1 mBit2_3 1 0 :2:2 
`uc 1 mBit4_5 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 mBit1_2 1 0 :2:1 
`uc 1 mBit3_4 1 0 :2:3 
`uc 1 mBit5_6 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[s S2130 . 1 `uc 1 mBit0 1 0 :1:0 
`uc 1 mBit1 1 0 :1:1 
`uc 1 mBit2 1 0 :1:2 
`uc 1 mBit3 1 0 :1:3 
`uc 1 mBit4 1 0 :1:4 
`uc 1 mBit5 1 0 :1:5 
`uc 1 mBit6 1 0 :1:6 
`uc 1 mBit7 1 0 :1:7 
]
[u S2139 . 1 `uc 1 mBits 1 0 `S2091 1 . 1 0 `S2094 1 . 1 0 `S2098 1 . 1 0 `S2102 1 . 1 0 `S2106 1 . 1 0 `S2110 1 . 1 0 `S2115 1 . 1 0 `S2119 1 . 1 0 `S2124 1 . 1 0 `S2130 1 . 1 0 ]
[s S2151 Byte 1 `S2139 1 . 1 0 ]
[v i2Byte_SetBit@pInput pInput `*.39S2151  1 p 2 0 ]
[v i2Byte_SetBit@pBit pBit `uc  1 p 1 2 ]
[v i2Byte_SetBit@pValue pValue `uc  1 p 1 3 ]
"37
} 0
"89 C:\Users\User\OneDrive\Documents\Work\University Work\Kit Design\MXK V1\MXK Microcontroller V1\Firmware\MXK_Demo_V1.X\Timer0.c
[v _Timer0_Stop Timer0_Stop `(v  1 e 1 0 ]
{
"93
} 0
"82
[v _Timer0_Restart Timer0_Restart `(v  1 e 1 0 ]
{
"88
} 0
