<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_regs.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/e1000/base/e1000_regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/e1000/base/e1000_regs.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>e1000</a>/<a href='./'>base</a>/<a href='e1000_regs.h.html'>e1000_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_E1000_REGS_H_">_E1000_REGS_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_E1000_REGS_H_" data-ref="_M/_E1000_REGS_H_">_E1000_REGS_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL" data-ref="_M/E1000_CTRL">E1000_CTRL</dfn>	0x00000  /* Device Control - RW */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_DUP" data-ref="_M/E1000_CTRL_DUP">E1000_CTRL_DUP</dfn>	0x00004  /* Device Control Duplicate (Shadow) - RW */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS" data-ref="_M/E1000_STATUS">E1000_STATUS</dfn>	0x00008  /* Device Status - RO */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD" data-ref="_M/E1000_EECD">E1000_EECD</dfn>	0x00010  /* EEPROM/Flash Control - RW */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD" data-ref="_M/E1000_EERD">E1000_EERD</dfn>	0x00014  /* EEPROM Read - RW */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT" data-ref="_M/E1000_CTRL_EXT">E1000_CTRL_EXT</dfn>	0x00018  /* Extended Device Control - RW */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_FLA" data-ref="_M/E1000_FLA">E1000_FLA</dfn>	0x0001C  /* Flash Access - RW */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC" data-ref="_M/E1000_MDIC">E1000_MDIC</dfn>	0x00020  /* MDI Control - RW */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG" data-ref="_M/E1000_MDICNFG">E1000_MDICNFG</dfn>	0x00E04  /* MDI Config - RW */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_REGISTER_SET_SIZE" data-ref="_M/E1000_REGISTER_SET_SIZE">E1000_REGISTER_SET_SIZE</dfn>		0x20000 /* CSR Size */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_INIT_CTRL_WORD_2" data-ref="_M/E1000_EEPROM_INIT_CTRL_WORD_2">E1000_EEPROM_INIT_CTRL_WORD_2</dfn>	0x0F /* EEPROM Init Ctrl Word 2 */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_PCIE_CTRL_WORD_2" data-ref="_M/E1000_EEPROM_PCIE_CTRL_WORD_2">E1000_EEPROM_PCIE_CTRL_WORD_2</dfn>	0x28 /* EEPROM PCIe Ctrl Word 2 */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/E1000_BARCTRL" data-ref="_M/E1000_BARCTRL">E1000_BARCTRL</dfn>			0x5BBC /* BAR ctrl reg */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/E1000_BARCTRL_FLSIZE" data-ref="_M/E1000_BARCTRL_FLSIZE">E1000_BARCTRL_FLSIZE</dfn>		0x0700 /* BAR ctrl Flsize */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_BARCTRL_CSRSIZE" data-ref="_M/E1000_BARCTRL_CSRSIZE">E1000_BARCTRL_CSRSIZE</dfn>		0x2000 /* BAR ctrl CSR size */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_ADDR_CTRL" data-ref="_M/E1000_MPHY_ADDR_CTRL">E1000_MPHY_ADDR_CTRL</dfn>	0x0024 /* GbE MPHY Address Control */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_DATA" data-ref="_M/E1000_MPHY_DATA">E1000_MPHY_DATA</dfn>		0x0E10 /* GBE MPHY Data */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_STAT" data-ref="_M/E1000_MPHY_STAT">E1000_MPHY_STAT</dfn>		0x0E0C /* GBE MPHY Statistics */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E1000_PPHY_CTRL" data-ref="_M/E1000_PPHY_CTRL">E1000_PPHY_CTRL</dfn>		0x5b48 /* PCIe PHY Control */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/E1000_I350_BARCTRL" data-ref="_M/E1000_I350_BARCTRL">E1000_I350_BARCTRL</dfn>		0x5BFC /* BAR ctrl reg */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/E1000_I350_DTXMXPKTSZ" data-ref="_M/E1000_I350_DTXMXPKTSZ">E1000_I350_DTXMXPKTSZ</dfn>		0x355C /* Maximum sent packet size reg*/</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL" data-ref="_M/E1000_SCTL">E1000_SCTL</dfn>	0x00024  /* SerDes Control - RW */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAL" data-ref="_M/E1000_FCAL">E1000_FCAL</dfn>	0x00028  /* Flow Control Address Low - RW */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAH" data-ref="_M/E1000_FCAH">E1000_FCAH</dfn>	0x0002C  /* Flow Control Address High -RW */</u></td></tr>
<tr><th id="61">61</th><td><u>#<span data-ppcond="61">if</span> !defined(<span class="macro" data-ref="_M/EXTERNAL_RELEASE">EXTERNAL_RELEASE</span>) || defined(<a class="macro" href="e1000_osdep.h.html#137" data-ref="_M/ULP_SUPPORT">ULP_SUPPORT</a>)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXT" data-ref="_M/E1000_FEXT">E1000_FEXT</dfn>	0x0002C  /* Future Extended - RW */</u></td></tr>
<tr><th id="63">63</th><td><u>#<span data-ppcond="61">endif</span> /* !EXTERNAL_RELEASE || ULP_SUPPORT */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM" data-ref="_M/E1000_FEXTNVM">E1000_FEXTNVM</dfn>	0x00028  /* Future Extended NVM - RW */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM3" data-ref="_M/E1000_FEXTNVM3">E1000_FEXTNVM3</dfn>	0x0003C  /* Future Extended NVM 3 - RW */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM4" data-ref="_M/E1000_FEXTNVM4">E1000_FEXTNVM4</dfn>	0x00024  /* Future Extended NVM 4 - RW */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM6" data-ref="_M/E1000_FEXTNVM6">E1000_FEXTNVM6</dfn>	0x00010  /* Future Extended NVM 6 - RW */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM7" data-ref="_M/E1000_FEXTNVM7">E1000_FEXTNVM7</dfn>	0x000E4  /* Future Extended NVM 7 - RW */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM9" data-ref="_M/E1000_FEXTNVM9">E1000_FEXTNVM9</dfn>	0x5BB4  /* Future Extended NVM 9 - RW */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM11" data-ref="_M/E1000_FEXTNVM11">E1000_FEXTNVM11</dfn>	0x5BBC  /* Future Extended NVM 11 - RW */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEANACFG" data-ref="_M/E1000_PCIEANACFG">E1000_PCIEANACFG</dfn>	0x00F18 /* PCIE Analog Config */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_FCT" data-ref="_M/E1000_FCT">E1000_FCT</dfn>	0x00030  /* Flow Control Type - RW */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW" data-ref="_M/E1000_CONNSW">E1000_CONNSW</dfn>	0x00034  /* Copper/Fiber switch control - RW */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E1000_VET" data-ref="_M/E1000_VET">E1000_VET</dfn>	0x00038  /* VLAN Ether Type - RW */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR" data-ref="_M/E1000_ICR">E1000_ICR</dfn>	0x000C0  /* Interrupt Cause Read - R/clr */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/E1000_ITR" data-ref="_M/E1000_ITR">E1000_ITR</dfn>	0x000C4  /* Interrupt Throttling Rate - RW */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS" data-ref="_M/E1000_ICS">E1000_ICS</dfn>	0x000C8  /* Interrupt Cause Set - WO */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS" data-ref="_M/E1000_IMS">E1000_IMS</dfn>	0x000D0  /* Interrupt Mask Set - RW */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC" data-ref="_M/E1000_IMC">E1000_IMC</dfn>	0x000D8  /* Interrupt Mask Clear - WO */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E1000_IAM" data-ref="_M/E1000_IAM">E1000_IAM</dfn>	0x000E0  /* Interrupt Acknowledge Auto Mask */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR" data-ref="_M/E1000_IVAR">E1000_IVAR</dfn>	0x000E4  /* Interrupt Vector Allocation Register - RW */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E1000_SVCR" data-ref="_M/E1000_SVCR">E1000_SVCR</dfn>	0x000F0</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/E1000_SVT" data-ref="_M/E1000_SVT">E1000_SVT</dfn>	0x000F4</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/E1000_LPIC" data-ref="_M/E1000_LPIC">E1000_LPIC</dfn>	0x000FC  /* Low Power IDLE control */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL" data-ref="_M/E1000_RCTL">E1000_RCTL</dfn>	0x00100  /* Rx Control - RW */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/E1000_FCTTV" data-ref="_M/E1000_FCTTV">E1000_FCTTV</dfn>	0x00170  /* Flow Control Transmit Timer Value - RW */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW" data-ref="_M/E1000_TXCW">E1000_TXCW</dfn>	0x00178  /* Tx Configuration Word - RW */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW" data-ref="_M/E1000_RXCW">E1000_RXCW</dfn>	0x00180  /* Rx Configuration Word - RO */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC" data-ref="_M/E1000_PBA_ECC">E1000_PBA_ECC</dfn>	0x01100  /* PBA ECC Register */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR" data-ref="_M/E1000_EICR">E1000_EICR</dfn>	0x01580  /* Ext. Interrupt Cause Read - R/clr */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/E1000_EITR" data-ref="_M/E1000_EITR">E1000_EITR</dfn>(_n)	(0x01680 + (0x4 * (_n)))</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS" data-ref="_M/E1000_EICS">E1000_EICS</dfn>	0x01520  /* Ext. Interrupt Cause Set - W0 */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS" data-ref="_M/E1000_EIMS">E1000_EIMS</dfn>	0x01524  /* Ext. Interrupt Mask Set/Read - RW */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMC" data-ref="_M/E1000_EIMC">E1000_EIMC</dfn>	0x01528  /* Ext. Interrupt Mask Clear - WO */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/E1000_EIAC" data-ref="_M/E1000_EIAC">E1000_EIAC</dfn>	0x0152C  /* Ext. Interrupt Auto Clear - RW */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E1000_EIAM" data-ref="_M/E1000_EIAM">E1000_EIAM</dfn>	0x01530  /* Ext. Interrupt Ack Auto Clear Mask - RW */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE" data-ref="_M/E1000_GPIE">E1000_GPIE</dfn>	0x01514  /* General Purpose Interrupt Enable - RW */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR0" data-ref="_M/E1000_IVAR0">E1000_IVAR0</dfn>	0x01700  /* Interrupt Vector Allocation (array) - RW */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_MISC" data-ref="_M/E1000_IVAR_MISC">E1000_IVAR_MISC</dfn>	0x01740 /* IVAR for "other" causes - RW */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL" data-ref="_M/E1000_TCTL">E1000_TCTL</dfn>	0x00400  /* Tx Control - RW */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT" data-ref="_M/E1000_TCTL_EXT">E1000_TCTL_EXT</dfn>	0x00404  /* Extended Tx Control - RW */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG" data-ref="_M/E1000_TIPG">E1000_TIPG</dfn>	0x00410  /* Tx Inter-packet gap -RW */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/E1000_TBT" data-ref="_M/E1000_TBT">E1000_TBT</dfn>	0x00448  /* Tx Burst Timer - RW */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/E1000_AIT" data-ref="_M/E1000_AIT">E1000_AIT</dfn>	0x00458  /* Adaptive Interframe Spacing Throttle - RW */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL" data-ref="_M/E1000_LEDCTL">E1000_LEDCTL</dfn>	0x00E00  /* LED Control - RW */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDMUX" data-ref="_M/E1000_LEDMUX">E1000_LEDMUX</dfn>	0x08130  /* LED MUX Control */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL" data-ref="_M/E1000_EXTCNF_CTRL">E1000_EXTCNF_CTRL</dfn>	0x00F00  /* Extended Configuration Control */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE" data-ref="_M/E1000_EXTCNF_SIZE">E1000_EXTCNF_SIZE</dfn>	0x00F08  /* Extended Configuration Size */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL" data-ref="_M/E1000_PHY_CTRL">E1000_PHY_CTRL</dfn>	0x00F10  /* PHY Control Register in CSR */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/E1000_POEMB" data-ref="_M/E1000_POEMB">E1000_POEMB</dfn>	E1000_PHY_CTRL /* PHY OEM Bits */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA" data-ref="_M/E1000_PBA">E1000_PBA</dfn>	0x01000  /* Packet Buffer Allocation - RW */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/E1000_PBS" data-ref="_M/E1000_PBS">E1000_PBS</dfn>	0x01008  /* Packet Buffer Size */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS" data-ref="_M/E1000_PBECCSTS">E1000_PBECCSTS</dfn>	0x0100C  /* Packet Buffer ECC Status - RW */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/E1000_IOSFPC" data-ref="_M/E1000_IOSFPC">E1000_IOSFPC</dfn>	0x00F28  /* TX corrupted data  */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/E1000_EEMNGCTL" data-ref="_M/E1000_EEMNGCTL">E1000_EEMNGCTL</dfn>	0x01010  /* MNG EEprom Control */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/E1000_EEMNGCTL_I210" data-ref="_M/E1000_EEMNGCTL_I210">E1000_EEMNGCTL_I210</dfn>	0x01010  /* i210 MNG EEprom Mode Control */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/E1000_EEARBC" data-ref="_M/E1000_EEARBC">E1000_EEARBC</dfn>	0x01024  /* EEPROM Auto Read Bus Control */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/E1000_EEARBC_I210" data-ref="_M/E1000_EEARBC_I210">E1000_EEARBC_I210</dfn>	0x12024 /* EEPROM Auto Read Bus Control */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/E1000_FLASHT" data-ref="_M/E1000_FLASHT">E1000_FLASHT</dfn>	0x01028  /* FLASH Timer Register */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/E1000_EEWR" data-ref="_M/E1000_EEWR">E1000_EEWR</dfn>	0x0102C  /* EEPROM Write Register - RW */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWCTL" data-ref="_M/E1000_FLSWCTL">E1000_FLSWCTL</dfn>	0x01030  /* FLASH control register */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWDATA" data-ref="_M/E1000_FLSWDATA">E1000_FLSWDATA</dfn>	0x01034  /* FLASH data register */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWCNT" data-ref="_M/E1000_FLSWCNT">E1000_FLSWCNT</dfn>	0x01038  /* FLASH Access Counter */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E1000_FLOP" data-ref="_M/E1000_FLOP">E1000_FLOP</dfn>	0x0103C  /* FLASH Opcode Register */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD" data-ref="_M/E1000_I2CCMD">E1000_I2CCMD</dfn>	0x01028  /* SFPI2C Command Register - RW */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CPARAMS" data-ref="_M/E1000_I2CPARAMS">E1000_I2CPARAMS</dfn>	0x0102C /* SFPI2C Parameters Register - RW */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CBB_EN" data-ref="_M/E1000_I2CBB_EN">E1000_I2CBB_EN</dfn>	0x00000100  /* I2C - Bit Bang Enable */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_CLK_OUT" data-ref="_M/E1000_I2C_CLK_OUT">E1000_I2C_CLK_OUT</dfn>	0x00000200  /* I2C- Clock */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_DATA_OUT" data-ref="_M/E1000_I2C_DATA_OUT">E1000_I2C_DATA_OUT</dfn>	0x00000400  /* I2C- Data Out */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_DATA_OE_N" data-ref="_M/E1000_I2C_DATA_OE_N">E1000_I2C_DATA_OE_N</dfn>	0x00000800  /* I2C- Data Output Enable */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_DATA_IN" data-ref="_M/E1000_I2C_DATA_IN">E1000_I2C_DATA_IN</dfn>	0x00001000  /* I2C- Data In */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_CLK_OE_N" data-ref="_M/E1000_I2C_CLK_OE_N">E1000_I2C_CLK_OE_N</dfn>	0x00002000  /* I2C- Clock Output Enable */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_CLK_IN" data-ref="_M/E1000_I2C_CLK_IN">E1000_I2C_CLK_IN</dfn>	0x00004000  /* I2C- Clock In */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_CLK_STRETCH_DIS" data-ref="_M/E1000_I2C_CLK_STRETCH_DIS">E1000_I2C_CLK_STRETCH_DIS</dfn>	0x00008000 /* I2C- Dis Clk Stretching */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_WDSTP" data-ref="_M/E1000_WDSTP">E1000_WDSTP</dfn>	0x01040  /* Watchdog Setup - RW */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/E1000_SWDSTS" data-ref="_M/E1000_SWDSTS">E1000_SWDSTS</dfn>	0x01044  /* SW Device Status - RW */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E1000_FRTIMER" data-ref="_M/E1000_FRTIMER">E1000_FRTIMER</dfn>	0x01048  /* Free Running Timer - RW */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_TCPTIMER" data-ref="_M/E1000_TCPTIMER">E1000_TCPTIMER</dfn>	0x0104C  /* TCP Timer - RW */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_VPDDIAG" data-ref="_M/E1000_VPDDIAG">E1000_VPDDIAG</dfn>	0x01060  /* VPD Diagnostic - RO */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_V2" data-ref="_M/E1000_ICR_V2">E1000_ICR_V2</dfn>	0x01500  /* Intr Cause - new location - RC */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_V2" data-ref="_M/E1000_ICS_V2">E1000_ICS_V2</dfn>	0x01504  /* Intr Cause Set - new location - WO */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_V2" data-ref="_M/E1000_IMS_V2">E1000_IMS_V2</dfn>	0x01508  /* Intr Mask Set/Read - new location - RW */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_V2" data-ref="_M/E1000_IMC_V2">E1000_IMC_V2</dfn>	0x0150C  /* Intr Mask Clear - new location - WO */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/E1000_IAM_V2" data-ref="_M/E1000_IAM_V2">E1000_IAM_V2</dfn>	0x01510  /* Intr Ack Auto Mask - new location - RW */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E1000_ERT" data-ref="_M/E1000_ERT">E1000_ERT</dfn>	0x02008  /* Early Rx Threshold - RW */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL" data-ref="_M/E1000_FCRTL">E1000_FCRTL</dfn>	0x02160  /* Flow Control Receive Threshold Low - RW */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH" data-ref="_M/E1000_FCRTH">E1000_FCRTH</dfn>	0x02168  /* Flow Control Receive Threshold High - RW */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL" data-ref="_M/E1000_PSRCTL">E1000_PSRCTL</dfn>	0x02170  /* Packet Split Receive Control - RW */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFH" data-ref="_M/E1000_RDFH">E1000_RDFH</dfn>	0x02410  /* Rx Data FIFO Head - RW */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFT" data-ref="_M/E1000_RDFT">E1000_RDFT</dfn>	0x02418  /* Rx Data FIFO Tail - RW */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFHS" data-ref="_M/E1000_RDFHS">E1000_RDFHS</dfn>	0x02420  /* Rx Data FIFO Head Saved - RW */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFTS" data-ref="_M/E1000_RDFTS">E1000_RDFTS</dfn>	0x02428  /* Rx Data FIFO Tail Saved - RW */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFPC" data-ref="_M/E1000_RDFPC">E1000_RDFPC</dfn>	0x02430  /* Rx Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E1000_PBRTH" data-ref="_M/E1000_PBRTH">E1000_PBRTH</dfn>	0x02458  /* PB Rx Arbitration Threshold - RW */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTV" data-ref="_M/E1000_FCRTV">E1000_FCRTV</dfn>	0x02460  /* Flow Control Refresh Timer Value - RW */</u></td></tr>
<tr><th id="156">156</th><td><i>/* Split and Replication Rx Control - RW */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/E1000_RDPUMB" data-ref="_M/E1000_RDPUMB">E1000_RDPUMB</dfn>	0x025CC  /* DMA Rx Descriptor uC Mailbox - RW */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/E1000_RDPUAD" data-ref="_M/E1000_RDPUAD">E1000_RDPUAD</dfn>	0x025D0  /* DMA Rx Descriptor uC Addr Command - RW */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/E1000_RDPUWD" data-ref="_M/E1000_RDPUWD">E1000_RDPUWD</dfn>	0x025D4  /* DMA Rx Descriptor uC Data Write - RW */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/E1000_RDPURD" data-ref="_M/E1000_RDPURD">E1000_RDPURD</dfn>	0x025D8  /* DMA Rx Descriptor uC Data Read - RW */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/E1000_RDPUCTL" data-ref="_M/E1000_RDPUCTL">E1000_RDPUCTL</dfn>	0x025DC  /* DMA Rx Descriptor uC Control - RW */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/E1000_PBDIAG" data-ref="_M/E1000_PBDIAG">E1000_PBDIAG</dfn>	0x02458  /* Packet Buffer Diagnostic - RW */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/E1000_RXPBS" data-ref="_M/E1000_RXPBS">E1000_RXPBS</dfn>	0x02404  /* Rx Packet Buffer Size - RW */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/E1000_IRPBS" data-ref="_M/E1000_IRPBS">E1000_IRPBS</dfn>	0x02404 /* Same as RXPBS, renamed for newer Si - RW */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/E1000_PBRWAC" data-ref="_M/E1000_PBRWAC">E1000_PBRWAC</dfn>	0x024E8 /* Rx packet buffer wrap around counter - RO */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR" data-ref="_M/E1000_RDTR">E1000_RDTR</dfn>	0x02820  /* Rx Delay Timer - RW */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/E1000_RADV" data-ref="_M/E1000_RADV">E1000_RADV</dfn>	0x0282C  /* Rx Interrupt Absolute Delay Timer - RW */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/E1000_EMIADD" data-ref="_M/E1000_EMIADD">E1000_EMIADD</dfn>	0x10     /* Extended Memory Indirect Address */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/E1000_EMIDATA" data-ref="_M/E1000_EMIDATA">E1000_EMIDATA</dfn>	0x11     /* Extended Memory Indirect Data */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/E1000_SRWR" data-ref="_M/E1000_SRWR">E1000_SRWR</dfn>		0x12018  /* Shadow Ram Write Register - RW */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLMNGCTL" data-ref="_M/E1000_I210_FLMNGCTL">E1000_I210_FLMNGCTL</dfn>	0x12038</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLMNGDATA" data-ref="_M/E1000_I210_FLMNGDATA">E1000_I210_FLMNGDATA</dfn>	0x1203C</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLMNGCNT" data-ref="_M/E1000_I210_FLMNGCNT">E1000_I210_FLMNGCNT</dfn>	0x12040</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLSWCTL" data-ref="_M/E1000_I210_FLSWCTL">E1000_I210_FLSWCTL</dfn>	0x12048</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLSWDATA" data-ref="_M/E1000_I210_FLSWDATA">E1000_I210_FLSWDATA</dfn>	0x1204C</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLSWCNT" data-ref="_M/E1000_I210_FLSWCNT">E1000_I210_FLSWCNT</dfn>	0x12050</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLA" data-ref="_M/E1000_I210_FLA">E1000_I210_FLA</dfn>		0x1201C</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/E1000_INVM_DATA_REG" data-ref="_M/E1000_INVM_DATA_REG">E1000_INVM_DATA_REG</dfn>(_n)	(0x12120 + 4*(_n))</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/E1000_INVM_SIZE" data-ref="_M/E1000_INVM_SIZE">E1000_INVM_SIZE</dfn>		64 /* Number of INVM Data Registers */</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i>/* QAV Tx mode control register */</i></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_TQAVCTRL" data-ref="_M/E1000_I210_TQAVCTRL">E1000_I210_TQAVCTRL</dfn>	0x3570</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/* QAV Tx mode control register bitfields masks */</i></td></tr>
<tr><th id="188">188</th><td><i>/* QAV enable */</i></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCTRL_MODE" data-ref="_M/E1000_TQAVCTRL_MODE">E1000_TQAVCTRL_MODE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="190">190</th><td><i>/* Fetching arbitration type */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCTRL_FETCH_ARB" data-ref="_M/E1000_TQAVCTRL_FETCH_ARB">E1000_TQAVCTRL_FETCH_ARB</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="192">192</th><td><i>/* Fetching timer enable */</i></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCTRL_FETCH_TIMER_ENABLE" data-ref="_M/E1000_TQAVCTRL_FETCH_TIMER_ENABLE">E1000_TQAVCTRL_FETCH_TIMER_ENABLE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="194">194</th><td><i>/* Launch arbitration type */</i></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCTRL_LAUNCH_ARB" data-ref="_M/E1000_TQAVCTRL_LAUNCH_ARB">E1000_TQAVCTRL_LAUNCH_ARB</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="196">196</th><td><i>/* Launch timer enable */</i></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCTRL_LAUNCH_TIMER_ENABLE" data-ref="_M/E1000_TQAVCTRL_LAUNCH_TIMER_ENABLE">E1000_TQAVCTRL_LAUNCH_TIMER_ENABLE</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="198">198</th><td><i>/* SP waits for SR enable */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCTRL_SP_WAIT_SR" data-ref="_M/E1000_TQAVCTRL_SP_WAIT_SR">E1000_TQAVCTRL_SP_WAIT_SR</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="200">200</th><td><i>/* Fetching timer correction */</i></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCTRL_FETCH_TIMER_DELTA_OFFSET" data-ref="_M/E1000_TQAVCTRL_FETCH_TIMER_DELTA_OFFSET">E1000_TQAVCTRL_FETCH_TIMER_DELTA_OFFSET</dfn>	16</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCTRL_FETCH_TIMER_DELTA" data-ref="_M/E1000_TQAVCTRL_FETCH_TIMER_DELTA">E1000_TQAVCTRL_FETCH_TIMER_DELTA</dfn>	\</u></td></tr>
<tr><th id="203">203</th><td><u>			(0xFFFF &lt;&lt; E1000_TQAVCTRL_FETCH_TIMER_DELTA_OFFSET)</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* High credit registers where _n can be 0 or 1. */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_TQAVHC" data-ref="_M/E1000_I210_TQAVHC">E1000_I210_TQAVHC</dfn>(_n)			(0x300C + 0x40 * (_n))</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/* Queues fetch arbitration priority control register */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_TQAVARBCTRL" data-ref="_M/E1000_I210_TQAVARBCTRL">E1000_I210_TQAVARBCTRL</dfn>			0x3574</u></td></tr>
<tr><th id="210">210</th><td><i>/* Queues priority masks where _n and _p can be 0-3. */</i></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVARBCTRL_QUEUE_PRI" data-ref="_M/E1000_TQAVARBCTRL_QUEUE_PRI">E1000_TQAVARBCTRL_QUEUE_PRI</dfn>(_n, _p)	((_p) &lt;&lt; (2 * (_n)))</u></td></tr>
<tr><th id="212">212</th><td><i>/* QAV Tx mode control registers where _n can be 0 or 1. */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_TQAVCC" data-ref="_M/E1000_I210_TQAVCC">E1000_I210_TQAVCC</dfn>(_n)			(0x3004 + 0x40 * (_n))</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/* QAV Tx mode control register bitfields masks */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCC_IDLE_SLOPE" data-ref="_M/E1000_TQAVCC_IDLE_SLOPE">E1000_TQAVCC_IDLE_SLOPE</dfn>		0xFFFF /* Idle slope */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCC_KEEP_CREDITS" data-ref="_M/E1000_TQAVCC_KEEP_CREDITS">E1000_TQAVCC_KEEP_CREDITS</dfn>	(1 &lt;&lt; 30) /* Keep credits opt enable */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E1000_TQAVCC_QUEUE_MODE" data-ref="_M/E1000_TQAVCC_QUEUE_MODE">E1000_TQAVCC_QUEUE_MODE</dfn>		(1 &lt;&lt; 31) /* SP vs. SR Tx mode */</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i>/* Good transmitted packets counter registers */</i></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/E1000_PQGPTC" data-ref="_M/E1000_PQGPTC">E1000_PQGPTC</dfn>(_n)		(0x010014 + (0x100 * (_n)))</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* Queues packet buffer size masks where _n can be 0-3 and _s 0-63 [kB] */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_TXPBS_SIZE" data-ref="_M/E1000_I210_TXPBS_SIZE">E1000_I210_TXPBS_SIZE</dfn>(_n, _s)	((_s) &lt;&lt; (6 * (_n)))</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/E1000_MMDAC" data-ref="_M/E1000_MMDAC">E1000_MMDAC</dfn>			13 /* MMD Access Control */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/E1000_MMDAAD" data-ref="_M/E1000_MMDAAD">E1000_MMDAAD</dfn>			14 /* MMD Access Address/Data */</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* Convenience macros</i></td></tr>
<tr><th id="230">230</th><td><i> *</i></td></tr>
<tr><th id="231">231</th><td><i> * Note: "_n" is the queue number of the register to be written to.</i></td></tr>
<tr><th id="232">232</th><td><i> *</i></td></tr>
<tr><th id="233">233</th><td><i> * Example usage:</i></td></tr>
<tr><th id="234">234</th><td><i> * E1000_RDBAL_REG(current_rx_queue)</i></td></tr>
<tr><th id="235">235</th><td><i> */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL" data-ref="_M/E1000_RDBAL">E1000_RDBAL</dfn>(_n)	((_n) &lt; 4 ? (0x02800 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="237">237</th><td><u>			 (0x0C000 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH" data-ref="_M/E1000_RDBAH">E1000_RDBAH</dfn>(_n)	((_n) &lt; 4 ? (0x02804 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="239">239</th><td><u>			 (0x0C004 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN" data-ref="_M/E1000_RDLEN">E1000_RDLEN</dfn>(_n)	((_n) &lt; 4 ? (0x02808 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="241">241</th><td><u>			 (0x0C008 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL" data-ref="_M/E1000_SRRCTL">E1000_SRRCTL</dfn>(_n)	((_n) &lt; 4 ? (0x0280C + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="243">243</th><td><u>				 (0x0C00C + ((_n) * 0x40)))</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH" data-ref="_M/E1000_RDH">E1000_RDH</dfn>(_n)	((_n) &lt; 4 ? (0x02810 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="245">245</th><td><u>			 (0x0C010 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCTL" data-ref="_M/E1000_RXCTL">E1000_RXCTL</dfn>(_n)	((_n) &lt; 4 ? (0x02814 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="247">247</th><td><u>			 (0x0C014 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL" data-ref="_M/E1000_DCA_RXCTRL">E1000_DCA_RXCTRL</dfn>(_n)	E1000_RXCTL(_n)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT" data-ref="_M/E1000_RDT">E1000_RDT</dfn>(_n)	((_n) &lt; 4 ? (0x02818 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="250">250</th><td><u>			 (0x0C018 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL" data-ref="_M/E1000_RXDCTL">E1000_RXDCTL</dfn>(_n)	((_n) &lt; 4 ? (0x02828 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="252">252</th><td><u>				 (0x0C028 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/E1000_RQDPC" data-ref="_M/E1000_RQDPC">E1000_RQDPC</dfn>(_n)	((_n) &lt; 4 ? (0x02830 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="254">254</th><td><u>			 (0x0C030 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAL" data-ref="_M/E1000_TDBAL">E1000_TDBAL</dfn>(_n)	((_n) &lt; 4 ? (0x03800 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="256">256</th><td><u>			 (0x0E000 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAH" data-ref="_M/E1000_TDBAH">E1000_TDBAH</dfn>(_n)	((_n) &lt; 4 ? (0x03804 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="258">258</th><td><u>			 (0x0E004 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/E1000_TDLEN" data-ref="_M/E1000_TDLEN">E1000_TDLEN</dfn>(_n)	((_n) &lt; 4 ? (0x03808 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="260">260</th><td><u>			 (0x0E008 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/E1000_TDH" data-ref="_M/E1000_TDH">E1000_TDH</dfn>(_n)	((_n) &lt; 4 ? (0x03810 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="262">262</th><td><u>			 (0x0E010 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCTL" data-ref="_M/E1000_TXCTL">E1000_TXCTL</dfn>(_n)	((_n) &lt; 4 ? (0x03814 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="264">264</th><td><u>			 (0x0E014 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL" data-ref="_M/E1000_DCA_TXCTRL">E1000_DCA_TXCTRL</dfn>(_n) E1000_TXCTL(_n)</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/E1000_TDT" data-ref="_M/E1000_TDT">E1000_TDT</dfn>(_n)	((_n) &lt; 4 ? (0x03818 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="267">267</th><td><u>			 (0x0E018 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL" data-ref="_M/E1000_TXDCTL">E1000_TXDCTL</dfn>(_n)	((_n) &lt; 4 ? (0x03828 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="269">269</th><td><u>				 (0x0E028 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/E1000_TDWBAL" data-ref="_M/E1000_TDWBAL">E1000_TDWBAL</dfn>(_n)	((_n) &lt; 4 ? (0x03838 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="271">271</th><td><u>				 (0x0E038 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/E1000_TDWBAH" data-ref="_M/E1000_TDWBAH">E1000_TDWBAH</dfn>(_n)	((_n) &lt; 4 ? (0x0383C + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="273">273</th><td><u>				 (0x0E03C + ((_n) * 0x40)))</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC" data-ref="_M/E1000_TARC">E1000_TARC</dfn>(_n)		(0x03840 + ((_n) * 0x100))</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/E1000_RSRPD" data-ref="_M/E1000_RSRPD">E1000_RSRPD</dfn>		0x02C00  /* Rx Small Packet Detect - RW */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E1000_RAID" data-ref="_M/E1000_RAID">E1000_RAID</dfn>		0x02C08  /* Receive Ack Interrupt Delay - RW */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDMAC" data-ref="_M/E1000_TXDMAC">E1000_TXDMAC</dfn>		0x03000  /* Tx DMA Control - RW */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E1000_KABGTXD" data-ref="_M/E1000_KABGTXD">E1000_KABGTXD</dfn>		0x03004  /* AFE Band Gap Transmit Ref Data */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRTYPE" data-ref="_M/E1000_PSRTYPE">E1000_PSRTYPE</dfn>(_i)	(0x05480 + ((_i) * 4))</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/E1000_RAL" data-ref="_M/E1000_RAL">E1000_RAL</dfn>(_i)		(((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</u></td></tr>
<tr><th id="281">281</th><td><u>				 (0x054E0 + ((_i - 16) * 8)))</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH" data-ref="_M/E1000_RAH">E1000_RAH</dfn>(_i)		(((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</u></td></tr>
<tr><th id="283">283</th><td><u>				 (0x054E4 + ((_i - 16) * 8)))</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/E1000_SHRAL" data-ref="_M/E1000_SHRAL">E1000_SHRAL</dfn>(_i)		(0x05438 + ((_i) * 8))</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/E1000_SHRAH" data-ref="_M/E1000_SHRAH">E1000_SHRAH</dfn>(_i)		(0x0543C + ((_i) * 8))</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/E1000_IP4AT_REG" data-ref="_M/E1000_IP4AT_REG">E1000_IP4AT_REG</dfn>(_i)	(0x05840 + ((_i) * 8))</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/E1000_IP6AT_REG" data-ref="_M/E1000_IP6AT_REG">E1000_IP6AT_REG</dfn>(_i)	(0x05880 + ((_i) * 4))</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPM_REG" data-ref="_M/E1000_WUPM_REG">E1000_WUPM_REG</dfn>(_i)	(0x05A00 + ((_i) * 4))</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/E1000_FFMT_REG" data-ref="_M/E1000_FFMT_REG">E1000_FFMT_REG</dfn>(_i)	(0x09000 + ((_i) * 8))</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/E1000_FFVT_REG" data-ref="_M/E1000_FFVT_REG">E1000_FFVT_REG</dfn>(_i)	(0x09800 + ((_i) * 8))</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT_REG" data-ref="_M/E1000_FFLT_REG">E1000_FFLT_REG</dfn>(_i)	(0x05F00 + ((_i) * 8))</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/E1000_PBSLAC" data-ref="_M/E1000_PBSLAC">E1000_PBSLAC</dfn>		0x03100  /* Pkt Buffer Slave Access Control */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/E1000_PBSLAD" data-ref="_M/E1000_PBSLAD">E1000_PBSLAD</dfn>(_n)	(0x03110 + (0x4 * (_n)))  /* Pkt Buffer DWORD */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/E1000_TXPBS" data-ref="_M/E1000_TXPBS">E1000_TXPBS</dfn>		0x03404  /* Tx Packet Buffer Size - RW */</u></td></tr>
<tr><th id="295">295</th><td><i>/* Same as TXPBS, renamed for newer Si - RW */</i></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/E1000_ITPBS" data-ref="_M/E1000_ITPBS">E1000_ITPBS</dfn>		0x03404</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFH" data-ref="_M/E1000_TDFH">E1000_TDFH</dfn>		0x03410  /* Tx Data FIFO Head - RW */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFT" data-ref="_M/E1000_TDFT">E1000_TDFT</dfn>		0x03418  /* Tx Data FIFO Tail - RW */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFHS" data-ref="_M/E1000_TDFHS">E1000_TDFHS</dfn>		0x03420  /* Tx Data FIFO Head Saved - RW */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFTS" data-ref="_M/E1000_TDFTS">E1000_TDFTS</dfn>		0x03428  /* Tx Data FIFO Tail Saved - RW */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFPC" data-ref="_M/E1000_TDFPC">E1000_TDFPC</dfn>		0x03430  /* Tx Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/E1000_TDPUMB" data-ref="_M/E1000_TDPUMB">E1000_TDPUMB</dfn>		0x0357C  /* DMA Tx Desc uC Mail Box - RW */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/E1000_TDPUAD" data-ref="_M/E1000_TDPUAD">E1000_TDPUAD</dfn>		0x03580  /* DMA Tx Desc uC Addr Command - RW */</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/E1000_TDPUWD" data-ref="_M/E1000_TDPUWD">E1000_TDPUWD</dfn>		0x03584  /* DMA Tx Desc uC Data Write - RW */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/E1000_TDPURD" data-ref="_M/E1000_TDPURD">E1000_TDPURD</dfn>		0x03588  /* DMA Tx Desc uC Data  Read  - RW */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/E1000_TDPUCTL" data-ref="_M/E1000_TDPUCTL">E1000_TDPUCTL</dfn>		0x0358C  /* DMA Tx Desc uC Control - RW */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL" data-ref="_M/E1000_DTXCTL">E1000_DTXCTL</dfn>		0x03590  /* DMA Tx Control - RW */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXTCPFLGL" data-ref="_M/E1000_DTXTCPFLGL">E1000_DTXTCPFLGL</dfn>	0x0359C /* DMA Tx Control flag low - RW */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXTCPFLGH" data-ref="_M/E1000_DTXTCPFLGH">E1000_DTXTCPFLGH</dfn>	0x035A0 /* DMA Tx Control flag high - RW */</u></td></tr>
<tr><th id="310">310</th><td><i>/* DMA Tx Max Total Allow Size Reqs - RW */</i></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXMXSZRQ" data-ref="_M/E1000_DTXMXSZRQ">E1000_DTXMXSZRQ</dfn>		0x03540</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/E1000_TIDV" data-ref="_M/E1000_TIDV">E1000_TIDV</dfn>	0x03820  /* Tx Interrupt Delay Value - RW */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/E1000_TADV" data-ref="_M/E1000_TADV">E1000_TADV</dfn>	0x0382C  /* Tx Interrupt Absolute Delay Val - RW */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/E1000_TSPMT" data-ref="_M/E1000_TSPMT">E1000_TSPMT</dfn>	0x03830  /* TCP Segmentation PAD &amp; Min Threshold - RW */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/E1000_CRCERRS" data-ref="_M/E1000_CRCERRS">E1000_CRCERRS</dfn>	0x04000  /* CRC Error Count - R/clr */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E1000_ALGNERRC" data-ref="_M/E1000_ALGNERRC">E1000_ALGNERRC</dfn>	0x04004  /* Alignment Error Count - R/clr */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/E1000_SYMERRS" data-ref="_M/E1000_SYMERRS">E1000_SYMERRS</dfn>	0x04008  /* Symbol Error Count - R/clr */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/E1000_RXERRC" data-ref="_M/E1000_RXERRC">E1000_RXERRC</dfn>	0x0400C  /* Receive Error Count - R/clr */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E1000_MPC" data-ref="_M/E1000_MPC">E1000_MPC</dfn>	0x04010  /* Missed Packet Count - R/clr */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/E1000_SCC" data-ref="_M/E1000_SCC">E1000_SCC</dfn>	0x04014  /* Single Collision Count - R/clr */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/E1000_ECOL" data-ref="_M/E1000_ECOL">E1000_ECOL</dfn>	0x04018  /* Excessive Collision Count - R/clr */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/E1000_MCC" data-ref="_M/E1000_MCC">E1000_MCC</dfn>	0x0401C  /* Multiple Collision Count - R/clr */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/E1000_LATECOL" data-ref="_M/E1000_LATECOL">E1000_LATECOL</dfn>	0x04020  /* Late Collision Count - R/clr */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E1000_COLC" data-ref="_M/E1000_COLC">E1000_COLC</dfn>	0x04028  /* Collision Count - R/clr */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E1000_DC" data-ref="_M/E1000_DC">E1000_DC</dfn>	0x04030  /* Defer Count - R/clr */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/E1000_TNCRS" data-ref="_M/E1000_TNCRS">E1000_TNCRS</dfn>	0x04034  /* Tx-No CRS - R/clr */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/E1000_SEC" data-ref="_M/E1000_SEC">E1000_SEC</dfn>	0x04038  /* Sequence Error Count - R/clr */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/E1000_CEXTERR" data-ref="_M/E1000_CEXTERR">E1000_CEXTERR</dfn>	0x0403C  /* Carrier Extension Error Count - R/clr */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/E1000_RLEC" data-ref="_M/E1000_RLEC">E1000_RLEC</dfn>	0x04040  /* Receive Length Error Count - R/clr */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E1000_XONRXC" data-ref="_M/E1000_XONRXC">E1000_XONRXC</dfn>	0x04048  /* XON Rx Count - R/clr */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E1000_XONTXC" data-ref="_M/E1000_XONTXC">E1000_XONTXC</dfn>	0x0404C  /* XON Tx Count - R/clr */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFRXC" data-ref="_M/E1000_XOFFRXC">E1000_XOFFRXC</dfn>	0x04050  /* XOFF Rx Count - R/clr */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFTXC" data-ref="_M/E1000_XOFFTXC">E1000_XOFFTXC</dfn>	0x04054  /* XOFF Tx Count - R/clr */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRUC" data-ref="_M/E1000_FCRUC">E1000_FCRUC</dfn>	0x04058  /* Flow Control Rx Unsupported Count- R/clr */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC64" data-ref="_M/E1000_PRC64">E1000_PRC64</dfn>	0x0405C  /* Packets Rx (64 bytes) - R/clr */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC127" data-ref="_M/E1000_PRC127">E1000_PRC127</dfn>	0x04060  /* Packets Rx (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC255" data-ref="_M/E1000_PRC255">E1000_PRC255</dfn>	0x04064  /* Packets Rx (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC511" data-ref="_M/E1000_PRC511">E1000_PRC511</dfn>	0x04068  /* Packets Rx (255-511 bytes) - R/clr */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1023" data-ref="_M/E1000_PRC1023">E1000_PRC1023</dfn>	0x0406C  /* Packets Rx (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1522" data-ref="_M/E1000_PRC1522">E1000_PRC1522</dfn>	0x04070  /* Packets Rx (1024-1522 bytes) - R/clr */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/E1000_GPRC" data-ref="_M/E1000_GPRC">E1000_GPRC</dfn>	0x04074  /* Good Packets Rx Count - R/clr */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/E1000_BPRC" data-ref="_M/E1000_BPRC">E1000_BPRC</dfn>	0x04078  /* Broadcast Packets Rx Count - R/clr */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/E1000_MPRC" data-ref="_M/E1000_MPRC">E1000_MPRC</dfn>	0x0407C  /* Multicast Packets Rx Count - R/clr */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/E1000_GPTC" data-ref="_M/E1000_GPTC">E1000_GPTC</dfn>	0x04080  /* Good Packets Tx Count - R/clr */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCL" data-ref="_M/E1000_GORCL">E1000_GORCL</dfn>	0x04088  /* Good Octets Rx Count Low - R/clr */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCH" data-ref="_M/E1000_GORCH">E1000_GORCH</dfn>	0x0408C  /* Good Octets Rx Count High - R/clr */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCL" data-ref="_M/E1000_GOTCL">E1000_GOTCL</dfn>	0x04090  /* Good Octets Tx Count Low - R/clr */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCH" data-ref="_M/E1000_GOTCH">E1000_GOTCH</dfn>	0x04094  /* Good Octets Tx Count High - R/clr */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/E1000_RNBC" data-ref="_M/E1000_RNBC">E1000_RNBC</dfn>	0x040A0  /* Rx No Buffers Count - R/clr */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/E1000_RUC" data-ref="_M/E1000_RUC">E1000_RUC</dfn>	0x040A4  /* Rx Undersize Count - R/clr */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/E1000_RFC" data-ref="_M/E1000_RFC">E1000_RFC</dfn>	0x040A8  /* Rx Fragment Count - R/clr */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/E1000_ROC" data-ref="_M/E1000_ROC">E1000_ROC</dfn>	0x040AC  /* Rx Oversize Count - R/clr */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/E1000_RJC" data-ref="_M/E1000_RJC">E1000_RJC</dfn>	0x040B0  /* Rx Jabber Count - R/clr */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPRC" data-ref="_M/E1000_MGTPRC">E1000_MGTPRC</dfn>	0x040B4  /* Management Packets Rx Count - R/clr */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPDC" data-ref="_M/E1000_MGTPDC">E1000_MGTPDC</dfn>	0x040B8  /* Management Packets Dropped Count - R/clr */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPTC" data-ref="_M/E1000_MGTPTC">E1000_MGTPTC</dfn>	0x040BC  /* Management Packets Tx Count - R/clr */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/E1000_TORL" data-ref="_M/E1000_TORL">E1000_TORL</dfn>	0x040C0  /* Total Octets Rx Low - R/clr */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/E1000_TORH" data-ref="_M/E1000_TORH">E1000_TORH</dfn>	0x040C4  /* Total Octets Rx High - R/clr */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTL" data-ref="_M/E1000_TOTL">E1000_TOTL</dfn>	0x040C8  /* Total Octets Tx Low - R/clr */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTH" data-ref="_M/E1000_TOTH">E1000_TOTH</dfn>	0x040CC  /* Total Octets Tx High - R/clr */</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/E1000_TPR" data-ref="_M/E1000_TPR">E1000_TPR</dfn>	0x040D0  /* Total Packets Rx - R/clr */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/E1000_TPT" data-ref="_M/E1000_TPT">E1000_TPT</dfn>	0x040D4  /* Total Packets Tx - R/clr */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC64" data-ref="_M/E1000_PTC64">E1000_PTC64</dfn>	0x040D8  /* Packets Tx (64 bytes) - R/clr */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC127" data-ref="_M/E1000_PTC127">E1000_PTC127</dfn>	0x040DC  /* Packets Tx (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC255" data-ref="_M/E1000_PTC255">E1000_PTC255</dfn>	0x040E0  /* Packets Tx (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC511" data-ref="_M/E1000_PTC511">E1000_PTC511</dfn>	0x040E4  /* Packets Tx (256-511 bytes) - R/clr */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1023" data-ref="_M/E1000_PTC1023">E1000_PTC1023</dfn>	0x040E8  /* Packets Tx (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1522" data-ref="_M/E1000_PTC1522">E1000_PTC1522</dfn>	0x040EC  /* Packets Tx (1024-1522 Bytes) - R/clr */</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/E1000_MPTC" data-ref="_M/E1000_MPTC">E1000_MPTC</dfn>	0x040F0  /* Multicast Packets Tx Count - R/clr */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/E1000_BPTC" data-ref="_M/E1000_BPTC">E1000_BPTC</dfn>	0x040F4  /* Broadcast Packets Tx Count - R/clr */</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTC" data-ref="_M/E1000_TSCTC">E1000_TSCTC</dfn>	0x040F8  /* TCP Segmentation Context Tx - R/clr */</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTFC" data-ref="_M/E1000_TSCTFC">E1000_TSCTFC</dfn>	0x040FC  /* TCP Segmentation Context Tx Fail - R/clr */</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/E1000_IAC" data-ref="_M/E1000_IAC">E1000_IAC</dfn>	0x04100  /* Interrupt Assertion Count */</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXPTC" data-ref="_M/E1000_ICRXPTC">E1000_ICRXPTC</dfn>	0x04104  /* Interrupt Cause Rx Pkt Timer Expire Count */</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXATC" data-ref="_M/E1000_ICRXATC">E1000_ICRXATC</dfn>	0x04108  /* Interrupt Cause Rx Abs Timer Expire Count */</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXPTC" data-ref="_M/E1000_ICTXPTC">E1000_ICTXPTC</dfn>	0x0410C  /* Interrupt Cause Tx Pkt Timer Expire Count */</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXATC" data-ref="_M/E1000_ICTXATC">E1000_ICTXATC</dfn>	0x04110  /* Interrupt Cause Tx Abs Timer Expire Count */</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQEC" data-ref="_M/E1000_ICTXQEC">E1000_ICTXQEC</dfn>	0x04118  /* Interrupt Cause Tx Queue Empty Count */</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQMTC" data-ref="_M/E1000_ICTXQMTC">E1000_ICTXQMTC</dfn>	0x0411C  /* Interrupt Cause Tx Queue Min Thresh Count */</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXDMTC" data-ref="_M/E1000_ICRXDMTC">E1000_ICRXDMTC</dfn>	0x04120  /* Interrupt Cause Rx Desc Min Thresh Count */</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXOC" data-ref="_M/E1000_ICRXOC">E1000_ICRXOC</dfn>	0x04124  /* Interrupt Cause Receiver Overrun Count */</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/E1000_CRC_OFFSET" data-ref="_M/E1000_CRC_OFFSET">E1000_CRC_OFFSET</dfn>	0x05F50  /* CRC Offset register */</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/E1000_VFGPRC" data-ref="_M/E1000_VFGPRC">E1000_VFGPRC</dfn>	0x00F10</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/E1000_VFGORC" data-ref="_M/E1000_VFGORC">E1000_VFGORC</dfn>	0x00F18</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/E1000_VFMPRC" data-ref="_M/E1000_VFMPRC">E1000_VFMPRC</dfn>	0x00F3C</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/E1000_VFGPTC" data-ref="_M/E1000_VFGPTC">E1000_VFGPTC</dfn>	0x00F14</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/E1000_VFGOTC" data-ref="_M/E1000_VFGOTC">E1000_VFGOTC</dfn>	0x00F34</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/E1000_VFGOTLBC" data-ref="_M/E1000_VFGOTLBC">E1000_VFGOTLBC</dfn>	0x00F50</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/E1000_VFGPTLBC" data-ref="_M/E1000_VFGPTLBC">E1000_VFGPTLBC</dfn>	0x00F44</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/E1000_VFGORLBC" data-ref="_M/E1000_VFGORLBC">E1000_VFGORLBC</dfn>	0x00F48</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/E1000_VFGPRLBC" data-ref="_M/E1000_VFGPRLBC">E1000_VFGPRLBC</dfn>	0x00F40</u></td></tr>
<tr><th id="393">393</th><td><i>/* Virtualization statistical counters */</i></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFGPRC" data-ref="_M/E1000_PFVFGPRC">E1000_PFVFGPRC</dfn>(_n)	(0x010010 + (0x100 * (_n)))</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFGPTC" data-ref="_M/E1000_PFVFGPTC">E1000_PFVFGPTC</dfn>(_n)	(0x010014 + (0x100 * (_n)))</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFGORC" data-ref="_M/E1000_PFVFGORC">E1000_PFVFGORC</dfn>(_n)	(0x010018 + (0x100 * (_n)))</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFGOTC" data-ref="_M/E1000_PFVFGOTC">E1000_PFVFGOTC</dfn>(_n)	(0x010034 + (0x100 * (_n)))</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFMPRC" data-ref="_M/E1000_PFVFMPRC">E1000_PFVFMPRC</dfn>(_n)	(0x010038 + (0x100 * (_n)))</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFGPRLBC" data-ref="_M/E1000_PFVFGPRLBC">E1000_PFVFGPRLBC</dfn>(_n)	(0x010040 + (0x100 * (_n)))</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFGPTLBC" data-ref="_M/E1000_PFVFGPTLBC">E1000_PFVFGPTLBC</dfn>(_n)	(0x010044 + (0x100 * (_n)))</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFGORLBC" data-ref="_M/E1000_PFVFGORLBC">E1000_PFVFGORLBC</dfn>(_n)	(0x010048 + (0x100 * (_n)))</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/E1000_PFVFGOTLBC" data-ref="_M/E1000_PFVFGOTLBC">E1000_PFVFGOTLBC</dfn>(_n)	(0x010050 + (0x100 * (_n)))</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i>/* LinkSec */</i></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXUT" data-ref="_M/E1000_LSECTXUT">E1000_LSECTXUT</dfn>		0x04300  /* Tx Untagged Pkt Cnt */</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXPKTE" data-ref="_M/E1000_LSECTXPKTE">E1000_LSECTXPKTE</dfn>	0x04304  /* Encrypted Tx Pkts Cnt */</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXPKTP" data-ref="_M/E1000_LSECTXPKTP">E1000_LSECTXPKTP</dfn>	0x04308  /* Protected Tx Pkt Cnt */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXOCTE" data-ref="_M/E1000_LSECTXOCTE">E1000_LSECTXOCTE</dfn>	0x0430C  /* Encrypted Tx Octets Cnt */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXOCTP" data-ref="_M/E1000_LSECTXOCTP">E1000_LSECTXOCTP</dfn>	0x04310  /* Protected Tx Octets Cnt */</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXUT" data-ref="_M/E1000_LSECRXUT">E1000_LSECRXUT</dfn>		0x04314  /* Untagged non-Strict Rx Pkt Cnt */</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXOCTD" data-ref="_M/E1000_LSECRXOCTD">E1000_LSECRXOCTD</dfn>	0x0431C  /* Rx Octets Decrypted Count */</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXOCTV" data-ref="_M/E1000_LSECRXOCTV">E1000_LSECRXOCTV</dfn>	0x04320  /* Rx Octets Validated */</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXBAD" data-ref="_M/E1000_LSECRXBAD">E1000_LSECRXBAD</dfn>		0x04324  /* Rx Bad Tag */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXNOSCI" data-ref="_M/E1000_LSECRXNOSCI">E1000_LSECRXNOSCI</dfn>	0x04328  /* Rx Packet No SCI Count */</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXUNSCI" data-ref="_M/E1000_LSECRXUNSCI">E1000_LSECRXUNSCI</dfn>	0x0432C  /* Rx Packet Unknown SCI Count */</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXUNCH" data-ref="_M/E1000_LSECRXUNCH">E1000_LSECRXUNCH</dfn>	0x04330  /* Rx Unchecked Packets Count */</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXDELAY" data-ref="_M/E1000_LSECRXDELAY">E1000_LSECRXDELAY</dfn>	0x04340  /* Rx Delayed Packet Count */</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXLATE" data-ref="_M/E1000_LSECRXLATE">E1000_LSECRXLATE</dfn>	0x04350  /* Rx Late Packets Count */</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXOK" data-ref="_M/E1000_LSECRXOK">E1000_LSECRXOK</dfn>(_n)	(0x04360 + (0x04 * (_n))) /* Rx Pkt OK Cnt */</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXINV" data-ref="_M/E1000_LSECRXINV">E1000_LSECRXINV</dfn>(_n)	(0x04380 + (0x04 * (_n))) /* Rx Invalid Cnt */</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXNV" data-ref="_M/E1000_LSECRXNV">E1000_LSECRXNV</dfn>(_n)	(0x043A0 + (0x04 * (_n))) /* Rx Not Valid Cnt */</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXUNSA" data-ref="_M/E1000_LSECRXUNSA">E1000_LSECRXUNSA</dfn>	0x043C0  /* Rx Unused SA Count */</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXNUSA" data-ref="_M/E1000_LSECRXNUSA">E1000_LSECRXNUSA</dfn>	0x043D0  /* Rx Not Using SA Count */</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCAP" data-ref="_M/E1000_LSECTXCAP">E1000_LSECTXCAP</dfn>		0x0B000  /* Tx Capabilities Register - RO */</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCAP" data-ref="_M/E1000_LSECRXCAP">E1000_LSECRXCAP</dfn>		0x0B300  /* Rx Capabilities Register - RO */</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCTRL" data-ref="_M/E1000_LSECTXCTRL">E1000_LSECTXCTRL</dfn>	0x0B004  /* Tx Control - RW */</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL" data-ref="_M/E1000_LSECRXCTRL">E1000_LSECRXCTRL</dfn>	0x0B304  /* Rx Control - RW */</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXSCL" data-ref="_M/E1000_LSECTXSCL">E1000_LSECTXSCL</dfn>		0x0B008  /* Tx SCI Low - RW */</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXSCH" data-ref="_M/E1000_LSECTXSCH">E1000_LSECTXSCH</dfn>		0x0B00C  /* Tx SCI High - RW */</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXSA" data-ref="_M/E1000_LSECTXSA">E1000_LSECTXSA</dfn>		0x0B010  /* Tx SA0 - RW */</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXPN0" data-ref="_M/E1000_LSECTXPN0">E1000_LSECTXPN0</dfn>		0x0B018  /* Tx SA PN 0 - RW */</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXPN1" data-ref="_M/E1000_LSECTXPN1">E1000_LSECTXPN1</dfn>		0x0B01C  /* Tx SA PN 1 - RW */</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXSCL" data-ref="_M/E1000_LSECRXSCL">E1000_LSECRXSCL</dfn>		0x0B3D0  /* Rx SCI Low - RW */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXSCH" data-ref="_M/E1000_LSECRXSCH">E1000_LSECRXSCH</dfn>		0x0B3E0  /* Rx SCI High - RW */</u></td></tr>
<tr><th id="435">435</th><td><i>/* LinkSec Tx 128-bit Key 0 - WO */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXKEY0" data-ref="_M/E1000_LSECTXKEY0">E1000_LSECTXKEY0</dfn>(_n)	(0x0B020 + (0x04 * (_n)))</u></td></tr>
<tr><th id="437">437</th><td><i>/* LinkSec Tx 128-bit Key 1 - WO */</i></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXKEY1" data-ref="_M/E1000_LSECTXKEY1">E1000_LSECTXKEY1</dfn>(_n)	(0x0B030 + (0x04 * (_n)))</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXSA" data-ref="_M/E1000_LSECRXSA">E1000_LSECRXSA</dfn>(_n)	(0x0B310 + (0x04 * (_n))) /* Rx SAs - RW */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXPN" data-ref="_M/E1000_LSECRXPN">E1000_LSECRXPN</dfn>(_n)	(0x0B330 + (0x04 * (_n))) /* Rx SAs - RW */</u></td></tr>
<tr><th id="441">441</th><td><i>/* LinkSec Rx Keys  - where _n is the SA no. and _m the 4 dwords of the 128 bit</i></td></tr>
<tr><th id="442">442</th><td><i> * key - RW.</i></td></tr>
<tr><th id="443">443</th><td><i> */</i></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXKEY" data-ref="_M/E1000_LSECRXKEY">E1000_LSECRXKEY</dfn>(_n, _m)	(0x0B350 + (0x10 * (_n)) + (0x04 * (_m)))</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/E1000_SSVPC" data-ref="_M/E1000_SSVPC">E1000_SSVPC</dfn>		0x041A0 /* Switch Security Violation Pkt Cnt */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSCTRL" data-ref="_M/E1000_IPSCTRL">E1000_IPSCTRL</dfn>		0xB430  /* IpSec Control Register */</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSRXCMD" data-ref="_M/E1000_IPSRXCMD">E1000_IPSRXCMD</dfn>		0x0B408 /* IPSec Rx Command Register - RW */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSRXIDX" data-ref="_M/E1000_IPSRXIDX">E1000_IPSRXIDX</dfn>		0x0B400 /* IPSec Rx Index - RW */</u></td></tr>
<tr><th id="450">450</th><td><i>/* IPSec Rx IPv4/v6 Address - RW */</i></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSRXIPADDR" data-ref="_M/E1000_IPSRXIPADDR">E1000_IPSRXIPADDR</dfn>(_n)	(0x0B420 + (0x04 * (_n)))</u></td></tr>
<tr><th id="452">452</th><td><i>/* IPSec Rx 128-bit Key - RW */</i></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSRXKEY" data-ref="_M/E1000_IPSRXKEY">E1000_IPSRXKEY</dfn>(_n)	(0x0B410 + (0x04 * (_n)))</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSRXSALT" data-ref="_M/E1000_IPSRXSALT">E1000_IPSRXSALT</dfn>		0x0B404  /* IPSec Rx Salt - RW */</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSRXSPI" data-ref="_M/E1000_IPSRXSPI">E1000_IPSRXSPI</dfn>		0x0B40C  /* IPSec Rx SPI - RW */</u></td></tr>
<tr><th id="456">456</th><td><i>/* IPSec Tx 128-bit Key - RW */</i></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSTXKEY" data-ref="_M/E1000_IPSTXKEY">E1000_IPSTXKEY</dfn>(_n)	(0x0B460 + (0x04 * (_n)))</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSTXSALT" data-ref="_M/E1000_IPSTXSALT">E1000_IPSTXSALT</dfn>		0x0B454  /* IPSec Tx Salt - RW */</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/E1000_IPSTXIDX" data-ref="_M/E1000_IPSTXIDX">E1000_IPSTXIDX</dfn>		0x0B450  /* IPSec Tx SA IDX - RW */</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_CFG0" data-ref="_M/E1000_PCS_CFG0">E1000_PCS_CFG0</dfn>	0x04200  /* PCS Configuration 0 - RW */</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL" data-ref="_M/E1000_PCS_LCTL">E1000_PCS_LCTL</dfn>	0x04208  /* PCS Link Control - RW */</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTAT" data-ref="_M/E1000_PCS_LSTAT">E1000_PCS_LSTAT</dfn>	0x0420C  /* PCS Link Status - RO */</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/E1000_CBTMPC" data-ref="_M/E1000_CBTMPC">E1000_CBTMPC</dfn>	0x0402C  /* Circuit Breaker Tx Packet Count */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/E1000_HTDPMC" data-ref="_M/E1000_HTDPMC">E1000_HTDPMC</dfn>	0x0403C  /* Host Transmit Discarded Packets */</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/E1000_CBRDPC" data-ref="_M/E1000_CBRDPC">E1000_CBRDPC</dfn>	0x04044  /* Circuit Breaker Rx Dropped Count */</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/E1000_CBRMPC" data-ref="_M/E1000_CBRMPC">E1000_CBRMPC</dfn>	0x040FC  /* Circuit Breaker Rx Packet Count */</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/E1000_RPTHC" data-ref="_M/E1000_RPTHC">E1000_RPTHC</dfn>	0x04104  /* Rx Packets To Host */</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/E1000_HGPTC" data-ref="_M/E1000_HGPTC">E1000_HGPTC</dfn>	0x04118  /* Host Good Packets Tx Count */</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/E1000_HTCBDPC" data-ref="_M/E1000_HTCBDPC">E1000_HTCBDPC</dfn>	0x04124  /* Host Tx Circuit Breaker Dropped Count */</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/E1000_HGORCL" data-ref="_M/E1000_HGORCL">E1000_HGORCL</dfn>	0x04128  /* Host Good Octets Received Count Low */</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/E1000_HGORCH" data-ref="_M/E1000_HGORCH">E1000_HGORCH</dfn>	0x0412C  /* Host Good Octets Received Count High */</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/E1000_HGOTCL" data-ref="_M/E1000_HGOTCL">E1000_HGOTCL</dfn>	0x04130  /* Host Good Octets Transmit Count Low */</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/E1000_HGOTCH" data-ref="_M/E1000_HGOTCH">E1000_HGOTCH</dfn>	0x04134  /* Host Good Octets Transmit Count High */</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/E1000_LENERRS" data-ref="_M/E1000_LENERRS">E1000_LENERRS</dfn>	0x04138  /* Length Errors Count */</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/E1000_SCVPC" data-ref="_M/E1000_SCVPC">E1000_SCVPC</dfn>	0x04228  /* SerDes/SGMII Code Violation Pkt Count */</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/E1000_HRMPC" data-ref="_M/E1000_HRMPC">E1000_HRMPC</dfn>	0x0A018  /* Header Redirection Missed Packet Count */</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_ANADV" data-ref="_M/E1000_PCS_ANADV">E1000_PCS_ANADV</dfn>	0x04218  /* AN advertisement - RW */</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LPAB" data-ref="_M/E1000_PCS_LPAB">E1000_PCS_LPAB</dfn>	0x0421C  /* Link Partner Ability - RW */</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_NPTX" data-ref="_M/E1000_PCS_NPTX">E1000_PCS_NPTX</dfn>	0x04220  /* AN Next Page Transmit - RW */</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LPABNP" data-ref="_M/E1000_PCS_LPABNP">E1000_PCS_LPABNP</dfn>	0x04224 /* Link Partner Ability Next Pg - RW */</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM" data-ref="_M/E1000_RXCSUM">E1000_RXCSUM</dfn>	0x05000  /* Rx Checksum Control - RW */</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/E1000_RLPML" data-ref="_M/E1000_RLPML">E1000_RLPML</dfn>	0x05004  /* Rx Long Packet Max Length */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL" data-ref="_M/E1000_RFCTL">E1000_RFCTL</dfn>	0x05008  /* Receive Filter Control*/</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/E1000_MTA" data-ref="_M/E1000_MTA">E1000_MTA</dfn>	0x05200  /* Multicast Table Array - RW Array */</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/E1000_RA" data-ref="_M/E1000_RA">E1000_RA</dfn>	0x05400  /* Receive Address - RW Array */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/E1000_RA2" data-ref="_M/E1000_RA2">E1000_RA2</dfn>	0x054E0  /* 2nd half of Rx address array - RW Array */</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA" data-ref="_M/E1000_VFTA">E1000_VFTA</dfn>	0x05600  /* VLAN Filter Table Array - RW Array */</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL" data-ref="_M/E1000_VT_CTL">E1000_VT_CTL</dfn>	0x0581C  /* VMDq Control - RW */</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/E1000_CIAA" data-ref="_M/E1000_CIAA">E1000_CIAA</dfn>	0x05B88  /* Config Indirect Access Address - RW */</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/E1000_CIAD" data-ref="_M/E1000_CIAD">E1000_CIAD</dfn>	0x05B8C  /* Config Indirect Access Data - RW */</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/E1000_VFQA0" data-ref="_M/E1000_VFQA0">E1000_VFQA0</dfn>	0x0B000  /* VLAN Filter Queue Array 0 - RW Array */</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/E1000_VFQA1" data-ref="_M/E1000_VFQA1">E1000_VFQA1</dfn>	0x0B200  /* VLAN Filter Queue Array 1 - RW Array */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC" data-ref="_M/E1000_WUC">E1000_WUC</dfn>	0x05800  /* Wakeup Control - RW */</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC" data-ref="_M/E1000_WUFC">E1000_WUFC</dfn>	0x05808  /* Wakeup Filter Control - RW */</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS" data-ref="_M/E1000_WUS">E1000_WUS</dfn>	0x05810  /* Wakeup Status - RO */</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC" data-ref="_M/E1000_MANC">E1000_MANC</dfn>	0x05820  /* Management Control - RW */</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/E1000_IPAV" data-ref="_M/E1000_IPAV">E1000_IPAV</dfn>	0x05838  /* IP Address Valid - RW */</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/E1000_IP4AT" data-ref="_M/E1000_IP4AT">E1000_IP4AT</dfn>	0x05840  /* IPv4 Address Table - RW Array */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/E1000_IP6AT" data-ref="_M/E1000_IP6AT">E1000_IP6AT</dfn>	0x05880  /* IPv6 Address Table - RW Array */</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPL" data-ref="_M/E1000_WUPL">E1000_WUPL</dfn>	0x05900  /* Wakeup Packet Length - RW */</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPM" data-ref="_M/E1000_WUPM">E1000_WUPM</dfn>	0x05A00  /* Wakeup Packet Memory - RO A */</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/E1000_PBACL" data-ref="_M/E1000_PBACL">E1000_PBACL</dfn>	0x05B68  /* MSIx PBA Clear - Read/Write 1's to clear */</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT" data-ref="_M/E1000_FFLT">E1000_FFLT</dfn>	0x05F00  /* Flexible Filter Length Table - RW Array */</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/E1000_HOST_IF" data-ref="_M/E1000_HOST_IF">E1000_HOST_IF</dfn>	0x08800  /* Host Interface */</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/E1000_HIBBA" data-ref="_M/E1000_HIBBA">E1000_HIBBA</dfn>	0x8F40   /* Host Interface Buffer Base Address */</u></td></tr>
<tr><th id="506">506</th><td><i>/* Flexible Host Filter Table */</i></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/E1000_FHFT" data-ref="_M/E1000_FHFT">E1000_FHFT</dfn>(_n)	(0x09000 + ((_n) * 0x100))</u></td></tr>
<tr><th id="508">508</th><td><i>/* Ext Flexible Host Filter Table */</i></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/E1000_FHFT_EXT" data-ref="_M/E1000_FHFT_EXT">E1000_FHFT_EXT</dfn>(_n)	(0x09A00 + ((_n) * 0x100))</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA" data-ref="_M/E1000_KMRNCTRLSTA">E1000_KMRNCTRLSTA</dfn>	0x00034 /* MAC-PHY interface - RW */</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC2H" data-ref="_M/E1000_MANC2H">E1000_MANC2H</dfn>		0x05860 /* Management Control To Host - RW */</u></td></tr>
<tr><th id="514">514</th><td><i>/* Management Decision Filters */</i></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/E1000_MDEF" data-ref="_M/E1000_MDEF">E1000_MDEF</dfn>(_n)		(0x05890 + (4 * (_n)))</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/E1000_SW_FW_SYNC" data-ref="_M/E1000_SW_FW_SYNC">E1000_SW_FW_SYNC</dfn>	0x05B5C /* SW-FW Synchronization - RW */</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/E1000_CCMCTL" data-ref="_M/E1000_CCMCTL">E1000_CCMCTL</dfn>	0x05B48 /* CCM Control Register */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/E1000_GIOCTL" data-ref="_M/E1000_GIOCTL">E1000_GIOCTL</dfn>	0x05B44 /* GIO Analog Control Register */</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/E1000_SCCTL" data-ref="_M/E1000_SCCTL">E1000_SCCTL</dfn>	0x05B4C /* PCIc PLL Configuration Register */</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR" data-ref="_M/E1000_GCR">E1000_GCR</dfn>	0x05B00 /* PCI-Ex Control */</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR2" data-ref="_M/E1000_GCR2">E1000_GCR2</dfn>	0x05B64 /* PCI-Ex Control #2 */</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_1" data-ref="_M/E1000_GSCL_1">E1000_GSCL_1</dfn>	0x05B10 /* PCI-Ex Statistic Control #1 */</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_2" data-ref="_M/E1000_GSCL_2">E1000_GSCL_2</dfn>	0x05B14 /* PCI-Ex Statistic Control #2 */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_3" data-ref="_M/E1000_GSCL_3">E1000_GSCL_3</dfn>	0x05B18 /* PCI-Ex Statistic Control #3 */</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_4" data-ref="_M/E1000_GSCL_4">E1000_GSCL_4</dfn>	0x05B1C /* PCI-Ex Statistic Control #4 */</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS" data-ref="_M/E1000_FACTPS">E1000_FACTPS</dfn>	0x05B30 /* Function Active and Power State to MNG */</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM" data-ref="_M/E1000_SWSM">E1000_SWSM</dfn>	0x05B50 /* SW Semaphore */</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM" data-ref="_M/E1000_FWSM">E1000_FWSM</dfn>	0x05B54 /* FW Semaphore */</u></td></tr>
<tr><th id="529">529</th><td><i>/* Driver-only SW semaphore (not used by BOOT agents) */</i></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM2" data-ref="_M/E1000_SWSM2">E1000_SWSM2</dfn>	0x05B58</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_ID" data-ref="_M/E1000_DCA_ID">E1000_DCA_ID</dfn>	0x05B70 /* DCA Requester ID Information - RO */</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_CTRL" data-ref="_M/E1000_DCA_CTRL">E1000_DCA_CTRL</dfn>	0x05B74 /* DCA Control - RW */</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/E1000_UFUSE" data-ref="_M/E1000_UFUSE">E1000_UFUSE</dfn>	0x05B78 /* UFUSE - RO */</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT_DBG" data-ref="_M/E1000_FFLT_DBG">E1000_FFLT_DBG</dfn>	0x05F04 /* Debug Register */</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR" data-ref="_M/E1000_HICR">E1000_HICR</dfn>	0x08F00 /* Host Interface Control */</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSTS" data-ref="_M/E1000_FWSTS">E1000_FWSTS</dfn>	0x08F0C /* FW Status */</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><i>/* RSS registers */</i></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/E1000_CPUVEC" data-ref="_M/E1000_CPUVEC">E1000_CPUVEC</dfn>	0x02C10 /* CPU Vector Register - RW */</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC" data-ref="_M/E1000_MRQC">E1000_MRQC</dfn>	0x05818 /* Multiple Receive Control - RW */</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIR" data-ref="_M/E1000_IMIR">E1000_IMIR</dfn>(_i)	(0x05A80 + ((_i) * 4))  /* Immediate Interrupt */</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT" data-ref="_M/E1000_IMIREXT">E1000_IMIREXT</dfn>(_i)	(0x05AA0 + ((_i) * 4)) /* Immediate INTR Ext*/</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIRVP" data-ref="_M/E1000_IMIRVP">E1000_IMIRVP</dfn>		0x05AC0 /* Immediate INT Rx VLAN Priority -RW */</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/E1000_MSIXBM" data-ref="_M/E1000_MSIXBM">E1000_MSIXBM</dfn>(_i)	(0x01600 + ((_i) * 4)) /* MSI-X Alloc Reg -RW */</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/E1000_RETA" data-ref="_M/E1000_RETA">E1000_RETA</dfn>(_i)	(0x05C00 + ((_i) * 4)) /* Redirection Table - RW */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSRK" data-ref="_M/E1000_RSSRK">E1000_RSSRK</dfn>(_i)	(0x05C80 + ((_i) * 4)) /* RSS Random Key - RW */</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSIM" data-ref="_M/E1000_RSSIM">E1000_RSSIM</dfn>	0x05864 /* RSS Interrupt Mask */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSIR" data-ref="_M/E1000_RSSIR">E1000_RSSIR</dfn>	0x05868 /* RSS Interrupt Request */</u></td></tr>
<tr><th id="549">549</th><td><i>/* VT Registers */</i></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/E1000_SWPBS" data-ref="_M/E1000_SWPBS">E1000_SWPBS</dfn>	0x03004 /* Switch Packet Buffer Size - RW */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/E1000_MBVFICR" data-ref="_M/E1000_MBVFICR">E1000_MBVFICR</dfn>	0x00C80 /* Mailbox VF Cause - RWC */</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/E1000_MBVFIMR" data-ref="_M/E1000_MBVFIMR">E1000_MBVFIMR</dfn>	0x00C84 /* Mailbox VF int Mask - RW */</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/E1000_VFLRE" data-ref="_M/E1000_VFLRE">E1000_VFLRE</dfn>	0x00C88 /* VF Register Events - RWC */</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/E1000_VFRE" data-ref="_M/E1000_VFRE">E1000_VFRE</dfn>	0x00C8C /* VF Receive Enables */</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTE" data-ref="_M/E1000_VFTE">E1000_VFTE</dfn>	0x00C90 /* VF Transmit Enables */</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/E1000_QDE" data-ref="_M/E1000_QDE">E1000_QDE</dfn>	0x02408 /* Queue Drop Enable - RW */</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC" data-ref="_M/E1000_DTXSWC">E1000_DTXSWC</dfn>	0x03500 /* DMA Tx Switch Control - RW */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/E1000_WVBR" data-ref="_M/E1000_WVBR">E1000_WVBR</dfn>	0x03554 /* VM Wrong Behavior - RWS */</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/E1000_RPLOLR" data-ref="_M/E1000_RPLOLR">E1000_RPLOLR</dfn>	0x05AF0 /* Replication Offload - RW */</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/E1000_UTA" data-ref="_M/E1000_UTA">E1000_UTA</dfn>	0x0A000 /* Unicast Table Array - RW */</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/E1000_IOVTCL" data-ref="_M/E1000_IOVTCL">E1000_IOVTCL</dfn>	0x05BBC /* IOV Control Register */</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/E1000_VMRCTL" data-ref="_M/E1000_VMRCTL">E1000_VMRCTL</dfn>	0X05D80 /* Virtual Mirror Rule Control */</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/E1000_VMRVLAN" data-ref="_M/E1000_VMRVLAN">E1000_VMRVLAN</dfn>	0x05D90 /* Virtual Mirror Rule VLAN */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/E1000_VMRVM" data-ref="_M/E1000_VMRVM">E1000_VMRVM</dfn>	0x05DA0 /* Virtual Mirror Rule VM */</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/E1000_MDFB" data-ref="_M/E1000_MDFB">E1000_MDFB</dfn>	0x03558 /* Malicious Driver free block */</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/E1000_LVMMC" data-ref="_M/E1000_LVMMC">E1000_LVMMC</dfn>	0x03548 /* Last VM Misbehavior cause */</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSWC" data-ref="_M/E1000_TXSWC">E1000_TXSWC</dfn>	0x05ACC /* Tx Switch Control */</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/E1000_SCCRL" data-ref="_M/E1000_SCCRL">E1000_SCCRL</dfn>	0x05DB0 /* Storm Control Control */</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/E1000_BSCTRH" data-ref="_M/E1000_BSCTRH">E1000_BSCTRH</dfn>	0x05DB8 /* Broadcast Storm Control Threshold */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/E1000_MSCTRH" data-ref="_M/E1000_MSCTRH">E1000_MSCTRH</dfn>	0x05DBC /* Multicast Storm Control Threshold */</u></td></tr>
<tr><th id="571">571</th><td><i>/* These act per VF so an array friendly macro is used */</i></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/E1000_V2PMAILBOX" data-ref="_M/E1000_V2PMAILBOX">E1000_V2PMAILBOX</dfn>(_n)	(0x00C40 + (4 * (_n)))</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/E1000_P2VMAILBOX" data-ref="_M/E1000_P2VMAILBOX">E1000_P2VMAILBOX</dfn>(_n)	(0x00C00 + (4 * (_n)))</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/E1000_VMBMEM" data-ref="_M/E1000_VMBMEM">E1000_VMBMEM</dfn>(_n)	(0x00800 + (64 * (_n)))</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/E1000_VFVMBMEM" data-ref="_M/E1000_VFVMBMEM">E1000_VFVMBMEM</dfn>(_n)	(0x00800 + (_n))</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR" data-ref="_M/E1000_VMOLR">E1000_VMOLR</dfn>(_n)		(0x05AD0 + (4 * (_n)))</u></td></tr>
<tr><th id="577">577</th><td><i>/* VLAN Virtual Machine Filter - RW */</i></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF" data-ref="_M/E1000_VLVF">E1000_VLVF</dfn>(_n)		(0x05D00 + (4 * (_n)))</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/E1000_VMVIR" data-ref="_M/E1000_VMVIR">E1000_VMVIR</dfn>(_n)		(0x03700 + (4 * (_n)))</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/E1000_DVMOLR" data-ref="_M/E1000_DVMOLR">E1000_DVMOLR</dfn>(_n)	(0x0C038 + (0x40 * (_n))) /* DMA VM offload */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/E1000_VTCTRL" data-ref="_M/E1000_VTCTRL">E1000_VTCTRL</dfn>(_n)	(0x10000 + (0x100 * (_n))) /* VT Control */</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL" data-ref="_M/E1000_TSYNCRXCTL">E1000_TSYNCRXCTL</dfn>	0x0B620 /* Rx Time Sync Control register - RW */</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL" data-ref="_M/E1000_TSYNCTXCTL">E1000_TSYNCTXCTL</dfn>	0x0B614 /* Tx Time Sync Control register - RW */</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG" data-ref="_M/E1000_TSYNCRXCFG">E1000_TSYNCRXCFG</dfn>	0x05F50 /* Time Sync Rx Configuration - RW */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSTMPL" data-ref="_M/E1000_RXSTMPL">E1000_RXSTMPL</dfn>	0x0B624 /* Rx timestamp Low - RO */</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSTMPH" data-ref="_M/E1000_RXSTMPH">E1000_RXSTMPH</dfn>	0x0B628 /* Rx timestamp High - RO */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSATRL" data-ref="_M/E1000_RXSATRL">E1000_RXSATRL</dfn>	0x0B62C /* Rx timestamp attribute low - RO */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSATRH" data-ref="_M/E1000_RXSATRH">E1000_RXSATRH</dfn>	0x0B630 /* Rx timestamp attribute high - RO */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSTMPL" data-ref="_M/E1000_TXSTMPL">E1000_TXSTMPL</dfn>	0x0B618 /* Tx timestamp value Low - RO */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSTMPH" data-ref="_M/E1000_TXSTMPH">E1000_TXSTMPH</dfn>	0x0B61C /* Tx timestamp value High - RO */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIML" data-ref="_M/E1000_SYSTIML">E1000_SYSTIML</dfn>	0x0B600 /* System time register Low - RO */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIMH" data-ref="_M/E1000_SYSTIMH">E1000_SYSTIMH</dfn>	0x0B604 /* System time register High - RO */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA" data-ref="_M/E1000_TIMINCA">E1000_TIMINCA</dfn>	0x0B608 /* Increment attributes register - RW */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMADJL" data-ref="_M/E1000_TIMADJL">E1000_TIMADJL</dfn>	0x0B60C /* Time sync time adjustment offset Low - RW */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMADJH" data-ref="_M/E1000_TIMADJH">E1000_TIMADJH</dfn>	0x0B610 /* Time sync time adjustment offset High - RW */</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/E1000_TSAUXC" data-ref="_M/E1000_TSAUXC">E1000_TSAUXC</dfn>	0x0B640 /* Timesync Auxiliary Control register */</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/E1000_SYSSTMPL" data-ref="_M/E1000_SYSSTMPL">E1000_SYSSTMPL</dfn>	0x0B648 /* HH Timesync system stamp low register */</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/E1000_SYSSTMPH" data-ref="_M/E1000_SYSSTMPH">E1000_SYSSTMPH</dfn>	0x0B64C /* HH Timesync system stamp hi register */</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/E1000_PLTSTMPL" data-ref="_M/E1000_PLTSTMPL">E1000_PLTSTMPL</dfn>	0x0B640 /* HH Timesync platform stamp low register */</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/E1000_PLTSTMPH" data-ref="_M/E1000_PLTSTMPH">E1000_PLTSTMPH</dfn>	0x0B644 /* HH Timesync platform stamp hi register */</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIMR" data-ref="_M/E1000_SYSTIMR">E1000_SYSTIMR</dfn>	0x0B6F8 /* System time register Residue */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/E1000_TSICR" data-ref="_M/E1000_TSICR">E1000_TSICR</dfn>	0x0B66C /* Interrupt Cause Register */</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/E1000_TSIM" data-ref="_M/E1000_TSIM">E1000_TSIM</dfn>	0x0B674 /* Interrupt Mask Register */</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL" data-ref="_M/E1000_RXMTRL">E1000_RXMTRL</dfn>	0x0B634 /* Time sync Rx EtherType and Msg Type - RW */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/E1000_RXUDP" data-ref="_M/E1000_RXUDP">E1000_RXUDP</dfn>	0x0B638 /* Time Sync Rx UDP Port - RW */</u></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><i>/* Filtering Registers */</i></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/E1000_SAQF" data-ref="_M/E1000_SAQF">E1000_SAQF</dfn>(_n)	(0x05980 + (4 * (_n))) /* Source Address Queue Fltr */</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/E1000_DAQF" data-ref="_M/E1000_DAQF">E1000_DAQF</dfn>(_n)	(0x059A0 + (4 * (_n))) /* Dest Address Queue Fltr */</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/E1000_SPQF" data-ref="_M/E1000_SPQF">E1000_SPQF</dfn>(_n)	(0x059C0 + (4 * (_n))) /* Source Port Queue Fltr */</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF" data-ref="_M/E1000_FTQF">E1000_FTQF</dfn>(_n)	(0x059E0 + (4 * (_n))) /* 5-tuple Queue Fltr */</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF" data-ref="_M/E1000_TTQF">E1000_TTQF</dfn>(_n)	(0x059E0 + (4 * (_n))) /* 2-tuple Queue Fltr */</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/E1000_SYNQF" data-ref="_M/E1000_SYNQF">E1000_SYNQF</dfn>(_n)	(0x055FC + (4 * (_n))) /* SYN Packet Queue Fltr */</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF" data-ref="_M/E1000_ETQF">E1000_ETQF</dfn>(_n)	(0x05CB0 + (4 * (_n))) /* EType Queue Fltr */</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDCS" data-ref="_M/E1000_RTTDCS">E1000_RTTDCS</dfn>	0x3600 /* Reedtown Tx Desc plane control and status */</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTPCS" data-ref="_M/E1000_RTTPCS">E1000_RTTPCS</dfn>	0x3474 /* Reedtown Tx Packet Plane control and status */</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/E1000_RTRPCS" data-ref="_M/E1000_RTRPCS">E1000_RTRPCS</dfn>	0x2474 /* Rx packet plane control and status */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/E1000_RTRUP2TC" data-ref="_M/E1000_RTRUP2TC">E1000_RTRUP2TC</dfn>	0x05AC4 /* Rx User Priority to Traffic Class */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTUP2TC" data-ref="_M/E1000_RTTUP2TC">E1000_RTTUP2TC</dfn>	0x0418 /* Transmit User Priority to Traffic Class */</u></td></tr>
<tr><th id="621">621</th><td><i>/* Tx Desc plane TC Rate-scheduler config */</i></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDTCRC" data-ref="_M/E1000_RTTDTCRC">E1000_RTTDTCRC</dfn>(_n)	(0x3610 + ((_n) * 4))</u></td></tr>
<tr><th id="623">623</th><td><i>/* Tx Packet plane TC Rate-Scheduler Config */</i></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTPTCRC" data-ref="_M/E1000_RTTPTCRC">E1000_RTTPTCRC</dfn>(_n)	(0x3480 + ((_n) * 4))</u></td></tr>
<tr><th id="625">625</th><td><i>/* Rx Packet plane TC Rate-Scheduler Config */</i></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/E1000_RTRPTCRC" data-ref="_M/E1000_RTRPTCRC">E1000_RTRPTCRC</dfn>(_n)	(0x2480 + ((_n) * 4))</u></td></tr>
<tr><th id="627">627</th><td><i>/* Tx Desc Plane TC Rate-Scheduler Status */</i></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDTCRS" data-ref="_M/E1000_RTTDTCRS">E1000_RTTDTCRS</dfn>(_n)	(0x3630 + ((_n) * 4))</u></td></tr>
<tr><th id="629">629</th><td><i>/* Tx Desc Plane TC Rate-Scheduler MMW */</i></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDTCRM" data-ref="_M/E1000_RTTDTCRM">E1000_RTTDTCRM</dfn>(_n)	(0x3650 + ((_n) * 4))</u></td></tr>
<tr><th id="631">631</th><td><i>/* Tx Packet plane TC Rate-Scheduler Status */</i></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTPTCRS" data-ref="_M/E1000_RTTPTCRS">E1000_RTTPTCRS</dfn>(_n)	(0x34A0 + ((_n) * 4))</u></td></tr>
<tr><th id="633">633</th><td><i>/* Tx Packet plane TC Rate-scheduler MMW */</i></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTPTCRM" data-ref="_M/E1000_RTTPTCRM">E1000_RTTPTCRM</dfn>(_n)	(0x34C0 + ((_n) * 4))</u></td></tr>
<tr><th id="635">635</th><td><i>/* Rx Packet plane TC Rate-Scheduler Status */</i></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/E1000_RTRPTCRS" data-ref="_M/E1000_RTRPTCRS">E1000_RTRPTCRS</dfn>(_n)	(0x24A0 + ((_n) * 4))</u></td></tr>
<tr><th id="637">637</th><td><i>/* Rx Packet plane TC Rate-Scheduler MMW */</i></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/E1000_RTRPTCRM" data-ref="_M/E1000_RTRPTCRM">E1000_RTRPTCRM</dfn>(_n)	(0x24C0 + ((_n) * 4))</u></td></tr>
<tr><th id="639">639</th><td><i>/* Tx Desc plane VM Rate-Scheduler MMW*/</i></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDVMRM" data-ref="_M/E1000_RTTDVMRM">E1000_RTTDVMRM</dfn>(_n)	(0x3670 + ((_n) * 4))</u></td></tr>
<tr><th id="641">641</th><td><i>/* Tx BCN Rate-Scheduler MMW */</i></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRM" data-ref="_M/E1000_RTTBCNRM">E1000_RTTBCNRM</dfn>(_n)	(0x3690 + ((_n) * 4))</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDQSEL" data-ref="_M/E1000_RTTDQSEL">E1000_RTTDQSEL</dfn>	0x3604  /* Tx Desc Plane Queue Select */</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDVMRC" data-ref="_M/E1000_RTTDVMRC">E1000_RTTDVMRC</dfn>	0x3608  /* Tx Desc Plane VM Rate-Scheduler Config */</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDVMRS" data-ref="_M/E1000_RTTDVMRS">E1000_RTTDVMRS</dfn>	0x360C  /* Tx Desc Plane VM Rate-Scheduler Status */</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC" data-ref="_M/E1000_RTTBCNRC">E1000_RTTBCNRC</dfn>	0x36B0  /* Tx BCN Rate-Scheduler Config */</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRS" data-ref="_M/E1000_RTTBCNRS">E1000_RTTBCNRS</dfn>	0x36B4  /* Tx BCN Rate-Scheduler Status */</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNCR" data-ref="_M/E1000_RTTBCNCR">E1000_RTTBCNCR</dfn>	0xB200  /* Tx BCN Control Register */</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNTG" data-ref="_M/E1000_RTTBCNTG">E1000_RTTBCNTG</dfn>	0x35A4  /* Tx BCN Tagging */</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNCP" data-ref="_M/E1000_RTTBCNCP">E1000_RTTBCNCP</dfn>	0xB208  /* Tx BCN Congestion point */</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/E1000_RTRBCNCR" data-ref="_M/E1000_RTRBCNCR">E1000_RTRBCNCR</dfn>	0xB20C  /* Rx BCN Control Register */</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRD" data-ref="_M/E1000_RTTBCNRD">E1000_RTTBCNRD</dfn>	0x36B8  /* Tx BCN Rate Drift */</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/E1000_PFCTOP" data-ref="_M/E1000_PFCTOP">E1000_PFCTOP</dfn>	0x1080  /* Priority Flow Control Type and Opcode */</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNIDX" data-ref="_M/E1000_RTTBCNIDX">E1000_RTTBCNIDX</dfn>	0xB204  /* Tx BCN Congestion Point */</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNACH" data-ref="_M/E1000_RTTBCNACH">E1000_RTTBCNACH</dfn>	0x0B214 /* Tx BCN Control High */</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNACL" data-ref="_M/E1000_RTTBCNACL">E1000_RTTBCNACL</dfn>	0x0B210 /* Tx BCN Control Low */</u></td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><i>/* DMA Coalescing registers */</i></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR" data-ref="_M/E1000_DMACR">E1000_DMACR</dfn>	0x02508 /* Control Register */</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCTXTH" data-ref="_M/E1000_DMCTXTH">E1000_DMCTXTH</dfn>	0x03550 /* Transmit Threshold */</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCTLX" data-ref="_M/E1000_DMCTLX">E1000_DMCTLX</dfn>	0x02514 /* Time to Lx Request */</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCRTRH" data-ref="_M/E1000_DMCRTRH">E1000_DMCRTRH</dfn>	0x05DD0 /* Receive Packet Rate Threshold */</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCCNT" data-ref="_M/E1000_DMCCNT">E1000_DMCCNT</dfn>	0x05DD4 /* Current Rx Count */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTC" data-ref="_M/E1000_FCRTC">E1000_FCRTC</dfn>	0x02170 /* Flow Control Rx high watermark */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEMISC" data-ref="_M/E1000_PCIEMISC">E1000_PCIEMISC</dfn>	0x05BB8 /* PCIE misc config register */</u></td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><i>/* PCIe Parity Status Register */</i></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEERRSTS" data-ref="_M/E1000_PCIEERRSTS">E1000_PCIEERRSTS</dfn>	0x05BA8</u></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYS" data-ref="_M/E1000_PROXYS">E1000_PROXYS</dfn>	0x5F64 /* Proxying Status */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC" data-ref="_M/E1000_PROXYFC">E1000_PROXYFC</dfn>	0x5F60 /* Proxying Filter Control */</u></td></tr>
<tr><th id="672">672</th><td><i>/* Thermal sensor configuration and status registers */</i></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/E1000_THMJT" data-ref="_M/E1000_THMJT">E1000_THMJT</dfn>	0x08100 /* Junction Temperature */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/E1000_THLOWTC" data-ref="_M/E1000_THLOWTC">E1000_THLOWTC</dfn>	0x08104 /* Low Threshold Control */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/E1000_THMIDTC" data-ref="_M/E1000_THMIDTC">E1000_THMIDTC</dfn>	0x08108 /* Mid Threshold Control */</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/E1000_THHIGHTC" data-ref="_M/E1000_THHIGHTC">E1000_THHIGHTC</dfn>	0x0810C /* High Threshold Control */</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT" data-ref="_M/E1000_THSTAT">E1000_THSTAT</dfn>	0x08110 /* Thermal Sensor Status */</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i>/* Energy Efficient Ethernet "EEE" registers */</i></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/E1000_IPCNFG" data-ref="_M/E1000_IPCNFG">E1000_IPCNFG</dfn>	0x0E38 /* Internal PHY Configuration */</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/E1000_LTRC" data-ref="_M/E1000_LTRC">E1000_LTRC</dfn>	0x01A0 /* Latency Tolerance Reporting Control */</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER" data-ref="_M/E1000_EEER">E1000_EEER</dfn>	0x0E30 /* Energy Efficient Ethernet "EEE"*/</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_SU" data-ref="_M/E1000_EEE_SU">E1000_EEE_SU</dfn>	0x0E34 /* EEE Setup */</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/E1000_TLPIC" data-ref="_M/E1000_TLPIC">E1000_TLPIC</dfn>	0x4148 /* EEE Tx LPI Count - TLPIC */</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/E1000_RLPIC" data-ref="_M/E1000_RLPIC">E1000_RLPIC</dfn>	0x414C /* EEE Rx LPI Count - RLPIC */</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><i>/* OS2BMC Registers */</i></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/E1000_B2OSPC" data-ref="_M/E1000_B2OSPC">E1000_B2OSPC</dfn>	0x08FE0 /* BMC2OS packets sent by BMC */</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/E1000_B2OGPRC" data-ref="_M/E1000_B2OGPRC">E1000_B2OGPRC</dfn>	0x04158 /* BMC2OS packets received by host */</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/E1000_O2BGPTC" data-ref="_M/E1000_O2BGPTC">E1000_O2BGPTC</dfn>	0x08FE4 /* OS2BMC packets received by BMC */</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/E1000_O2BSPC" data-ref="_M/E1000_O2BSPC">E1000_O2BSPC</dfn>	0x0415C /* OS2BMC packets transmitted by host */</u></td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#<span data-ppcond="34">endif</span></u></td></tr>
<tr><th id="696">696</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_80003es2lan.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/e1000/base/e1000_80003es2lan.c</a><br/>Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
