Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,0.870996681502644,catapult,CLB,105,catapult_fpga_area
Throughput,0.870996681502644,catapult,LUT,587,catapult_fpga_area
Throughput,0.870996681502644,catapult,FF,184,catapult_fpga_area
Throughput,0.870996681502644,catapult,DSP,0,catapult_fpga_area
Throughput,0.870996681502644,catapult,BRAM,3,catapult_fpga_area
Throughput,0.619997396010937,catapult,CLB,107,catapult_fpga_area
Throughput,0.619997396010937,catapult,LUT,558,catapult_fpga_area
Throughput,0.619997396010937,catapult,FF,190,catapult_fpga_area
Throughput,0.619997396010937,catapult,DSP,0,catapult_fpga_area
Throughput,0.619997396010937,catapult,BRAM,3,catapult_fpga_area
Throughput,0.841760052929872,catapult,CLB,117,catapult_fpga_area
Throughput,0.841760052929872,catapult,LUT,563,catapult_fpga_area
Throughput,0.841760052929872,catapult,FF,192,catapult_fpga_area
Throughput,0.841760052929872,catapult,DSP,0,catapult_fpga_area
Throughput,0.841760052929872,catapult,BRAM,3,catapult_fpga_area
Throughput,0.425264812398681,catapult,CLB,112,catapult_fpga_area
Throughput,0.425264812398681,catapult,LUT,600,catapult_fpga_area
Throughput,0.425264812398681,catapult,FF,197,catapult_fpga_area
Throughput,0.425264812398681,catapult,DSP,0,catapult_fpga_area
Throughput,0.425264812398681,catapult,BRAM,3,catapult_fpga_area
Throughput,0.656683328911666,catapult,CLB,109,catapult_fpga_area
Throughput,0.656683328911666,catapult,LUT,621,catapult_fpga_area
Throughput,0.656683328911666,catapult,FF,170,catapult_fpga_area
Throughput,0.656683328911666,catapult,DSP,0,catapult_fpga_area
Throughput,0.656683328911666,catapult,BRAM,3,catapult_fpga_area
Throughput,0.657415515532099,catapult,CLB,105,catapult_fpga_area
Throughput,0.657415515532099,catapult,LUT,569,catapult_fpga_area
Throughput,0.657415515532099,catapult,FF,193,catapult_fpga_area
Throughput,0.657415515532099,catapult,DSP,0,catapult_fpga_area
Throughput,0.657415515532099,catapult,BRAM,3,catapult_fpga_area
Throughput,0.672498122048994,catapult,CLB,110,catapult_fpga_area
Throughput,0.672498122048994,catapult,LUT,591,catapult_fpga_area
Throughput,0.672498122048994,catapult,FF,196,catapult_fpga_area
Throughput,0.672498122048994,catapult,DSP,0,catapult_fpga_area
Throughput,0.672498122048994,catapult,BRAM,3,catapult_fpga_area
Throughput,0.502652749887532,catapult,CLB,115,catapult_fpga_area
Throughput,0.502652749887532,catapult,LUT,613,catapult_fpga_area
Throughput,0.502652749887532,catapult,FF,200,catapult_fpga_area
Throughput,0.502652749887532,catapult,DSP,0,catapult_fpga_area
Throughput,0.502652749887532,catapult,BRAM,3,catapult_fpga_area
Throughput,0.74850579530612,catapult,CLB,103,catapult_fpga_area
Throughput,0.74850579530612,catapult,LUT,577,catapult_fpga_area
Throughput,0.74850579530612,catapult,FF,190,catapult_fpga_area
Throughput,0.74850579530612,catapult,DSP,0,catapult_fpga_area
Throughput,0.74850579530612,catapult,BRAM,3,catapult_fpga_area
Throughput,0.686273971549826,catapult,CLB,104,catapult_fpga_area
Throughput,0.686273971549826,catapult,LUT,552,catapult_fpga_area
Throughput,0.686273971549826,catapult,FF,196,catapult_fpga_area
Throughput,0.686273971549826,catapult,DSP,0,catapult_fpga_area
Throughput,0.686273971549826,catapult,BRAM,3,catapult_fpga_area
Throughput,0.739247460869784,catapult,CLB,118,catapult_fpga_area
Throughput,0.739247460869784,catapult,LUT,625,catapult_fpga_area
Throughput,0.739247460869784,catapult,FF,198,catapult_fpga_area
Throughput,0.739247460869784,catapult,DSP,0,catapult_fpga_area
Throughput,0.739247460869784,catapult,BRAM,3,catapult_fpga_area
Throughput,0.601177586656743,catapult,CLB,117,catapult_fpga_area
Throughput,0.601177586656743,catapult,LUT,605,catapult_fpga_area
Throughput,0.601177586656743,catapult,FF,203,catapult_fpga_area
Throughput,0.601177586656743,catapult,DSP,0,catapult_fpga_area
Throughput,0.601177586656743,catapult,BRAM,3,catapult_fpga_area
Throughput,0.842830629813616,catapult,CLB,113,catapult_fpga_area
Throughput,0.842830629813616,catapult,LUT,612,catapult_fpga_area
Throughput,0.842830629813616,catapult,FF,191,catapult_fpga_area
Throughput,0.842830629813616,catapult,DSP,0,catapult_fpga_area
Throughput,0.842830629813616,catapult,BRAM,3,catapult_fpga_area
Throughput,0.661784900053935,catapult,CLB,105,catapult_fpga_area
Throughput,0.661784900053935,catapult,LUT,604,catapult_fpga_area
Throughput,0.661784900053935,catapult,FF,196,catapult_fpga_area
Throughput,0.661784900053935,catapult,DSP,0,catapult_fpga_area
Throughput,0.661784900053935,catapult,BRAM,3,catapult_fpga_area
Throughput,0.727885739408171,catapult,CLB,120,catapult_fpga_area
Throughput,0.727885739408171,catapult,LUT,627,catapult_fpga_area
Throughput,0.727885739408171,catapult,FF,199,catapult_fpga_area
Throughput,0.727885739408171,catapult,DSP,0,catapult_fpga_area
Throughput,0.727885739408171,catapult,BRAM,3,catapult_fpga_area
Throughput,0.487327534785439,catapult,CLB,130,catapult_fpga_area
Throughput,0.487327534785439,catapult,LUT,648,catapult_fpga_area
Throughput,0.487327534785439,catapult,FF,204,catapult_fpga_area
Throughput,0.487327534785439,catapult,DSP,0,catapult_fpga_area
Throughput,0.487327534785439,catapult,BRAM,3,catapult_fpga_area
Throughput,0.765069380316754,catapult,CLB,106,catapult_fpga_area
Throughput,0.765069380316754,catapult,LUT,564,catapult_fpga_area
Throughput,0.765069380316754,catapult,FF,163,catapult_fpga_area
Throughput,0.765069380316754,catapult,DSP,0,catapult_fpga_area
Throughput,0.765069380316754,catapult,BRAM,3,catapult_fpga_area
Throughput,0.782841369721888,catapult,CLB,109,catapult_fpga_area
Throughput,0.782841369721888,catapult,LUT,552,catapult_fpga_area
Throughput,0.782841369721888,catapult,FF,181,catapult_fpga_area
Throughput,0.782841369721888,catapult,DSP,0,catapult_fpga_area
Throughput,0.782841369721888,catapult,BRAM,3,catapult_fpga_area
Throughput,0.765485777274258,catapult,CLB,121,catapult_fpga_area
Throughput,0.765485777274258,catapult,LUT,635,catapult_fpga_area
Throughput,0.765485777274258,catapult,FF,187,catapult_fpga_area
Throughput,0.765485777274258,catapult,DSP,0,catapult_fpga_area
Throughput,0.765485777274258,catapult,BRAM,3,catapult_fpga_area
Throughput,0.369389981995932,catapult,CLB,112,catapult_fpga_area
Throughput,0.369389981995932,catapult,LUT,605,catapult_fpga_area
Throughput,0.369389981995932,catapult,FF,190,catapult_fpga_area
Throughput,0.369389981995932,catapult,DSP,0,catapult_fpga_area
Throughput,0.369389981995932,catapult,BRAM,3,catapult_fpga_area
Throughput,0.798730338254311,catapult,CLB,103,catapult_fpga_area
Throughput,0.798730338254311,catapult,LUT,540,catapult_fpga_area
Throughput,0.798730338254311,catapult,FF,182,catapult_fpga_area
Throughput,0.798730338254311,catapult,DSP,0,catapult_fpga_area
Throughput,0.798730338254311,catapult,BRAM,3,catapult_fpga_area
Throughput,0.823277682506255,catapult,CLB,104,catapult_fpga_area
Throughput,0.823277682506255,catapult,LUT,553,catapult_fpga_area
Throughput,0.823277682506255,catapult,FF,183,catapult_fpga_area
Throughput,0.823277682506255,catapult,DSP,0,catapult_fpga_area
Throughput,0.823277682506255,catapult,BRAM,3,catapult_fpga_area
Throughput,0.822208847624967,catapult,CLB,111,catapult_fpga_area
Throughput,0.822208847624967,catapult,LUT,601,catapult_fpga_area
Throughput,0.822208847624967,catapult,FF,190,catapult_fpga_area
Throughput,0.822208847624967,catapult,DSP,0,catapult_fpga_area
Throughput,0.822208847624967,catapult,BRAM,3,catapult_fpga_area
Throughput,0.383130165791917,catapult,CLB,132,catapult_fpga_area
Throughput,0.383130165791917,catapult,LUT,665,catapult_fpga_area
Throughput,0.383130165791917,catapult,FF,192,catapult_fpga_area
Throughput,0.383130165791917,catapult,DSP,0,catapult_fpga_area
Throughput,0.383130165791917,catapult,BRAM,3,catapult_fpga_area
Throughput,0.78004702123444,catapult,CLB,111,catapult_fpga_area
Throughput,0.78004702123444,catapult,LUT,571,catapult_fpga_area
Throughput,0.78004702123444,catapult,FF,186,catapult_fpga_area
Throughput,0.78004702123444,catapult,DSP,0,catapult_fpga_area
Throughput,0.78004702123444,catapult,BRAM,3,catapult_fpga_area
Throughput,0.627749937068069,catapult,CLB,120,catapult_fpga_area
Throughput,0.627749937068069,catapult,LUT,566,catapult_fpga_area
Throughput,0.627749937068069,catapult,FF,187,catapult_fpga_area
Throughput,0.627749937068069,catapult,DSP,0,catapult_fpga_area
Throughput,0.627749937068069,catapult,BRAM,3,catapult_fpga_area
Throughput,0.725863759727482,catapult,CLB,114,catapult_fpga_area
Throughput,0.725863759727482,catapult,LUT,631,catapult_fpga_area
Throughput,0.725863759727482,catapult,FF,193,catapult_fpga_area
Throughput,0.725863759727482,catapult,DSP,0,catapult_fpga_area
Throughput,0.725863759727482,catapult,BRAM,3,catapult_fpga_area
Throughput,0.422123848604438,catapult,CLB,124,catapult_fpga_area
Throughput,0.422123848604438,catapult,LUT,674,catapult_fpga_area
Throughput,0.422123848604438,catapult,FF,196,catapult_fpga_area
Throughput,0.422123848604438,catapult,DSP,0,catapult_fpga_area
Throughput,0.422123848604438,catapult,BRAM,3,catapult_fpga_area
Throughput,0.578223189525371,catapult,CLB,114,catapult_fpga_area
Throughput,0.578223189525371,catapult,LUT,670,catapult_fpga_area
Throughput,0.578223189525371,catapult,FF,186,catapult_fpga_area
Throughput,0.578223189525371,catapult,DSP,0,catapult_fpga_area
Throughput,0.578223189525371,catapult,BRAM,3,catapult_fpga_area
Throughput,0.626341545297334,catapult,CLB,124,catapult_fpga_area
Throughput,0.626341545297334,catapult,LUT,649,catapult_fpga_area
Throughput,0.626341545297334,catapult,FF,189,catapult_fpga_area
Throughput,0.626341545297334,catapult,DSP,0,catapult_fpga_area
Throughput,0.626341545297334,catapult,BRAM,3,catapult_fpga_area
Throughput,0.570752474354664,catapult,CLB,125,catapult_fpga_area
Throughput,0.570752474354664,catapult,LUT,663,catapult_fpga_area
Throughput,0.570752474354664,catapult,FF,194,catapult_fpga_area
Throughput,0.570752474354664,catapult,DSP,0,catapult_fpga_area
Throughput,0.570752474354664,catapult,BRAM,3,catapult_fpga_area
Throughput,0.490255437790752,catapult,CLB,136,catapult_fpga_area
Throughput,0.490255437790752,catapult,LUT,684,catapult_fpga_area
Throughput,0.490255437790752,catapult,FF,199,catapult_fpga_area
Throughput,0.490255437790752,catapult,DSP,0,catapult_fpga_area
Throughput,0.490255437790752,catapult,BRAM,3,catapult_fpga_area
Throughput,0.707955078834338,catapult,CLB,126,catapult_fpga_area
Throughput,0.707955078834338,catapult,LUT,648,catapult_fpga_area
Throughput,0.707955078834338,catapult,FF,172,catapult_fpga_area
Throughput,0.707955078834338,catapult,DSP,0,catapult_fpga_area
Throughput,0.707955078834338,catapult,BRAM,3,catapult_fpga_area
Throughput,0.534032845156109,catapult,CLB,127,catapult_fpga_area
Throughput,0.534032845156109,catapult,LUT,681,catapult_fpga_area
Throughput,0.534032845156109,catapult,FF,194,catapult_fpga_area
Throughput,0.534032845156109,catapult,DSP,0,catapult_fpga_area
Throughput,0.534032845156109,catapult,BRAM,3,catapult_fpga_area
Throughput,0.60486187978975,catapult,CLB,112,catapult_fpga_area
Throughput,0.60486187978975,catapult,LUT,626,catapult_fpga_area
Throughput,0.60486187978975,catapult,FF,198,catapult_fpga_area
Throughput,0.60486187978975,catapult,DSP,0,catapult_fpga_area
Throughput,0.60486187978975,catapult,BRAM,3,catapult_fpga_area
Throughput,0.635632139340735,catapult,CLB,121,catapult_fpga_area
Throughput,0.635632139340735,catapult,LUT,655,catapult_fpga_area
Throughput,0.635632139340735,catapult,FF,198,catapult_fpga_area
Throughput,0.635632139340735,catapult,DSP,0,catapult_fpga_area
Throughput,0.635632139340735,catapult,BRAM,3,catapult_fpga_area
Throughput,0.743999458368394,catapult,CLB,115,catapult_fpga_area
Throughput,0.743999458368394,catapult,LUT,631,catapult_fpga_area
Throughput,0.743999458368394,catapult,FF,192,catapult_fpga_area
Throughput,0.743999458368394,catapult,DSP,0,catapult_fpga_area
Throughput,0.743999458368394,catapult,BRAM,3,catapult_fpga_area
Throughput,0.640617452725635,catapult,CLB,118,catapult_fpga_area
Throughput,0.640617452725635,catapult,LUT,632,catapult_fpga_area
Throughput,0.640617452725635,catapult,FF,196,catapult_fpga_area
Throughput,0.640617452725635,catapult,DSP,0,catapult_fpga_area
Throughput,0.640617452725635,catapult,BRAM,3,catapult_fpga_area
Throughput,0.54817468792415,catapult,CLB,129,catapult_fpga_area
Throughput,0.54817468792415,catapult,LUT,684,catapult_fpga_area
Throughput,0.54817468792415,catapult,FF,200,catapult_fpga_area
Throughput,0.54817468792415,catapult,DSP,0,catapult_fpga_area
Throughput,0.54817468792415,catapult,BRAM,3,catapult_fpga_area
Throughput,0.589860185440245,catapult,CLB,124,catapult_fpga_area
Throughput,0.589860185440245,catapult,LUT,693,catapult_fpga_area
Throughput,0.589860185440245,catapult,FF,200,catapult_fpga_area
Throughput,0.589860185440245,catapult,DSP,0,catapult_fpga_area
Throughput,0.589860185440245,catapult,BRAM,3,catapult_fpga_area
Throughput,0.735934813837929,catapult,CLB,122,catapult_fpga_area
Throughput,0.735934813837929,catapult,LUT,651,catapult_fpga_area
Throughput,0.735934813837929,catapult,FF,196,catapult_fpga_area
Throughput,0.735934813837929,catapult,DSP,0,catapult_fpga_area
Throughput,0.735934813837929,catapult,BRAM,3,catapult_fpga_area
Throughput,0.713581816793577,catapult,CLB,112,catapult_fpga_area
Throughput,0.713581816793577,catapult,LUT,627,catapult_fpga_area
Throughput,0.713581816793577,catapult,FF,200,catapult_fpga_area
Throughput,0.713581816793577,catapult,DSP,0,catapult_fpga_area
Throughput,0.713581816793577,catapult,BRAM,3,catapult_fpga_area
Throughput,0.582406094297371,catapult,CLB,121,catapult_fpga_area
Throughput,0.582406094297371,catapult,LUT,669,catapult_fpga_area
Throughput,0.582406094297371,catapult,FF,204,catapult_fpga_area
Throughput,0.582406094297371,catapult,DSP,0,catapult_fpga_area
Throughput,0.582406094297371,catapult,BRAM,3,catapult_fpga_area
Throughput,0.599153635574388,catapult,CLB,124,catapult_fpga_area
Throughput,0.599153635574388,catapult,LUT,699,catapult_fpga_area
Throughput,0.599153635574388,catapult,FF,204,catapult_fpga_area
Throughput,0.599153635574388,catapult,DSP,0,catapult_fpga_area
Throughput,0.599153635574388,catapult,BRAM,3,catapult_fpga_area
Throughput,0.625912658895752,catapult,CLB,144,catapult_fpga_area
Throughput,0.625912658895752,catapult,LUT,699,catapult_fpga_area
Throughput,0.625912658895752,catapult,FF,196,catapult_fpga_area
Throughput,0.625912658895752,catapult,DSP,0,catapult_fpga_area
Throughput,0.625912658895752,catapult,BRAM,3,catapult_fpga_area
Throughput,0.58468146261576,catapult,CLB,142,catapult_fpga_area
Throughput,0.58468146261576,catapult,LUT,695,catapult_fpga_area
Throughput,0.58468146261576,catapult,FF,200,catapult_fpga_area
Throughput,0.58468146261576,catapult,DSP,0,catapult_fpga_area
Throughput,0.58468146261576,catapult,BRAM,3,catapult_fpga_area
Throughput,0.622293025339772,catapult,CLB,137,catapult_fpga_area
Throughput,0.622293025339772,catapult,LUT,720,catapult_fpga_area
Throughput,0.622293025339772,catapult,FF,204,catapult_fpga_area
Throughput,0.622293025339772,catapult,DSP,0,catapult_fpga_area
Throughput,0.622293025339772,catapult,BRAM,3,catapult_fpga_area
Throughput,0.56635468075153,catapult,CLB,129,catapult_fpga_area
Throughput,0.56635468075153,catapult,LUT,691,catapult_fpga_area
Throughput,0.56635468075153,catapult,FF,205,catapult_fpga_area
Throughput,0.56635468075153,catapult,DSP,0,catapult_fpga_area
Throughput,0.56635468075153,catapult,BRAM,3,catapult_fpga_area
Throughput,0.542266707372821,catapult,CLB,108,catapult_fpga_area
Throughput,0.542266707372821,catapult,LUT,557,catapult_fpga_area
Throughput,0.542266707372821,catapult,FF,187,catapult_fpga_area
Throughput,0.542266707372821,catapult,DSP,0,catapult_fpga_area
Throughput,0.542266707372821,catapult,BRAM,3,catapult_fpga_area
Throughput,0.70004235256233,catapult,CLB,105,catapult_fpga_area
Throughput,0.70004235256233,catapult,LUT,568,catapult_fpga_area
Throughput,0.70004235256233,catapult,FF,189,catapult_fpga_area
Throughput,0.70004235256233,catapult,DSP,0,catapult_fpga_area
Throughput,0.70004235256233,catapult,BRAM,3,catapult_fpga_area
Throughput,0.725725743887031,catapult,CLB,129,catapult_fpga_area
Throughput,0.725725743887031,catapult,LUT,660,catapult_fpga_area
Throughput,0.725725743887031,catapult,FF,196,catapult_fpga_area
Throughput,0.725725743887031,catapult,DSP,0,catapult_fpga_area
Throughput,0.725725743887031,catapult,BRAM,3,catapult_fpga_area
Throughput,0.424586622464369,catapult,CLB,122,catapult_fpga_area
Throughput,0.424586622464369,catapult,LUT,640,catapult_fpga_area
Throughput,0.424586622464369,catapult,FF,203,catapult_fpga_area
Throughput,0.424586622464369,catapult,DSP,0,catapult_fpga_area
Throughput,0.424586622464369,catapult,BRAM,3,catapult_fpga_area
Throughput,0.640362701434092,catapult,CLB,118,catapult_fpga_area
Throughput,0.640362701434092,catapult,LUT,623,catapult_fpga_area
Throughput,0.640362701434092,catapult,FF,193,catapult_fpga_area
Throughput,0.640362701434092,catapult,DSP,0,catapult_fpga_area
Throughput,0.640362701434092,catapult,BRAM,3,catapult_fpga_area
Throughput,0.696764573702015,catapult,CLB,113,catapult_fpga_area
Throughput,0.696764573702015,catapult,LUT,598,catapult_fpga_area
Throughput,0.696764573702015,catapult,FF,196,catapult_fpga_area
Throughput,0.696764573702015,catapult,DSP,0,catapult_fpga_area
Throughput,0.696764573702015,catapult,BRAM,3,catapult_fpga_area
Throughput,0.725216803563425,catapult,CLB,121,catapult_fpga_area
Throughput,0.725216803563425,catapult,LUT,604,catapult_fpga_area
Throughput,0.725216803563425,catapult,FF,201,catapult_fpga_area
Throughput,0.725216803563425,catapult,DSP,0,catapult_fpga_area
Throughput,0.725216803563425,catapult,BRAM,3,catapult_fpga_area
Throughput,0.491677618785625,catapult,CLB,112,catapult_fpga_area
Throughput,0.491677618785625,catapult,LUT,610,catapult_fpga_area
Throughput,0.491677618785625,catapult,FF,203,catapult_fpga_area
Throughput,0.491677618785625,catapult,DSP,0,catapult_fpga_area
Throughput,0.491677618785625,catapult,BRAM,3,catapult_fpga_area
Throughput,0.578421187799478,catapult,CLB,108,catapult_fpga_area
Throughput,0.578421187799478,catapult,LUT,573,catapult_fpga_area
Throughput,0.578421187799478,catapult,FF,197,catapult_fpga_area
Throughput,0.578421187799478,catapult,DSP,0,catapult_fpga_area
Throughput,0.578421187799478,catapult,BRAM,3,catapult_fpga_area
Throughput,0.700418429970064,catapult,CLB,125,catapult_fpga_area
Throughput,0.700418429970064,catapult,LUT,645,catapult_fpga_area
Throughput,0.700418429970064,catapult,FF,197,catapult_fpga_area
Throughput,0.700418429970064,catapult,DSP,0,catapult_fpga_area
Throughput,0.700418429970064,catapult,BRAM,3,catapult_fpga_area
Throughput,0.74720433498067,catapult,CLB,136,catapult_fpga_area
Throughput,0.74720433498067,catapult,LUT,687,catapult_fpga_area
Throughput,0.74720433498067,catapult,FF,202,catapult_fpga_area
Throughput,0.74720433498067,catapult,DSP,0,catapult_fpga_area
Throughput,0.74720433498067,catapult,BRAM,3,catapult_fpga_area
Throughput,0.540956931172968,catapult,CLB,123,catapult_fpga_area
Throughput,0.540956931172968,catapult,LUT,677,catapult_fpga_area
Throughput,0.540956931172968,catapult,FF,209,catapult_fpga_area
Throughput,0.540956931172968,catapult,DSP,0,catapult_fpga_area
Throughput,0.540956931172968,catapult,BRAM,3,catapult_fpga_area
Throughput,0.711310404479548,catapult,CLB,113,catapult_fpga_area
Throughput,0.711310404479548,catapult,LUT,646,catapult_fpga_area
Throughput,0.711310404479548,catapult,FF,195,catapult_fpga_area
Throughput,0.711310404479548,catapult,DSP,0,catapult_fpga_area
Throughput,0.711310404479548,catapult,BRAM,3,catapult_fpga_area
Throughput,0.654469536079269,catapult,CLB,130,catapult_fpga_area
Throughput,0.654469536079269,catapult,LUT,659,catapult_fpga_area
Throughput,0.654469536079269,catapult,FF,196,catapult_fpga_area
Throughput,0.654469536079269,catapult,DSP,0,catapult_fpga_area
Throughput,0.654469536079269,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524703568718852,catapult,CLB,132,catapult_fpga_area
Throughput,0.524703568718852,catapult,LUT,711,catapult_fpga_area
Throughput,0.524703568718852,catapult,FF,200,catapult_fpga_area
Throughput,0.524703568718852,catapult,DSP,0,catapult_fpga_area
Throughput,0.524703568718852,catapult,BRAM,3,catapult_fpga_area
Throughput,0.510478333512851,catapult,CLB,125,catapult_fpga_area
Throughput,0.510478333512851,catapult,LUT,687,catapult_fpga_area
Throughput,0.510478333512851,catapult,FF,205,catapult_fpga_area
Throughput,0.510478333512851,catapult,DSP,0,catapult_fpga_area
Throughput,0.510478333512851,catapult,BRAM,3,catapult_fpga_area
Throughput,0.813228296766523,catapult,CLB,107,catapult_fpga_area
Throughput,0.813228296766523,catapult,LUT,547,catapult_fpga_area
Throughput,0.813228296766523,catapult,FF,189,catapult_fpga_area
Throughput,0.813228296766523,catapult,DSP,0,catapult_fpga_area
Throughput,0.813228296766523,catapult,BRAM,3,catapult_fpga_area
Throughput,0.643921222677618,catapult,CLB,113,catapult_fpga_area
Throughput,0.643921222677618,catapult,LUT,631,catapult_fpga_area
Throughput,0.643921222677618,catapult,FF,195,catapult_fpga_area
Throughput,0.643921222677618,catapult,DSP,0,catapult_fpga_area
Throughput,0.643921222677618,catapult,BRAM,3,catapult_fpga_area
Throughput,0.658291010707103,catapult,CLB,121,catapult_fpga_area
Throughput,0.658291010707103,catapult,LUT,621,catapult_fpga_area
Throughput,0.658291010707103,catapult,FF,197,catapult_fpga_area
Throughput,0.658291010707103,catapult,DSP,0,catapult_fpga_area
Throughput,0.658291010707103,catapult,BRAM,3,catapult_fpga_area
Throughput,0.404992094554314,catapult,CLB,128,catapult_fpga_area
Throughput,0.404992094554314,catapult,LUT,649,catapult_fpga_area
Throughput,0.404992094554314,catapult,FF,202,catapult_fpga_area
Throughput,0.404992094554314,catapult,DSP,0,catapult_fpga_area
Throughput,0.404992094554314,catapult,BRAM,3,catapult_fpga_area
Throughput,0.650069947526354,catapult,CLB,117,catapult_fpga_area
Throughput,0.650069947526354,catapult,LUT,617,catapult_fpga_area
Throughput,0.650069947526354,catapult,FF,192,catapult_fpga_area
Throughput,0.650069947526354,catapult,DSP,0,catapult_fpga_area
Throughput,0.650069947526354,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48129796435026,catapult,CLB,122,catapult_fpga_area
Throughput,0.48129796435026,catapult,LUT,648,catapult_fpga_area
Throughput,0.48129796435026,catapult,FF,197,catapult_fpga_area
Throughput,0.48129796435026,catapult,DSP,0,catapult_fpga_area
Throughput,0.48129796435026,catapult,BRAM,3,catapult_fpga_area
Throughput,0.658740264642314,catapult,CLB,128,catapult_fpga_area
Throughput,0.658740264642314,catapult,LUT,636,catapult_fpga_area
Throughput,0.658740264642314,catapult,FF,200,catapult_fpga_area
Throughput,0.658740264642314,catapult,DSP,0,catapult_fpga_area
Throughput,0.658740264642314,catapult,BRAM,3,catapult_fpga_area
Throughput,0.475773834247057,catapult,CLB,116,catapult_fpga_area
Throughput,0.475773834247057,catapult,LUT,634,catapult_fpga_area
Throughput,0.475773834247057,catapult,FF,204,catapult_fpga_area
Throughput,0.475773834247057,catapult,DSP,0,catapult_fpga_area
Throughput,0.475773834247057,catapult,BRAM,3,catapult_fpga_area
Throughput,0.656569503134463,catapult,CLB,117,catapult_fpga_area
Throughput,0.656569503134463,catapult,LUT,623,catapult_fpga_area
Throughput,0.656569503134463,catapult,FF,195,catapult_fpga_area
Throughput,0.656569503134463,catapult,DSP,0,catapult_fpga_area
Throughput,0.656569503134463,catapult,BRAM,3,catapult_fpga_area
Throughput,0.65036504990251,catapult,CLB,110,catapult_fpga_area
Throughput,0.65036504990251,catapult,LUT,652,catapult_fpga_area
Throughput,0.65036504990251,catapult,FF,201,catapult_fpga_area
Throughput,0.65036504990251,catapult,DSP,0,catapult_fpga_area
Throughput,0.65036504990251,catapult,BRAM,3,catapult_fpga_area
Throughput,0.69317314564053,catapult,CLB,124,catapult_fpga_area
Throughput,0.69317314564053,catapult,LUT,632,catapult_fpga_area
Throughput,0.69317314564053,catapult,FF,203,catapult_fpga_area
Throughput,0.69317314564053,catapult,DSP,0,catapult_fpga_area
Throughput,0.69317314564053,catapult,BRAM,3,catapult_fpga_area
Throughput,0.543428643471683,catapult,CLB,138,catapult_fpga_area
Throughput,0.543428643471683,catapult,LUT,702,catapult_fpga_area
Throughput,0.543428643471683,catapult,FF,208,catapult_fpga_area
Throughput,0.543428643471683,catapult,DSP,0,catapult_fpga_area
Throughput,0.543428643471683,catapult,BRAM,3,catapult_fpga_area
Throughput,0.724728009578005,catapult,CLB,131,catapult_fpga_area
Throughput,0.724728009578005,catapult,LUT,653,catapult_fpga_area
Throughput,0.724728009578005,catapult,FF,196,catapult_fpga_area
Throughput,0.724728009578005,catapult,DSP,0,catapult_fpga_area
Throughput,0.724728009578005,catapult,BRAM,3,catapult_fpga_area
Throughput,0.610196629761975,catapult,CLB,120,catapult_fpga_area
Throughput,0.610196629761975,catapult,LUT,677,catapult_fpga_area
Throughput,0.610196629761975,catapult,FF,202,catapult_fpga_area
Throughput,0.610196629761975,catapult,DSP,0,catapult_fpga_area
Throughput,0.610196629761975,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496138553637043,catapult,CLB,123,catapult_fpga_area
Throughput,0.496138553637043,catapult,LUT,687,catapult_fpga_area
Throughput,0.496138553637043,catapult,FF,204,catapult_fpga_area
Throughput,0.496138553637043,catapult,DSP,0,catapult_fpga_area
Throughput,0.496138553637043,catapult,BRAM,3,catapult_fpga_area
Throughput,0.402618307376531,catapult,CLB,140,catapult_fpga_area
Throughput,0.402618307376531,catapult,LUT,776,catapult_fpga_area
Throughput,0.402618307376531,catapult,FF,209,catapult_fpga_area
Throughput,0.402618307376531,catapult,DSP,0,catapult_fpga_area
Throughput,0.402618307376531,catapult,BRAM,3,catapult_fpga_area
Throughput,0.709024750635995,catapult,CLB,114,catapult_fpga_area
Throughput,0.709024750635995,catapult,LUT,654,catapult_fpga_area
Throughput,0.709024750635995,catapult,FF,185,catapult_fpga_area
Throughput,0.709024750635995,catapult,DSP,0,catapult_fpga_area
Throughput,0.709024750635995,catapult,BRAM,3,catapult_fpga_area
Throughput,0.632201166411152,catapult,CLB,121,catapult_fpga_area
Throughput,0.632201166411152,catapult,LUT,638,catapult_fpga_area
Throughput,0.632201166411152,catapult,FF,186,catapult_fpga_area
Throughput,0.632201166411152,catapult,DSP,0,catapult_fpga_area
Throughput,0.632201166411152,catapult,BRAM,3,catapult_fpga_area
Throughput,0.627491139825106,catapult,CLB,125,catapult_fpga_area
Throughput,0.627491139825106,catapult,LUT,655,catapult_fpga_area
Throughput,0.627491139825106,catapult,FF,191,catapult_fpga_area
Throughput,0.627491139825106,catapult,DSP,0,catapult_fpga_area
Throughput,0.627491139825106,catapult,BRAM,3,catapult_fpga_area
Throughput,0.556988563353829,catapult,CLB,133,catapult_fpga_area
Throughput,0.556988563353829,catapult,LUT,731,catapult_fpga_area
Throughput,0.556988563353829,catapult,FF,195,catapult_fpga_area
Throughput,0.556988563353829,catapult,DSP,0,catapult_fpga_area
Throughput,0.556988563353829,catapult,BRAM,3,catapult_fpga_area
Throughput,0.762228237049933,catapult,CLB,119,catapult_fpga_area
Throughput,0.762228237049933,catapult,LUT,604,catapult_fpga_area
Throughput,0.762228237049933,catapult,FF,184,catapult_fpga_area
Throughput,0.762228237049933,catapult,DSP,0,catapult_fpga_area
Throughput,0.762228237049933,catapult,BRAM,3,catapult_fpga_area
Throughput,0.49374060349914,catapult,CLB,117,catapult_fpga_area
Throughput,0.49374060349914,catapult,LUT,666,catapult_fpga_area
Throughput,0.49374060349914,catapult,FF,185,catapult_fpga_area
Throughput,0.49374060349914,catapult,DSP,0,catapult_fpga_area
Throughput,0.49374060349914,catapult,BRAM,3,catapult_fpga_area
Throughput,0.597671114734326,catapult,CLB,125,catapult_fpga_area
Throughput,0.597671114734326,catapult,LUT,651,catapult_fpga_area
Throughput,0.597671114734326,catapult,FF,192,catapult_fpga_area
Throughput,0.597671114734326,catapult,DSP,0,catapult_fpga_area
Throughput,0.597671114734326,catapult,BRAM,3,catapult_fpga_area
Throughput,0.582682331498467,catapult,CLB,120,catapult_fpga_area
Throughput,0.582682331498467,catapult,LUT,618,catapult_fpga_area
Throughput,0.582682331498467,catapult,FF,194,catapult_fpga_area
Throughput,0.582682331498467,catapult,DSP,0,catapult_fpga_area
Throughput,0.582682331498467,catapult,BRAM,3,catapult_fpga_area
Throughput,0.612842356722053,catapult,CLB,121,catapult_fpga_area
Throughput,0.612842356722053,catapult,LUT,724,catapult_fpga_area
Throughput,0.612842356722053,catapult,FF,191,catapult_fpga_area
Throughput,0.612842356722053,catapult,DSP,0,catapult_fpga_area
Throughput,0.612842356722053,catapult,BRAM,3,catapult_fpga_area
Throughput,0.638421617466705,catapult,CLB,123,catapult_fpga_area
Throughput,0.638421617466705,catapult,LUT,682,catapult_fpga_area
Throughput,0.638421617466705,catapult,FF,192,catapult_fpga_area
Throughput,0.638421617466705,catapult,DSP,0,catapult_fpga_area
Throughput,0.638421617466705,catapult,BRAM,3,catapult_fpga_area
Throughput,0.741202482435354,catapult,CLB,134,catapult_fpga_area
Throughput,0.741202482435354,catapult,LUT,699,catapult_fpga_area
Throughput,0.741202482435354,catapult,FF,198,catapult_fpga_area
Throughput,0.741202482435354,catapult,DSP,0,catapult_fpga_area
Throughput,0.741202482435354,catapult,BRAM,3,catapult_fpga_area
Throughput,0.520403729213123,catapult,CLB,139,catapult_fpga_area
Throughput,0.520403729213123,catapult,LUT,725,catapult_fpga_area
Throughput,0.520403729213123,catapult,FF,201,catapult_fpga_area
Throughput,0.520403729213123,catapult,DSP,0,catapult_fpga_area
Throughput,0.520403729213123,catapult,BRAM,3,catapult_fpga_area
Throughput,0.563824670825062,catapult,CLB,144,catapult_fpga_area
Throughput,0.563824670825062,catapult,LUT,743,catapult_fpga_area
Throughput,0.563824670825062,catapult,FF,188,catapult_fpga_area
Throughput,0.563824670825062,catapult,DSP,0,catapult_fpga_area
Throughput,0.563824670825062,catapult,BRAM,3,catapult_fpga_area
Throughput,0.574794898810232,catapult,CLB,135,catapult_fpga_area
Throughput,0.574794898810232,catapult,LUT,701,catapult_fpga_area
Throughput,0.574794898810232,catapult,FF,191,catapult_fpga_area
Throughput,0.574794898810232,catapult,DSP,0,catapult_fpga_area
Throughput,0.574794898810232,catapult,BRAM,3,catapult_fpga_area
Throughput,0.615753688672472,catapult,CLB,147,catapult_fpga_area
Throughput,0.615753688672472,catapult,LUT,712,catapult_fpga_area
Throughput,0.615753688672472,catapult,FF,196,catapult_fpga_area
Throughput,0.615753688672472,catapult,DSP,0,catapult_fpga_area
Throughput,0.615753688672472,catapult,BRAM,3,catapult_fpga_area
Throughput,0.453784128537077,catapult,CLB,132,catapult_fpga_area
Throughput,0.453784128537077,catapult,LUT,694,catapult_fpga_area
Throughput,0.453784128537077,catapult,FF,199,catapult_fpga_area
Throughput,0.453784128537077,catapult,DSP,0,catapult_fpga_area
Throughput,0.453784128537077,catapult,BRAM,3,catapult_fpga_area
Throughput,0.679663648053851,catapult,CLB,118,catapult_fpga_area
Throughput,0.679663648053851,catapult,LUT,646,catapult_fpga_area
Throughput,0.679663648053851,catapult,FF,193,catapult_fpga_area
Throughput,0.679663648053851,catapult,DSP,0,catapult_fpga_area
Throughput,0.679663648053851,catapult,BRAM,3,catapult_fpga_area
Throughput,0.546951402274005,catapult,CLB,124,catapult_fpga_area
Throughput,0.546951402274005,catapult,LUT,689,catapult_fpga_area
Throughput,0.546951402274005,catapult,FF,199,catapult_fpga_area
Throughput,0.546951402274005,catapult,DSP,0,catapult_fpga_area
Throughput,0.546951402274005,catapult,BRAM,3,catapult_fpga_area
Throughput,0.43321324662137,catapult,CLB,122,catapult_fpga_area
Throughput,0.43321324662137,catapult,LUT,695,catapult_fpga_area
Throughput,0.43321324662137,catapult,FF,203,catapult_fpga_area
Throughput,0.43321324662137,catapult,DSP,0,catapult_fpga_area
Throughput,0.43321324662137,catapult,BRAM,3,catapult_fpga_area
Throughput,0.824875608758199,catapult,CLB,126,catapult_fpga_area
Throughput,0.824875608758199,catapult,LUT,648,catapult_fpga_area
Throughput,0.824875608758199,catapult,FF,194,catapult_fpga_area
Throughput,0.824875608758199,catapult,DSP,0,catapult_fpga_area
Throughput,0.824875608758199,catapult,BRAM,3,catapult_fpga_area
Throughput,0.612212788023159,catapult,CLB,125,catapult_fpga_area
Throughput,0.612212788023159,catapult,LUT,680,catapult_fpga_area
Throughput,0.612212788023159,catapult,FF,195,catapult_fpga_area
Throughput,0.612212788023159,catapult,DSP,0,catapult_fpga_area
Throughput,0.612212788023159,catapult,BRAM,3,catapult_fpga_area
Throughput,0.872994186731711,catapult,CLB,124,catapult_fpga_area
Throughput,0.872994186731711,catapult,LUT,715,catapult_fpga_area
Throughput,0.872994186731711,catapult,FF,200,catapult_fpga_area
Throughput,0.872994186731711,catapult,DSP,0,catapult_fpga_area
Throughput,0.872994186731711,catapult,BRAM,3,catapult_fpga_area
Throughput,0.512842078487403,catapult,CLB,133,catapult_fpga_area
Throughput,0.512842078487403,catapult,LUT,797,catapult_fpga_area
Throughput,0.512842078487403,catapult,FF,204,catapult_fpga_area
Throughput,0.512842078487403,catapult,DSP,0,catapult_fpga_area
Throughput,0.512842078487403,catapult,BRAM,3,catapult_fpga_area
Throughput,0.782342223088014,catapult,CLB,128,catapult_fpga_area
Throughput,0.782342223088014,catapult,LUT,693,catapult_fpga_area
Throughput,0.782342223088014,catapult,FF,199,catapult_fpga_area
Throughput,0.782342223088014,catapult,DSP,0,catapult_fpga_area
Throughput,0.782342223088014,catapult,BRAM,3,catapult_fpga_area
Throughput,0.704956123530871,catapult,CLB,121,catapult_fpga_area
Throughput,0.704956123530871,catapult,LUT,683,catapult_fpga_area
Throughput,0.704956123530871,catapult,FF,200,catapult_fpga_area
Throughput,0.704956123530871,catapult,DSP,0,catapult_fpga_area
Throughput,0.704956123530871,catapult,BRAM,3,catapult_fpga_area
Throughput,0.676541008194941,catapult,CLB,133,catapult_fpga_area
Throughput,0.676541008194941,catapult,LUT,755,catapult_fpga_area
Throughput,0.676541008194941,catapult,FF,205,catapult_fpga_area
Throughput,0.676541008194941,catapult,DSP,0,catapult_fpga_area
Throughput,0.676541008194941,catapult,BRAM,3,catapult_fpga_area
Throughput,0.529500596217671,catapult,CLB,137,catapult_fpga_area
Throughput,0.529500596217671,catapult,LUT,773,catapult_fpga_area
Throughput,0.529500596217671,catapult,FF,209,catapult_fpga_area
Throughput,0.529500596217671,catapult,DSP,0,catapult_fpga_area
Throughput,0.529500596217671,catapult,BRAM,3,catapult_fpga_area
Throughput,0.682205023075585,catapult,CLB,135,catapult_fpga_area
Throughput,0.682205023075585,catapult,LUT,700,catapult_fpga_area
Throughput,0.682205023075585,catapult,FF,198,catapult_fpga_area
Throughput,0.682205023075585,catapult,DSP,0,catapult_fpga_area
Throughput,0.682205023075585,catapult,BRAM,3,catapult_fpga_area
Throughput,0.612010085926216,catapult,CLB,149,catapult_fpga_area
Throughput,0.612010085926216,catapult,LUT,763,catapult_fpga_area
Throughput,0.612010085926216,catapult,FF,199,catapult_fpga_area
Throughput,0.612010085926216,catapult,DSP,0,catapult_fpga_area
Throughput,0.612010085926216,catapult,BRAM,3,catapult_fpga_area
Throughput,0.640286028574685,catapult,CLB,136,catapult_fpga_area
Throughput,0.640286028574685,catapult,LUT,791,catapult_fpga_area
Throughput,0.640286028574685,catapult,FF,204,catapult_fpga_area
Throughput,0.640286028574685,catapult,DSP,0,catapult_fpga_area
Throughput,0.640286028574685,catapult,BRAM,3,catapult_fpga_area
Throughput,0.442113425967886,catapult,CLB,136,catapult_fpga_area
Throughput,0.442113425967886,catapult,LUT,773,catapult_fpga_area
Throughput,0.442113425967886,catapult,FF,209,catapult_fpga_area
Throughput,0.442113425967886,catapult,DSP,0,catapult_fpga_area
Throughput,0.442113425967886,catapult,BRAM,3,catapult_fpga_area
Throughput,0.529757259925929,catapult,CLB,123,catapult_fpga_area
Throughput,0.529757259925929,catapult,LUT,604,catapult_fpga_area
Throughput,0.529757259925929,catapult,FF,199,catapult_fpga_area
Throughput,0.529757259925929,catapult,DSP,0,catapult_fpga_area
Throughput,0.529757259925929,catapult,BRAM,3,catapult_fpga_area
Throughput,0.61827051189707,catapult,CLB,117,catapult_fpga_area
Throughput,0.61827051189707,catapult,LUT,634,catapult_fpga_area
Throughput,0.61827051189707,catapult,FF,197,catapult_fpga_area
Throughput,0.61827051189707,catapult,DSP,0,catapult_fpga_area
Throughput,0.61827051189707,catapult,BRAM,3,catapult_fpga_area
Throughput,0.656323015935523,catapult,CLB,127,catapult_fpga_area
Throughput,0.656323015935523,catapult,LUT,700,catapult_fpga_area
Throughput,0.656323015935523,catapult,FF,202,catapult_fpga_area
Throughput,0.656323015935523,catapult,DSP,0,catapult_fpga_area
Throughput,0.656323015935523,catapult,BRAM,3,catapult_fpga_area
Throughput,0.429635389926339,catapult,CLB,124,catapult_fpga_area
Throughput,0.429635389926339,catapult,LUT,630,catapult_fpga_area
Throughput,0.429635389926339,catapult,FF,208,catapult_fpga_area
Throughput,0.429635389926339,catapult,DSP,0,catapult_fpga_area
Throughput,0.429635389926339,catapult,BRAM,3,catapult_fpga_area
Throughput,0.83764020002848,catapult,CLB,124,catapult_fpga_area
Throughput,0.83764020002848,catapult,LUT,567,catapult_fpga_area
Throughput,0.83764020002848,catapult,FF,198,catapult_fpga_area
Throughput,0.83764020002848,catapult,DSP,0,catapult_fpga_area
Throughput,0.83764020002848,catapult,BRAM,3,catapult_fpga_area
Throughput,0.651536257341185,catapult,CLB,135,catapult_fpga_area
Throughput,0.651536257341185,catapult,LUT,686,catapult_fpga_area
Throughput,0.651536257341185,catapult,FF,196,catapult_fpga_area
Throughput,0.651536257341185,catapult,DSP,0,catapult_fpga_area
Throughput,0.651536257341185,catapult,BRAM,3,catapult_fpga_area
Throughput,0.699821895327639,catapult,CLB,139,catapult_fpga_area
Throughput,0.699821895327639,catapult,LUT,703,catapult_fpga_area
Throughput,0.699821895327639,catapult,FF,201,catapult_fpga_area
Throughput,0.699821895327639,catapult,DSP,0,catapult_fpga_area
Throughput,0.699821895327639,catapult,BRAM,3,catapult_fpga_area
Throughput,0.604985199037106,catapult,CLB,134,catapult_fpga_area
Throughput,0.604985199037106,catapult,LUT,651,catapult_fpga_area
Throughput,0.604985199037106,catapult,FF,207,catapult_fpga_area
Throughput,0.604985199037106,catapult,DSP,0,catapult_fpga_area
Throughput,0.604985199037106,catapult,BRAM,3,catapult_fpga_area
Throughput,0.609555018740769,catapult,CLB,134,catapult_fpga_area
Throughput,0.609555018740769,catapult,LUT,651,catapult_fpga_area
Throughput,0.609555018740769,catapult,FF,205,catapult_fpga_area
Throughput,0.609555018740769,catapult,DSP,0,catapult_fpga_area
Throughput,0.609555018740769,catapult,BRAM,3,catapult_fpga_area
Throughput,0.595253330888826,catapult,CLB,161,catapult_fpga_area
Throughput,0.595253330888826,catapult,LUT,706,catapult_fpga_area
Throughput,0.595253330888826,catapult,FF,202,catapult_fpga_area
Throughput,0.595253330888826,catapult,DSP,0,catapult_fpga_area
Throughput,0.595253330888826,catapult,BRAM,3,catapult_fpga_area
Throughput,0.618406243429434,catapult,CLB,147,catapult_fpga_area
Throughput,0.618406243429434,catapult,LUT,729,catapult_fpga_area
Throughput,0.618406243429434,catapult,FF,207,catapult_fpga_area
Throughput,0.618406243429434,catapult,DSP,0,catapult_fpga_area
Throughput,0.618406243429434,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496324469143756,catapult,CLB,131,catapult_fpga_area
Throughput,0.496324469143756,catapult,LUT,678,catapult_fpga_area
Throughput,0.496324469143756,catapult,FF,214,catapult_fpga_area
Throughput,0.496324469143756,catapult,DSP,0,catapult_fpga_area
Throughput,0.496324469143756,catapult,BRAM,3,catapult_fpga_area
Throughput,0.599613129608776,catapult,CLB,143,catapult_fpga_area
Throughput,0.599613129608776,catapult,LUT,706,catapult_fpga_area
Throughput,0.599613129608776,catapult,FF,201,catapult_fpga_area
Throughput,0.599613129608776,catapult,DSP,0,catapult_fpga_area
Throughput,0.599613129608776,catapult,BRAM,3,catapult_fpga_area
Throughput,0.5590711815019,catapult,CLB,140,catapult_fpga_area
Throughput,0.5590711815019,catapult,LUT,748,catapult_fpga_area
Throughput,0.5590711815019,catapult,FF,202,catapult_fpga_area
Throughput,0.5590711815019,catapult,DSP,0,catapult_fpga_area
Throughput,0.5590711815019,catapult,BRAM,3,catapult_fpga_area
Throughput,0.62846243522909,catapult,CLB,142,catapult_fpga_area
Throughput,0.62846243522909,catapult,LUT,784,catapult_fpga_area
Throughput,0.62846243522909,catapult,FF,204,catapult_fpga_area
Throughput,0.62846243522909,catapult,DSP,0,catapult_fpga_area
Throughput,0.62846243522909,catapult,BRAM,3,catapult_fpga_area
Throughput,0.408153602894299,catapult,CLB,142,catapult_fpga_area
Throughput,0.408153602894299,catapult,LUT,764,catapult_fpga_area
Throughput,0.408153602894299,catapult,FF,210,catapult_fpga_area
Throughput,0.408153602894299,catapult,DSP,0,catapult_fpga_area
Throughput,0.408153602894299,catapult,BRAM,3,catapult_fpga_area
Throughput,0.720665145102324,catapult,CLB,105,catapult_fpga_area
Throughput,0.720665145102324,catapult,LUT,552,catapult_fpga_area
Throughput,0.720665145102324,catapult,FF,195,catapult_fpga_area
Throughput,0.720665145102324,catapult,DSP,0,catapult_fpga_area
Throughput,0.720665145102324,catapult,BRAM,3,catapult_fpga_area
Throughput,0.621708828887079,catapult,CLB,119,catapult_fpga_area
Throughput,0.621708828887079,catapult,LUT,587,catapult_fpga_area
Throughput,0.621708828887079,catapult,FF,200,catapult_fpga_area
Throughput,0.621708828887079,catapult,DSP,0,catapult_fpga_area
Throughput,0.621708828887079,catapult,BRAM,3,catapult_fpga_area
Throughput,0.577440885932905,catapult,CLB,110,catapult_fpga_area
Throughput,0.577440885932905,catapult,LUT,616,catapult_fpga_area
Throughput,0.577440885932905,catapult,FF,203,catapult_fpga_area
Throughput,0.577440885932905,catapult,DSP,0,catapult_fpga_area
Throughput,0.577440885932905,catapult,BRAM,3,catapult_fpga_area
Throughput,0.446636736050195,catapult,CLB,107,catapult_fpga_area
Throughput,0.446636736050195,catapult,LUT,594,catapult_fpga_area
Throughput,0.446636736050195,catapult,FF,208,catapult_fpga_area
Throughput,0.446636736050195,catapult,DSP,0,catapult_fpga_area
Throughput,0.446636736050195,catapult,BRAM,3,catapult_fpga_area
Throughput,0.656580711497122,catapult,CLB,109,catapult_fpga_area
Throughput,0.656580711497122,catapult,LUT,593,catapult_fpga_area
Throughput,0.656580711497122,catapult,FF,198,catapult_fpga_area
Throughput,0.656580711497122,catapult,DSP,0,catapult_fpga_area
Throughput,0.656580711497122,catapult,BRAM,3,catapult_fpga_area
Throughput,0.704822962568262,catapult,CLB,110,catapult_fpga_area
Throughput,0.704822962568262,catapult,LUT,573,catapult_fpga_area
Throughput,0.704822962568262,catapult,FF,202,catapult_fpga_area
Throughput,0.704822962568262,catapult,DSP,0,catapult_fpga_area
Throughput,0.704822962568262,catapult,BRAM,3,catapult_fpga_area
Throughput,0.726117276653587,catapult,CLB,114,catapult_fpga_area
Throughput,0.726117276653587,catapult,LUT,597,catapult_fpga_area
Throughput,0.726117276653587,catapult,FF,206,catapult_fpga_area
Throughput,0.726117276653587,catapult,DSP,0,catapult_fpga_area
Throughput,0.726117276653587,catapult,BRAM,3,catapult_fpga_area
Throughput,0.481136097043226,catapult,CLB,123,catapult_fpga_area
Throughput,0.481136097043226,catapult,LUT,641,catapult_fpga_area
Throughput,0.481136097043226,catapult,FF,210,catapult_fpga_area
Throughput,0.481136097043226,catapult,DSP,0,catapult_fpga_area
Throughput,0.481136097043226,catapult,BRAM,3,catapult_fpga_area
Throughput,0.748238086366129,catapult,CLB,116,catapult_fpga_area
Throughput,0.748238086366129,catapult,LUT,655,catapult_fpga_area
Throughput,0.748238086366129,catapult,FF,201,catapult_fpga_area
Throughput,0.748238086366129,catapult,DSP,0,catapult_fpga_area
Throughput,0.748238086366129,catapult,BRAM,3,catapult_fpga_area
Throughput,0.616334719059227,catapult,CLB,127,catapult_fpga_area
Throughput,0.616334719059227,catapult,LUT,649,catapult_fpga_area
Throughput,0.616334719059227,catapult,FF,206,catapult_fpga_area
Throughput,0.616334719059227,catapult,DSP,0,catapult_fpga_area
Throughput,0.616334719059227,catapult,BRAM,3,catapult_fpga_area
Throughput,0.601236141506938,catapult,CLB,122,catapult_fpga_area
Throughput,0.601236141506938,catapult,LUT,701,catapult_fpga_area
Throughput,0.601236141506938,catapult,FF,209,catapult_fpga_area
Throughput,0.601236141506938,catapult,DSP,0,catapult_fpga_area
Throughput,0.601236141506938,catapult,BRAM,3,catapult_fpga_area
Throughput,0.56926795556522,catapult,CLB,128,catapult_fpga_area
Throughput,0.56926795556522,catapult,LUT,653,catapult_fpga_area
Throughput,0.56926795556522,catapult,FF,214,catapult_fpga_area
Throughput,0.56926795556522,catapult,DSP,0,catapult_fpga_area
Throughput,0.56926795556522,catapult,BRAM,3,catapult_fpga_area
Throughput,0.503934214411914,catapult,CLB,125,catapult_fpga_area
Throughput,0.503934214411914,catapult,LUT,686,catapult_fpga_area
Throughput,0.503934214411914,catapult,FF,202,catapult_fpga_area
Throughput,0.503934214411914,catapult,DSP,0,catapult_fpga_area
Throughput,0.503934214411914,catapult,BRAM,3,catapult_fpga_area
Throughput,0.637742086896186,catapult,CLB,108,catapult_fpga_area
Throughput,0.637742086896186,catapult,LUT,625,catapult_fpga_area
Throughput,0.637742086896186,catapult,FF,206,catapult_fpga_area
Throughput,0.637742086896186,catapult,DSP,0,catapult_fpga_area
Throughput,0.637742086896186,catapult,BRAM,3,catapult_fpga_area
Throughput,0.729787442109611,catapult,CLB,115,catapult_fpga_area
Throughput,0.729787442109611,catapult,LUT,677,catapult_fpga_area
Throughput,0.729787442109611,catapult,FF,210,catapult_fpga_area
Throughput,0.729787442109611,catapult,DSP,0,catapult_fpga_area
Throughput,0.729787442109611,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494509461449526,catapult,CLB,121,catapult_fpga_area
Throughput,0.494509461449526,catapult,LUT,643,catapult_fpga_area
Throughput,0.494509461449526,catapult,FF,214,catapult_fpga_area
Throughput,0.494509461449526,catapult,DSP,0,catapult_fpga_area
Throughput,0.494509461449526,catapult,BRAM,3,catapult_fpga_area
Throughput,0.615626698744922,catapult,CLB,113,catapult_fpga_area
Throughput,0.615626698744922,catapult,LUT,590,catapult_fpga_area
Throughput,0.615626698744922,catapult,FF,191,catapult_fpga_area
Throughput,0.615626698744922,catapult,DSP,0,catapult_fpga_area
Throughput,0.615626698744922,catapult,BRAM,3,catapult_fpga_area
Throughput,0.622460361724165,catapult,CLB,115,catapult_fpga_area
Throughput,0.622460361724165,catapult,LUT,594,catapult_fpga_area
Throughput,0.622460361724165,catapult,FF,192,catapult_fpga_area
Throughput,0.622460361724165,catapult,DSP,0,catapult_fpga_area
Throughput,0.622460361724165,catapult,BRAM,3,catapult_fpga_area
Throughput,0.515529022995172,catapult,CLB,117,catapult_fpga_area
Throughput,0.515529022995172,catapult,LUT,681,catapult_fpga_area
Throughput,0.515529022995172,catapult,FF,198,catapult_fpga_area
Throughput,0.515529022995172,catapult,DSP,0,catapult_fpga_area
Throughput,0.515529022995172,catapult,BRAM,3,catapult_fpga_area
Throughput,0.488416947872724,catapult,CLB,110,catapult_fpga_area
Throughput,0.488416947872724,catapult,LUT,650,catapult_fpga_area
Throughput,0.488416947872724,catapult,FF,201,catapult_fpga_area
Throughput,0.488416947872724,catapult,DSP,0,catapult_fpga_area
Throughput,0.488416947872724,catapult,BRAM,3,catapult_fpga_area
Throughput,0.679158658254155,catapult,CLB,119,catapult_fpga_area
Throughput,0.679158658254155,catapult,LUT,619,catapult_fpga_area
Throughput,0.679158658254155,catapult,FF,193,catapult_fpga_area
Throughput,0.679158658254155,catapult,DSP,0,catapult_fpga_area
Throughput,0.679158658254155,catapult,BRAM,3,catapult_fpga_area
Throughput,0.468534620491643,catapult,CLB,117,catapult_fpga_area
Throughput,0.468534620491643,catapult,LUT,616,catapult_fpga_area
Throughput,0.468534620491643,catapult,FF,194,catapult_fpga_area
Throughput,0.468534620491643,catapult,DSP,0,catapult_fpga_area
Throughput,0.468534620491643,catapult,BRAM,3,catapult_fpga_area
Throughput,0.6553432097924,catapult,CLB,119,catapult_fpga_area
Throughput,0.6553432097924,catapult,LUT,664,catapult_fpga_area
Throughput,0.6553432097924,catapult,FF,201,catapult_fpga_area
Throughput,0.6553432097924,catapult,DSP,0,catapult_fpga_area
Throughput,0.6553432097924,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485730689533572,catapult,CLB,116,catapult_fpga_area
Throughput,0.485730689533572,catapult,LUT,640,catapult_fpga_area
Throughput,0.485730689533572,catapult,FF,203,catapult_fpga_area
Throughput,0.485730689533572,catapult,DSP,0,catapult_fpga_area
Throughput,0.485730689533572,catapult,BRAM,3,catapult_fpga_area
Throughput,0.566195309071864,catapult,CLB,125,catapult_fpga_area
Throughput,0.566195309071864,catapult,LUT,684,catapult_fpga_area
Throughput,0.566195309071864,catapult,FF,197,catapult_fpga_area
Throughput,0.566195309071864,catapult,DSP,0,catapult_fpga_area
Throughput,0.566195309071864,catapult,BRAM,3,catapult_fpga_area
Throughput,0.565841933187648,catapult,CLB,126,catapult_fpga_area
Throughput,0.565841933187648,catapult,LUT,663,catapult_fpga_area
Throughput,0.565841933187648,catapult,FF,198,catapult_fpga_area
Throughput,0.565841933187648,catapult,DSP,0,catapult_fpga_area
Throughput,0.565841933187648,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544421530347145,catapult,CLB,139,catapult_fpga_area
Throughput,0.544421530347145,catapult,LUT,782,catapult_fpga_area
Throughput,0.544421530347145,catapult,FF,204,catapult_fpga_area
Throughput,0.544421530347145,catapult,DSP,0,catapult_fpga_area
Throughput,0.544421530347145,catapult,BRAM,3,catapult_fpga_area
Throughput,0.44332588398073,catapult,CLB,136,catapult_fpga_area
Throughput,0.44332588398073,catapult,LUT,708,catapult_fpga_area
Throughput,0.44332588398073,catapult,FF,207,catapult_fpga_area
Throughput,0.44332588398073,catapult,DSP,0,catapult_fpga_area
Throughput,0.44332588398073,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483440004370298,catapult,CLB,136,catapult_fpga_area
Throughput,0.483440004370298,catapult,LUT,731,catapult_fpga_area
Throughput,0.483440004370298,catapult,FF,197,catapult_fpga_area
Throughput,0.483440004370298,catapult,DSP,0,catapult_fpga_area
Throughput,0.483440004370298,catapult,BRAM,3,catapult_fpga_area
Throughput,0.671308541461358,catapult,CLB,133,catapult_fpga_area
Throughput,0.671308541461358,catapult,LUT,688,catapult_fpga_area
Throughput,0.671308541461358,catapult,FF,200,catapult_fpga_area
Throughput,0.671308541461358,catapult,DSP,0,catapult_fpga_area
Throughput,0.671308541461358,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531906688673419,catapult,CLB,132,catapult_fpga_area
Throughput,0.531906688673419,catapult,LUT,733,catapult_fpga_area
Throughput,0.531906688673419,catapult,FF,205,catapult_fpga_area
Throughput,0.531906688673419,catapult,DSP,0,catapult_fpga_area
Throughput,0.531906688673419,catapult,BRAM,3,catapult_fpga_area
Throughput,0.597958807813647,catapult,CLB,136,catapult_fpga_area
Throughput,0.597958807813647,catapult,LUT,725,catapult_fpga_area
Throughput,0.597958807813647,catapult,FF,209,catapult_fpga_area
Throughput,0.597958807813647,catapult,DSP,0,catapult_fpga_area
Throughput,0.597958807813647,catapult,BRAM,3,catapult_fpga_area
Throughput,0.615447106937012,catapult,CLB,134,catapult_fpga_area
Throughput,0.615447106937012,catapult,LUT,659,catapult_fpga_area
Throughput,0.615447106937012,catapult,FF,196,catapult_fpga_area
Throughput,0.615447106937012,catapult,DSP,0,catapult_fpga_area
Throughput,0.615447106937012,catapult,BRAM,3,catapult_fpga_area
Throughput,0.455170486381527,catapult,CLB,118,catapult_fpga_area
Throughput,0.455170486381527,catapult,LUT,717,catapult_fpga_area
Throughput,0.455170486381527,catapult,FF,200,catapult_fpga_area
Throughput,0.455170486381527,catapult,DSP,0,catapult_fpga_area
Throughput,0.455170486381527,catapult,BRAM,3,catapult_fpga_area
Throughput,0.583292405649537,catapult,CLB,116,catapult_fpga_area
Throughput,0.583292405649537,catapult,LUT,676,catapult_fpga_area
Throughput,0.583292405649537,catapult,FF,204,catapult_fpga_area
Throughput,0.583292405649537,catapult,DSP,0,catapult_fpga_area
Throughput,0.583292405649537,catapult,BRAM,3,catapult_fpga_area
Throughput,0.39120538987138,catapult,CLB,137,catapult_fpga_area
Throughput,0.39120538987138,catapult,LUT,782,catapult_fpga_area
Throughput,0.39120538987138,catapult,FF,208,catapult_fpga_area
Throughput,0.39120538987138,catapult,DSP,0,catapult_fpga_area
Throughput,0.39120538987138,catapult,BRAM,3,catapult_fpga_area
Throughput,0.603556395706058,catapult,CLB,127,catapult_fpga_area
Throughput,0.603556395706058,catapult,LUT,695,catapult_fpga_area
Throughput,0.603556395706058,catapult,FF,198,catapult_fpga_area
Throughput,0.603556395706058,catapult,DSP,0,catapult_fpga_area
Throughput,0.603556395706058,catapult,BRAM,3,catapult_fpga_area
Throughput,0.596780488619993,catapult,CLB,138,catapult_fpga_area
Throughput,0.596780488619993,catapult,LUT,654,catapult_fpga_area
Throughput,0.596780488619993,catapult,FF,202,catapult_fpga_area
Throughput,0.596780488619993,catapult,DSP,0,catapult_fpga_area
Throughput,0.596780488619993,catapult,BRAM,3,catapult_fpga_area
Throughput,0.612661382666462,catapult,CLB,132,catapult_fpga_area
Throughput,0.612661382666462,catapult,LUT,706,catapult_fpga_area
Throughput,0.612661382666462,catapult,FF,206,catapult_fpga_area
Throughput,0.612661382666462,catapult,DSP,0,catapult_fpga_area
Throughput,0.612661382666462,catapult,BRAM,3,catapult_fpga_area
Throughput,0.439913337072597,catapult,CLB,139,catapult_fpga_area
Throughput,0.439913337072597,catapult,LUT,770,catapult_fpga_area
Throughput,0.439913337072597,catapult,FF,210,catapult_fpga_area
Throughput,0.439913337072597,catapult,DSP,0,catapult_fpga_area
Throughput,0.439913337072597,catapult,BRAM,3,catapult_fpga_area
Throughput,0.53688824939533,catapult,CLB,132,catapult_fpga_area
Throughput,0.53688824939533,catapult,LUT,701,catapult_fpga_area
Throughput,0.53688824939533,catapult,FF,202,catapult_fpga_area
Throughput,0.53688824939533,catapult,DSP,0,catapult_fpga_area
Throughput,0.53688824939533,catapult,BRAM,3,catapult_fpga_area
Throughput,0.662345963166941,catapult,CLB,126,catapult_fpga_area
Throughput,0.662345963166941,catapult,LUT,693,catapult_fpga_area
Throughput,0.662345963166941,catapult,FF,206,catapult_fpga_area
Throughput,0.662345963166941,catapult,DSP,0,catapult_fpga_area
Throughput,0.662345963166941,catapult,BRAM,3,catapult_fpga_area
Throughput,0.623944753435752,catapult,CLB,122,catapult_fpga_area
Throughput,0.623944753435752,catapult,LUT,668,catapult_fpga_area
Throughput,0.623944753435752,catapult,FF,210,catapult_fpga_area
Throughput,0.623944753435752,catapult,DSP,0,catapult_fpga_area
Throughput,0.623944753435752,catapult,BRAM,3,catapult_fpga_area
Throughput,0.511210592692449,catapult,CLB,129,catapult_fpga_area
Throughput,0.511210592692449,catapult,LUT,783,catapult_fpga_area
Throughput,0.511210592692449,catapult,FF,214,catapult_fpga_area
Throughput,0.511210592692449,catapult,DSP,0,catapult_fpga_area
Throughput,0.511210592692449,catapult,BRAM,3,catapult_fpga_area
Throughput,0.476091177173523,catapult,CLB,131,catapult_fpga_area
Throughput,0.476091177173523,catapult,LUT,738,catapult_fpga_area
Throughput,0.476091177173523,catapult,FF,202,catapult_fpga_area
Throughput,0.476091177173523,catapult,DSP,0,catapult_fpga_area
Throughput,0.476091177173523,catapult,BRAM,3,catapult_fpga_area
Throughput,0.542758221294467,catapult,CLB,127,catapult_fpga_area
Throughput,0.542758221294467,catapult,LUT,731,catapult_fpga_area
Throughput,0.542758221294467,catapult,FF,206,catapult_fpga_area
Throughput,0.542758221294467,catapult,DSP,0,catapult_fpga_area
Throughput,0.542758221294467,catapult,BRAM,3,catapult_fpga_area
Throughput,0.638287958506176,catapult,CLB,135,catapult_fpga_area
Throughput,0.638287958506176,catapult,LUT,768,catapult_fpga_area
Throughput,0.638287958506176,catapult,FF,210,catapult_fpga_area
Throughput,0.638287958506176,catapult,DSP,0,catapult_fpga_area
Throughput,0.638287958506176,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509701401627884,catapult,CLB,139,catapult_fpga_area
Throughput,0.509701401627884,catapult,LUT,732,catapult_fpga_area
Throughput,0.509701401627884,catapult,FF,214,catapult_fpga_area
Throughput,0.509701401627884,catapult,DSP,0,catapult_fpga_area
Throughput,0.509701401627884,catapult,BRAM,3,catapult_fpga_area
Throughput,0.55097177647075,catapult,CLB,110,catapult_fpga_area
Throughput,0.55097177647075,catapult,LUT,595,catapult_fpga_area
Throughput,0.55097177647075,catapult,FF,200,catapult_fpga_area
Throughput,0.55097177647075,catapult,DSP,0,catapult_fpga_area
Throughput,0.55097177647075,catapult,BRAM,3,catapult_fpga_area
Throughput,0.564214683687143,catapult,CLB,115,catapult_fpga_area
Throughput,0.564214683687143,catapult,LUT,650,catapult_fpga_area
Throughput,0.564214683687143,catapult,FF,202,catapult_fpga_area
Throughput,0.564214683687143,catapult,DSP,0,catapult_fpga_area
Throughput,0.564214683687143,catapult,BRAM,3,catapult_fpga_area
Throughput,0.777735002352648,catapult,CLB,133,catapult_fpga_area
Throughput,0.777735002352648,catapult,LUT,644,catapult_fpga_area
Throughput,0.777735002352648,catapult,FF,207,catapult_fpga_area
Throughput,0.777735002352648,catapult,DSP,0,catapult_fpga_area
Throughput,0.777735002352648,catapult,BRAM,3,catapult_fpga_area
Throughput,0.391827420396341,catapult,CLB,121,catapult_fpga_area
Throughput,0.391827420396341,catapult,LUT,621,catapult_fpga_area
Throughput,0.391827420396341,catapult,FF,212,catapult_fpga_area
Throughput,0.391827420396341,catapult,DSP,0,catapult_fpga_area
Throughput,0.391827420396341,catapult,BRAM,3,catapult_fpga_area
Throughput,0.656583298096696,catapult,CLB,127,catapult_fpga_area
Throughput,0.656583298096696,catapult,LUT,626,catapult_fpga_area
Throughput,0.656583298096696,catapult,FF,202,catapult_fpga_area
Throughput,0.656583298096696,catapult,DSP,0,catapult_fpga_area
Throughput,0.656583298096696,catapult,BRAM,3,catapult_fpga_area
Throughput,0.721111550187922,catapult,CLB,131,catapult_fpga_area
Throughput,0.721111550187922,catapult,LUT,674,catapult_fpga_area
Throughput,0.721111550187922,catapult,FF,205,catapult_fpga_area
Throughput,0.721111550187922,catapult,DSP,0,catapult_fpga_area
Throughput,0.721111550187922,catapult,BRAM,3,catapult_fpga_area
Throughput,0.749665649120492,catapult,CLB,133,catapult_fpga_area
Throughput,0.749665649120492,catapult,LUT,684,catapult_fpga_area
Throughput,0.749665649120492,catapult,FF,210,catapult_fpga_area
Throughput,0.749665649120492,catapult,DSP,0,catapult_fpga_area
Throughput,0.749665649120492,catapult,BRAM,3,catapult_fpga_area
Throughput,0.491156240729426,catapult,CLB,121,catapult_fpga_area
Throughput,0.491156240729426,catapult,LUT,622,catapult_fpga_area
Throughput,0.491156240729426,catapult,FF,216,catapult_fpga_area
Throughput,0.491156240729426,catapult,DSP,0,catapult_fpga_area
Throughput,0.491156240729426,catapult,BRAM,3,catapult_fpga_area
Throughput,0.702147095603646,catapult,CLB,134,catapult_fpga_area
Throughput,0.702147095603646,catapult,LUT,688,catapult_fpga_area
Throughput,0.702147095603646,catapult,FF,206,catapult_fpga_area
Throughput,0.702147095603646,catapult,DSP,0,catapult_fpga_area
Throughput,0.702147095603646,catapult,BRAM,3,catapult_fpga_area
Throughput,0.493330176020207,catapult,CLB,135,catapult_fpga_area
Throughput,0.493330176020207,catapult,LUT,728,catapult_fpga_area
Throughput,0.493330176020207,catapult,FF,208,catapult_fpga_area
Throughput,0.493330176020207,catapult,DSP,0,catapult_fpga_area
Throughput,0.493330176020207,catapult,BRAM,3,catapult_fpga_area
Throughput,0.720986771334719,catapult,CLB,132,catapult_fpga_area
Throughput,0.720986771334719,catapult,LUT,704,catapult_fpga_area
Throughput,0.720986771334719,catapult,FF,213,catapult_fpga_area
Throughput,0.720986771334719,catapult,DSP,0,catapult_fpga_area
Throughput,0.720986771334719,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524919503594124,catapult,CLB,129,catapult_fpga_area
Throughput,0.524919503594124,catapult,LUT,763,catapult_fpga_area
Throughput,0.524919503594124,catapult,FF,218,catapult_fpga_area
Throughput,0.524919503594124,catapult,DSP,0,catapult_fpga_area
Throughput,0.524919503594124,catapult,BRAM,3,catapult_fpga_area
Throughput,0.722573633866159,catapult,CLB,141,catapult_fpga_area
Throughput,0.722573633866159,catapult,LUT,727,catapult_fpga_area
Throughput,0.722573633866159,catapult,FF,204,catapult_fpga_area
Throughput,0.722573633866159,catapult,DSP,0,catapult_fpga_area
Throughput,0.722573633866159,catapult,BRAM,3,catapult_fpga_area
Throughput,0.481358663709841,catapult,CLB,136,catapult_fpga_area
Throughput,0.481358663709841,catapult,LUT,740,catapult_fpga_area
Throughput,0.481358663709841,catapult,FF,207,catapult_fpga_area
Throughput,0.481358663709841,catapult,DSP,0,catapult_fpga_area
Throughput,0.481358663709841,catapult,BRAM,3,catapult_fpga_area
Throughput,0.674293828930307,catapult,CLB,136,catapult_fpga_area
Throughput,0.674293828930307,catapult,LUT,725,catapult_fpga_area
Throughput,0.674293828930307,catapult,FF,212,catapult_fpga_area
Throughput,0.674293828930307,catapult,DSP,0,catapult_fpga_area
Throughput,0.674293828930307,catapult,BRAM,3,catapult_fpga_area
Throughput,0.564222323907623,catapult,CLB,129,catapult_fpga_area
Throughput,0.564222323907623,catapult,LUT,748,catapult_fpga_area
Throughput,0.564222323907623,catapult,FF,218,catapult_fpga_area
Throughput,0.564222323907623,catapult,DSP,0,catapult_fpga_area
Throughput,0.564222323907623,catapult,BRAM,3,catapult_fpga_area
Throughput,0.792031529191114,catapult,CLB,124,catapult_fpga_area
Throughput,0.792031529191114,catapult,LUT,655,catapult_fpga_area
Throughput,0.792031529191114,catapult,FF,194,catapult_fpga_area
Throughput,0.792031529191114,catapult,DSP,0,catapult_fpga_area
Throughput,0.792031529191114,catapult,BRAM,3,catapult_fpga_area
Throughput,0.716289790793241,catapult,CLB,138,catapult_fpga_area
Throughput,0.716289790793241,catapult,LUT,655,catapult_fpga_area
Throughput,0.716289790793241,catapult,FF,200,catapult_fpga_area
Throughput,0.716289790793241,catapult,DSP,0,catapult_fpga_area
Throughput,0.716289790793241,catapult,BRAM,3,catapult_fpga_area
Throughput,0.638224815967874,catapult,CLB,114,catapult_fpga_area
Throughput,0.638224815967874,catapult,LUT,631,catapult_fpga_area
Throughput,0.638224815967874,catapult,FF,202,catapult_fpga_area
Throughput,0.638224815967874,catapult,DSP,0,catapult_fpga_area
Throughput,0.638224815967874,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517832601290646,catapult,CLB,119,catapult_fpga_area
Throughput,0.517832601290646,catapult,LUT,636,catapult_fpga_area
Throughput,0.517832601290646,catapult,FF,207,catapult_fpga_area
Throughput,0.517832601290646,catapult,DSP,0,catapult_fpga_area
Throughput,0.517832601290646,catapult,BRAM,3,catapult_fpga_area
Throughput,0.663103590042836,catapult,CLB,125,catapult_fpga_area
Throughput,0.663103590042836,catapult,LUT,684,catapult_fpga_area
Throughput,0.663103590042836,catapult,FF,196,catapult_fpga_area
Throughput,0.663103590042836,catapult,DSP,0,catapult_fpga_area
Throughput,0.663103590042836,catapult,BRAM,3,catapult_fpga_area
Throughput,0.53708952261872,catapult,CLB,127,catapult_fpga_area
Throughput,0.53708952261872,catapult,LUT,664,catapult_fpga_area
Throughput,0.53708952261872,catapult,FF,202,catapult_fpga_area
Throughput,0.53708952261872,catapult,DSP,0,catapult_fpga_area
Throughput,0.53708952261872,catapult,BRAM,3,catapult_fpga_area
Throughput,0.685856003160424,catapult,CLB,125,catapult_fpga_area
Throughput,0.685856003160424,catapult,LUT,674,catapult_fpga_area
Throughput,0.685856003160424,catapult,FF,204,catapult_fpga_area
Throughput,0.685856003160424,catapult,DSP,0,catapult_fpga_area
Throughput,0.685856003160424,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524186214007409,catapult,CLB,132,catapult_fpga_area
Throughput,0.524186214007409,catapult,LUT,677,catapult_fpga_area
Throughput,0.524186214007409,catapult,FF,209,catapult_fpga_area
Throughput,0.524186214007409,catapult,DSP,0,catapult_fpga_area
Throughput,0.524186214007409,catapult,BRAM,3,catapult_fpga_area
Throughput,0.765951319197957,catapult,CLB,127,catapult_fpga_area
Throughput,0.765951319197957,catapult,LUT,667,catapult_fpga_area
Throughput,0.765951319197957,catapult,FF,200,catapult_fpga_area
Throughput,0.765951319197957,catapult,DSP,0,catapult_fpga_area
Throughput,0.765951319197957,catapult,BRAM,3,catapult_fpga_area
Throughput,0.600577154645614,catapult,CLB,135,catapult_fpga_area
Throughput,0.600577154645614,catapult,LUT,681,catapult_fpga_area
Throughput,0.600577154645614,catapult,FF,206,catapult_fpga_area
Throughput,0.600577154645614,catapult,DSP,0,catapult_fpga_area
Throughput,0.600577154645614,catapult,BRAM,3,catapult_fpga_area
Throughput,0.679975602475383,catapult,CLB,135,catapult_fpga_area
Throughput,0.679975602475383,catapult,LUT,697,catapult_fpga_area
Throughput,0.679975602475383,catapult,FF,208,catapult_fpga_area
Throughput,0.679975602475383,catapult,DSP,0,catapult_fpga_area
Throughput,0.679975602475383,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483385087763396,catapult,CLB,127,catapult_fpga_area
Throughput,0.483385087763396,catapult,LUT,637,catapult_fpga_area
Throughput,0.483385087763396,catapult,FF,213,catapult_fpga_area
Throughput,0.483385087763396,catapult,DSP,0,catapult_fpga_area
Throughput,0.483385087763396,catapult,BRAM,3,catapult_fpga_area
Throughput,0.621285489380367,catapult,CLB,130,catapult_fpga_area
Throughput,0.621285489380367,catapult,LUT,696,catapult_fpga_area
Throughput,0.621285489380367,catapult,FF,200,catapult_fpga_area
Throughput,0.621285489380367,catapult,DSP,0,catapult_fpga_area
Throughput,0.621285489380367,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532130010004044,catapult,CLB,130,catapult_fpga_area
Throughput,0.532130010004044,catapult,LUT,692,catapult_fpga_area
Throughput,0.532130010004044,catapult,FF,206,catapult_fpga_area
Throughput,0.532130010004044,catapult,DSP,0,catapult_fpga_area
Throughput,0.532130010004044,catapult,BRAM,3,catapult_fpga_area
Throughput,0.700025200907233,catapult,CLB,132,catapult_fpga_area
Throughput,0.700025200907233,catapult,LUT,725,catapult_fpga_area
Throughput,0.700025200907233,catapult,FF,208,catapult_fpga_area
Throughput,0.700025200907233,catapult,DSP,0,catapult_fpga_area
Throughput,0.700025200907233,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494759017725237,catapult,CLB,125,catapult_fpga_area
Throughput,0.494759017725237,catapult,LUT,729,catapult_fpga_area
Throughput,0.494759017725237,catapult,FF,213,catapult_fpga_area
Throughput,0.494759017725237,catapult,DSP,0,catapult_fpga_area
Throughput,0.494759017725237,catapult,BRAM,3,catapult_fpga_area
Throughput,0.535674301453927,catapult,CLB,122,catapult_fpga_area
Throughput,0.535674301453927,catapult,LUT,674,catapult_fpga_area
Throughput,0.535674301453927,catapult,FF,192,catapult_fpga_area
Throughput,0.535674301453927,catapult,DSP,0,catapult_fpga_area
Throughput,0.535674301453927,catapult,BRAM,3,catapult_fpga_area
Throughput,0.595030542917768,catapult,CLB,138,catapult_fpga_area
Throughput,0.595030542917768,catapult,LUT,681,catapult_fpga_area
Throughput,0.595030542917768,catapult,FF,193,catapult_fpga_area
Throughput,0.595030542917768,catapult,DSP,0,catapult_fpga_area
Throughput,0.595030542917768,catapult,BRAM,3,catapult_fpga_area
Throughput,0.588310390208633,catapult,CLB,142,catapult_fpga_area
Throughput,0.588310390208633,catapult,LUT,727,catapult_fpga_area
Throughput,0.588310390208633,catapult,FF,198,catapult_fpga_area
Throughput,0.588310390208633,catapult,DSP,0,catapult_fpga_area
Throughput,0.588310390208633,catapult,BRAM,3,catapult_fpga_area
Throughput,0.465539161852604,catapult,CLB,133,catapult_fpga_area
Throughput,0.465539161852604,catapult,LUT,727,catapult_fpga_area
Throughput,0.465539161852604,catapult,FF,201,catapult_fpga_area
Throughput,0.465539161852604,catapult,DSP,0,catapult_fpga_area
Throughput,0.465539161852604,catapult,BRAM,3,catapult_fpga_area
Throughput,0.764704892734845,catapult,CLB,132,catapult_fpga_area
Throughput,0.764704892734845,catapult,LUT,716,catapult_fpga_area
Throughput,0.764704892734845,catapult,FF,194,catapult_fpga_area
Throughput,0.764704892734845,catapult,DSP,0,catapult_fpga_area
Throughput,0.764704892734845,catapult,BRAM,3,catapult_fpga_area
Throughput,0.591575958353052,catapult,CLB,126,catapult_fpga_area
Throughput,0.591575958353052,catapult,LUT,651,catapult_fpga_area
Throughput,0.591575958353052,catapult,FF,195,catapult_fpga_area
Throughput,0.591575958353052,catapult,DSP,0,catapult_fpga_area
Throughput,0.591575958353052,catapult,BRAM,3,catapult_fpga_area
Throughput,0.500972387403951,catapult,CLB,146,catapult_fpga_area
Throughput,0.500972387403951,catapult,LUT,799,catapult_fpga_area
Throughput,0.500972387403951,catapult,FF,200,catapult_fpga_area
Throughput,0.500972387403951,catapult,DSP,0,catapult_fpga_area
Throughput,0.500972387403951,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518241585570496,catapult,CLB,136,catapult_fpga_area
Throughput,0.518241585570496,catapult,LUT,713,catapult_fpga_area
Throughput,0.518241585570496,catapult,FF,204,catapult_fpga_area
Throughput,0.518241585570496,catapult,DSP,0,catapult_fpga_area
Throughput,0.518241585570496,catapult,BRAM,3,catapult_fpga_area
Throughput,0.707816273545508,catapult,CLB,129,catapult_fpga_area
Throughput,0.707816273545508,catapult,LUT,709,catapult_fpga_area
Throughput,0.707816273545508,catapult,FF,198,catapult_fpga_area
Throughput,0.707816273545508,catapult,DSP,0,catapult_fpga_area
Throughput,0.707816273545508,catapult,BRAM,3,catapult_fpga_area
Throughput,0.611155419879052,catapult,CLB,130,catapult_fpga_area
Throughput,0.611155419879052,catapult,LUT,730,catapult_fpga_area
Throughput,0.611155419879052,catapult,FF,199,catapult_fpga_area
Throughput,0.611155419879052,catapult,DSP,0,catapult_fpga_area
Throughput,0.611155419879052,catapult,BRAM,3,catapult_fpga_area
Throughput,0.559998835202423,catapult,CLB,156,catapult_fpga_area
Throughput,0.559998835202423,catapult,LUT,757,catapult_fpga_area
Throughput,0.559998835202423,catapult,FF,204,catapult_fpga_area
Throughput,0.559998835202423,catapult,DSP,0,catapult_fpga_area
Throughput,0.559998835202423,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516472103017592,catapult,CLB,138,catapult_fpga_area
Throughput,0.516472103017592,catapult,LUT,777,catapult_fpga_area
Throughput,0.516472103017592,catapult,FF,207,catapult_fpga_area
Throughput,0.516472103017592,catapult,DSP,0,catapult_fpga_area
Throughput,0.516472103017592,catapult,BRAM,3,catapult_fpga_area
Throughput,0.630947866670621,catapult,CLB,153,catapult_fpga_area
Throughput,0.630947866670621,catapult,LUT,773,catapult_fpga_area
Throughput,0.630947866670621,catapult,FF,198,catapult_fpga_area
Throughput,0.630947866670621,catapult,DSP,0,catapult_fpga_area
Throughput,0.630947866670621,catapult,BRAM,3,catapult_fpga_area
Throughput,0.511440933686569,catapult,CLB,134,catapult_fpga_area
Throughput,0.511440933686569,catapult,LUT,717,catapult_fpga_area
Throughput,0.511440933686569,catapult,FF,199,catapult_fpga_area
Throughput,0.511440933686569,catapult,DSP,0,catapult_fpga_area
Throughput,0.511440933686569,catapult,BRAM,3,catapult_fpga_area
Throughput,0.692385559052872,catapult,CLB,142,catapult_fpga_area
Throughput,0.692385559052872,catapult,LUT,772,catapult_fpga_area
Throughput,0.692385559052872,catapult,FF,204,catapult_fpga_area
Throughput,0.692385559052872,catapult,DSP,0,catapult_fpga_area
Throughput,0.692385559052872,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48610753281955,catapult,CLB,151,catapult_fpga_area
Throughput,0.48610753281955,catapult,LUT,791,catapult_fpga_area
Throughput,0.48610753281955,catapult,FF,206,catapult_fpga_area
Throughput,0.48610753281955,catapult,DSP,0,catapult_fpga_area
Throughput,0.48610753281955,catapult,BRAM,3,catapult_fpga_area
Throughput,0.732075676126793,catapult,CLB,135,catapult_fpga_area
Throughput,0.732075676126793,catapult,LUT,703,catapult_fpga_area
Throughput,0.732075676126793,catapult,FF,196,catapult_fpga_area
Throughput,0.732075676126793,catapult,DSP,0,catapult_fpga_area
Throughput,0.732075676126793,catapult,BRAM,3,catapult_fpga_area
Throughput,0.681841736350892,catapult,CLB,135,catapult_fpga_area
Throughput,0.681841736350892,catapult,LUT,743,catapult_fpga_area
Throughput,0.681841736350892,catapult,FF,200,catapult_fpga_area
Throughput,0.681841736350892,catapult,DSP,0,catapult_fpga_area
Throughput,0.681841736350892,catapult,BRAM,3,catapult_fpga_area
Throughput,0.735439583270515,catapult,CLB,132,catapult_fpga_area
Throughput,0.735439583270515,catapult,LUT,743,catapult_fpga_area
Throughput,0.735439583270515,catapult,FF,204,catapult_fpga_area
Throughput,0.735439583270515,catapult,DSP,0,catapult_fpga_area
Throughput,0.735439583270515,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516407292497222,catapult,CLB,137,catapult_fpga_area
Throughput,0.516407292497222,catapult,LUT,765,catapult_fpga_area
Throughput,0.516407292497222,catapult,FF,207,catapult_fpga_area
Throughput,0.516407292497222,catapult,DSP,0,catapult_fpga_area
Throughput,0.516407292497222,catapult,BRAM,3,catapult_fpga_area
Throughput,0.636981218608769,catapult,CLB,134,catapult_fpga_area
Throughput,0.636981218608769,catapult,LUT,720,catapult_fpga_area
Throughput,0.636981218608769,catapult,FF,198,catapult_fpga_area
Throughput,0.636981218608769,catapult,DSP,0,catapult_fpga_area
Throughput,0.636981218608769,catapult,BRAM,3,catapult_fpga_area
Throughput,0.644404219301066,catapult,CLB,131,catapult_fpga_area
Throughput,0.644404219301066,catapult,LUT,717,catapult_fpga_area
Throughput,0.644404219301066,catapult,FF,202,catapult_fpga_area
Throughput,0.644404219301066,catapult,DSP,0,catapult_fpga_area
Throughput,0.644404219301066,catapult,BRAM,3,catapult_fpga_area
Throughput,0.670409787982905,catapult,CLB,141,catapult_fpga_area
Throughput,0.670409787982905,catapult,LUT,767,catapult_fpga_area
Throughput,0.670409787982905,catapult,FF,206,catapult_fpga_area
Throughput,0.670409787982905,catapult,DSP,0,catapult_fpga_area
Throughput,0.670409787982905,catapult,BRAM,3,catapult_fpga_area
Throughput,0.499122293446974,catapult,CLB,144,catapult_fpga_area
Throughput,0.499122293446974,catapult,LUT,775,catapult_fpga_area
Throughput,0.499122293446974,catapult,FF,209,catapult_fpga_area
Throughput,0.499122293446974,catapult,DSP,0,catapult_fpga_area
Throughput,0.499122293446974,catapult,BRAM,3,catapult_fpga_area
Throughput,0.653420525768292,catapult,CLB,126,catapult_fpga_area
Throughput,0.653420525768292,catapult,LUT,731,catapult_fpga_area
Throughput,0.653420525768292,catapult,FF,202,catapult_fpga_area
Throughput,0.653420525768292,catapult,DSP,0,catapult_fpga_area
Throughput,0.653420525768292,catapult,BRAM,3,catapult_fpga_area
Throughput,0.611155419879052,catapult,CLB,138,catapult_fpga_area
Throughput,0.611155419879052,catapult,LUT,760,catapult_fpga_area
Throughput,0.611155419879052,catapult,FF,206,catapult_fpga_area
Throughput,0.611155419879052,catapult,DSP,0,catapult_fpga_area
Throughput,0.611155419879052,catapult,BRAM,3,catapult_fpga_area
Throughput,0.545077351927012,catapult,CLB,135,catapult_fpga_area
Throughput,0.545077351927012,catapult,LUT,736,catapult_fpga_area
Throughput,0.545077351927012,catapult,FF,210,catapult_fpga_area
Throughput,0.545077351927012,catapult,DSP,0,catapult_fpga_area
Throughput,0.545077351927012,catapult,BRAM,3,catapult_fpga_area
Throughput,0.512321065463873,catapult,CLB,142,catapult_fpga_area
Throughput,0.512321065463873,catapult,LUT,783,catapult_fpga_area
Throughput,0.512321065463873,catapult,FF,213,catapult_fpga_area
Throughput,0.512321065463873,catapult,DSP,0,catapult_fpga_area
Throughput,0.512321065463873,catapult,BRAM,3,catapult_fpga_area
Throughput,0.554594873990499,catapult,CLB,146,catapult_fpga_area
Throughput,0.554594873990499,catapult,LUT,749,catapult_fpga_area
Throughput,0.554594873990499,catapult,FF,202,catapult_fpga_area
Throughput,0.554594873990499,catapult,DSP,0,catapult_fpga_area
Throughput,0.554594873990499,catapult,BRAM,3,catapult_fpga_area
Throughput,0.523306775514476,catapult,CLB,140,catapult_fpga_area
Throughput,0.523306775514476,catapult,LUT,765,catapult_fpga_area
Throughput,0.523306775514476,catapult,FF,206,catapult_fpga_area
Throughput,0.523306775514476,catapult,DSP,0,catapult_fpga_area
Throughput,0.523306775514476,catapult,BRAM,3,catapult_fpga_area
Throughput,0.629795895746107,catapult,CLB,149,catapult_fpga_area
Throughput,0.629795895746107,catapult,LUT,769,catapult_fpga_area
Throughput,0.629795895746107,catapult,FF,210,catapult_fpga_area
Throughput,0.629795895746107,catapult,DSP,0,catapult_fpga_area
Throughput,0.629795895746107,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531536032827665,catapult,CLB,148,catapult_fpga_area
Throughput,0.531536032827665,catapult,LUT,767,catapult_fpga_area
Throughput,0.531536032827665,catapult,FF,213,catapult_fpga_area
Throughput,0.531536032827665,catapult,DSP,0,catapult_fpga_area
Throughput,0.531536032827665,catapult,BRAM,3,catapult_fpga_area
Throughput,0.594643451786309,catapult,CLB,123,catapult_fpga_area
Throughput,0.594643451786309,catapult,LUT,682,catapult_fpga_area
Throughput,0.594643451786309,catapult,FF,204,catapult_fpga_area
Throughput,0.594643451786309,catapult,DSP,0,catapult_fpga_area
Throughput,0.594643451786309,catapult,BRAM,3,catapult_fpga_area
Throughput,0.491783284876287,catapult,CLB,138,catapult_fpga_area
Throughput,0.491783284876287,catapult,LUT,686,catapult_fpga_area
Throughput,0.491783284876287,catapult,FF,207,catapult_fpga_area
Throughput,0.491783284876287,catapult,DSP,0,catapult_fpga_area
Throughput,0.491783284876287,catapult,BRAM,3,catapult_fpga_area
Throughput,0.641470969910521,catapult,CLB,128,catapult_fpga_area
Throughput,0.641470969910521,catapult,LUT,690,catapult_fpga_area
Throughput,0.641470969910521,catapult,FF,212,catapult_fpga_area
Throughput,0.641470969910521,catapult,DSP,0,catapult_fpga_area
Throughput,0.641470969910521,catapult,BRAM,3,catapult_fpga_area
Throughput,0.44497129045234,catapult,CLB,135,catapult_fpga_area
Throughput,0.44497129045234,catapult,LUT,680,catapult_fpga_area
Throughput,0.44497129045234,catapult,FF,213,catapult_fpga_area
Throughput,0.44497129045234,catapult,DSP,0,catapult_fpga_area
Throughput,0.44497129045234,catapult,BRAM,3,catapult_fpga_area
Throughput,0.598903527421996,catapult,CLB,115,catapult_fpga_area
Throughput,0.598903527421996,catapult,LUT,693,catapult_fpga_area
Throughput,0.598903527421996,catapult,FF,206,catapult_fpga_area
Throughput,0.598903527421996,catapult,DSP,0,catapult_fpga_area
Throughput,0.598903527421996,catapult,BRAM,3,catapult_fpga_area
Throughput,0.613800066904207,catapult,CLB,139,catapult_fpga_area
Throughput,0.613800066904207,catapult,LUT,728,catapult_fpga_area
Throughput,0.613800066904207,catapult,FF,203,catapult_fpga_area
Throughput,0.613800066904207,catapult,DSP,0,catapult_fpga_area
Throughput,0.613800066904207,catapult,BRAM,3,catapult_fpga_area
Throughput,0.661685498235946,catapult,CLB,137,catapult_fpga_area
Throughput,0.661685498235946,catapult,LUT,722,catapult_fpga_area
Throughput,0.661685498235946,catapult,FF,209,catapult_fpga_area
Throughput,0.661685498235946,catapult,DSP,0,catapult_fpga_area
Throughput,0.661685498235946,catapult,BRAM,3,catapult_fpga_area
Throughput,0.493640674016976,catapult,CLB,130,catapult_fpga_area
Throughput,0.493640674016976,catapult,LUT,706,catapult_fpga_area
Throughput,0.493640674016976,catapult,FF,215,catapult_fpga_area
Throughput,0.493640674016976,catapult,DSP,0,catapult_fpga_area
Throughput,0.493640674016976,catapult,BRAM,3,catapult_fpga_area
Throughput,0.590513983371126,catapult,CLB,141,catapult_fpga_area
Throughput,0.590513983371126,catapult,LUT,713,catapult_fpga_area
Throughput,0.590513983371126,catapult,FF,210,catapult_fpga_area
Throughput,0.590513983371126,catapult,DSP,0,catapult_fpga_area
Throughput,0.590513983371126,catapult,BRAM,3,catapult_fpga_area
Throughput,0.615741176890741,catapult,CLB,151,catapult_fpga_area
Throughput,0.615741176890741,catapult,LUT,769,catapult_fpga_area
Throughput,0.615741176890741,catapult,FF,213,catapult_fpga_area
Throughput,0.615741176890741,catapult,DSP,0,catapult_fpga_area
Throughput,0.615741176890741,catapult,BRAM,3,catapult_fpga_area
Throughput,0.636133934183039,catapult,CLB,142,catapult_fpga_area
Throughput,0.636133934183039,catapult,LUT,769,catapult_fpga_area
Throughput,0.636133934183039,catapult,FF,218,catapult_fpga_area
Throughput,0.636133934183039,catapult,DSP,0,catapult_fpga_area
Throughput,0.636133934183039,catapult,BRAM,3,catapult_fpga_area
Throughput,0.455618435962145,catapult,CLB,140,catapult_fpga_area
Throughput,0.455618435962145,catapult,LUT,708,catapult_fpga_area
Throughput,0.455618435962145,catapult,FF,219,catapult_fpga_area
Throughput,0.455618435962145,catapult,DSP,0,catapult_fpga_area
Throughput,0.455618435962145,catapult,BRAM,3,catapult_fpga_area
Throughput,0.694823702381995,catapult,CLB,138,catapult_fpga_area
Throughput,0.694823702381995,catapult,LUT,731,catapult_fpga_area
Throughput,0.694823702381995,catapult,FF,209,catapult_fpga_area
Throughput,0.694823702381995,catapult,DSP,0,catapult_fpga_area
Throughput,0.694823702381995,catapult,BRAM,3,catapult_fpga_area
Throughput,0.617789241200364,catapult,CLB,143,catapult_fpga_area
Throughput,0.617789241200364,catapult,LUT,753,catapult_fpga_area
Throughput,0.617789241200364,catapult,FF,212,catapult_fpga_area
Throughput,0.617789241200364,catapult,DSP,0,catapult_fpga_area
Throughput,0.617789241200364,catapult,BRAM,3,catapult_fpga_area
Throughput,0.66204339694467,catapult,CLB,153,catapult_fpga_area
Throughput,0.66204339694467,catapult,LUT,777,catapult_fpga_area
Throughput,0.66204339694467,catapult,FF,217,catapult_fpga_area
Throughput,0.66204339694467,catapult,DSP,0,catapult_fpga_area
Throughput,0.66204339694467,catapult,BRAM,3,catapult_fpga_area
Throughput,0.44408305951912,catapult,CLB,141,catapult_fpga_area
Throughput,0.44408305951912,catapult,LUT,762,catapult_fpga_area
Throughput,0.44408305951912,catapult,FF,218,catapult_fpga_area
Throughput,0.44408305951912,catapult,DSP,0,catapult_fpga_area
Throughput,0.44408305951912,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39746192964338,catapult,CLB,100,catapult_fpga_area
Throughput,1.39746192964338,catapult,LUT,582,catapult_fpga_area
Throughput,1.39746192964338,catapult,FF,207,catapult_fpga_area
Throughput,1.39746192964338,catapult,DSP,0,catapult_fpga_area
Throughput,1.39746192964338,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40594574455372,catapult,CLB,110,catapult_fpga_area
Throughput,1.40594574455372,catapult,LUT,578,catapult_fpga_area
Throughput,1.40594574455372,catapult,FF,210,catapult_fpga_area
Throughput,1.40594574455372,catapult,DSP,0,catapult_fpga_area
Throughput,1.40594574455372,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32252915184883,catapult,CLB,122,catapult_fpga_area
Throughput,1.32252915184883,catapult,LUT,634,catapult_fpga_area
Throughput,1.32252915184883,catapult,FF,215,catapult_fpga_area
Throughput,1.32252915184883,catapult,DSP,0,catapult_fpga_area
Throughput,1.32252915184883,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08128564863623,catapult,CLB,130,catapult_fpga_area
Throughput,1.08128564863623,catapult,LUT,651,catapult_fpga_area
Throughput,1.08128564863623,catapult,FF,215,catapult_fpga_area
Throughput,1.08128564863623,catapult,DSP,0,catapult_fpga_area
Throughput,1.08128564863623,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22578161964977,catapult,CLB,114,catapult_fpga_area
Throughput,1.22578161964977,catapult,LUT,632,catapult_fpga_area
Throughput,1.22578161964977,catapult,FF,211,catapult_fpga_area
Throughput,1.22578161964977,catapult,DSP,0,catapult_fpga_area
Throughput,1.22578161964977,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36543377100037,catapult,CLB,118,catapult_fpga_area
Throughput,1.36543377100037,catapult,LUT,597,catapult_fpga_area
Throughput,1.36543377100037,catapult,FF,214,catapult_fpga_area
Throughput,1.36543377100037,catapult,DSP,0,catapult_fpga_area
Throughput,1.36543377100037,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20334336921703,catapult,CLB,135,catapult_fpga_area
Throughput,1.20334336921703,catapult,LUT,692,catapult_fpga_area
Throughput,1.20334336921703,catapult,FF,219,catapult_fpga_area
Throughput,1.20334336921703,catapult,DSP,0,catapult_fpga_area
Throughput,1.20334336921703,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02620728155639,catapult,CLB,139,catapult_fpga_area
Throughput,1.02620728155639,catapult,LUT,660,catapult_fpga_area
Throughput,1.02620728155639,catapult,FF,219,catapult_fpga_area
Throughput,1.02620728155639,catapult,DSP,0,catapult_fpga_area
Throughput,1.02620728155639,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51781919737721,catapult,CLB,119,catapult_fpga_area
Throughput,1.51781919737721,catapult,LUT,621,catapult_fpga_area
Throughput,1.51781919737721,catapult,FF,219,catapult_fpga_area
Throughput,1.51781919737721,catapult,DSP,0,catapult_fpga_area
Throughput,1.51781919737721,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26498053194961,catapult,CLB,121,catapult_fpga_area
Throughput,1.26498053194961,catapult,LUT,627,catapult_fpga_area
Throughput,1.26498053194961,catapult,FF,222,catapult_fpga_area
Throughput,1.26498053194961,catapult,DSP,0,catapult_fpga_area
Throughput,1.26498053194961,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2020848960437,catapult,CLB,128,catapult_fpga_area
Throughput,1.2020848960437,catapult,LUT,692,catapult_fpga_area
Throughput,1.2020848960437,catapult,FF,227,catapult_fpga_area
Throughput,1.2020848960437,catapult,DSP,0,catapult_fpga_area
Throughput,1.2020848960437,catapult,BRAM,3,catapult_fpga_area
Throughput,1.12900202994565,catapult,CLB,118,catapult_fpga_area
Throughput,1.12900202994565,catapult,LUT,655,catapult_fpga_area
Throughput,1.12900202994565,catapult,FF,227,catapult_fpga_area
Throughput,1.12900202994565,catapult,DSP,0,catapult_fpga_area
Throughput,1.12900202994565,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23770801230282,catapult,CLB,125,catapult_fpga_area
Throughput,1.23770801230282,catapult,LUT,639,catapult_fpga_area
Throughput,1.23770801230282,catapult,FF,219,catapult_fpga_area
Throughput,1.23770801230282,catapult,DSP,0,catapult_fpga_area
Throughput,1.23770801230282,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11836432507272,catapult,CLB,131,catapult_fpga_area
Throughput,1.11836432507272,catapult,LUT,662,catapult_fpga_area
Throughput,1.11836432507272,catapult,FF,222,catapult_fpga_area
Throughput,1.11836432507272,catapult,DSP,0,catapult_fpga_area
Throughput,1.11836432507272,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31566136981399,catapult,CLB,124,catapult_fpga_area
Throughput,1.31566136981399,catapult,LUT,670,catapult_fpga_area
Throughput,1.31566136981399,catapult,FF,227,catapult_fpga_area
Throughput,1.31566136981399,catapult,DSP,0,catapult_fpga_area
Throughput,1.31566136981399,catapult,BRAM,3,catapult_fpga_area
Throughput,0.987113236694947,catapult,CLB,139,catapult_fpga_area
Throughput,0.987113236694947,catapult,LUT,680,catapult_fpga_area
Throughput,0.987113236694947,catapult,FF,227,catapult_fpga_area
Throughput,0.987113236694947,catapult,DSP,0,catapult_fpga_area
Throughput,0.987113236694947,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2129268896188,catapult,CLB,131,catapult_fpga_area
Throughput,1.2129268896188,catapult,LUT,660,catapult_fpga_area
Throughput,1.2129268896188,catapult,FF,210,catapult_fpga_area
Throughput,1.2129268896188,catapult,DSP,0,catapult_fpga_area
Throughput,1.2129268896188,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31090634753963,catapult,CLB,121,catapult_fpga_area
Throughput,1.31090634753963,catapult,LUT,623,catapult_fpga_area
Throughput,1.31090634753963,catapult,FF,213,catapult_fpga_area
Throughput,1.31090634753963,catapult,DSP,0,catapult_fpga_area
Throughput,1.31090634753963,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21634524743503,catapult,CLB,124,catapult_fpga_area
Throughput,1.21634524743503,catapult,LUT,692,catapult_fpga_area
Throughput,1.21634524743503,catapult,FF,218,catapult_fpga_area
Throughput,1.21634524743503,catapult,DSP,0,catapult_fpga_area
Throughput,1.21634524743503,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15259558763357,catapult,CLB,124,catapult_fpga_area
Throughput,1.15259558763357,catapult,LUT,645,catapult_fpga_area
Throughput,1.15259558763357,catapult,FF,222,catapult_fpga_area
Throughput,1.15259558763357,catapult,DSP,0,catapult_fpga_area
Throughput,1.15259558763357,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31500566109937,catapult,CLB,116,catapult_fpga_area
Throughput,1.31500566109937,catapult,LUT,615,catapult_fpga_area
Throughput,1.31500566109937,catapult,FF,214,catapult_fpga_area
Throughput,1.31500566109937,catapult,DSP,0,catapult_fpga_area
Throughput,1.31500566109937,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21261507717082,catapult,CLB,114,catapult_fpga_area
Throughput,1.21261507717082,catapult,LUT,625,catapult_fpga_area
Throughput,1.21261507717082,catapult,FF,217,catapult_fpga_area
Throughput,1.21261507717082,catapult,DSP,0,catapult_fpga_area
Throughput,1.21261507717082,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15925093841363,catapult,CLB,129,catapult_fpga_area
Throughput,1.15925093841363,catapult,LUT,702,catapult_fpga_area
Throughput,1.15925093841363,catapult,FF,222,catapult_fpga_area
Throughput,1.15925093841363,catapult,DSP,0,catapult_fpga_area
Throughput,1.15925093841363,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02213536343045,catapult,CLB,129,catapult_fpga_area
Throughput,1.02213536343045,catapult,LUT,675,catapult_fpga_area
Throughput,1.02213536343045,catapult,FF,226,catapult_fpga_area
Throughput,1.02213536343045,catapult,DSP,0,catapult_fpga_area
Throughput,1.02213536343045,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37309071735751,catapult,CLB,119,catapult_fpga_area
Throughput,1.37309071735751,catapult,LUT,623,catapult_fpga_area
Throughput,1.37309071735751,catapult,FF,222,catapult_fpga_area
Throughput,1.37309071735751,catapult,DSP,0,catapult_fpga_area
Throughput,1.37309071735751,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41177732883259,catapult,CLB,124,catapult_fpga_area
Throughput,1.41177732883259,catapult,LUT,681,catapult_fpga_area
Throughput,1.41177732883259,catapult,FF,225,catapult_fpga_area
Throughput,1.41177732883259,catapult,DSP,0,catapult_fpga_area
Throughput,1.41177732883259,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13392183876765,catapult,CLB,142,catapult_fpga_area
Throughput,1.13392183876765,catapult,LUT,730,catapult_fpga_area
Throughput,1.13392183876765,catapult,FF,230,catapult_fpga_area
Throughput,1.13392183876765,catapult,DSP,0,catapult_fpga_area
Throughput,1.13392183876765,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00500492452413,catapult,CLB,128,catapult_fpga_area
Throughput,1.00500492452413,catapult,LUT,681,catapult_fpga_area
Throughput,1.00500492452413,catapult,FF,234,catapult_fpga_area
Throughput,1.00500492452413,catapult,DSP,0,catapult_fpga_area
Throughput,1.00500492452413,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08278544389872,catapult,CLB,143,catapult_fpga_area
Throughput,1.08278544389872,catapult,LUT,737,catapult_fpga_area
Throughput,1.08278544389872,catapult,FF,222,catapult_fpga_area
Throughput,1.08278544389872,catapult,DSP,0,catapult_fpga_area
Throughput,1.08278544389872,catapult,BRAM,3,catapult_fpga_area
Throughput,0.995229863265369,catapult,CLB,142,catapult_fpga_area
Throughput,0.995229863265369,catapult,LUT,707,catapult_fpga_area
Throughput,0.995229863265369,catapult,FF,225,catapult_fpga_area
Throughput,0.995229863265369,catapult,DSP,0,catapult_fpga_area
Throughput,0.995229863265369,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26354680114174,catapult,CLB,141,catapult_fpga_area
Throughput,1.26354680114174,catapult,LUT,718,catapult_fpga_area
Throughput,1.26354680114174,catapult,FF,230,catapult_fpga_area
Throughput,1.26354680114174,catapult,DSP,0,catapult_fpga_area
Throughput,1.26354680114174,catapult,BRAM,3,catapult_fpga_area
Throughput,0.81106158228382,catapult,CLB,133,catapult_fpga_area
Throughput,0.81106158228382,catapult,LUT,697,catapult_fpga_area
Throughput,0.81106158228382,catapult,FF,234,catapult_fpga_area
Throughput,0.81106158228382,catapult,DSP,0,catapult_fpga_area
Throughput,0.81106158228382,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30261591327704,catapult,CLB,138,catapult_fpga_area
Throughput,1.30261591327704,catapult,LUT,658,catapult_fpga_area
Throughput,1.30261591327704,catapult,FF,222,catapult_fpga_area
Throughput,1.30261591327704,catapult,DSP,0,catapult_fpga_area
Throughput,1.30261591327704,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18269294452697,catapult,CLB,127,catapult_fpga_area
Throughput,1.18269294452697,catapult,LUT,673,catapult_fpga_area
Throughput,1.18269294452697,catapult,FF,225,catapult_fpga_area
Throughput,1.18269294452697,catapult,DSP,0,catapult_fpga_area
Throughput,1.18269294452697,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22246997613739,catapult,CLB,130,catapult_fpga_area
Throughput,1.22246997613739,catapult,LUT,685,catapult_fpga_area
Throughput,1.22246997613739,catapult,FF,230,catapult_fpga_area
Throughput,1.22246997613739,catapult,DSP,0,catapult_fpga_area
Throughput,1.22246997613739,catapult,BRAM,3,catapult_fpga_area
Throughput,0.77186282145192,catapult,CLB,128,catapult_fpga_area
Throughput,0.77186282145192,catapult,LUT,730,catapult_fpga_area
Throughput,0.77186282145192,catapult,FF,231,catapult_fpga_area
Throughput,0.77186282145192,catapult,DSP,0,catapult_fpga_area
Throughput,0.77186282145192,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2479377828139,catapult,CLB,124,catapult_fpga_area
Throughput,1.2479377828139,catapult,LUT,713,catapult_fpga_area
Throughput,1.2479377828139,catapult,FF,226,catapult_fpga_area
Throughput,1.2479377828139,catapult,DSP,0,catapult_fpga_area
Throughput,1.2479377828139,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1211591889086,catapult,CLB,129,catapult_fpga_area
Throughput,1.1211591889086,catapult,LUT,705,catapult_fpga_area
Throughput,1.1211591889086,catapult,FF,229,catapult_fpga_area
Throughput,1.1211591889086,catapult,DSP,0,catapult_fpga_area
Throughput,1.1211591889086,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34640785117346,catapult,CLB,143,catapult_fpga_area
Throughput,1.34640785117346,catapult,LUT,761,catapult_fpga_area
Throughput,1.34640785117346,catapult,FF,234,catapult_fpga_area
Throughput,1.34640785117346,catapult,DSP,0,catapult_fpga_area
Throughput,1.34640785117346,catapult,BRAM,3,catapult_fpga_area
Throughput,0.863901031497832,catapult,CLB,137,catapult_fpga_area
Throughput,0.863901031497832,catapult,LUT,750,catapult_fpga_area
Throughput,0.863901031497832,catapult,FF,235,catapult_fpga_area
Throughput,0.863901031497832,catapult,DSP,0,catapult_fpga_area
Throughput,0.863901031497832,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26483813234001,catapult,CLB,131,catapult_fpga_area
Throughput,1.26483813234001,catapult,LUT,727,catapult_fpga_area
Throughput,1.26483813234001,catapult,FF,234,catapult_fpga_area
Throughput,1.26483813234001,catapult,DSP,0,catapult_fpga_area
Throughput,1.26483813234001,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13714542384253,catapult,CLB,139,catapult_fpga_area
Throughput,1.13714542384253,catapult,LUT,717,catapult_fpga_area
Throughput,1.13714542384253,catapult,FF,237,catapult_fpga_area
Throughput,1.13714542384253,catapult,DSP,0,catapult_fpga_area
Throughput,1.13714542384253,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25264778425397,catapult,CLB,138,catapult_fpga_area
Throughput,1.25264778425397,catapult,LUT,725,catapult_fpga_area
Throughput,1.25264778425397,catapult,FF,242,catapult_fpga_area
Throughput,1.25264778425397,catapult,DSP,0,catapult_fpga_area
Throughput,1.25264778425397,catapult,BRAM,3,catapult_fpga_area
Throughput,0.919424403546404,catapult,CLB,167,catapult_fpga_area
Throughput,0.919424403546404,catapult,LUT,784,catapult_fpga_area
Throughput,0.919424403546404,catapult,FF,243,catapult_fpga_area
Throughput,0.919424403546404,catapult,DSP,0,catapult_fpga_area
Throughput,0.919424403546404,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29351380437932,catapult,CLB,146,catapult_fpga_area
Throughput,1.29351380437932,catapult,LUT,763,catapult_fpga_area
Throughput,1.29351380437932,catapult,FF,234,catapult_fpga_area
Throughput,1.29351380437932,catapult,DSP,0,catapult_fpga_area
Throughput,1.29351380437932,catapult,BRAM,3,catapult_fpga_area
Throughput,0.953212516824201,catapult,CLB,139,catapult_fpga_area
Throughput,0.953212516824201,catapult,LUT,719,catapult_fpga_area
Throughput,0.953212516824201,catapult,FF,237,catapult_fpga_area
Throughput,0.953212516824201,catapult,DSP,0,catapult_fpga_area
Throughput,0.953212516824201,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1007651418501,catapult,CLB,148,catapult_fpga_area
Throughput,1.1007651418501,catapult,LUT,784,catapult_fpga_area
Throughput,1.1007651418501,catapult,FF,242,catapult_fpga_area
Throughput,1.1007651418501,catapult,DSP,0,catapult_fpga_area
Throughput,1.1007651418501,catapult,BRAM,3,catapult_fpga_area
Throughput,0.93311697461082,catapult,CLB,141,catapult_fpga_area
Throughput,0.93311697461082,catapult,LUT,779,catapult_fpga_area
Throughput,0.93311697461082,catapult,FF,243,catapult_fpga_area
Throughput,0.93311697461082,catapult,DSP,0,catapult_fpga_area
Throughput,0.93311697461082,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48097465904261,catapult,CLB,129,catapult_fpga_area
Throughput,1.48097465904261,catapult,LUT,634,catapult_fpga_area
Throughput,1.48097465904261,catapult,FF,219,catapult_fpga_area
Throughput,1.48097465904261,catapult,DSP,0,catapult_fpga_area
Throughput,1.48097465904261,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47662938669675,catapult,CLB,135,catapult_fpga_area
Throughput,1.47662938669675,catapult,LUT,670,catapult_fpga_area
Throughput,1.47662938669675,catapult,FF,222,catapult_fpga_area
Throughput,1.47662938669675,catapult,DSP,0,catapult_fpga_area
Throughput,1.47662938669675,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27687828796159,catapult,CLB,132,catapult_fpga_area
Throughput,1.27687828796159,catapult,LUT,725,catapult_fpga_area
Throughput,1.27687828796159,catapult,FF,227,catapult_fpga_area
Throughput,1.27687828796159,catapult,DSP,0,catapult_fpga_area
Throughput,1.27687828796159,catapult,BRAM,3,catapult_fpga_area
Throughput,0.869817842747372,catapult,CLB,127,catapult_fpga_area
Throughput,0.869817842747372,catapult,LUT,702,catapult_fpga_area
Throughput,0.869817842747372,catapult,FF,228,catapult_fpga_area
Throughput,0.869817842747372,catapult,DSP,0,catapult_fpga_area
Throughput,0.869817842747372,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04787862212344,catapult,CLB,121,catapult_fpga_area
Throughput,1.04787862212344,catapult,LUT,665,catapult_fpga_area
Throughput,1.04787862212344,catapult,FF,223,catapult_fpga_area
Throughput,1.04787862212344,catapult,DSP,0,catapult_fpga_area
Throughput,1.04787862212344,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15508120220852,catapult,CLB,142,catapult_fpga_area
Throughput,1.15508120220852,catapult,LUT,680,catapult_fpga_area
Throughput,1.15508120220852,catapult,FF,226,catapult_fpga_area
Throughput,1.15508120220852,catapult,DSP,0,catapult_fpga_area
Throughput,1.15508120220852,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2647389515567,catapult,CLB,129,catapult_fpga_area
Throughput,1.2647389515567,catapult,LUT,692,catapult_fpga_area
Throughput,1.2647389515567,catapult,FF,231,catapult_fpga_area
Throughput,1.2647389515567,catapult,DSP,0,catapult_fpga_area
Throughput,1.2647389515567,catapult,BRAM,3,catapult_fpga_area
Throughput,0.962772476645547,catapult,CLB,141,catapult_fpga_area
Throughput,0.962772476645547,catapult,LUT,739,catapult_fpga_area
Throughput,0.962772476645547,catapult,FF,232,catapult_fpga_area
Throughput,0.962772476645547,catapult,DSP,0,catapult_fpga_area
Throughput,0.962772476645547,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00149021744356,catapult,CLB,127,catapult_fpga_area
Throughput,1.00149021744356,catapult,LUT,668,catapult_fpga_area
Throughput,1.00149021744356,catapult,FF,231,catapult_fpga_area
Throughput,1.00149021744356,catapult,DSP,0,catapult_fpga_area
Throughput,1.00149021744356,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22736885256968,catapult,CLB,133,catapult_fpga_area
Throughput,1.22736885256968,catapult,LUT,708,catapult_fpga_area
Throughput,1.22736885256968,catapult,FF,234,catapult_fpga_area
Throughput,1.22736885256968,catapult,DSP,0,catapult_fpga_area
Throughput,1.22736885256968,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38709722164427,catapult,CLB,145,catapult_fpga_area
Throughput,1.38709722164427,catapult,LUT,766,catapult_fpga_area
Throughput,1.38709722164427,catapult,FF,239,catapult_fpga_area
Throughput,1.38709722164427,catapult,DSP,0,catapult_fpga_area
Throughput,1.38709722164427,catapult,BRAM,3,catapult_fpga_area
Throughput,0.851761912103281,catapult,CLB,136,catapult_fpga_area
Throughput,0.851761912103281,catapult,LUT,767,catapult_fpga_area
Throughput,0.851761912103281,catapult,FF,240,catapult_fpga_area
Throughput,0.851761912103281,catapult,DSP,0,catapult_fpga_area
Throughput,0.851761912103281,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11695152653765,catapult,CLB,157,catapult_fpga_area
Throughput,1.11695152653765,catapult,LUT,770,catapult_fpga_area
Throughput,1.11695152653765,catapult,FF,231,catapult_fpga_area
Throughput,1.11695152653765,catapult,DSP,0,catapult_fpga_area
Throughput,1.11695152653765,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29562712887733,catapult,CLB,143,catapult_fpga_area
Throughput,1.29562712887733,catapult,LUT,752,catapult_fpga_area
Throughput,1.29562712887733,catapult,FF,234,catapult_fpga_area
Throughput,1.29562712887733,catapult,DSP,0,catapult_fpga_area
Throughput,1.29562712887733,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34545860629325,catapult,CLB,160,catapult_fpga_area
Throughput,1.34545860629325,catapult,LUT,788,catapult_fpga_area
Throughput,1.34545860629325,catapult,FF,239,catapult_fpga_area
Throughput,1.34545860629325,catapult,DSP,0,catapult_fpga_area
Throughput,1.34545860629325,catapult,BRAM,3,catapult_fpga_area
Throughput,0.9536470323458,catapult,CLB,153,catapult_fpga_area
Throughput,0.9536470323458,catapult,LUT,797,catapult_fpga_area
Throughput,0.9536470323458,catapult,FF,240,catapult_fpga_area
Throughput,0.9536470323458,catapult,DSP,0,catapult_fpga_area
Throughput,0.9536470323458,catapult,BRAM,3,catapult_fpga_area
Throughput,1.45536045640104,catapult,CLB,121,catapult_fpga_area
Throughput,1.45536045640104,catapult,LUT,620,catapult_fpga_area
Throughput,1.45536045640104,catapult,FF,215,catapult_fpga_area
Throughput,1.45536045640104,catapult,DSP,0,catapult_fpga_area
Throughput,1.45536045640104,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16566555423317,catapult,CLB,126,catapult_fpga_area
Throughput,1.16566555423317,catapult,LUT,646,catapult_fpga_area
Throughput,1.16566555423317,catapult,FF,219,catapult_fpga_area
Throughput,1.16566555423317,catapult,DSP,0,catapult_fpga_area
Throughput,1.16566555423317,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2518903544352,catapult,CLB,139,catapult_fpga_area
Throughput,1.2518903544352,catapult,LUT,737,catapult_fpga_area
Throughput,1.2518903544352,catapult,FF,223,catapult_fpga_area
Throughput,1.2518903544352,catapult,DSP,0,catapult_fpga_area
Throughput,1.2518903544352,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04000049920024,catapult,CLB,126,catapult_fpga_area
Throughput,1.04000049920024,catapult,LUT,695,catapult_fpga_area
Throughput,1.04000049920024,catapult,FF,223,catapult_fpga_area
Throughput,1.04000049920024,catapult,DSP,0,catapult_fpga_area
Throughput,1.04000049920024,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23828121614075,catapult,CLB,134,catapult_fpga_area
Throughput,1.23828121614075,catapult,LUT,666,catapult_fpga_area
Throughput,1.23828121614075,catapult,FF,219,catapult_fpga_area
Throughput,1.23828121614075,catapult,DSP,0,catapult_fpga_area
Throughput,1.23828121614075,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19360086703167,catapult,CLB,137,catapult_fpga_area
Throughput,1.19360086703167,catapult,LUT,713,catapult_fpga_area
Throughput,1.19360086703167,catapult,FF,223,catapult_fpga_area
Throughput,1.19360086703167,catapult,DSP,0,catapult_fpga_area
Throughput,1.19360086703167,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27163690188558,catapult,CLB,126,catapult_fpga_area
Throughput,1.27163690188558,catapult,LUT,670,catapult_fpga_area
Throughput,1.27163690188558,catapult,FF,227,catapult_fpga_area
Throughput,1.27163690188558,catapult,DSP,0,catapult_fpga_area
Throughput,1.27163690188558,catapult,BRAM,3,catapult_fpga_area
Throughput,0.947056689866399,catapult,CLB,137,catapult_fpga_area
Throughput,0.947056689866399,catapult,LUT,705,catapult_fpga_area
Throughput,0.947056689866399,catapult,FF,227,catapult_fpga_area
Throughput,0.947056689866399,catapult,DSP,0,catapult_fpga_area
Throughput,0.947056689866399,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18607500501117,catapult,CLB,125,catapult_fpga_area
Throughput,1.18607500501117,catapult,LUT,677,catapult_fpga_area
Throughput,1.18607500501117,catapult,FF,227,catapult_fpga_area
Throughput,1.18607500501117,catapult,DSP,0,catapult_fpga_area
Throughput,1.18607500501117,catapult,BRAM,3,catapult_fpga_area
Throughput,1.09595646860907,catapult,CLB,133,catapult_fpga_area
Throughput,1.09595646860907,catapult,LUT,688,catapult_fpga_area
Throughput,1.09595646860907,catapult,FF,231,catapult_fpga_area
Throughput,1.09595646860907,catapult,DSP,0,catapult_fpga_area
Throughput,1.09595646860907,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24731982153348,catapult,CLB,150,catapult_fpga_area
Throughput,1.24731982153348,catapult,LUT,741,catapult_fpga_area
Throughput,1.24731982153348,catapult,FF,235,catapult_fpga_area
Throughput,1.24731982153348,catapult,DSP,0,catapult_fpga_area
Throughput,1.24731982153348,catapult,BRAM,3,catapult_fpga_area
Throughput,0.961819608808729,catapult,CLB,144,catapult_fpga_area
Throughput,0.961819608808729,catapult,LUT,743,catapult_fpga_area
Throughput,0.961819608808729,catapult,FF,235,catapult_fpga_area
Throughput,0.961819608808729,catapult,DSP,0,catapult_fpga_area
Throughput,0.961819608808729,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22082234593222,catapult,CLB,135,catapult_fpga_area
Throughput,1.22082234593222,catapult,LUT,695,catapult_fpga_area
Throughput,1.22082234593222,catapult,FF,227,catapult_fpga_area
Throughput,1.22082234593222,catapult,DSP,0,catapult_fpga_area
Throughput,1.22082234593222,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11078404691952,catapult,CLB,133,catapult_fpga_area
Throughput,1.11078404691952,catapult,LUT,703,catapult_fpga_area
Throughput,1.11078404691952,catapult,FF,231,catapult_fpga_area
Throughput,1.11078404691952,catapult,DSP,0,catapult_fpga_area
Throughput,1.11078404691952,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25797556508262,catapult,CLB,145,catapult_fpga_area
Throughput,1.25797556508262,catapult,LUT,776,catapult_fpga_area
Throughput,1.25797556508262,catapult,FF,235,catapult_fpga_area
Throughput,1.25797556508262,catapult,DSP,0,catapult_fpga_area
Throughput,1.25797556508262,catapult,BRAM,3,catapult_fpga_area
Throughput,0.76565164228449,catapult,CLB,135,catapult_fpga_area
Throughput,0.76565164228449,catapult,LUT,774,catapult_fpga_area
Throughput,0.76565164228449,catapult,FF,235,catapult_fpga_area
Throughput,0.76565164228449,catapult,DSP,0,catapult_fpga_area
Throughput,0.76565164228449,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10408788539568,catapult,CLB,140,catapult_fpga_area
Throughput,1.10408788539568,catapult,LUT,766,catapult_fpga_area
Throughput,1.10408788539568,catapult,FF,218,catapult_fpga_area
Throughput,1.10408788539568,catapult,DSP,0,catapult_fpga_area
Throughput,1.10408788539568,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3257254369591,catapult,CLB,132,catapult_fpga_area
Throughput,1.3257254369591,catapult,LUT,694,catapult_fpga_area
Throughput,1.3257254369591,catapult,FF,221,catapult_fpga_area
Throughput,1.3257254369591,catapult,DSP,0,catapult_fpga_area
Throughput,1.3257254369591,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31041161339188,catapult,CLB,129,catapult_fpga_area
Throughput,1.31041161339188,catapult,LUT,725,catapult_fpga_area
Throughput,1.31041161339188,catapult,FF,226,catapult_fpga_area
Throughput,1.31041161339188,catapult,DSP,0,catapult_fpga_area
Throughput,1.31041161339188,catapult,BRAM,3,catapult_fpga_area
Throughput,0.944934865639712,catapult,CLB,140,catapult_fpga_area
Throughput,0.944934865639712,catapult,LUT,708,catapult_fpga_area
Throughput,0.944934865639712,catapult,FF,230,catapult_fpga_area
Throughput,0.944934865639712,catapult,DSP,0,catapult_fpga_area
Throughput,0.944934865639712,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19832809264514,catapult,CLB,129,catapult_fpga_area
Throughput,1.19832809264514,catapult,LUT,666,catapult_fpga_area
Throughput,1.19832809264514,catapult,FF,219,catapult_fpga_area
Throughput,1.19832809264514,catapult,DSP,0,catapult_fpga_area
Throughput,1.19832809264514,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32164121405962,catapult,CLB,127,catapult_fpga_area
Throughput,1.32164121405962,catapult,LUT,675,catapult_fpga_area
Throughput,1.32164121405962,catapult,FF,222,catapult_fpga_area
Throughput,1.32164121405962,catapult,DSP,0,catapult_fpga_area
Throughput,1.32164121405962,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01502748186907,catapult,CLB,133,catapult_fpga_area
Throughput,1.01502748186907,catapult,LUT,739,catapult_fpga_area
Throughput,1.01502748186907,catapult,FF,231,catapult_fpga_area
Throughput,1.01502748186907,catapult,DSP,0,catapult_fpga_area
Throughput,1.01502748186907,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2663164879472,catapult,CLB,144,catapult_fpga_area
Throughput,1.2663164879472,catapult,LUT,780,catapult_fpga_area
Throughput,1.2663164879472,catapult,FF,230,catapult_fpga_area
Throughput,1.2663164879472,catapult,DSP,0,catapult_fpga_area
Throughput,1.2663164879472,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19873605270603,catapult,CLB,138,catapult_fpga_area
Throughput,1.19873605270603,catapult,LUT,726,catapult_fpga_area
Throughput,1.19873605270603,catapult,FF,233,catapult_fpga_area
Throughput,1.19873605270603,catapult,DSP,0,catapult_fpga_area
Throughput,1.19873605270603,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19285622265377,catapult,CLB,158,catapult_fpga_area
Throughput,1.19285622265377,catapult,LUT,804,catapult_fpga_area
Throughput,1.19285622265377,catapult,FF,238,catapult_fpga_area
Throughput,1.19285622265377,catapult,DSP,0,catapult_fpga_area
Throughput,1.19285622265377,catapult,BRAM,3,catapult_fpga_area
Throughput,0.795921063732583,catapult,CLB,175,catapult_fpga_area
Throughput,0.795921063732583,catapult,LUT,849,catapult_fpga_area
Throughput,0.795921063732583,catapult,FF,242,catapult_fpga_area
Throughput,0.795921063732583,catapult,DSP,0,catapult_fpga_area
Throughput,0.795921063732583,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20178440949121,catapult,CLB,156,catapult_fpga_area
Throughput,1.20178440949121,catapult,LUT,786,catapult_fpga_area
Throughput,1.20178440949121,catapult,FF,227,catapult_fpga_area
Throughput,1.20178440949121,catapult,DSP,0,catapult_fpga_area
Throughput,1.20178440949121,catapult,BRAM,3,catapult_fpga_area
Throughput,0.945512032586127,catapult,CLB,160,catapult_fpga_area
Throughput,0.945512032586127,catapult,LUT,817,catapult_fpga_area
Throughput,0.945512032586127,catapult,FF,230,catapult_fpga_area
Throughput,0.945512032586127,catapult,DSP,0,catapult_fpga_area
Throughput,0.945512032586127,catapult,BRAM,3,catapult_fpga_area
Throughput,1.06134240710335,catapult,CLB,161,catapult_fpga_area
Throughput,1.06134240710335,catapult,LUT,868,catapult_fpga_area
Throughput,1.06134240710335,catapult,FF,235,catapult_fpga_area
Throughput,1.06134240710335,catapult,DSP,0,catapult_fpga_area
Throughput,1.06134240710335,catapult,BRAM,3,catapult_fpga_area
Throughput,0.769754202088189,catapult,CLB,168,catapult_fpga_area
Throughput,0.769754202088189,catapult,LUT,895,catapult_fpga_area
Throughput,0.769754202088189,catapult,FF,239,catapult_fpga_area
Throughput,0.769754202088189,catapult,DSP,0,catapult_fpga_area
Throughput,0.769754202088189,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53792444792357,catapult,CLB,129,catapult_fpga_area
Throughput,1.53792444792357,catapult,LUT,725,catapult_fpga_area
Throughput,1.53792444792357,catapult,FF,231,catapult_fpga_area
Throughput,1.53792444792357,catapult,DSP,0,catapult_fpga_area
Throughput,1.53792444792357,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0583533714905,catapult,CLB,140,catapult_fpga_area
Throughput,1.0583533714905,catapult,LUT,783,catapult_fpga_area
Throughput,1.0583533714905,catapult,FF,231,catapult_fpga_area
Throughput,1.0583533714905,catapult,DSP,0,catapult_fpga_area
Throughput,1.0583533714905,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40964592513652,catapult,CLB,151,catapult_fpga_area
Throughput,1.40964592513652,catapult,LUT,766,catapult_fpga_area
Throughput,1.40964592513652,catapult,FF,235,catapult_fpga_area
Throughput,1.40964592513652,catapult,DSP,0,catapult_fpga_area
Throughput,1.40964592513652,catapult,BRAM,3,catapult_fpga_area
Throughput,0.926232954998046,catapult,CLB,133,catapult_fpga_area
Throughput,0.926232954998046,catapult,LUT,763,catapult_fpga_area
Throughput,0.926232954998046,catapult,FF,239,catapult_fpga_area
Throughput,0.926232954998046,catapult,DSP,0,catapult_fpga_area
Throughput,0.926232954998046,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3189393090077,catapult,CLB,148,catapult_fpga_area
Throughput,1.3189393090077,catapult,LUT,785,catapult_fpga_area
Throughput,1.3189393090077,catapult,FF,234,catapult_fpga_area
Throughput,1.3189393090077,catapult,DSP,0,catapult_fpga_area
Throughput,1.3189393090077,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11414530014517,catapult,CLB,153,catapult_fpga_area
Throughput,1.11414530014517,catapult,LUT,857,catapult_fpga_area
Throughput,1.11414530014517,catapult,FF,234,catapult_fpga_area
Throughput,1.11414530014517,catapult,DSP,0,catapult_fpga_area
Throughput,1.11414530014517,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20751363282891,catapult,CLB,150,catapult_fpga_area
Throughput,1.20751363282891,catapult,LUT,824,catapult_fpga_area
Throughput,1.20751363282891,catapult,FF,238,catapult_fpga_area
Throughput,1.20751363282891,catapult,DSP,0,catapult_fpga_area
Throughput,1.20751363282891,catapult,BRAM,3,catapult_fpga_area
Throughput,0.94785741570467,catapult,CLB,150,catapult_fpga_area
Throughput,0.94785741570467,catapult,LUT,837,catapult_fpga_area
Throughput,0.94785741570467,catapult,FF,242,catapult_fpga_area
Throughput,0.94785741570467,catapult,DSP,0,catapult_fpga_area
Throughput,0.94785741570467,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16188685778156,catapult,CLB,137,catapult_fpga_area
Throughput,1.16188685778156,catapult,LUT,747,catapult_fpga_area
Throughput,1.16188685778156,catapult,FF,243,catapult_fpga_area
Throughput,1.16188685778156,catapult,DSP,0,catapult_fpga_area
Throughput,1.16188685778156,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30675225022737,catapult,CLB,152,catapult_fpga_area
Throughput,1.30675225022737,catapult,LUT,806,catapult_fpga_area
Throughput,1.30675225022737,catapult,FF,243,catapult_fpga_area
Throughput,1.30675225022737,catapult,DSP,0,catapult_fpga_area
Throughput,1.30675225022737,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04952828951028,catapult,CLB,176,catapult_fpga_area
Throughput,1.04952828951028,catapult,LUT,970,catapult_fpga_area
Throughput,1.04952828951028,catapult,FF,247,catapult_fpga_area
Throughput,1.04952828951028,catapult,DSP,0,catapult_fpga_area
Throughput,1.04952828951028,catapult,BRAM,3,catapult_fpga_area
Throughput,0.835066792817424,catapult,CLB,159,catapult_fpga_area
Throughput,0.835066792817424,catapult,LUT,947,catapult_fpga_area
Throughput,0.835066792817424,catapult,FF,251,catapult_fpga_area
Throughput,0.835066792817424,catapult,DSP,0,catapult_fpga_area
Throughput,0.835066792817424,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21926239502151,catapult,CLB,164,catapult_fpga_area
Throughput,1.21926239502151,catapult,LUT,841,catapult_fpga_area
Throughput,1.21926239502151,catapult,FF,242,catapult_fpga_area
Throughput,1.21926239502151,catapult,DSP,0,catapult_fpga_area
Throughput,1.21926239502151,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10056767280563,catapult,CLB,158,catapult_fpga_area
Throughput,1.10056767280563,catapult,LUT,820,catapult_fpga_area
Throughput,1.10056767280563,catapult,FF,242,catapult_fpga_area
Throughput,1.10056767280563,catapult,DSP,0,catapult_fpga_area
Throughput,1.10056767280563,catapult,BRAM,3,catapult_fpga_area
Throughput,0.969367972082202,catapult,CLB,176,catapult_fpga_area
Throughput,0.969367972082202,catapult,LUT,983,catapult_fpga_area
Throughput,0.969367972082202,catapult,FF,246,catapult_fpga_area
Throughput,0.969367972082202,catapult,DSP,0,catapult_fpga_area
Throughput,0.969367972082202,catapult,BRAM,3,catapult_fpga_area
Throughput,0.65251747768064,catapult,CLB,174,catapult_fpga_area
Throughput,0.65251747768064,catapult,LUT,1002,catapult_fpga_area
Throughput,0.65251747768064,catapult,FF,250,catapult_fpga_area
Throughput,0.65251747768064,catapult,DSP,0,catapult_fpga_area
Throughput,0.65251747768064,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29297192182175,catapult,CLB,132,catapult_fpga_area
Throughput,1.29297192182175,catapult,LUT,763,catapult_fpga_area
Throughput,1.29297192182175,catapult,FF,228,catapult_fpga_area
Throughput,1.29297192182175,catapult,DSP,0,catapult_fpga_area
Throughput,1.29297192182175,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2065855438986,catapult,CLB,155,catapult_fpga_area
Throughput,1.2065855438986,catapult,LUT,790,catapult_fpga_area
Throughput,1.2065855438986,catapult,FF,230,catapult_fpga_area
Throughput,1.2065855438986,catapult,DSP,0,catapult_fpga_area
Throughput,1.2065855438986,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28201019198103,catapult,CLB,166,catapult_fpga_area
Throughput,1.28201019198103,catapult,LUT,804,catapult_fpga_area
Throughput,1.28201019198103,catapult,FF,235,catapult_fpga_area
Throughput,1.28201019198103,catapult,DSP,0,catapult_fpga_area
Throughput,1.28201019198103,catapult,BRAM,3,catapult_fpga_area
Throughput,0.964719252226813,catapult,CLB,150,catapult_fpga_area
Throughput,0.964719252226813,catapult,LUT,768,catapult_fpga_area
Throughput,0.964719252226813,catapult,FF,237,catapult_fpga_area
Throughput,0.964719252226813,catapult,DSP,0,catapult_fpga_area
Throughput,0.964719252226813,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25031570471544,catapult,CLB,144,catapult_fpga_area
Throughput,1.25031570471544,catapult,LUT,780,catapult_fpga_area
Throughput,1.25031570471544,catapult,FF,232,catapult_fpga_area
Throughput,1.25031570471544,catapult,DSP,0,catapult_fpga_area
Throughput,1.25031570471544,catapult,BRAM,3,catapult_fpga_area
Throughput,1.06363855859957,catapult,CLB,140,catapult_fpga_area
Throughput,1.06363855859957,catapult,LUT,807,catapult_fpga_area
Throughput,1.06363855859957,catapult,FF,233,catapult_fpga_area
Throughput,1.06363855859957,catapult,DSP,0,catapult_fpga_area
Throughput,1.06363855859957,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32792249182,catapult,CLB,147,catapult_fpga_area
Throughput,1.32792249182,catapult,LUT,838,catapult_fpga_area
Throughput,1.32792249182,catapult,FF,238,catapult_fpga_area
Throughput,1.32792249182,catapult,DSP,0,catapult_fpga_area
Throughput,1.32792249182,catapult,BRAM,3,catapult_fpga_area
Throughput,0.830916750450772,catapult,CLB,150,catapult_fpga_area
Throughput,0.830916750450772,catapult,LUT,790,catapult_fpga_area
Throughput,0.830916750450772,catapult,FF,241,catapult_fpga_area
Throughput,0.830916750450772,catapult,DSP,0,catapult_fpga_area
Throughput,0.830916750450772,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04140414603819,catapult,CLB,153,catapult_fpga_area
Throughput,1.04140414603819,catapult,LUT,823,catapult_fpga_area
Throughput,1.04140414603819,catapult,FF,240,catapult_fpga_area
Throughput,1.04140414603819,catapult,DSP,0,catapult_fpga_area
Throughput,1.04140414603819,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0134084066281,catapult,CLB,157,catapult_fpga_area
Throughput,1.0134084066281,catapult,LUT,829,catapult_fpga_area
Throughput,1.0134084066281,catapult,FF,242,catapult_fpga_area
Throughput,1.0134084066281,catapult,DSP,0,catapult_fpga_area
Throughput,1.0134084066281,catapult,BRAM,3,catapult_fpga_area
Throughput,0.973487079392739,catapult,CLB,184,catapult_fpga_area
Throughput,0.973487079392739,catapult,LUT,1012,catapult_fpga_area
Throughput,0.973487079392739,catapult,FF,247,catapult_fpga_area
Throughput,0.973487079392739,catapult,DSP,0,catapult_fpga_area
Throughput,0.973487079392739,catapult,BRAM,3,catapult_fpga_area
Throughput,0.779281704881343,catapult,CLB,188,catapult_fpga_area
Throughput,0.779281704881343,catapult,LUT,983,catapult_fpga_area
Throughput,0.779281704881343,catapult,FF,249,catapult_fpga_area
Throughput,0.779281704881343,catapult,DSP,0,catapult_fpga_area
Throughput,0.779281704881343,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18958824781978,catapult,CLB,146,catapult_fpga_area
Throughput,1.18958824781978,catapult,LUT,801,catapult_fpga_area
Throughput,1.18958824781978,catapult,FF,240,catapult_fpga_area
Throughput,1.18958824781978,catapult,DSP,0,catapult_fpga_area
Throughput,1.18958824781978,catapult,BRAM,3,catapult_fpga_area
Throughput,1.09962612711678,catapult,CLB,164,catapult_fpga_area
Throughput,1.09962612711678,catapult,LUT,846,catapult_fpga_area
Throughput,1.09962612711678,catapult,FF,241,catapult_fpga_area
Throughput,1.09962612711678,catapult,DSP,0,catapult_fpga_area
Throughput,1.09962612711678,catapult,BRAM,3,catapult_fpga_area
Throughput,0.934458047038749,catapult,CLB,197,catapult_fpga_area
Throughput,0.934458047038749,catapult,LUT,1065,catapult_fpga_area
Throughput,0.934458047038749,catapult,FF,246,catapult_fpga_area
Throughput,0.934458047038749,catapult,DSP,0,catapult_fpga_area
Throughput,0.934458047038749,catapult,BRAM,3,catapult_fpga_area
Throughput,0.721967447931708,catapult,CLB,213,catapult_fpga_area
Throughput,0.721967447931708,catapult,LUT,1101,catapult_fpga_area
Throughput,0.721967447931708,catapult,FF,249,catapult_fpga_area
Throughput,0.721967447931708,catapult,DSP,0,catapult_fpga_area
Throughput,0.721967447931708,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27485326438927,catapult,CLB,116,catapult_fpga_area
Throughput,1.27485326438927,catapult,LUT,643,catapult_fpga_area
Throughput,1.27485326438927,catapult,FF,226,catapult_fpga_area
Throughput,1.27485326438927,catapult,DSP,0,catapult_fpga_area
Throughput,1.27485326438927,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33224089579878,catapult,CLB,128,catapult_fpga_area
Throughput,1.33224089579878,catapult,LUT,640,catapult_fpga_area
Throughput,1.33224089579878,catapult,FF,230,catapult_fpga_area
Throughput,1.33224089579878,catapult,DSP,0,catapult_fpga_area
Throughput,1.33224089579878,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29510527910814,catapult,CLB,113,catapult_fpga_area
Throughput,1.29510527910814,catapult,LUT,671,catapult_fpga_area
Throughput,1.29510527910814,catapult,FF,234,catapult_fpga_area
Throughput,1.29510527910814,catapult,DSP,0,catapult_fpga_area
Throughput,1.29510527910814,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11101852623393,catapult,CLB,128,catapult_fpga_area
Throughput,1.11101852623393,catapult,LUT,691,catapult_fpga_area
Throughput,1.11101852623393,catapult,FF,234,catapult_fpga_area
Throughput,1.11101852623393,catapult,DSP,0,catapult_fpga_area
Throughput,1.11101852623393,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43643488353386,catapult,CLB,128,catapult_fpga_area
Throughput,1.43643488353386,catapult,LUT,679,catapult_fpga_area
Throughput,1.43643488353386,catapult,FF,230,catapult_fpga_area
Throughput,1.43643488353386,catapult,DSP,0,catapult_fpga_area
Throughput,1.43643488353386,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40044450108464,catapult,CLB,128,catapult_fpga_area
Throughput,1.40044450108464,catapult,LUT,637,catapult_fpga_area
Throughput,1.40044450108464,catapult,FF,234,catapult_fpga_area
Throughput,1.40044450108464,catapult,DSP,0,catapult_fpga_area
Throughput,1.40044450108464,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33003307792265,catapult,CLB,123,catapult_fpga_area
Throughput,1.33003307792265,catapult,LUT,649,catapult_fpga_area
Throughput,1.33003307792265,catapult,FF,238,catapult_fpga_area
Throughput,1.33003307792265,catapult,DSP,0,catapult_fpga_area
Throughput,1.33003307792265,catapult,BRAM,3,catapult_fpga_area
Throughput,0.805838136128624,catapult,CLB,151,catapult_fpga_area
Throughput,0.805838136128624,catapult,LUT,770,catapult_fpga_area
Throughput,0.805838136128624,catapult,FF,238,catapult_fpga_area
Throughput,0.805838136128624,catapult,DSP,0,catapult_fpga_area
Throughput,0.805838136128624,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33448454867065,catapult,CLB,118,catapult_fpga_area
Throughput,1.33448454867065,catapult,LUT,650,catapult_fpga_area
Throughput,1.33448454867065,catapult,FF,238,catapult_fpga_area
Throughput,1.33448454867065,catapult,DSP,0,catapult_fpga_area
Throughput,1.33448454867065,catapult,BRAM,3,catapult_fpga_area
Throughput,0.917110624634875,catapult,CLB,166,catapult_fpga_area
Throughput,0.917110624634875,catapult,LUT,853,catapult_fpga_area
Throughput,0.917110624634875,catapult,FF,242,catapult_fpga_area
Throughput,0.917110624634875,catapult,DSP,0,catapult_fpga_area
Throughput,0.917110624634875,catapult,BRAM,3,catapult_fpga_area
Throughput,0.895439526491578,catapult,CLB,139,catapult_fpga_area
Throughput,0.895439526491578,catapult,LUT,814,catapult_fpga_area
Throughput,0.895439526491578,catapult,FF,246,catapult_fpga_area
Throughput,0.895439526491578,catapult,DSP,0,catapult_fpga_area
Throughput,0.895439526491578,catapult,BRAM,3,catapult_fpga_area
Throughput,0.870504605404615,catapult,CLB,148,catapult_fpga_area
Throughput,0.870504605404615,catapult,LUT,862,catapult_fpga_area
Throughput,0.870504605404615,catapult,FF,246,catapult_fpga_area
Throughput,0.870504605404615,catapult,DSP,0,catapult_fpga_area
Throughput,0.870504605404615,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2787920019233,catapult,CLB,129,catapult_fpga_area
Throughput,1.2787920019233,catapult,LUT,672,catapult_fpga_area
Throughput,1.2787920019233,catapult,FF,238,catapult_fpga_area
Throughput,1.2787920019233,catapult,DSP,0,catapult_fpga_area
Throughput,1.2787920019233,catapult,BRAM,3,catapult_fpga_area
Throughput,0.93859522330119,catapult,CLB,176,catapult_fpga_area
Throughput,0.93859522330119,catapult,LUT,949,catapult_fpga_area
Throughput,0.93859522330119,catapult,FF,242,catapult_fpga_area
Throughput,0.93859522330119,catapult,DSP,0,catapult_fpga_area
Throughput,0.93859522330119,catapult,BRAM,3,catapult_fpga_area
Throughput,0.983876236240491,catapult,CLB,164,catapult_fpga_area
Throughput,0.983876236240491,catapult,LUT,915,catapult_fpga_area
Throughput,0.983876236240491,catapult,FF,246,catapult_fpga_area
Throughput,0.983876236240491,catapult,DSP,0,catapult_fpga_area
Throughput,0.983876236240491,catapult,BRAM,3,catapult_fpga_area
Throughput,0.780844936689092,catapult,CLB,187,catapult_fpga_area
Throughput,0.780844936689092,catapult,LUT,1027,catapult_fpga_area
Throughput,0.780844936689092,catapult,FF,246,catapult_fpga_area
Throughput,0.780844936689092,catapult,DSP,0,catapult_fpga_area
Throughput,0.780844936689092,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00048923923799,catapult,CLB,132,catapult_fpga_area
Throughput,1.00048923923799,catapult,LUT,648,catapult_fpga_area
Throughput,1.00048923923799,catapult,FF,229,catapult_fpga_area
Throughput,1.00048923923799,catapult,DSP,0,catapult_fpga_area
Throughput,1.00048923923799,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25226346621518,catapult,CLB,131,catapult_fpga_area
Throughput,1.25226346621518,catapult,LUT,650,catapult_fpga_area
Throughput,1.25226346621518,catapult,FF,232,catapult_fpga_area
Throughput,1.25226346621518,catapult,DSP,0,catapult_fpga_area
Throughput,1.25226346621518,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32437701305306,catapult,CLB,117,catapult_fpga_area
Throughput,1.32437701305306,catapult,LUT,655,catapult_fpga_area
Throughput,1.32437701305306,catapult,FF,237,catapult_fpga_area
Throughput,1.32437701305306,catapult,DSP,0,catapult_fpga_area
Throughput,1.32437701305306,catapult,BRAM,3,catapult_fpga_area
Throughput,0.97815678092516,catapult,CLB,132,catapult_fpga_area
Throughput,0.97815678092516,catapult,LUT,680,catapult_fpga_area
Throughput,0.97815678092516,catapult,FF,241,catapult_fpga_area
Throughput,0.97815678092516,catapult,DSP,0,catapult_fpga_area
Throughput,0.97815678092516,catapult,BRAM,3,catapult_fpga_area
Throughput,0.922453060975992,catapult,CLB,113,catapult_fpga_area
Throughput,0.922453060975992,catapult,LUT,674,catapult_fpga_area
Throughput,0.922453060975992,catapult,FF,233,catapult_fpga_area
Throughput,0.922453060975992,catapult,DSP,0,catapult_fpga_area
Throughput,0.922453060975992,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34272705178764,catapult,CLB,131,catapult_fpga_area
Throughput,1.34272705178764,catapult,LUT,668,catapult_fpga_area
Throughput,1.34272705178764,catapult,FF,236,catapult_fpga_area
Throughput,1.34272705178764,catapult,DSP,0,catapult_fpga_area
Throughput,1.34272705178764,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14847086846219,catapult,CLB,140,catapult_fpga_area
Throughput,1.14847086846219,catapult,LUT,756,catapult_fpga_area
Throughput,1.14847086846219,catapult,FF,241,catapult_fpga_area
Throughput,1.14847086846219,catapult,DSP,0,catapult_fpga_area
Throughput,1.14847086846219,catapult,BRAM,3,catapult_fpga_area
Throughput,0.897554075389157,catapult,CLB,161,catapult_fpga_area
Throughput,0.897554075389157,catapult,LUT,810,catapult_fpga_area
Throughput,0.897554075389157,catapult,FF,245,catapult_fpga_area
Throughput,0.897554075389157,catapult,DSP,0,catapult_fpga_area
Throughput,0.897554075389157,catapult,BRAM,3,catapult_fpga_area
Throughput,0.913594097451255,catapult,CLB,172,catapult_fpga_area
Throughput,0.913594097451255,catapult,LUT,948,catapult_fpga_area
Throughput,0.913594097451255,catapult,FF,241,catapult_fpga_area
Throughput,0.913594097451255,catapult,DSP,0,catapult_fpga_area
Throughput,0.913594097451255,catapult,BRAM,3,catapult_fpga_area
Throughput,1.03102243401714,catapult,CLB,158,catapult_fpga_area
Throughput,1.03102243401714,catapult,LUT,846,catapult_fpga_area
Throughput,1.03102243401714,catapult,FF,244,catapult_fpga_area
Throughput,1.03102243401714,catapult,DSP,0,catapult_fpga_area
Throughput,1.03102243401714,catapult,BRAM,3,catapult_fpga_area
Throughput,0.951453059111876,catapult,CLB,152,catapult_fpga_area
Throughput,0.951453059111876,catapult,LUT,844,catapult_fpga_area
Throughput,0.951453059111876,catapult,FF,249,catapult_fpga_area
Throughput,0.951453059111876,catapult,DSP,0,catapult_fpga_area
Throughput,0.951453059111876,catapult,BRAM,3,catapult_fpga_area
Throughput,0.805943998175343,catapult,CLB,167,catapult_fpga_area
Throughput,0.805943998175343,catapult,LUT,869,catapult_fpga_area
Throughput,0.805943998175343,catapult,FF,253,catapult_fpga_area
Throughput,0.805943998175343,catapult,DSP,0,catapult_fpga_area
Throughput,0.805943998175343,catapult,BRAM,3,catapult_fpga_area
Throughput,0.982489096827248,catapult,CLB,169,catapult_fpga_area
Throughput,0.982489096827248,catapult,LUT,899,catapult_fpga_area
Throughput,0.982489096827248,catapult,FF,241,catapult_fpga_area
Throughput,0.982489096827248,catapult,DSP,0,catapult_fpga_area
Throughput,0.982489096827248,catapult,BRAM,3,catapult_fpga_area
Throughput,0.974846047437958,catapult,CLB,178,catapult_fpga_area
Throughput,0.974846047437958,catapult,LUT,921,catapult_fpga_area
Throughput,0.974846047437958,catapult,FF,244,catapult_fpga_area
Throughput,0.974846047437958,catapult,DSP,0,catapult_fpga_area
Throughput,0.974846047437958,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07057555212258,catapult,CLB,171,catapult_fpga_area
Throughput,1.07057555212258,catapult,LUT,890,catapult_fpga_area
Throughput,1.07057555212258,catapult,FF,249,catapult_fpga_area
Throughput,1.07057555212258,catapult,DSP,0,catapult_fpga_area
Throughput,1.07057555212258,catapult,BRAM,3,catapult_fpga_area
Throughput,0.756875647601726,catapult,CLB,165,catapult_fpga_area
Throughput,0.756875647601726,catapult,LUT,850,catapult_fpga_area
Throughput,0.756875647601726,catapult,FF,253,catapult_fpga_area
Throughput,0.756875647601726,catapult,DSP,0,catapult_fpga_area
Throughput,0.756875647601726,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1397881817643,catapult,CLB,121,catapult_fpga_area
Throughput,1.1397881817643,catapult,LUT,706,catapult_fpga_area
Throughput,1.1397881817643,catapult,FF,241,catapult_fpga_area
Throughput,1.1397881817643,catapult,DSP,0,catapult_fpga_area
Throughput,1.1397881817643,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01359227237252,catapult,CLB,136,catapult_fpga_area
Throughput,1.01359227237252,catapult,LUT,727,catapult_fpga_area
Throughput,1.01359227237252,catapult,FF,241,catapult_fpga_area
Throughput,1.01359227237252,catapult,DSP,0,catapult_fpga_area
Throughput,1.01359227237252,catapult,BRAM,3,catapult_fpga_area
Throughput,1.09821923750638,catapult,CLB,138,catapult_fpga_area
Throughput,1.09821923750638,catapult,LUT,711,catapult_fpga_area
Throughput,1.09821923750638,catapult,FF,249,catapult_fpga_area
Throughput,1.09821923750638,catapult,DSP,0,catapult_fpga_area
Throughput,1.09821923750638,catapult,BRAM,3,catapult_fpga_area
Throughput,0.716262086027374,catapult,CLB,172,catapult_fpga_area
Throughput,0.716262086027374,catapult,LUT,937,catapult_fpga_area
Throughput,0.716262086027374,catapult,FF,250,catapult_fpga_area
Throughput,0.716262086027374,catapult,DSP,0,catapult_fpga_area
Throughput,0.716262086027374,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27284275427898,catapult,CLB,145,catapult_fpga_area
Throughput,1.27284275427898,catapult,LUT,750,catapult_fpga_area
Throughput,1.27284275427898,catapult,FF,245,catapult_fpga_area
Throughput,1.27284275427898,catapult,DSP,0,catapult_fpga_area
Throughput,1.27284275427898,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14735345714807,catapult,CLB,145,catapult_fpga_area
Throughput,1.14735345714807,catapult,LUT,724,catapult_fpga_area
Throughput,1.14735345714807,catapult,FF,245,catapult_fpga_area
Throughput,1.14735345714807,catapult,DSP,0,catapult_fpga_area
Throughput,1.14735345714807,catapult,BRAM,3,catapult_fpga_area
Throughput,0.992460279258473,catapult,CLB,183,catapult_fpga_area
Throughput,0.992460279258473,catapult,LUT,983,catapult_fpga_area
Throughput,0.992460279258473,catapult,FF,253,catapult_fpga_area
Throughput,0.992460279258473,catapult,DSP,0,catapult_fpga_area
Throughput,0.992460279258473,catapult,BRAM,3,catapult_fpga_area
Throughput,0.761292247913298,catapult,CLB,178,catapult_fpga_area
Throughput,0.761292247913298,catapult,LUT,1034,catapult_fpga_area
Throughput,0.761292247913298,catapult,FF,254,catapult_fpga_area
Throughput,0.761292247913298,catapult,DSP,0,catapult_fpga_area
Throughput,0.761292247913298,catapult,BRAM,3,catapult_fpga_area
Throughput,0.897029933888894,catapult,CLB,149,catapult_fpga_area
Throughput,0.897029933888894,catapult,LUT,898,catapult_fpga_area
Throughput,0.897029933888894,catapult,FF,253,catapult_fpga_area
Throughput,0.897029933888894,catapult,DSP,0,catapult_fpga_area
Throughput,0.897029933888894,catapult,BRAM,3,catapult_fpga_area
Throughput,0.954287710110297,catapult,CLB,174,catapult_fpga_area
Throughput,0.954287710110297,catapult,LUT,976,catapult_fpga_area
Throughput,0.954287710110297,catapult,FF,253,catapult_fpga_area
Throughput,0.954287710110297,catapult,DSP,0,catapult_fpga_area
Throughput,0.954287710110297,catapult,BRAM,3,catapult_fpga_area
Throughput,0.916214056922547,catapult,CLB,171,catapult_fpga_area
Throughput,0.916214056922547,catapult,LUT,929,catapult_fpga_area
Throughput,0.916214056922547,catapult,FF,261,catapult_fpga_area
Throughput,0.916214056922547,catapult,DSP,0,catapult_fpga_area
Throughput,0.916214056922547,catapult,BRAM,3,catapult_fpga_area
Throughput,0.754668568431459,catapult,CLB,186,catapult_fpga_area
Throughput,0.754668568431459,catapult,LUT,1029,catapult_fpga_area
Throughput,0.754668568431459,catapult,FF,262,catapult_fpga_area
Throughput,0.754668568431459,catapult,DSP,0,catapult_fpga_area
Throughput,0.754668568431459,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04682007465921,catapult,CLB,178,catapult_fpga_area
Throughput,1.04682007465921,catapult,LUT,1027,catapult_fpga_area
Throughput,1.04682007465921,catapult,FF,253,catapult_fpga_area
Throughput,1.04682007465921,catapult,DSP,0,catapult_fpga_area
Throughput,1.04682007465921,catapult,BRAM,3,catapult_fpga_area
Throughput,0.776224552448329,catapult,CLB,184,catapult_fpga_area
Throughput,0.776224552448329,catapult,LUT,967,catapult_fpga_area
Throughput,0.776224552448329,catapult,FF,253,catapult_fpga_area
Throughput,0.776224552448329,catapult,DSP,0,catapult_fpga_area
Throughput,0.776224552448329,catapult,BRAM,3,catapult_fpga_area
Throughput,0.917435401079822,catapult,CLB,192,catapult_fpga_area
Throughput,0.917435401079822,catapult,LUT,1111,catapult_fpga_area
Throughput,0.917435401079822,catapult,FF,261,catapult_fpga_area
Throughput,0.917435401079822,catapult,DSP,0,catapult_fpga_area
Throughput,0.917435401079822,catapult,BRAM,3,catapult_fpga_area
Throughput,0.793235289451557,catapult,CLB,180,catapult_fpga_area
Throughput,0.793235289451557,catapult,LUT,1032,catapult_fpga_area
Throughput,0.793235289451557,catapult,FF,262,catapult_fpga_area
Throughput,0.793235289451557,catapult,DSP,0,catapult_fpga_area
Throughput,0.793235289451557,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05077447332556,catapult,CLB,127,catapult_fpga_area
Throughput,1.05077447332556,catapult,LUT,714,catapult_fpga_area
Throughput,1.05077447332556,catapult,FF,238,catapult_fpga_area
Throughput,1.05077447332556,catapult,DSP,0,catapult_fpga_area
Throughput,1.05077447332556,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25762751085333,catapult,CLB,134,catapult_fpga_area
Throughput,1.25762751085333,catapult,LUT,717,catapult_fpga_area
Throughput,1.25762751085333,catapult,FF,240,catapult_fpga_area
Throughput,1.25762751085333,catapult,DSP,0,catapult_fpga_area
Throughput,1.25762751085333,catapult,BRAM,3,catapult_fpga_area
Throughput,0.959707634666175,catapult,CLB,144,catapult_fpga_area
Throughput,0.959707634666175,catapult,LUT,782,catapult_fpga_area
Throughput,0.959707634666175,catapult,FF,246,catapult_fpga_area
Throughput,0.959707634666175,catapult,DSP,0,catapult_fpga_area
Throughput,0.959707634666175,catapult,BRAM,3,catapult_fpga_area
Throughput,0.75817483056688,catapult,CLB,149,catapult_fpga_area
Throughput,0.75817483056688,catapult,LUT,823,catapult_fpga_area
Throughput,0.75817483056688,catapult,FF,247,catapult_fpga_area
Throughput,0.75817483056688,catapult,DSP,0,catapult_fpga_area
Throughput,0.75817483056688,catapult,BRAM,3,catapult_fpga_area
Throughput,0.963820120323304,catapult,CLB,120,catapult_fpga_area
Throughput,0.963820120323304,catapult,LUT,709,catapult_fpga_area
Throughput,0.963820120323304,catapult,FF,242,catapult_fpga_area
Throughput,0.963820120323304,catapult,DSP,0,catapult_fpga_area
Throughput,0.963820120323304,catapult,BRAM,3,catapult_fpga_area
Throughput,0.825267716847345,catapult,CLB,146,catapult_fpga_area
Throughput,0.825267716847345,catapult,LUT,829,catapult_fpga_area
Throughput,0.825267716847345,catapult,FF,245,catapult_fpga_area
Throughput,0.825267716847345,catapult,DSP,0,catapult_fpga_area
Throughput,0.825267716847345,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02376569688755,catapult,CLB,177,catapult_fpga_area
Throughput,1.02376569688755,catapult,LUT,888,catapult_fpga_area
Throughput,1.02376569688755,catapult,FF,250,catapult_fpga_area
Throughput,1.02376569688755,catapult,DSP,0,catapult_fpga_area
Throughput,1.02376569688755,catapult,BRAM,3,catapult_fpga_area
Throughput,0.737211952859719,catapult,CLB,166,catapult_fpga_area
Throughput,0.737211952859719,catapult,LUT,938,catapult_fpga_area
Throughput,0.737211952859719,catapult,FF,251,catapult_fpga_area
Throughput,0.737211952859719,catapult,DSP,0,catapult_fpga_area
Throughput,0.737211952859719,catapult,BRAM,3,catapult_fpga_area
Throughput,0.90339296329153,catapult,CLB,155,catapult_fpga_area
Throughput,0.90339296329153,catapult,LUT,840,catapult_fpga_area
Throughput,0.90339296329153,catapult,FF,250,catapult_fpga_area
Throughput,0.90339296329153,catapult,DSP,0,catapult_fpga_area
Throughput,0.90339296329153,catapult,BRAM,3,catapult_fpga_area
Throughput,0.878247650028851,catapult,CLB,154,catapult_fpga_area
Throughput,0.878247650028851,catapult,LUT,829,catapult_fpga_area
Throughput,0.878247650028851,catapult,FF,252,catapult_fpga_area
Throughput,0.878247650028851,catapult,DSP,0,catapult_fpga_area
Throughput,0.878247650028851,catapult,BRAM,3,catapult_fpga_area
Throughput,1.03387491147446,catapult,CLB,162,catapult_fpga_area
Throughput,1.03387491147446,catapult,LUT,880,catapult_fpga_area
Throughput,1.03387491147446,catapult,FF,258,catapult_fpga_area
Throughput,1.03387491147446,catapult,DSP,0,catapult_fpga_area
Throughput,1.03387491147446,catapult,BRAM,3,catapult_fpga_area
Throughput,0.726233816787185,catapult,CLB,176,catapult_fpga_area
Throughput,0.726233816787185,catapult,LUT,991,catapult_fpga_area
Throughput,0.726233816787185,catapult,FF,259,catapult_fpga_area
Throughput,0.726233816787185,catapult,DSP,0,catapult_fpga_area
Throughput,0.726233816787185,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02691545405067,catapult,CLB,182,catapult_fpga_area
Throughput,1.02691545405067,catapult,LUT,946,catapult_fpga_area
Throughput,1.02691545405067,catapult,FF,250,catapult_fpga_area
Throughput,1.02691545405067,catapult,DSP,0,catapult_fpga_area
Throughput,1.02691545405067,catapult,BRAM,3,catapult_fpga_area
Throughput,0.943409576550611,catapult,CLB,181,catapult_fpga_area
Throughput,0.943409576550611,catapult,LUT,977,catapult_fpga_area
Throughput,0.943409576550611,catapult,FF,253,catapult_fpga_area
Throughput,0.943409576550611,catapult,DSP,0,catapult_fpga_area
Throughput,0.943409576550611,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02760137287543,catapult,CLB,165,catapult_fpga_area
Throughput,1.02760137287543,catapult,LUT,903,catapult_fpga_area
Throughput,1.02760137287543,catapult,FF,258,catapult_fpga_area
Throughput,1.02760137287543,catapult,DSP,0,catapult_fpga_area
Throughput,1.02760137287543,catapult,BRAM,3,catapult_fpga_area
Throughput,0.649634548084975,catapult,CLB,170,catapult_fpga_area
Throughput,0.649634548084975,catapult,LUT,965,catapult_fpga_area
Throughput,0.649634548084975,catapult,FF,259,catapult_fpga_area
Throughput,0.649634548084975,catapult,DSP,0,catapult_fpga_area
Throughput,0.649634548084975,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2863506617631,catapult,CLB,136,catapult_fpga_area
Throughput,1.2863506617631,catapult,LUT,720,catapult_fpga_area
Throughput,1.2863506617631,catapult,FF,226,catapult_fpga_area
Throughput,1.2863506617631,catapult,DSP,0,catapult_fpga_area
Throughput,1.2863506617631,catapult,BRAM,3,catapult_fpga_area
Throughput,0.96815449422157,catapult,CLB,139,catapult_fpga_area
Throughput,0.96815449422157,catapult,LUT,707,catapult_fpga_area
Throughput,0.96815449422157,catapult,FF,229,catapult_fpga_area
Throughput,0.96815449422157,catapult,DSP,0,catapult_fpga_area
Throughput,0.96815449422157,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2843812814272,catapult,CLB,145,catapult_fpga_area
Throughput,1.2843812814272,catapult,LUT,777,catapult_fpga_area
Throughput,1.2843812814272,catapult,FF,234,catapult_fpga_area
Throughput,1.2843812814272,catapult,DSP,0,catapult_fpga_area
Throughput,1.2843812814272,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21639407275496,catapult,CLB,143,catapult_fpga_area
Throughput,1.21639407275496,catapult,LUT,767,catapult_fpga_area
Throughput,1.21639407275496,catapult,FF,234,catapult_fpga_area
Throughput,1.21639407275496,catapult,DSP,0,catapult_fpga_area
Throughput,1.21639407275496,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41594323766749,catapult,CLB,127,catapult_fpga_area
Throughput,1.41594323766749,catapult,LUT,745,catapult_fpga_area
Throughput,1.41594323766749,catapult,FF,230,catapult_fpga_area
Throughput,1.41594323766749,catapult,DSP,0,catapult_fpga_area
Throughput,1.41594323766749,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07633241880955,catapult,CLB,135,catapult_fpga_area
Throughput,1.07633241880955,catapult,LUT,721,catapult_fpga_area
Throughput,1.07633241880955,catapult,FF,233,catapult_fpga_area
Throughput,1.07633241880955,catapult,DSP,0,catapult_fpga_area
Throughput,1.07633241880955,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00474743161438,catapult,CLB,136,catapult_fpga_area
Throughput,1.00474743161438,catapult,LUT,708,catapult_fpga_area
Throughput,1.00474743161438,catapult,FF,238,catapult_fpga_area
Throughput,1.00474743161438,catapult,DSP,0,catapult_fpga_area
Throughput,1.00474743161438,catapult,BRAM,3,catapult_fpga_area
Throughput,0.75485143014152,catapult,CLB,143,catapult_fpga_area
Throughput,0.75485143014152,catapult,LUT,816,catapult_fpga_area
Throughput,0.75485143014152,catapult,FF,238,catapult_fpga_area
Throughput,0.75485143014152,catapult,DSP,0,catapult_fpga_area
Throughput,0.75485143014152,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13676796405994,catapult,CLB,147,catapult_fpga_area
Throughput,1.13676796405994,catapult,LUT,784,catapult_fpga_area
Throughput,1.13676796405994,catapult,FF,238,catapult_fpga_area
Throughput,1.13676796405994,catapult,DSP,0,catapult_fpga_area
Throughput,1.13676796405994,catapult,BRAM,3,catapult_fpga_area
Throughput,0.758931485183381,catapult,CLB,147,catapult_fpga_area
Throughput,0.758931485183381,catapult,LUT,814,catapult_fpga_area
Throughput,0.758931485183381,catapult,FF,241,catapult_fpga_area
Throughput,0.758931485183381,catapult,DSP,0,catapult_fpga_area
Throughput,0.758931485183381,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0557766821162,catapult,CLB,154,catapult_fpga_area
Throughput,1.0557766821162,catapult,LUT,825,catapult_fpga_area
Throughput,1.0557766821162,catapult,FF,246,catapult_fpga_area
Throughput,1.0557766821162,catapult,DSP,0,catapult_fpga_area
Throughput,1.0557766821162,catapult,BRAM,3,catapult_fpga_area
Throughput,0.744143959113754,catapult,CLB,146,catapult_fpga_area
Throughput,0.744143959113754,catapult,LUT,805,catapult_fpga_area
Throughput,0.744143959113754,catapult,FF,246,catapult_fpga_area
Throughput,0.744143959113754,catapult,DSP,0,catapult_fpga_area
Throughput,0.744143959113754,catapult,BRAM,3,catapult_fpga_area
Throughput,0.989912788683317,catapult,CLB,179,catapult_fpga_area
Throughput,0.989912788683317,catapult,LUT,941,catapult_fpga_area
Throughput,0.989912788683317,catapult,FF,238,catapult_fpga_area
Throughput,0.989912788683317,catapult,DSP,0,catapult_fpga_area
Throughput,0.989912788683317,catapult,BRAM,3,catapult_fpga_area
Throughput,0.888461637559183,catapult,CLB,182,catapult_fpga_area
Throughput,0.888461637559183,catapult,LUT,929,catapult_fpga_area
Throughput,0.888461637559183,catapult,FF,241,catapult_fpga_area
Throughput,0.888461637559183,catapult,DSP,0,catapult_fpga_area
Throughput,0.888461637559183,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01107122996815,catapult,CLB,174,catapult_fpga_area
Throughput,1.01107122996815,catapult,LUT,954,catapult_fpga_area
Throughput,1.01107122996815,catapult,FF,246,catapult_fpga_area
Throughput,1.01107122996815,catapult,DSP,0,catapult_fpga_area
Throughput,1.01107122996815,catapult,BRAM,3,catapult_fpga_area
Throughput,0.727406570081622,catapult,CLB,176,catapult_fpga_area
Throughput,0.727406570081622,catapult,LUT,969,catapult_fpga_area
Throughput,0.727406570081622,catapult,FF,246,catapult_fpga_area
Throughput,0.727406570081622,catapult,DSP,0,catapult_fpga_area
Throughput,0.727406570081622,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21860121640773,catapult,CLB,132,catapult_fpga_area
Throughput,1.21860121640773,catapult,LUT,762,catapult_fpga_area
Throughput,1.21860121640773,catapult,FF,229,catapult_fpga_area
Throughput,1.21860121640773,catapult,DSP,0,catapult_fpga_area
Throughput,1.21860121640773,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13009673628063,catapult,CLB,130,catapult_fpga_area
Throughput,1.13009673628063,catapult,LUT,712,catapult_fpga_area
Throughput,1.13009673628063,catapult,FF,232,catapult_fpga_area
Throughput,1.13009673628063,catapult,DSP,0,catapult_fpga_area
Throughput,1.13009673628063,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14818999329457,catapult,CLB,144,catapult_fpga_area
Throughput,1.14818999329457,catapult,LUT,804,catapult_fpga_area
Throughput,1.14818999329457,catapult,FF,237,catapult_fpga_area
Throughput,1.14818999329457,catapult,DSP,0,catapult_fpga_area
Throughput,1.14818999329457,catapult,BRAM,3,catapult_fpga_area
Throughput,0.820534364799732,catapult,CLB,153,catapult_fpga_area
Throughput,0.820534364799732,catapult,LUT,852,catapult_fpga_area
Throughput,0.820534364799732,catapult,FF,241,catapult_fpga_area
Throughput,0.820534364799732,catapult,DSP,0,catapult_fpga_area
Throughput,0.820534364799732,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26757813985443,catapult,CLB,144,catapult_fpga_area
Throughput,1.26757813985443,catapult,LUT,726,catapult_fpga_area
Throughput,1.26757813985443,catapult,FF,233,catapult_fpga_area
Throughput,1.26757813985443,catapult,DSP,0,catapult_fpga_area
Throughput,1.26757813985443,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11354730515984,catapult,CLB,147,catapult_fpga_area
Throughput,1.11354730515984,catapult,LUT,770,catapult_fpga_area
Throughput,1.11354730515984,catapult,FF,236,catapult_fpga_area
Throughput,1.11354730515984,catapult,DSP,0,catapult_fpga_area
Throughput,1.11354730515984,catapult,BRAM,3,catapult_fpga_area
Throughput,0.970020545035144,catapult,CLB,227,catapult_fpga_area
Throughput,0.970020545035144,catapult,LUT,1224,catapult_fpga_area
Throughput,0.970020545035144,catapult,FF,241,catapult_fpga_area
Throughput,0.970020545035144,catapult,DSP,0,catapult_fpga_area
Throughput,0.970020545035144,catapult,BRAM,3,catapult_fpga_area
Throughput,0.802273965327324,catapult,CLB,183,catapult_fpga_area
Throughput,0.802273965327324,catapult,LUT,1050,catapult_fpga_area
Throughput,0.802273965327324,catapult,FF,245,catapult_fpga_area
Throughput,0.802273965327324,catapult,DSP,0,catapult_fpga_area
Throughput,0.802273965327324,catapult,BRAM,3,catapult_fpga_area
Throughput,0.979184495984364,catapult,CLB,179,catapult_fpga_area
Throughput,0.979184495984364,catapult,LUT,965,catapult_fpga_area
Throughput,0.979184495984364,catapult,FF,241,catapult_fpga_area
Throughput,0.979184495984364,catapult,DSP,0,catapult_fpga_area
Throughput,0.979184495984364,catapult,BRAM,3,catapult_fpga_area
Throughput,0.858796654128235,catapult,CLB,176,catapult_fpga_area
Throughput,0.858796654128235,catapult,LUT,983,catapult_fpga_area
Throughput,0.858796654128235,catapult,FF,244,catapult_fpga_area
Throughput,0.858796654128235,catapult,DSP,0,catapult_fpga_area
Throughput,0.858796654128235,catapult,BRAM,3,catapult_fpga_area
Throughput,0.980854697166016,catapult,CLB,193,catapult_fpga_area
Throughput,0.980854697166016,catapult,LUT,1063,catapult_fpga_area
Throughput,0.980854697166016,catapult,FF,249,catapult_fpga_area
Throughput,0.980854697166016,catapult,DSP,0,catapult_fpga_area
Throughput,0.980854697166016,catapult,BRAM,3,catapult_fpga_area
Throughput,0.777990947297337,catapult,CLB,165,catapult_fpga_area
Throughput,0.777990947297337,catapult,LUT,885,catapult_fpga_area
Throughput,0.777990947297337,catapult,FF,253,catapult_fpga_area
Throughput,0.777990947297337,catapult,DSP,0,catapult_fpga_area
Throughput,0.777990947297337,catapult,BRAM,3,catapult_fpga_area
Throughput,0.926148887695186,catapult,CLB,203,catapult_fpga_area
Throughput,0.926148887695186,catapult,LUT,1065,catapult_fpga_area
Throughput,0.926148887695186,catapult,FF,241,catapult_fpga_area
Throughput,0.926148887695186,catapult,DSP,0,catapult_fpga_area
Throughput,0.926148887695186,catapult,BRAM,3,catapult_fpga_area
Throughput,0.837149339070597,catapult,CLB,196,catapult_fpga_area
Throughput,0.837149339070597,catapult,LUT,1000,catapult_fpga_area
Throughput,0.837149339070597,catapult,FF,244,catapult_fpga_area
Throughput,0.837149339070597,catapult,DSP,0,catapult_fpga_area
Throughput,0.837149339070597,catapult,BRAM,3,catapult_fpga_area
Throughput,0.947453292921292,catapult,CLB,220,catapult_fpga_area
Throughput,0.947453292921292,catapult,LUT,1172,catapult_fpga_area
Throughput,0.947453292921292,catapult,FF,249,catapult_fpga_area
Throughput,0.947453292921292,catapult,DSP,0,catapult_fpga_area
Throughput,0.947453292921292,catapult,BRAM,3,catapult_fpga_area
Throughput,0.629515197755904,catapult,CLB,223,catapult_fpga_area
Throughput,0.629515197755904,catapult,LUT,1203,catapult_fpga_area
Throughput,0.629515197755904,catapult,FF,253,catapult_fpga_area
Throughput,0.629515197755904,catapult,DSP,0,catapult_fpga_area
Throughput,0.629515197755904,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27589590220513,catapult,CLB,146,catapult_fpga_area
Throughput,1.27589590220513,catapult,LUT,770,catapult_fpga_area
Throughput,1.27589590220513,catapult,FF,242,catapult_fpga_area
Throughput,1.27589590220513,catapult,DSP,0,catapult_fpga_area
Throughput,1.27589590220513,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20709967746297,catapult,CLB,146,catapult_fpga_area
Throughput,1.20709967746297,catapult,LUT,744,catapult_fpga_area
Throughput,1.20709967746297,catapult,FF,245,catapult_fpga_area
Throughput,1.20709967746297,catapult,DSP,0,catapult_fpga_area
Throughput,1.20709967746297,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14230100545335,catapult,CLB,175,catapult_fpga_area
Throughput,1.14230100545335,catapult,LUT,981,catapult_fpga_area
Throughput,1.14230100545335,catapult,FF,250,catapult_fpga_area
Throughput,1.14230100545335,catapult,DSP,0,catapult_fpga_area
Throughput,1.14230100545335,catapult,BRAM,3,catapult_fpga_area
Throughput,0.799489605835634,catapult,CLB,165,catapult_fpga_area
Throughput,0.799489605835634,catapult,LUT,945,catapult_fpga_area
Throughput,0.799489605835634,catapult,FF,250,catapult_fpga_area
Throughput,0.799489605835634,catapult,DSP,0,catapult_fpga_area
Throughput,0.799489605835634,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33945374397413,catapult,CLB,148,catapult_fpga_area
Throughput,1.33945374397413,catapult,LUT,777,catapult_fpga_area
Throughput,1.33945374397413,catapult,FF,246,catapult_fpga_area
Throughput,1.33945374397413,catapult,DSP,0,catapult_fpga_area
Throughput,1.33945374397413,catapult,BRAM,3,catapult_fpga_area
Throughput,0.822484082876786,catapult,CLB,175,catapult_fpga_area
Throughput,0.822484082876786,catapult,LUT,942,catapult_fpga_area
Throughput,0.822484082876786,catapult,FF,249,catapult_fpga_area
Throughput,0.822484082876786,catapult,DSP,0,catapult_fpga_area
Throughput,0.822484082876786,catapult,BRAM,3,catapult_fpga_area
Throughput,0.864710806118002,catapult,CLB,191,catapult_fpga_area
Throughput,0.864710806118002,catapult,LUT,1079,catapult_fpga_area
Throughput,0.864710806118002,catapult,FF,254,catapult_fpga_area
Throughput,0.864710806118002,catapult,DSP,0,catapult_fpga_area
Throughput,0.864710806118002,catapult,BRAM,3,catapult_fpga_area
Throughput,0.816896691159952,catapult,CLB,191,catapult_fpga_area
Throughput,0.816896691159952,catapult,LUT,1057,catapult_fpga_area
Throughput,0.816896691159952,catapult,FF,254,catapult_fpga_area
Throughput,0.816896691159952,catapult,DSP,0,catapult_fpga_area
Throughput,0.816896691159952,catapult,BRAM,3,catapult_fpga_area
Throughput,0.876034158323901,catapult,CLB,172,catapult_fpga_area
Throughput,0.876034158323901,catapult,LUT,991,catapult_fpga_area
Throughput,0.876034158323901,catapult,FF,254,catapult_fpga_area
Throughput,0.876034158323901,catapult,DSP,0,catapult_fpga_area
Throughput,0.876034158323901,catapult,BRAM,3,catapult_fpga_area
Throughput,0.919292549225818,catapult,CLB,182,catapult_fpga_area
Throughput,0.919292549225818,catapult,LUT,972,catapult_fpga_area
Throughput,0.919292549225818,catapult,FF,257,catapult_fpga_area
Throughput,0.919292549225818,catapult,DSP,0,catapult_fpga_area
Throughput,0.919292549225818,catapult,BRAM,3,catapult_fpga_area
Throughput,0.906301149371118,catapult,CLB,179,catapult_fpga_area
Throughput,0.906301149371118,catapult,LUT,1013,catapult_fpga_area
Throughput,0.906301149371118,catapult,FF,262,catapult_fpga_area
Throughput,0.906301149371118,catapult,DSP,0,catapult_fpga_area
Throughput,0.906301149371118,catapult,BRAM,3,catapult_fpga_area
Throughput,0.769460423572574,catapult,CLB,188,catapult_fpga_area
Throughput,0.769460423572574,catapult,LUT,1021,catapult_fpga_area
Throughput,0.769460423572574,catapult,FF,262,catapult_fpga_area
Throughput,0.769460423572574,catapult,DSP,0,catapult_fpga_area
Throughput,0.769460423572574,catapult,BRAM,3,catapult_fpga_area
Throughput,0.928673250960016,catapult,CLB,196,catapult_fpga_area
Throughput,0.928673250960016,catapult,LUT,1037,catapult_fpga_area
Throughput,0.928673250960016,catapult,FF,254,catapult_fpga_area
Throughput,0.928673250960016,catapult,DSP,0,catapult_fpga_area
Throughput,0.928673250960016,catapult,BRAM,3,catapult_fpga_area
Throughput,0.792966702535194,catapult,CLB,195,catapult_fpga_area
Throughput,0.792966702535194,catapult,LUT,1039,catapult_fpga_area
Throughput,0.792966702535194,catapult,FF,257,catapult_fpga_area
Throughput,0.792966702535194,catapult,DSP,0,catapult_fpga_area
Throughput,0.792966702535194,catapult,BRAM,3,catapult_fpga_area
Throughput,0.915181860363382,catapult,CLB,200,catapult_fpga_area
Throughput,0.915181860363382,catapult,LUT,1081,catapult_fpga_area
Throughput,0.915181860363382,catapult,FF,262,catapult_fpga_area
Throughput,0.915181860363382,catapult,DSP,0,catapult_fpga_area
Throughput,0.915181860363382,catapult,BRAM,3,catapult_fpga_area
Throughput,0.782433430563728,catapult,CLB,187,catapult_fpga_area
Throughput,0.782433430563728,catapult,LUT,1095,catapult_fpga_area
Throughput,0.782433430563728,catapult,FF,262,catapult_fpga_area
Throughput,0.782433430563728,catapult,DSP,0,catapult_fpga_area
Throughput,0.782433430563728,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08597442313039,catapult,CLB,137,catapult_fpga_area
Throughput,1.08597442313039,catapult,LUT,730,catapult_fpga_area
Throughput,1.08597442313039,catapult,FF,239,catapult_fpga_area
Throughput,1.08597442313039,catapult,DSP,0,catapult_fpga_area
Throughput,1.08597442313039,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14243803130509,catapult,CLB,146,catapult_fpga_area
Throughput,1.14243803130509,catapult,LUT,757,catapult_fpga_area
Throughput,1.14243803130509,catapult,FF,242,catapult_fpga_area
Throughput,1.14243803130509,catapult,DSP,0,catapult_fpga_area
Throughput,1.14243803130509,catapult,BRAM,3,catapult_fpga_area
Throughput,0.902950843356087,catapult,CLB,193,catapult_fpga_area
Throughput,0.902950843356087,catapult,LUT,1116,catapult_fpga_area
Throughput,0.902950843356087,catapult,FF,247,catapult_fpga_area
Throughput,0.902950843356087,catapult,DSP,0,catapult_fpga_area
Throughput,0.902950843356087,catapult,BRAM,3,catapult_fpga_area
Throughput,0.815977492076858,catapult,CLB,190,catapult_fpga_area
Throughput,0.815977492076858,catapult,LUT,1079,catapult_fpga_area
Throughput,0.815977492076858,catapult,FF,248,catapult_fpga_area
Throughput,0.815977492076858,catapult,DSP,0,catapult_fpga_area
Throughput,0.815977492076858,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27196201412641,catapult,CLB,155,catapult_fpga_area
Throughput,1.27196201412641,catapult,LUT,746,catapult_fpga_area
Throughput,1.27196201412641,catapult,FF,243,catapult_fpga_area
Throughput,1.27196201412641,catapult,DSP,0,catapult_fpga_area
Throughput,1.27196201412641,catapult,BRAM,3,catapult_fpga_area
Throughput,0.942431567687791,catapult,CLB,181,catapult_fpga_area
Throughput,0.942431567687791,catapult,LUT,990,catapult_fpga_area
Throughput,0.942431567687791,catapult,FF,246,catapult_fpga_area
Throughput,0.942431567687791,catapult,DSP,0,catapult_fpga_area
Throughput,0.942431567687791,catapult,BRAM,3,catapult_fpga_area
Throughput,0.89525114032614,catapult,CLB,198,catapult_fpga_area
Throughput,0.89525114032614,catapult,LUT,1113,catapult_fpga_area
Throughput,0.89525114032614,catapult,FF,251,catapult_fpga_area
Throughput,0.89525114032614,catapult,DSP,0,catapult_fpga_area
Throughput,0.89525114032614,catapult,BRAM,3,catapult_fpga_area
Throughput,0.830720026583041,catapult,CLB,167,catapult_fpga_area
Throughput,0.830720026583041,catapult,LUT,950,catapult_fpga_area
Throughput,0.830720026583041,catapult,FF,252,catapult_fpga_area
Throughput,0.830720026583041,catapult,DSP,0,catapult_fpga_area
Throughput,0.830720026583041,catapult,BRAM,3,catapult_fpga_area
Throughput,0.813368525078185,catapult,CLB,194,catapult_fpga_area
Throughput,0.813368525078185,catapult,LUT,996,catapult_fpga_area
Throughput,0.813368525078185,catapult,FF,251,catapult_fpga_area
Throughput,0.813368525078185,catapult,DSP,0,catapult_fpga_area
Throughput,0.813368525078185,catapult,BRAM,3,catapult_fpga_area
Throughput,0.828383740483942,catapult,CLB,170,catapult_fpga_area
Throughput,0.828383740483942,catapult,LUT,949,catapult_fpga_area
Throughput,0.828383740483942,catapult,FF,254,catapult_fpga_area
Throughput,0.828383740483942,catapult,DSP,0,catapult_fpga_area
Throughput,0.828383740483942,catapult,BRAM,3,catapult_fpga_area
Throughput,0.927993288752536,catapult,CLB,200,catapult_fpga_area
Throughput,0.927993288752536,catapult,LUT,1054,catapult_fpga_area
Throughput,0.927993288752536,catapult,FF,259,catapult_fpga_area
Throughput,0.927993288752536,catapult,DSP,0,catapult_fpga_area
Throughput,0.927993288752536,catapult,BRAM,3,catapult_fpga_area
Throughput,0.748238646226782,catapult,CLB,190,catapult_fpga_area
Throughput,0.748238646226782,catapult,LUT,1076,catapult_fpga_area
Throughput,0.748238646226782,catapult,FF,260,catapult_fpga_area
Throughput,0.748238646226782,catapult,DSP,0,catapult_fpga_area
Throughput,0.748238646226782,catapult,BRAM,3,catapult_fpga_area
Throughput,0.945869765083785,catapult,CLB,182,catapult_fpga_area
Throughput,0.945869765083785,catapult,LUT,955,catapult_fpga_area
Throughput,0.945869765083785,catapult,FF,251,catapult_fpga_area
Throughput,0.945869765083785,catapult,DSP,0,catapult_fpga_area
Throughput,0.945869765083785,catapult,BRAM,3,catapult_fpga_area
Throughput,0.963363293931775,catapult,CLB,200,catapult_fpga_area
Throughput,0.963363293931775,catapult,LUT,1095,catapult_fpga_area
Throughput,0.963363293931775,catapult,FF,254,catapult_fpga_area
Throughput,0.963363293931775,catapult,DSP,0,catapult_fpga_area
Throughput,0.963363293931775,catapult,BRAM,3,catapult_fpga_area
Throughput,0.97260748285293,catapult,CLB,210,catapult_fpga_area
Throughput,0.97260748285293,catapult,LUT,1135,catapult_fpga_area
Throughput,0.97260748285293,catapult,FF,259,catapult_fpga_area
Throughput,0.97260748285293,catapult,DSP,0,catapult_fpga_area
Throughput,0.97260748285293,catapult,BRAM,3,catapult_fpga_area
Throughput,0.801922046761678,catapult,CLB,183,catapult_fpga_area
Throughput,0.801922046761678,catapult,LUT,1012,catapult_fpga_area
Throughput,0.801922046761678,catapult,FF,260,catapult_fpga_area
Throughput,0.801922046761678,catapult,DSP,0,catapult_fpga_area
Throughput,0.801922046761678,catapult,BRAM,3,catapult_fpga_area
Throughput,0.685942567400717,catapult,CLB,139,catapult_fpga_area
Throughput,0.685942567400717,catapult,LUT,751,catapult_fpga_area
Throughput,0.685942567400717,catapult,FF,221,catapult_fpga_area
Throughput,0.685942567400717,catapult,DSP,0,catapult_fpga_area
Throughput,0.685942567400717,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501318970210624,catapult,CLB,148,catapult_fpga_area
Throughput,0.501318970210624,catapult,LUT,810,catapult_fpga_area
Throughput,0.501318970210624,catapult,FF,232,catapult_fpga_area
Throughput,0.501318970210624,catapult,DSP,0,catapult_fpga_area
Throughput,0.501318970210624,catapult,BRAM,3,catapult_fpga_area
Throughput,0.580006368469926,catapult,CLB,156,catapult_fpga_area
Throughput,0.580006368469926,catapult,LUT,864,catapult_fpga_area
Throughput,0.580006368469926,catapult,FF,245,catapult_fpga_area
Throughput,0.580006368469926,catapult,DSP,0,catapult_fpga_area
Throughput,0.580006368469926,catapult,BRAM,3,catapult_fpga_area
Throughput,0.407222995719679,catapult,CLB,170,catapult_fpga_area
Throughput,0.407222995719679,catapult,LUT,859,catapult_fpga_area
Throughput,0.407222995719679,catapult,FF,252,catapult_fpga_area
Throughput,0.407222995719679,catapult,DSP,0,catapult_fpga_area
Throughput,0.407222995719679,catapult,BRAM,3,catapult_fpga_area
Throughput,0.521169107388458,catapult,CLB,137,catapult_fpga_area
Throughput,0.521169107388458,catapult,LUT,759,catapult_fpga_area
Throughput,0.521169107388458,catapult,FF,227,catapult_fpga_area
Throughput,0.521169107388458,catapult,DSP,0,catapult_fpga_area
Throughput,0.521169107388458,catapult,BRAM,3,catapult_fpga_area
Throughput,0.474728538353556,catapult,CLB,156,catapult_fpga_area
Throughput,0.474728538353556,catapult,LUT,812,catapult_fpga_area
Throughput,0.474728538353556,catapult,FF,238,catapult_fpga_area
Throughput,0.474728538353556,catapult,DSP,0,catapult_fpga_area
Throughput,0.474728538353556,catapult,BRAM,3,catapult_fpga_area
Throughput,0.508782864193134,catapult,CLB,182,catapult_fpga_area
Throughput,0.508782864193134,catapult,LUT,945,catapult_fpga_area
Throughput,0.508782864193134,catapult,FF,251,catapult_fpga_area
Throughput,0.508782864193134,catapult,DSP,0,catapult_fpga_area
Throughput,0.508782864193134,catapult,BRAM,3,catapult_fpga_area
Throughput,0.372167110475946,catapult,CLB,149,catapult_fpga_area
Throughput,0.372167110475946,catapult,LUT,819,catapult_fpga_area
Throughput,0.372167110475946,catapult,FF,175,catapult_fpga_area
Throughput,0.372167110475946,catapult,DSP,0,catapult_fpga_area
Throughput,0.372167110475946,catapult,BRAM,3,catapult_fpga_area
Throughput,0.585601808338384,catapult,CLB,163,catapult_fpga_area
Throughput,0.585601808338384,catapult,LUT,866,catapult_fpga_area
Throughput,0.585601808338384,catapult,FF,239,catapult_fpga_area
Throughput,0.585601808338384,catapult,DSP,0,catapult_fpga_area
Throughput,0.585601808338384,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48349212826466,catapult,CLB,173,catapult_fpga_area
Throughput,0.48349212826466,catapult,LUT,916,catapult_fpga_area
Throughput,0.48349212826466,catapult,FF,250,catapult_fpga_area
Throughput,0.48349212826466,catapult,DSP,0,catapult_fpga_area
Throughput,0.48349212826466,catapult,BRAM,3,catapult_fpga_area
Throughput,0.536563877124726,catapult,CLB,150,catapult_fpga_area
Throughput,0.536563877124726,catapult,LUT,828,catapult_fpga_area
Throughput,0.536563877124726,catapult,FF,263,catapult_fpga_area
Throughput,0.536563877124726,catapult,DSP,0,catapult_fpga_area
Throughput,0.536563877124726,catapult,BRAM,3,catapult_fpga_area
Throughput,0.421908350536646,catapult,CLB,158,catapult_fpga_area
Throughput,0.421908350536646,catapult,LUT,823,catapult_fpga_area
Throughput,0.421908350536646,catapult,FF,270,catapult_fpga_area
Throughput,0.421908350536646,catapult,DSP,0,catapult_fpga_area
Throughput,0.421908350536646,catapult,BRAM,3,catapult_fpga_area
Throughput,0.52670139033366,catapult,CLB,156,catapult_fpga_area
Throughput,0.52670139033366,catapult,LUT,858,catapult_fpga_area
Throughput,0.52670139033366,catapult,FF,239,catapult_fpga_area
Throughput,0.52670139033366,catapult,DSP,0,catapult_fpga_area
Throughput,0.52670139033366,catapult,BRAM,3,catapult_fpga_area
Throughput,0.498080398145547,catapult,CLB,193,catapult_fpga_area
Throughput,0.498080398145547,catapult,LUT,997,catapult_fpga_area
Throughput,0.498080398145547,catapult,FF,250,catapult_fpga_area
Throughput,0.498080398145547,catapult,DSP,0,catapult_fpga_area
Throughput,0.498080398145547,catapult,BRAM,3,catapult_fpga_area
Throughput,0.58632112808185,catapult,CLB,156,catapult_fpga_area
Throughput,0.58632112808185,catapult,LUT,866,catapult_fpga_area
Throughput,0.58632112808185,catapult,FF,263,catapult_fpga_area
Throughput,0.58632112808185,catapult,DSP,0,catapult_fpga_area
Throughput,0.58632112808185,catapult,BRAM,3,catapult_fpga_area
Throughput,0.374782111050188,catapult,CLB,167,catapult_fpga_area
Throughput,0.374782111050188,catapult,LUT,925,catapult_fpga_area
Throughput,0.374782111050188,catapult,FF,269,catapult_fpga_area
Throughput,0.374782111050188,catapult,DSP,0,catapult_fpga_area
Throughput,0.374782111050188,catapult,BRAM,3,catapult_fpga_area
Throughput,0.655922223366442,catapult,CLB,142,catapult_fpga_area
Throughput,0.655922223366442,catapult,LUT,820,catapult_fpga_area
Throughput,0.655922223366442,catapult,FF,220,catapult_fpga_area
Throughput,0.655922223366442,catapult,DSP,0,catapult_fpga_area
Throughput,0.655922223366442,catapult,BRAM,3,catapult_fpga_area
Throughput,0.559438055661849,catapult,CLB,168,catapult_fpga_area
Throughput,0.559438055661849,catapult,LUT,869,catapult_fpga_area
Throughput,0.559438055661849,catapult,FF,227,catapult_fpga_area
Throughput,0.559438055661849,catapult,DSP,0,catapult_fpga_area
Throughput,0.559438055661849,catapult,BRAM,3,catapult_fpga_area
Throughput,0.474894241052518,catapult,CLB,202,catapult_fpga_area
Throughput,0.474894241052518,catapult,LUT,1054,catapult_fpga_area
Throughput,0.474894241052518,catapult,FF,245,catapult_fpga_area
Throughput,0.474894241052518,catapult,DSP,0,catapult_fpga_area
Throughput,0.474894241052518,catapult,BRAM,3,catapult_fpga_area
Throughput,0.420178836516398,catapult,CLB,164,catapult_fpga_area
Throughput,0.420178836516398,catapult,LUT,903,catapult_fpga_area
Throughput,0.420178836516398,catapult,FF,249,catapult_fpga_area
Throughput,0.420178836516398,catapult,DSP,0,catapult_fpga_area
Throughput,0.420178836516398,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516679178914116,catapult,CLB,135,catapult_fpga_area
Throughput,0.516679178914116,catapult,LUT,708,catapult_fpga_area
Throughput,0.516679178914116,catapult,FF,233,catapult_fpga_area
Throughput,0.516679178914116,catapult,DSP,0,catapult_fpga_area
Throughput,0.516679178914116,catapult,BRAM,3,catapult_fpga_area
Throughput,0.498104711572467,catapult,CLB,165,catapult_fpga_area
Throughput,0.498104711572467,catapult,LUT,830,catapult_fpga_area
Throughput,0.498104711572467,catapult,FF,168,catapult_fpga_area
Throughput,0.498104711572467,catapult,DSP,0,catapult_fpga_area
Throughput,0.498104711572467,catapult,BRAM,3,catapult_fpga_area
Throughput,0.455612000820102,catapult,CLB,160,catapult_fpga_area
Throughput,0.455612000820102,catapult,LUT,784,catapult_fpga_area
Throughput,0.455612000820102,catapult,FF,255,catapult_fpga_area
Throughput,0.455612000820102,catapult,DSP,0,catapult_fpga_area
Throughput,0.455612000820102,catapult,BRAM,3,catapult_fpga_area
Throughput,0.557554698903736,catapult,CLB,188,catapult_fpga_area
Throughput,0.557554698903736,catapult,LUT,1024,catapult_fpga_area
Throughput,0.557554698903736,catapult,FF,238,catapult_fpga_area
Throughput,0.557554698903736,catapult,DSP,0,catapult_fpga_area
Throughput,0.557554698903736,catapult,BRAM,3,catapult_fpga_area
Throughput,0.47893385492423,catapult,CLB,168,catapult_fpga_area
Throughput,0.47893385492423,catapult,LUT,874,catapult_fpga_area
Throughput,0.47893385492423,catapult,FF,245,catapult_fpga_area
Throughput,0.47893385492423,catapult,DSP,0,catapult_fpga_area
Throughput,0.47893385492423,catapult,BRAM,3,catapult_fpga_area
Throughput,0.450031029639494,catapult,CLB,180,catapult_fpga_area
Throughput,0.450031029639494,catapult,LUT,960,catapult_fpga_area
Throughput,0.450031029639494,catapult,FF,263,catapult_fpga_area
Throughput,0.450031029639494,catapult,DSP,0,catapult_fpga_area
Throughput,0.450031029639494,catapult,BRAM,3,catapult_fpga_area
Throughput,0.412447840814931,catapult,CLB,179,catapult_fpga_area
Throughput,0.412447840814931,catapult,LUT,903,catapult_fpga_area
Throughput,0.412447840814931,catapult,FF,267,catapult_fpga_area
Throughput,0.412447840814931,catapult,DSP,0,catapult_fpga_area
Throughput,0.412447840814931,catapult,BRAM,3,catapult_fpga_area
Throughput,0.503294059620214,catapult,CLB,183,catapult_fpga_area
Throughput,0.503294059620214,catapult,LUT,974,catapult_fpga_area
Throughput,0.503294059620214,catapult,FF,241,catapult_fpga_area
Throughput,0.503294059620214,catapult,DSP,0,catapult_fpga_area
Throughput,0.503294059620214,catapult,BRAM,3,catapult_fpga_area
Throughput,0.410857315417215,catapult,CLB,191,catapult_fpga_area
Throughput,0.410857315417215,catapult,LUT,1065,catapult_fpga_area
Throughput,0.410857315417215,catapult,FF,248,catapult_fpga_area
Throughput,0.410857315417215,catapult,DSP,0,catapult_fpga_area
Throughput,0.410857315417215,catapult,BRAM,3,catapult_fpga_area
Throughput,0.500891837917412,catapult,CLB,184,catapult_fpga_area
Throughput,0.500891837917412,catapult,LUT,954,catapult_fpga_area
Throughput,0.500891837917412,catapult,FF,263,catapult_fpga_area
Throughput,0.500891837917412,catapult,DSP,0,catapult_fpga_area
Throughput,0.500891837917412,catapult,BRAM,3,catapult_fpga_area
Throughput,0.37839114140931,catapult,CLB,187,catapult_fpga_area
Throughput,0.37839114140931,catapult,LUT,1055,catapult_fpga_area
Throughput,0.37839114140931,catapult,FF,267,catapult_fpga_area
Throughput,0.37839114140931,catapult,DSP,0,catapult_fpga_area
Throughput,0.37839114140931,catapult,BRAM,3,catapult_fpga_area
Throughput,0.558241004923127,catapult,CLB,144,catapult_fpga_area
Throughput,0.558241004923127,catapult,LUT,783,catapult_fpga_area
Throughput,0.558241004923127,catapult,FF,229,catapult_fpga_area
Throughput,0.558241004923127,catapult,DSP,0,catapult_fpga_area
Throughput,0.558241004923127,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483356115518245,catapult,CLB,182,catapult_fpga_area
Throughput,0.483356115518245,catapult,LUT,957,catapult_fpga_area
Throughput,0.483356115518245,catapult,FF,239,catapult_fpga_area
Throughput,0.483356115518245,catapult,DSP,0,catapult_fpga_area
Throughput,0.483356115518245,catapult,BRAM,3,catapult_fpga_area
Throughput,0.53394815683766,catapult,CLB,177,catapult_fpga_area
Throughput,0.53394815683766,catapult,LUT,887,catapult_fpga_area
Throughput,0.53394815683766,catapult,FF,253,catapult_fpga_area
Throughput,0.53394815683766,catapult,DSP,0,catapult_fpga_area
Throughput,0.53394815683766,catapult,BRAM,3,catapult_fpga_area
Throughput,0.398472257365262,catapult,CLB,176,catapult_fpga_area
Throughput,0.398472257365262,catapult,LUT,930,catapult_fpga_area
Throughput,0.398472257365262,catapult,FF,176,catapult_fpga_area
Throughput,0.398472257365262,catapult,DSP,0,catapult_fpga_area
Throughput,0.398472257365262,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544806226045551,catapult,CLB,168,catapult_fpga_area
Throughput,0.544806226045551,catapult,LUT,930,catapult_fpga_area
Throughput,0.544806226045551,catapult,FF,235,catapult_fpga_area
Throughput,0.544806226045551,catapult,DSP,0,catapult_fpga_area
Throughput,0.544806226045551,catapult,BRAM,3,catapult_fpga_area
Throughput,0.459133028285349,catapult,CLB,185,catapult_fpga_area
Throughput,0.459133028285349,catapult,LUT,1049,catapult_fpga_area
Throughput,0.459133028285349,catapult,FF,245,catapult_fpga_area
Throughput,0.459133028285349,catapult,DSP,0,catapult_fpga_area
Throughput,0.459133028285349,catapult,BRAM,3,catapult_fpga_area
Throughput,0.499695685327635,catapult,CLB,185,catapult_fpga_area
Throughput,0.499695685327635,catapult,LUT,1033,catapult_fpga_area
Throughput,0.499695685327635,catapult,FF,259,catapult_fpga_area
Throughput,0.499695685327635,catapult,DSP,0,catapult_fpga_area
Throughput,0.499695685327635,catapult,BRAM,3,catapult_fpga_area
Throughput,0.456703169428655,catapult,CLB,171,catapult_fpga_area
Throughput,0.456703169428655,catapult,LUT,980,catapult_fpga_area
Throughput,0.456703169428655,catapult,FF,265,catapult_fpga_area
Throughput,0.456703169428655,catapult,DSP,0,catapult_fpga_area
Throughput,0.456703169428655,catapult,BRAM,3,catapult_fpga_area
Throughput,0.539122502649787,catapult,CLB,193,catapult_fpga_area
Throughput,0.539122502649787,catapult,LUT,1027,catapult_fpga_area
Throughput,0.539122502649787,catapult,FF,247,catapult_fpga_area
Throughput,0.539122502649787,catapult,DSP,0,catapult_fpga_area
Throughput,0.539122502649787,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501566140273003,catapult,CLB,201,catapult_fpga_area
Throughput,0.501566140273003,catapult,LUT,1048,catapult_fpga_area
Throughput,0.501566140273003,catapult,FF,174,catapult_fpga_area
Throughput,0.501566140273003,catapult,DSP,0,catapult_fpga_area
Throughput,0.501566140273003,catapult,BRAM,3,catapult_fpga_area
Throughput,0.464340722077683,catapult,CLB,183,catapult_fpga_area
Throughput,0.464340722077683,catapult,LUT,975,catapult_fpga_area
Throughput,0.464340722077683,catapult,FF,271,catapult_fpga_area
Throughput,0.464340722077683,catapult,DSP,0,catapult_fpga_area
Throughput,0.464340722077683,catapult,BRAM,3,catapult_fpga_area
Throughput,0.403663488354914,catapult,CLB,187,catapult_fpga_area
Throughput,0.403663488354914,catapult,LUT,1073,catapult_fpga_area
Throughput,0.403663488354914,catapult,FF,277,catapult_fpga_area
Throughput,0.403663488354914,catapult,DSP,0,catapult_fpga_area
Throughput,0.403663488354914,catapult,BRAM,3,catapult_fpga_area
Throughput,0.545197113290325,catapult,CLB,192,catapult_fpga_area
Throughput,0.545197113290325,catapult,LUT,1072,catapult_fpga_area
Throughput,0.545197113290325,catapult,FF,247,catapult_fpga_area
Throughput,0.545197113290325,catapult,DSP,0,catapult_fpga_area
Throughput,0.545197113290325,catapult,BRAM,3,catapult_fpga_area
Throughput,0.39450283963144,catapult,CLB,177,catapult_fpga_area
Throughput,0.39450283963144,catapult,LUT,995,catapult_fpga_area
Throughput,0.39450283963144,catapult,FF,174,catapult_fpga_area
Throughput,0.39450283963144,catapult,DSP,0,catapult_fpga_area
Throughput,0.39450283963144,catapult,BRAM,3,catapult_fpga_area
Throughput,0.4476349876878,catapult,CLB,205,catapult_fpga_area
Throughput,0.4476349876878,catapult,LUT,1148,catapult_fpga_area
Throughput,0.4476349876878,catapult,FF,271,catapult_fpga_area
Throughput,0.4476349876878,catapult,DSP,0,catapult_fpga_area
Throughput,0.4476349876878,catapult,BRAM,3,catapult_fpga_area
Throughput,0.393436224774836,catapult,CLB,235,catapult_fpga_area
Throughput,0.393436224774836,catapult,LUT,1259,catapult_fpga_area
Throughput,0.393436224774836,catapult,FF,276,catapult_fpga_area
Throughput,0.393436224774836,catapult,DSP,0,catapult_fpga_area
Throughput,0.393436224774836,catapult,BRAM,3,catapult_fpga_area
Throughput,0.513722556941008,catapult,CLB,165,catapult_fpga_area
Throughput,0.513722556941008,catapult,LUT,923,catapult_fpga_area
Throughput,0.513722556941008,catapult,FF,234,catapult_fpga_area
Throughput,0.513722556941008,catapult,DSP,0,catapult_fpga_area
Throughput,0.513722556941008,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504620558140615,catapult,CLB,151,catapult_fpga_area
Throughput,0.504620558140615,catapult,LUT,769,catapult_fpga_area
Throughput,0.504620558140615,catapult,FF,238,catapult_fpga_area
Throughput,0.504620558140615,catapult,DSP,0,catapult_fpga_area
Throughput,0.504620558140615,catapult,BRAM,3,catapult_fpga_area
Throughput,0.498616588275829,catapult,CLB,162,catapult_fpga_area
Throughput,0.498616588275829,catapult,LUT,905,catapult_fpga_area
Throughput,0.498616588275829,catapult,FF,170,catapult_fpga_area
Throughput,0.498616588275829,catapult,DSP,0,catapult_fpga_area
Throughput,0.498616588275829,catapult,BRAM,3,catapult_fpga_area
Throughput,0.359407509532386,catapult,CLB,170,catapult_fpga_area
Throughput,0.359407509532386,catapult,LUT,941,catapult_fpga_area
Throughput,0.359407509532386,catapult,FF,261,catapult_fpga_area
Throughput,0.359407509532386,catapult,DSP,0,catapult_fpga_area
Throughput,0.359407509532386,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518255551812599,catapult,CLB,186,catapult_fpga_area
Throughput,0.518255551812599,catapult,LUT,991,catapult_fpga_area
Throughput,0.518255551812599,catapult,FF,240,catapult_fpga_area
Throughput,0.518255551812599,catapult,DSP,0,catapult_fpga_area
Throughput,0.518255551812599,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480785411047487,catapult,CLB,191,catapult_fpga_area
Throughput,0.480785411047487,catapult,LUT,1087,catapult_fpga_area
Throughput,0.480785411047487,catapult,FF,245,catapult_fpga_area
Throughput,0.480785411047487,catapult,DSP,0,catapult_fpga_area
Throughput,0.480785411047487,catapult,BRAM,3,catapult_fpga_area
Throughput,0.482018307055302,catapult,CLB,182,catapult_fpga_area
Throughput,0.482018307055302,catapult,LUT,1011,catapult_fpga_area
Throughput,0.482018307055302,catapult,FF,260,catapult_fpga_area
Throughput,0.482018307055302,catapult,DSP,0,catapult_fpga_area
Throughput,0.482018307055302,catapult,BRAM,3,catapult_fpga_area
Throughput,0.403901364055687,catapult,CLB,157,catapult_fpga_area
Throughput,0.403901364055687,catapult,LUT,854,catapult_fpga_area
Throughput,0.403901364055687,catapult,FF,267,catapult_fpga_area
Throughput,0.403901364055687,catapult,DSP,0,catapult_fpga_area
Throughput,0.403901364055687,catapult,BRAM,3,catapult_fpga_area
Throughput,0.505979411697738,catapult,CLB,195,catapult_fpga_area
Throughput,0.505979411697738,catapult,LUT,1047,catapult_fpga_area
Throughput,0.505979411697738,catapult,FF,252,catapult_fpga_area
Throughput,0.505979411697738,catapult,DSP,0,catapult_fpga_area
Throughput,0.505979411697738,catapult,BRAM,3,catapult_fpga_area
Throughput,0.495072052786562,catapult,CLB,175,catapult_fpga_area
Throughput,0.495072052786562,catapult,LUT,944,catapult_fpga_area
Throughput,0.495072052786562,catapult,FF,256,catapult_fpga_area
Throughput,0.495072052786562,catapult,DSP,0,catapult_fpga_area
Throughput,0.495072052786562,catapult,BRAM,3,catapult_fpga_area
Throughput,0.486317694815221,catapult,CLB,198,catapult_fpga_area
Throughput,0.486317694815221,catapult,LUT,1040,catapult_fpga_area
Throughput,0.486317694815221,catapult,FF,271,catapult_fpga_area
Throughput,0.486317694815221,catapult,DSP,0,catapult_fpga_area
Throughput,0.486317694815221,catapult,BRAM,3,catapult_fpga_area
Throughput,0.377253002085077,catapult,CLB,177,catapult_fpga_area
Throughput,0.377253002085077,catapult,LUT,961,catapult_fpga_area
Throughput,0.377253002085077,catapult,FF,279,catapult_fpga_area
Throughput,0.377253002085077,catapult,DSP,0,catapult_fpga_area
Throughput,0.377253002085077,catapult,BRAM,3,catapult_fpga_area
Throughput,0.514442986855982,catapult,CLB,223,catapult_fpga_area
Throughput,0.514442986855982,catapult,LUT,1180,catapult_fpga_area
Throughput,0.514442986855982,catapult,FF,252,catapult_fpga_area
Throughput,0.514442986855982,catapult,DSP,0,catapult_fpga_area
Throughput,0.514442986855982,catapult,BRAM,3,catapult_fpga_area
Throughput,0.452763623883824,catapult,CLB,194,catapult_fpga_area
Throughput,0.452763623883824,catapult,LUT,1026,catapult_fpga_area
Throughput,0.452763623883824,catapult,FF,257,catapult_fpga_area
Throughput,0.452763623883824,catapult,DSP,0,catapult_fpga_area
Throughput,0.452763623883824,catapult,BRAM,3,catapult_fpga_area
Throughput,0.438754673834163,catapult,CLB,192,catapult_fpga_area
Throughput,0.438754673834163,catapult,LUT,1044,catapult_fpga_area
Throughput,0.438754673834163,catapult,FF,272,catapult_fpga_area
Throughput,0.438754673834163,catapult,DSP,0,catapult_fpga_area
Throughput,0.438754673834163,catapult,BRAM,3,catapult_fpga_area
Throughput,0.374274048698294,catapult,CLB,212,catapult_fpga_area
Throughput,0.374274048698294,catapult,LUT,1065,catapult_fpga_area
Throughput,0.374274048698294,catapult,FF,279,catapult_fpga_area
Throughput,0.374274048698294,catapult,DSP,0,catapult_fpga_area
Throughput,0.374274048698294,catapult,BRAM,3,catapult_fpga_area
Throughput,0.472876512554635,catapult,CLB,186,catapult_fpga_area
Throughput,0.472876512554635,catapult,LUT,1063,catapult_fpga_area
Throughput,0.472876512554635,catapult,FF,231,catapult_fpga_area
Throughput,0.472876512554635,catapult,DSP,0,catapult_fpga_area
Throughput,0.472876512554635,catapult,BRAM,3,catapult_fpga_area
Throughput,0.419707975584748,catapult,CLB,173,catapult_fpga_area
Throughput,0.419707975584748,catapult,LUT,946,catapult_fpga_area
Throughput,0.419707975584748,catapult,FF,243,catapult_fpga_area
Throughput,0.419707975584748,catapult,DSP,0,catapult_fpga_area
Throughput,0.419707975584748,catapult,BRAM,3,catapult_fpga_area
Throughput,0.530856568925355,catapult,CLB,182,catapult_fpga_area
Throughput,0.530856568925355,catapult,LUT,920,catapult_fpga_area
Throughput,0.530856568925355,catapult,FF,172,catapult_fpga_area
Throughput,0.530856568925355,catapult,DSP,0,catapult_fpga_area
Throughput,0.530856568925355,catapult,BRAM,3,catapult_fpga_area
Throughput,0.392996488183382,catapult,CLB,176,catapult_fpga_area
Throughput,0.392996488183382,catapult,LUT,919,catapult_fpga_area
Throughput,0.392996488183382,catapult,FF,263,catapult_fpga_area
Throughput,0.392996488183382,catapult,DSP,0,catapult_fpga_area
Throughput,0.392996488183382,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504007108516259,catapult,CLB,192,catapult_fpga_area
Throughput,0.504007108516259,catapult,LUT,1050,catapult_fpga_area
Throughput,0.504007108516259,catapult,FF,237,catapult_fpga_area
Throughput,0.504007108516259,catapult,DSP,0,catapult_fpga_area
Throughput,0.504007108516259,catapult,BRAM,3,catapult_fpga_area
Throughput,0.452495239750078,catapult,CLB,176,catapult_fpga_area
Throughput,0.452495239750078,catapult,LUT,966,catapult_fpga_area
Throughput,0.452495239750078,catapult,FF,249,catapult_fpga_area
Throughput,0.452495239750078,catapult,DSP,0,catapult_fpga_area
Throughput,0.452495239750078,catapult,BRAM,3,catapult_fpga_area
Throughput,0.462075820173029,catapult,CLB,181,catapult_fpga_area
Throughput,0.462075820173029,catapult,LUT,996,catapult_fpga_area
Throughput,0.462075820173029,catapult,FF,261,catapult_fpga_area
Throughput,0.462075820173029,catapult,DSP,0,catapult_fpga_area
Throughput,0.462075820173029,catapult,BRAM,3,catapult_fpga_area
Throughput,0.376809202283615,catapult,CLB,153,catapult_fpga_area
Throughput,0.376809202283615,catapult,LUT,823,catapult_fpga_area
Throughput,0.376809202283615,catapult,FF,177,catapult_fpga_area
Throughput,0.376809202283615,catapult,DSP,0,catapult_fpga_area
Throughput,0.376809202283615,catapult,BRAM,3,catapult_fpga_area
Throughput,0.482175421204339,catapult,CLB,201,catapult_fpga_area
Throughput,0.482175421204339,catapult,LUT,1073,catapult_fpga_area
Throughput,0.482175421204339,catapult,FF,249,catapult_fpga_area
Throughput,0.482175421204339,catapult,DSP,0,catapult_fpga_area
Throughput,0.482175421204339,catapult,BRAM,3,catapult_fpga_area
Throughput,0.444945749989433,catapult,CLB,182,catapult_fpga_area
Throughput,0.444945749989433,catapult,LUT,988,catapult_fpga_area
Throughput,0.444945749989433,catapult,FF,261,catapult_fpga_area
Throughput,0.444945749989433,catapult,DSP,0,catapult_fpga_area
Throughput,0.444945749989433,catapult,BRAM,3,catapult_fpga_area
Throughput,0.449551751948133,catapult,CLB,206,catapult_fpga_area
Throughput,0.449551751948133,catapult,LUT,1105,catapult_fpga_area
Throughput,0.449551751948133,catapult,FF,273,catapult_fpga_area
Throughput,0.449551751948133,catapult,DSP,0,catapult_fpga_area
Throughput,0.449551751948133,catapult,BRAM,3,catapult_fpga_area
Throughput,0.412284426780347,catapult,CLB,166,catapult_fpga_area
Throughput,0.412284426780347,catapult,LUT,860,catapult_fpga_area
Throughput,0.412284426780347,catapult,FF,281,catapult_fpga_area
Throughput,0.412284426780347,catapult,DSP,0,catapult_fpga_area
Throughput,0.412284426780347,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483963857579116,catapult,CLB,191,catapult_fpga_area
Throughput,0.483963857579116,catapult,LUT,1042,catapult_fpga_area
Throughput,0.483963857579116,catapult,FF,249,catapult_fpga_area
Throughput,0.483963857579116,catapult,DSP,0,catapult_fpga_area
Throughput,0.483963857579116,catapult,BRAM,3,catapult_fpga_area
Throughput,0.486198761943473,catapult,CLB,201,catapult_fpga_area
Throughput,0.486198761943473,catapult,LUT,1099,catapult_fpga_area
Throughput,0.486198761943473,catapult,FF,261,catapult_fpga_area
Throughput,0.486198761943473,catapult,DSP,0,catapult_fpga_area
Throughput,0.486198761943473,catapult,BRAM,3,catapult_fpga_area
Throughput,0.439369627607879,catapult,CLB,207,catapult_fpga_area
Throughput,0.439369627607879,catapult,LUT,1107,catapult_fpga_area
Throughput,0.439369627607879,catapult,FF,273,catapult_fpga_area
Throughput,0.439369627607879,catapult,DSP,0,catapult_fpga_area
Throughput,0.439369627607879,catapult,BRAM,3,catapult_fpga_area
Throughput,0.3602051152008,catapult,CLB,210,catapult_fpga_area
Throughput,0.3602051152008,catapult,LUT,1112,catapult_fpga_area
Throughput,0.3602051152008,catapult,FF,280,catapult_fpga_area
Throughput,0.3602051152008,catapult,DSP,0,catapult_fpga_area
Throughput,0.3602051152008,catapult,BRAM,3,catapult_fpga_area
Throughput,0.542246712493744,catapult,CLB,163,catapult_fpga_area
Throughput,0.542246712493744,catapult,LUT,853,catapult_fpga_area
Throughput,0.542246712493744,catapult,FF,231,catapult_fpga_area
Throughput,0.542246712493744,catapult,DSP,0,catapult_fpga_area
Throughput,0.542246712493744,catapult,BRAM,3,catapult_fpga_area
Throughput,0.50807560774734,catapult,CLB,189,catapult_fpga_area
Throughput,0.50807560774734,catapult,LUT,956,catapult_fpga_area
Throughput,0.50807560774734,catapult,FF,238,catapult_fpga_area
Throughput,0.50807560774734,catapult,DSP,0,catapult_fpga_area
Throughput,0.50807560774734,catapult,BRAM,3,catapult_fpga_area
Throughput,0.555433668722697,catapult,CLB,169,catapult_fpga_area
Throughput,0.555433668722697,catapult,LUT,861,catapult_fpga_area
Throughput,0.555433668722697,catapult,FF,253,catapult_fpga_area
Throughput,0.555433668722697,catapult,DSP,0,catapult_fpga_area
Throughput,0.555433668722697,catapult,BRAM,3,catapult_fpga_area
Throughput,0.431125725315142,catapult,CLB,199,catapult_fpga_area
Throughput,0.431125725315142,catapult,LUT,1027,catapult_fpga_area
Throughput,0.431125725315142,catapult,FF,260,catapult_fpga_area
Throughput,0.431125725315142,catapult,DSP,0,catapult_fpga_area
Throughput,0.431125725315142,catapult,BRAM,3,catapult_fpga_area
Throughput,0.513295903796029,catapult,CLB,166,catapult_fpga_area
Throughput,0.513295903796029,catapult,LUT,894,catapult_fpga_area
Throughput,0.513295903796029,catapult,FF,234,catapult_fpga_area
Throughput,0.513295903796029,catapult,DSP,0,catapult_fpga_area
Throughput,0.513295903796029,catapult,BRAM,3,catapult_fpga_area
Throughput,0.554567501124386,catapult,CLB,173,catapult_fpga_area
Throughput,0.554567501124386,catapult,LUT,913,catapult_fpga_area
Throughput,0.554567501124386,catapult,FF,241,catapult_fpga_area
Throughput,0.554567501124386,catapult,DSP,0,catapult_fpga_area
Throughput,0.554567501124386,catapult,BRAM,3,catapult_fpga_area
Throughput,0.614545052297784,catapult,CLB,147,catapult_fpga_area
Throughput,0.614545052297784,catapult,LUT,805,catapult_fpga_area
Throughput,0.614545052297784,catapult,FF,259,catapult_fpga_area
Throughput,0.614545052297784,catapult,DSP,0,catapult_fpga_area
Throughput,0.614545052297784,catapult,BRAM,3,catapult_fpga_area
Throughput,0.442391746739573,catapult,CLB,170,catapult_fpga_area
Throughput,0.442391746739573,catapult,LUT,942,catapult_fpga_area
Throughput,0.442391746739573,catapult,FF,263,catapult_fpga_area
Throughput,0.442391746739573,catapult,DSP,0,catapult_fpga_area
Throughput,0.442391746739573,catapult,BRAM,3,catapult_fpga_area
Throughput,0.521553457403947,catapult,CLB,177,catapult_fpga_area
Throughput,0.521553457403947,catapult,LUT,931,catapult_fpga_area
Throughput,0.521553457403947,catapult,FF,249,catapult_fpga_area
Throughput,0.521553457403947,catapult,DSP,0,catapult_fpga_area
Throughput,0.521553457403947,catapult,BRAM,3,catapult_fpga_area
Throughput,0.446827923885544,catapult,CLB,193,catapult_fpga_area
Throughput,0.446827923885544,catapult,LUT,999,catapult_fpga_area
Throughput,0.446827923885544,catapult,FF,256,catapult_fpga_area
Throughput,0.446827923885544,catapult,DSP,0,catapult_fpga_area
Throughput,0.446827923885544,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544203174990163,catapult,CLB,187,catapult_fpga_area
Throughput,0.544203174990163,catapult,LUT,1003,catapult_fpga_area
Throughput,0.544203174990163,catapult,FF,271,catapult_fpga_area
Throughput,0.544203174990163,catapult,DSP,0,catapult_fpga_area
Throughput,0.544203174990163,catapult,BRAM,3,catapult_fpga_area
Throughput,0.428914130962067,catapult,CLB,195,catapult_fpga_area
Throughput,0.428914130962067,catapult,LUT,1013,catapult_fpga_area
Throughput,0.428914130962067,catapult,FF,278,catapult_fpga_area
Throughput,0.428914130962067,catapult,DSP,0,catapult_fpga_area
Throughput,0.428914130962067,catapult,BRAM,3,catapult_fpga_area
Throughput,0.515445053299596,catapult,CLB,205,catapult_fpga_area
Throughput,0.515445053299596,catapult,LUT,1090,catapult_fpga_area
Throughput,0.515445053299596,catapult,FF,249,catapult_fpga_area
Throughput,0.515445053299596,catapult,DSP,0,catapult_fpga_area
Throughput,0.515445053299596,catapult,BRAM,3,catapult_fpga_area
Throughput,0.448919271745201,catapult,CLB,216,catapult_fpga_area
Throughput,0.448919271745201,catapult,LUT,1175,catapult_fpga_area
Throughput,0.448919271745201,catapult,FF,256,catapult_fpga_area
Throughput,0.448919271745201,catapult,DSP,0,catapult_fpga_area
Throughput,0.448919271745201,catapult,BRAM,3,catapult_fpga_area
Throughput,0.491558224825952,catapult,CLB,188,catapult_fpga_area
Throughput,0.491558224825952,catapult,LUT,1007,catapult_fpga_area
Throughput,0.491558224825952,catapult,FF,271,catapult_fpga_area
Throughput,0.491558224825952,catapult,DSP,0,catapult_fpga_area
Throughput,0.491558224825952,catapult,BRAM,3,catapult_fpga_area
Throughput,0.373229306860925,catapult,CLB,190,catapult_fpga_area
Throughput,0.373229306860925,catapult,LUT,1098,catapult_fpga_area
Throughput,0.373229306860925,catapult,FF,168,catapult_fpga_area
Throughput,0.373229306860925,catapult,DSP,0,catapult_fpga_area
Throughput,0.373229306860925,catapult,BRAM,3,catapult_fpga_area
Throughput,0.513993736472327,catapult,CLB,196,catapult_fpga_area
Throughput,0.513993736472327,catapult,LUT,1068,catapult_fpga_area
Throughput,0.513993736472327,catapult,FF,238,catapult_fpga_area
Throughput,0.513993736472327,catapult,DSP,0,catapult_fpga_area
Throughput,0.513993736472327,catapult,BRAM,3,catapult_fpga_area
Throughput,0.435146239596741,catapult,CLB,208,catapult_fpga_area
Throughput,0.435146239596741,catapult,LUT,1109,catapult_fpga_area
Throughput,0.435146239596741,catapult,FF,248,catapult_fpga_area
Throughput,0.435146239596741,catapult,DSP,0,catapult_fpga_area
Throughput,0.435146239596741,catapult,BRAM,3,catapult_fpga_area
Throughput,0.526222454227855,catapult,CLB,197,catapult_fpga_area
Throughput,0.526222454227855,catapult,LUT,1053,catapult_fpga_area
Throughput,0.526222454227855,catapult,FF,262,catapult_fpga_area
Throughput,0.526222454227855,catapult,DSP,0,catapult_fpga_area
Throughput,0.526222454227855,catapult,BRAM,3,catapult_fpga_area
Throughput,0.391452555167409,catapult,CLB,155,catapult_fpga_area
Throughput,0.391452555167409,catapult,LUT,835,catapult_fpga_area
Throughput,0.391452555167409,catapult,FF,178,catapult_fpga_area
Throughput,0.391452555167409,catapult,DSP,0,catapult_fpga_area
Throughput,0.391452555167409,catapult,BRAM,3,catapult_fpga_area
Throughput,0.552469094878832,catapult,CLB,203,catapult_fpga_area
Throughput,0.552469094878832,catapult,LUT,1114,catapult_fpga_area
Throughput,0.552469094878832,catapult,FF,243,catapult_fpga_area
Throughput,0.552469094878832,catapult,DSP,0,catapult_fpga_area
Throughput,0.552469094878832,catapult,BRAM,3,catapult_fpga_area
Throughput,0.440192769217496,catapult,CLB,203,catapult_fpga_area
Throughput,0.440192769217496,catapult,LUT,1132,catapult_fpga_area
Throughput,0.440192769217496,catapult,FF,253,catapult_fpga_area
Throughput,0.440192769217496,catapult,DSP,0,catapult_fpga_area
Throughput,0.440192769217496,catapult,BRAM,3,catapult_fpga_area
Throughput,0.538051253686324,catapult,CLB,199,catapult_fpga_area
Throughput,0.538051253686324,catapult,LUT,1100,catapult_fpga_area
Throughput,0.538051253686324,catapult,FF,267,catapult_fpga_area
Throughput,0.538051253686324,catapult,DSP,0,catapult_fpga_area
Throughput,0.538051253686324,catapult,BRAM,3,catapult_fpga_area
Throughput,0.343007399698634,catapult,CLB,195,catapult_fpga_area
Throughput,0.343007399698634,catapult,LUT,1144,catapult_fpga_area
Throughput,0.343007399698634,catapult,FF,275,catapult_fpga_area
Throughput,0.343007399698634,catapult,DSP,0,catapult_fpga_area
Throughput,0.343007399698634,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524569525133437,catapult,CLB,180,catapult_fpga_area
Throughput,0.524569525133437,catapult,LUT,950,catapult_fpga_area
Throughput,0.524569525133437,catapult,FF,173,catapult_fpga_area
Throughput,0.524569525133437,catapult,DSP,0,catapult_fpga_area
Throughput,0.524569525133437,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509512340643647,catapult,CLB,181,catapult_fpga_area
Throughput,0.509512340643647,catapult,LUT,1000,catapult_fpga_area
Throughput,0.509512340643647,catapult,FF,266,catapult_fpga_area
Throughput,0.509512340643647,catapult,DSP,0,catapult_fpga_area
Throughput,0.509512340643647,catapult,BRAM,3,catapult_fpga_area
Throughput,0.515943425771477,catapult,CLB,242,catapult_fpga_area
Throughput,0.515943425771477,catapult,LUT,1290,catapult_fpga_area
Throughput,0.515943425771477,catapult,FF,280,catapult_fpga_area
Throughput,0.515943425771477,catapult,DSP,0,catapult_fpga_area
Throughput,0.515943425771477,catapult,BRAM,3,catapult_fpga_area
Throughput,0.373014351354154,catapult,CLB,205,catapult_fpga_area
Throughput,0.373014351354154,catapult,LUT,1103,catapult_fpga_area
Throughput,0.373014351354154,catapult,FF,288,catapult_fpga_area
Throughput,0.373014351354154,catapult,DSP,0,catapult_fpga_area
Throughput,0.373014351354154,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509910622866024,catapult,CLB,197,catapult_fpga_area
Throughput,0.509910622866024,catapult,LUT,1069,catapult_fpga_area
Throughput,0.509910622866024,catapult,FF,172,catapult_fpga_area
Throughput,0.509910622866024,catapult,DSP,0,catapult_fpga_area
Throughput,0.509910622866024,catapult,BRAM,3,catapult_fpga_area
Throughput,0.43901471050492,catapult,CLB,186,catapult_fpga_area
Throughput,0.43901471050492,catapult,LUT,1009,catapult_fpga_area
Throughput,0.43901471050492,catapult,FF,265,catapult_fpga_area
Throughput,0.43901471050492,catapult,DSP,0,catapult_fpga_area
Throughput,0.43901471050492,catapult,BRAM,3,catapult_fpga_area
Throughput,0.535592534054312,catapult,CLB,220,catapult_fpga_area
Throughput,0.535592534054312,catapult,LUT,1215,catapult_fpga_area
Throughput,0.535592534054312,catapult,FF,279,catapult_fpga_area
Throughput,0.535592534054312,catapult,DSP,0,catapult_fpga_area
Throughput,0.535592534054312,catapult,BRAM,3,catapult_fpga_area
Throughput,0.36083028491881,catapult,CLB,224,catapult_fpga_area
Throughput,0.36083028491881,catapult,LUT,1218,catapult_fpga_area
Throughput,0.36083028491881,catapult,FF,286,catapult_fpga_area
Throughput,0.36083028491881,catapult,DSP,0,catapult_fpga_area
Throughput,0.36083028491881,catapult,BRAM,3,catapult_fpga_area
Throughput,0.585898935948942,catapult,CLB,141,catapult_fpga_area
Throughput,0.585898935948942,catapult,LUT,788,catapult_fpga_area
Throughput,0.585898935948942,catapult,FF,245,catapult_fpga_area
Throughput,0.585898935948942,catapult,DSP,0,catapult_fpga_area
Throughput,0.585898935948942,catapult,BRAM,3,catapult_fpga_area
Throughput,0.481522535736195,catapult,CLB,210,catapult_fpga_area
Throughput,0.481522535736195,catapult,LUT,1073,catapult_fpga_area
Throughput,0.481522535736195,catapult,FF,248,catapult_fpga_area
Throughput,0.481522535736195,catapult,DSP,0,catapult_fpga_area
Throughput,0.481522535736195,catapult,BRAM,3,catapult_fpga_area
Throughput,0.497494122106947,catapult,CLB,162,catapult_fpga_area
Throughput,0.497494122106947,catapult,LUT,856,catapult_fpga_area
Throughput,0.497494122106947,catapult,FF,263,catapult_fpga_area
Throughput,0.497494122106947,catapult,DSP,0,catapult_fpga_area
Throughput,0.497494122106947,catapult,BRAM,3,catapult_fpga_area
Throughput,0.354932892837951,catapult,CLB,174,catapult_fpga_area
Throughput,0.354932892837951,catapult,LUT,930,catapult_fpga_area
Throughput,0.354932892837951,catapult,FF,272,catapult_fpga_area
Throughput,0.354932892837951,catapult,DSP,0,catapult_fpga_area
Throughput,0.354932892837951,catapult,BRAM,3,catapult_fpga_area
Throughput,0.519427632303412,catapult,CLB,181,catapult_fpga_area
Throughput,0.519427632303412,catapult,LUT,1013,catapult_fpga_area
Throughput,0.519427632303412,catapult,FF,248,catapult_fpga_area
Throughput,0.519427632303412,catapult,DSP,0,catapult_fpga_area
Throughput,0.519427632303412,catapult,BRAM,3,catapult_fpga_area
Throughput,0.454889723358815,catapult,CLB,186,catapult_fpga_area
Throughput,0.454889723358815,catapult,LUT,1005,catapult_fpga_area
Throughput,0.454889723358815,catapult,FF,170,catapult_fpga_area
Throughput,0.454889723358815,catapult,DSP,0,catapult_fpga_area
Throughput,0.454889723358815,catapult,BRAM,3,catapult_fpga_area
Throughput,0.554987926237665,catapult,CLB,209,catapult_fpga_area
Throughput,0.554987926237665,catapult,LUT,1146,catapult_fpga_area
Throughput,0.554987926237665,catapult,FF,268,catapult_fpga_area
Throughput,0.554987926237665,catapult,DSP,0,catapult_fpga_area
Throughput,0.554987926237665,catapult,BRAM,3,catapult_fpga_area
Throughput,0.390953492563478,catapult,CLB,207,catapult_fpga_area
Throughput,0.390953492563478,catapult,LUT,1086,catapult_fpga_area
Throughput,0.390953492563478,catapult,FF,275,catapult_fpga_area
Throughput,0.390953492563478,catapult,DSP,0,catapult_fpga_area
Throughput,0.390953492563478,catapult,BRAM,3,catapult_fpga_area
Throughput,0.57632801824424,catapult,CLB,164,catapult_fpga_area
Throughput,0.57632801824424,catapult,LUT,839,catapult_fpga_area
Throughput,0.57632801824424,catapult,FF,177,catapult_fpga_area
Throughput,0.57632801824424,catapult,DSP,0,catapult_fpga_area
Throughput,0.57632801824424,catapult,BRAM,3,catapult_fpga_area
Throughput,0.453639618706828,catapult,CLB,207,catapult_fpga_area
Throughput,0.453639618706828,catapult,LUT,1098,catapult_fpga_area
Throughput,0.453639618706828,catapult,FF,266,catapult_fpga_area
Throughput,0.453639618706828,catapult,DSP,0,catapult_fpga_area
Throughput,0.453639618706828,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516371027041318,catapult,CLB,183,catapult_fpga_area
Throughput,0.516371027041318,catapult,LUT,1018,catapult_fpga_area
Throughput,0.516371027041318,catapult,FF,281,catapult_fpga_area
Throughput,0.516371027041318,catapult,DSP,0,catapult_fpga_area
Throughput,0.516371027041318,catapult,BRAM,3,catapult_fpga_area
Throughput,0.365718565666414,catapult,CLB,207,catapult_fpga_area
Throughput,0.365718565666414,catapult,LUT,1074,catapult_fpga_area
Throughput,0.365718565666414,catapult,FF,290,catapult_fpga_area
Throughput,0.365718565666414,catapult,DSP,0,catapult_fpga_area
Throughput,0.365718565666414,catapult,BRAM,3,catapult_fpga_area
Throughput,0.484654153219533,catapult,CLB,208,catapult_fpga_area
Throughput,0.484654153219533,catapult,LUT,1094,catapult_fpga_area
Throughput,0.484654153219533,catapult,FF,260,catapult_fpga_area
Throughput,0.484654153219533,catapult,DSP,0,catapult_fpga_area
Throughput,0.484654153219533,catapult,BRAM,3,catapult_fpga_area
Throughput,0.423399602427773,catapult,CLB,198,catapult_fpga_area
Throughput,0.423399602427773,catapult,LUT,1044,catapult_fpga_area
Throughput,0.423399602427773,catapult,FF,266,catapult_fpga_area
Throughput,0.423399602427773,catapult,DSP,0,catapult_fpga_area
Throughput,0.423399602427773,catapult,BRAM,3,catapult_fpga_area
Throughput,0.468207537673149,catapult,CLB,196,catapult_fpga_area
Throughput,0.468207537673149,catapult,LUT,1069,catapult_fpga_area
Throughput,0.468207537673149,catapult,FF,280,catapult_fpga_area
Throughput,0.468207537673149,catapult,DSP,0,catapult_fpga_area
Throughput,0.468207537673149,catapult,BRAM,3,catapult_fpga_area
Throughput,0.373715819016903,catapult,CLB,217,catapult_fpga_area
Throughput,0.373715819016903,catapult,LUT,1131,catapult_fpga_area
Throughput,0.373715819016903,catapult,FF,287,catapult_fpga_area
Throughput,0.373715819016903,catapult,DSP,0,catapult_fpga_area
Throughput,0.373715819016903,catapult,BRAM,3,catapult_fpga_area
Throughput,0.547239641164022,catapult,CLB,162,catapult_fpga_area
Throughput,0.547239641164022,catapult,LUT,880,catapult_fpga_area
Throughput,0.547239641164022,catapult,FF,249,catapult_fpga_area
Throughput,0.547239641164022,catapult,DSP,0,catapult_fpga_area
Throughput,0.547239641164022,catapult,BRAM,3,catapult_fpga_area
Throughput,0.456385517974744,catapult,CLB,142,catapult_fpga_area
Throughput,0.456385517974744,catapult,LUT,778,catapult_fpga_area
Throughput,0.456385517974744,catapult,FF,176,catapult_fpga_area
Throughput,0.456385517974744,catapult,DSP,0,catapult_fpga_area
Throughput,0.456385517974744,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48534265191225,catapult,CLB,177,catapult_fpga_area
Throughput,0.48534265191225,catapult,LUT,898,catapult_fpga_area
Throughput,0.48534265191225,catapult,FF,276,catapult_fpga_area
Throughput,0.48534265191225,catapult,DSP,0,catapult_fpga_area
Throughput,0.48534265191225,catapult,BRAM,3,catapult_fpga_area
Throughput,0.42276058433968,catapult,CLB,169,catapult_fpga_area
Throughput,0.42276058433968,catapult,LUT,898,catapult_fpga_area
Throughput,0.42276058433968,catapult,FF,178,catapult_fpga_area
Throughput,0.42276058433968,catapult,DSP,0,catapult_fpga_area
Throughput,0.42276058433968,catapult,BRAM,3,catapult_fpga_area
Throughput,0.525127619139641,catapult,CLB,197,catapult_fpga_area
Throughput,0.525127619139641,catapult,LUT,1000,catapult_fpga_area
Throughput,0.525127619139641,catapult,FF,255,catapult_fpga_area
Throughput,0.525127619139641,catapult,DSP,0,catapult_fpga_area
Throughput,0.525127619139641,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480743806817909,catapult,CLB,154,catapult_fpga_area
Throughput,0.480743806817909,catapult,LUT,791,catapult_fpga_area
Throughput,0.480743806817909,catapult,FF,265,catapult_fpga_area
Throughput,0.480743806817909,catapult,DSP,0,catapult_fpga_area
Throughput,0.480743806817909,catapult,BRAM,3,catapult_fpga_area
Throughput,0.530678243943236,catapult,CLB,177,catapult_fpga_area
Throughput,0.530678243943236,catapult,LUT,909,catapult_fpga_area
Throughput,0.530678243943236,catapult,FF,282,catapult_fpga_area
Throughput,0.530678243943236,catapult,DSP,0,catapult_fpga_area
Throughput,0.530678243943236,catapult,BRAM,3,catapult_fpga_area
Throughput,0.344010265266315,catapult,CLB,187,catapult_fpga_area
Throughput,0.344010265266315,catapult,LUT,975,catapult_fpga_area
Throughput,0.344010265266315,catapult,FF,285,catapult_fpga_area
Throughput,0.344010265266315,catapult,DSP,0,catapult_fpga_area
Throughput,0.344010265266315,catapult,BRAM,3,catapult_fpga_area
Throughput,0.574821331159742,catapult,CLB,161,catapult_fpga_area
Throughput,0.574821331159742,catapult,LUT,888,catapult_fpga_area
Throughput,0.574821331159742,catapult,FF,267,catapult_fpga_area
Throughput,0.574821331159742,catapult,DSP,0,catapult_fpga_area
Throughput,0.574821331159742,catapult,BRAM,3,catapult_fpga_area
Throughput,0.417491386108976,catapult,CLB,198,catapult_fpga_area
Throughput,0.417491386108976,catapult,LUT,1068,catapult_fpga_area
Throughput,0.417491386108976,catapult,FF,277,catapult_fpga_area
Throughput,0.417491386108976,catapult,DSP,0,catapult_fpga_area
Throughput,0.417491386108976,catapult,BRAM,3,catapult_fpga_area
Throughput,0.454401078929922,catapult,CLB,172,catapult_fpga_area
Throughput,0.454401078929922,catapult,LUT,972,catapult_fpga_area
Throughput,0.454401078929922,catapult,FF,294,catapult_fpga_area
Throughput,0.454401078929922,catapult,DSP,0,catapult_fpga_area
Throughput,0.454401078929922,catapult,BRAM,3,catapult_fpga_area
Throughput,0.417420458444541,catapult,CLB,195,catapult_fpga_area
Throughput,0.417420458444541,catapult,LUT,1016,catapult_fpga_area
Throughput,0.417420458444541,catapult,FF,297,catapult_fpga_area
Throughput,0.417420458444541,catapult,DSP,0,catapult_fpga_area
Throughput,0.417420458444541,catapult,BRAM,3,catapult_fpga_area
Throughput,0.600779571572072,catapult,CLB,149,catapult_fpga_area
Throughput,0.600779571572072,catapult,LUT,827,catapult_fpga_area
Throughput,0.600779571572072,catapult,FF,176,catapult_fpga_area
Throughput,0.600779571572072,catapult,DSP,0,catapult_fpga_area
Throughput,0.600779571572072,catapult,BRAM,3,catapult_fpga_area
Throughput,0.47256477917993,catapult,CLB,207,catapult_fpga_area
Throughput,0.47256477917993,catapult,LUT,1078,catapult_fpga_area
Throughput,0.47256477917993,catapult,FF,277,catapult_fpga_area
Throughput,0.47256477917993,catapult,DSP,0,catapult_fpga_area
Throughput,0.47256477917993,catapult,BRAM,3,catapult_fpga_area
Throughput,0.549781928997863,catapult,CLB,175,catapult_fpga_area
Throughput,0.549781928997863,catapult,LUT,913,catapult_fpga_area
Throughput,0.549781928997863,catapult,FF,294,catapult_fpga_area
Throughput,0.549781928997863,catapult,DSP,0,catapult_fpga_area
Throughput,0.549781928997863,catapult,BRAM,3,catapult_fpga_area
Throughput,0.413612312080416,catapult,CLB,208,catapult_fpga_area
Throughput,0.413612312080416,catapult,LUT,1078,catapult_fpga_area
Throughput,0.413612312080416,catapult,FF,297,catapult_fpga_area
Throughput,0.413612312080416,catapult,DSP,0,catapult_fpga_area
Throughput,0.413612312080416,catapult,BRAM,3,catapult_fpga_area
Throughput,0.493956686913951,catapult,CLB,193,catapult_fpga_area
Throughput,0.493956686913951,catapult,LUT,1052,catapult_fpga_area
Throughput,0.493956686913951,catapult,FF,247,catapult_fpga_area
Throughput,0.493956686913951,catapult,DSP,0,catapult_fpga_area
Throughput,0.493956686913951,catapult,BRAM,3,catapult_fpga_area
Throughput,0.495087494337437,catapult,CLB,145,catapult_fpga_area
Throughput,0.495087494337437,catapult,LUT,755,catapult_fpga_area
Throughput,0.495087494337437,catapult,FF,168,catapult_fpga_area
Throughput,0.495087494337437,catapult,DSP,0,catapult_fpga_area
Throughput,0.495087494337437,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509273617945987,catapult,CLB,192,catapult_fpga_area
Throughput,0.509273617945987,catapult,LUT,994,catapult_fpga_area
Throughput,0.509273617945987,catapult,FF,272,catapult_fpga_area
Throughput,0.509273617945987,catapult,DSP,0,catapult_fpga_area
Throughput,0.509273617945987,catapult,BRAM,3,catapult_fpga_area
Throughput,0.419362995996342,catapult,CLB,177,catapult_fpga_area
Throughput,0.419362995996342,catapult,LUT,941,catapult_fpga_area
Throughput,0.419362995996342,catapult,FF,276,catapult_fpga_area
Throughput,0.419362995996342,catapult,DSP,0,catapult_fpga_area
Throughput,0.419362995996342,catapult,BRAM,3,catapult_fpga_area
Throughput,0.581556629367563,catapult,CLB,166,catapult_fpga_area
Throughput,0.581556629367563,catapult,LUT,865,catapult_fpga_area
Throughput,0.581556629367563,catapult,FF,170,catapult_fpga_area
Throughput,0.581556629367563,catapult,DSP,0,catapult_fpga_area
Throughput,0.581556629367563,catapult,BRAM,3,catapult_fpga_area
Throughput,0.507322181038935,catapult,CLB,169,catapult_fpga_area
Throughput,0.507322181038935,catapult,LUT,828,catapult_fpga_area
Throughput,0.507322181038935,catapult,FF,260,catapult_fpga_area
Throughput,0.507322181038935,catapult,DSP,0,catapult_fpga_area
Throughput,0.507322181038935,catapult,BRAM,3,catapult_fpga_area
Throughput,0.548484373131725,catapult,CLB,220,catapult_fpga_area
Throughput,0.548484373131725,catapult,LUT,1200,catapult_fpga_area
Throughput,0.548484373131725,catapult,FF,278,catapult_fpga_area
Throughput,0.548484373131725,catapult,DSP,0,catapult_fpga_area
Throughput,0.548484373131725,catapult,BRAM,3,catapult_fpga_area
Throughput,0.401595619716257,catapult,CLB,197,catapult_fpga_area
Throughput,0.401595619716257,catapult,LUT,1053,catapult_fpga_area
Throughput,0.401595619716257,catapult,FF,282,catapult_fpga_area
Throughput,0.401595619716257,catapult,DSP,0,catapult_fpga_area
Throughput,0.401595619716257,catapult,BRAM,3,catapult_fpga_area
Throughput,0.545224460732116,catapult,CLB,186,catapult_fpga_area
Throughput,0.545224460732116,catapult,LUT,983,catapult_fpga_area
Throughput,0.545224460732116,catapult,FF,265,catapult_fpga_area
Throughput,0.545224460732116,catapult,DSP,0,catapult_fpga_area
Throughput,0.545224460732116,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504688556691666,catapult,CLB,172,catapult_fpga_area
Throughput,0.504688556691666,catapult,LUT,904,catapult_fpga_area
Throughput,0.504688556691666,catapult,FF,272,catapult_fpga_area
Throughput,0.504688556691666,catapult,DSP,0,catapult_fpga_area
Throughput,0.504688556691666,catapult,BRAM,3,catapult_fpga_area
Throughput,0.506053923081828,catapult,CLB,189,catapult_fpga_area
Throughput,0.506053923081828,catapult,LUT,1027,catapult_fpga_area
Throughput,0.506053923081828,catapult,FF,290,catapult_fpga_area
Throughput,0.506053923081828,catapult,DSP,0,catapult_fpga_area
Throughput,0.506053923081828,catapult,BRAM,3,catapult_fpga_area
Throughput,0.446637334504119,catapult,CLB,200,catapult_fpga_area
Throughput,0.446637334504119,catapult,LUT,1041,catapult_fpga_area
Throughput,0.446637334504119,catapult,FF,181,catapult_fpga_area
Throughput,0.446637334504119,catapult,DSP,0,catapult_fpga_area
Throughput,0.446637334504119,catapult,BRAM,3,catapult_fpga_area
Throughput,0.5525173241807,catapult,CLB,199,catapult_fpga_area
Throughput,0.5525173241807,catapult,LUT,1043,catapult_fpga_area
Throughput,0.5525173241807,catapult,FF,268,catapult_fpga_area
Throughput,0.5525173241807,catapult,DSP,0,catapult_fpga_area
Throughput,0.5525173241807,catapult,BRAM,3,catapult_fpga_area
Throughput,0.431681446719933,catapult,CLB,182,catapult_fpga_area
Throughput,0.431681446719933,catapult,LUT,959,catapult_fpga_area
Throughput,0.431681446719933,catapult,FF,275,catapult_fpga_area
Throughput,0.431681446719933,catapult,DSP,0,catapult_fpga_area
Throughput,0.431681446719933,catapult,BRAM,3,catapult_fpga_area
Throughput,0.46293960165899,catapult,CLB,196,catapult_fpga_area
Throughput,0.46293960165899,catapult,LUT,1052,catapult_fpga_area
Throughput,0.46293960165899,catapult,FF,290,catapult_fpga_area
Throughput,0.46293960165899,catapult,DSP,0,catapult_fpga_area
Throughput,0.46293960165899,catapult,BRAM,3,catapult_fpga_area
Throughput,0.455748007811521,catapult,CLB,210,catapult_fpga_area
Throughput,0.455748007811521,catapult,LUT,1119,catapult_fpga_area
Throughput,0.455748007811521,catapult,FF,182,catapult_fpga_area
Throughput,0.455748007811521,catapult,DSP,0,catapult_fpga_area
Throughput,0.455748007811521,catapult,BRAM,3,catapult_fpga_area
Throughput,0.507680959070253,catapult,CLB,172,catapult_fpga_area
Throughput,0.507680959070253,catapult,LUT,926,catapult_fpga_area
Throughput,0.507680959070253,catapult,FF,254,catapult_fpga_area
Throughput,0.507680959070253,catapult,DSP,0,catapult_fpga_area
Throughput,0.507680959070253,catapult,BRAM,3,catapult_fpga_area
Throughput,0.461042167377671,catapult,CLB,188,catapult_fpga_area
Throughput,0.461042167377671,catapult,LUT,1004,catapult_fpga_area
Throughput,0.461042167377671,catapult,FF,264,catapult_fpga_area
Throughput,0.461042167377671,catapult,DSP,0,catapult_fpga_area
Throughput,0.461042167377671,catapult,BRAM,3,catapult_fpga_area
Throughput,0.456506565249168,catapult,CLB,178,catapult_fpga_area
Throughput,0.456506565249168,catapult,LUT,974,catapult_fpga_area
Throughput,0.456506565249168,catapult,FF,278,catapult_fpga_area
Throughput,0.456506565249168,catapult,DSP,0,catapult_fpga_area
Throughput,0.456506565249168,catapult,BRAM,3,catapult_fpga_area
Throughput,0.421600623631643,catapult,CLB,223,catapult_fpga_area
Throughput,0.421600623631643,catapult,LUT,1212,catapult_fpga_area
Throughput,0.421600623631643,catapult,FF,286,catapult_fpga_area
Throughput,0.421600623631643,catapult,DSP,0,catapult_fpga_area
Throughput,0.421600623631643,catapult,BRAM,3,catapult_fpga_area
Throughput,0.499046322477745,catapult,CLB,187,catapult_fpga_area
Throughput,0.499046322477745,catapult,LUT,1024,catapult_fpga_area
Throughput,0.499046322477745,catapult,FF,260,catapult_fpga_area
Throughput,0.499046322477745,catapult,DSP,0,catapult_fpga_area
Throughput,0.499046322477745,catapult,BRAM,3,catapult_fpga_area
Throughput,0.451888963651407,catapult,CLB,177,catapult_fpga_area
Throughput,0.451888963651407,catapult,LUT,956,catapult_fpga_area
Throughput,0.451888963651407,catapult,FF,270,catapult_fpga_area
Throughput,0.451888963651407,catapult,DSP,0,catapult_fpga_area
Throughput,0.451888963651407,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494779335837906,catapult,CLB,210,catapult_fpga_area
Throughput,0.494779335837906,catapult,LUT,1142,catapult_fpga_area
Throughput,0.494779335837906,catapult,FF,284,catapult_fpga_area
Throughput,0.494779335837906,catapult,DSP,0,catapult_fpga_area
Throughput,0.494779335837906,catapult,BRAM,3,catapult_fpga_area
Throughput,0.391034822824077,catapult,CLB,200,catapult_fpga_area
Throughput,0.391034822824077,catapult,LUT,1049,catapult_fpga_area
Throughput,0.391034822824077,catapult,FF,292,catapult_fpga_area
Throughput,0.391034822824077,catapult,DSP,0,catapult_fpga_area
Throughput,0.391034822824077,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517744126710627,catapult,CLB,206,catapult_fpga_area
Throughput,0.517744126710627,catapult,LUT,1128,catapult_fpga_area
Throughput,0.517744126710627,catapult,FF,272,catapult_fpga_area
Throughput,0.517744126710627,catapult,DSP,0,catapult_fpga_area
Throughput,0.517744126710627,catapult,BRAM,3,catapult_fpga_area
Throughput,0.443533721868874,catapult,CLB,205,catapult_fpga_area
Throughput,0.443533721868874,catapult,LUT,1105,catapult_fpga_area
Throughput,0.443533721868874,catapult,FF,282,catapult_fpga_area
Throughput,0.443533721868874,catapult,DSP,0,catapult_fpga_area
Throughput,0.443533721868874,catapult,BRAM,3,catapult_fpga_area
Throughput,0.542893764919399,catapult,CLB,207,catapult_fpga_area
Throughput,0.542893764919399,catapult,LUT,1126,catapult_fpga_area
Throughput,0.542893764919399,catapult,FF,183,catapult_fpga_area
Throughput,0.542893764919399,catapult,DSP,0,catapult_fpga_area
Throughput,0.542893764919399,catapult,BRAM,3,catapult_fpga_area
Throughput,0.41790436007977,catapult,CLB,229,catapult_fpga_area
Throughput,0.41790436007977,catapult,LUT,1334,catapult_fpga_area
Throughput,0.41790436007977,catapult,FF,188,catapult_fpga_area
Throughput,0.41790436007977,catapult,DSP,0,catapult_fpga_area
Throughput,0.41790436007977,catapult,BRAM,3,catapult_fpga_area
Throughput,0.5525173241807,catapult,CLB,202,catapult_fpga_area
Throughput,0.5525173241807,catapult,LUT,1139,catapult_fpga_area
Throughput,0.5525173241807,catapult,FF,272,catapult_fpga_area
Throughput,0.5525173241807,catapult,DSP,0,catapult_fpga_area
Throughput,0.5525173241807,catapult,BRAM,3,catapult_fpga_area
Throughput,0.451393904376715,catapult,CLB,191,catapult_fpga_area
Throughput,0.451393904376715,catapult,LUT,1097,catapult_fpga_area
Throughput,0.451393904376715,catapult,FF,282,catapult_fpga_area
Throughput,0.451393904376715,catapult,DSP,0,catapult_fpga_area
Throughput,0.451393904376715,catapult,BRAM,3,catapult_fpga_area
Throughput,0.547687117303627,catapult,CLB,209,catapult_fpga_area
Throughput,0.547687117303627,catapult,LUT,1146,catapult_fpga_area
Throughput,0.547687117303627,catapult,FF,183,catapult_fpga_area
Throughput,0.547687117303627,catapult,DSP,0,catapult_fpga_area
Throughput,0.547687117303627,catapult,BRAM,3,catapult_fpga_area
Throughput,0.434098243378048,catapult,CLB,243,catapult_fpga_area
Throughput,0.434098243378048,catapult,LUT,1357,catapult_fpga_area
Throughput,0.434098243378048,catapult,FF,190,catapult_fpga_area
Throughput,0.434098243378048,catapult,DSP,0,catapult_fpga_area
Throughput,0.434098243378048,catapult,BRAM,3,catapult_fpga_area
Throughput,0.527324366709802,catapult,CLB,167,catapult_fpga_area
Throughput,0.527324366709802,catapult,LUT,901,catapult_fpga_area
Throughput,0.527324366709802,catapult,FF,179,catapult_fpga_area
Throughput,0.527324366709802,catapult,DSP,0,catapult_fpga_area
Throughput,0.527324366709802,catapult,BRAM,3,catapult_fpga_area
Throughput,0.452213267394609,catapult,CLB,161,catapult_fpga_area
Throughput,0.452213267394609,catapult,LUT,874,catapult_fpga_area
Throughput,0.452213267394609,catapult,FF,264,catapult_fpga_area
Throughput,0.452213267394609,catapult,DSP,0,catapult_fpga_area
Throughput,0.452213267394609,catapult,BRAM,3,catapult_fpga_area
Throughput,0.491191946023899,catapult,CLB,205,catapult_fpga_area
Throughput,0.491191946023899,catapult,LUT,1132,catapult_fpga_area
Throughput,0.491191946023899,catapult,FF,286,catapult_fpga_area
Throughput,0.491191946023899,catapult,DSP,0,catapult_fpga_area
Throughput,0.491191946023899,catapult,BRAM,3,catapult_fpga_area
Throughput,0.376180548606665,catapult,CLB,212,catapult_fpga_area
Throughput,0.376180548606665,catapult,LUT,1229,catapult_fpga_area
Throughput,0.376180548606665,catapult,FF,289,catapult_fpga_area
Throughput,0.376180548606665,catapult,DSP,0,catapult_fpga_area
Throughput,0.376180548606665,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518637228817559,catapult,CLB,190,catapult_fpga_area
Throughput,0.518637228817559,catapult,LUT,1076,catapult_fpga_area
Throughput,0.518637228817559,catapult,FF,268,catapult_fpga_area
Throughput,0.518637228817559,catapult,DSP,0,catapult_fpga_area
Throughput,0.518637228817559,catapult,BRAM,3,catapult_fpga_area
Throughput,0.442493147993603,catapult,CLB,182,catapult_fpga_area
Throughput,0.442493147993603,catapult,LUT,1001,catapult_fpga_area
Throughput,0.442493147993603,catapult,FF,271,catapult_fpga_area
Throughput,0.442493147993603,catapult,DSP,0,catapult_fpga_area
Throughput,0.442493147993603,catapult,BRAM,3,catapult_fpga_area
Throughput,0.484449650663357,catapult,CLB,191,catapult_fpga_area
Throughput,0.484449650663357,catapult,LUT,1065,catapult_fpga_area
Throughput,0.484449650663357,catapult,FF,292,catapult_fpga_area
Throughput,0.484449650663357,catapult,DSP,0,catapult_fpga_area
Throughput,0.484449650663357,catapult,BRAM,3,catapult_fpga_area
Throughput,0.371805954472361,catapult,CLB,184,catapult_fpga_area
Throughput,0.371805954472361,catapult,LUT,975,catapult_fpga_area
Throughput,0.371805954472361,catapult,FF,294,catapult_fpga_area
Throughput,0.371805954472361,catapult,DSP,0,catapult_fpga_area
Throughput,0.371805954472361,catapult,BRAM,3,catapult_fpga_area
Throughput,0.506835692991375,catapult,CLB,220,catapult_fpga_area
Throughput,0.506835692991375,catapult,LUT,1185,catapult_fpga_area
Throughput,0.506835692991375,catapult,FF,279,catapult_fpga_area
Throughput,0.506835692991375,catapult,DSP,0,catapult_fpga_area
Throughput,0.506835692991375,catapult,BRAM,3,catapult_fpga_area
Throughput,0.463298854632572,catapult,CLB,195,catapult_fpga_area
Throughput,0.463298854632572,catapult,LUT,1055,catapult_fpga_area
Throughput,0.463298854632572,catapult,FF,282,catapult_fpga_area
Throughput,0.463298854632572,catapult,DSP,0,catapult_fpga_area
Throughput,0.463298854632572,catapult,BRAM,3,catapult_fpga_area
Throughput,0.51625959597524,catapult,CLB,226,catapult_fpga_area
Throughput,0.51625959597524,catapult,LUT,1268,catapult_fpga_area
Throughput,0.51625959597524,catapult,FF,188,catapult_fpga_area
Throughput,0.51625959597524,catapult,DSP,0,catapult_fpga_area
Throughput,0.51625959597524,catapult,BRAM,3,catapult_fpga_area
Throughput,0.434876958087864,catapult,CLB,189,catapult_fpga_area
Throughput,0.434876958087864,catapult,LUT,1046,catapult_fpga_area
Throughput,0.434876958087864,catapult,FF,187,catapult_fpga_area
Throughput,0.434876958087864,catapult,DSP,0,catapult_fpga_area
Throughput,0.434876958087864,catapult,BRAM,3,catapult_fpga_area
Throughput,0.470937948274059,catapult,CLB,205,catapult_fpga_area
Throughput,0.470937948274059,catapult,LUT,1083,catapult_fpga_area
Throughput,0.470937948274059,catapult,FF,280,catapult_fpga_area
Throughput,0.470937948274059,catapult,DSP,0,catapult_fpga_area
Throughput,0.470937948274059,catapult,BRAM,3,catapult_fpga_area
Throughput,0.402445905233648,catapult,CLB,200,catapult_fpga_area
Throughput,0.402445905233648,catapult,LUT,1119,catapult_fpga_area
Throughput,0.402445905233648,catapult,FF,283,catapult_fpga_area
Throughput,0.402445905233648,catapult,DSP,0,catapult_fpga_area
Throughput,0.402445905233648,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532988525290039,catapult,CLB,231,catapult_fpga_area
Throughput,0.532988525290039,catapult,LUT,1255,catapult_fpga_area
Throughput,0.532988525290039,catapult,FF,188,catapult_fpga_area
Throughput,0.532988525290039,catapult,DSP,0,catapult_fpga_area
Throughput,0.532988525290039,catapult,BRAM,3,catapult_fpga_area
Throughput,0.422885551100221,catapult,CLB,200,catapult_fpga_area
Throughput,0.422885551100221,catapult,LUT,1058,catapult_fpga_area
Throughput,0.422885551100221,catapult,FF,187,catapult_fpga_area
Throughput,0.422885551100221,catapult,DSP,0,catapult_fpga_area
Throughput,0.422885551100221,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48493430352523,catapult,CLB,218,catapult_fpga_area
Throughput,0.48493430352523,catapult,LUT,1144,catapult_fpga_area
Throughput,0.48493430352523,catapult,FF,248,catapult_fpga_area
Throughput,0.48493430352523,catapult,DSP,0,catapult_fpga_area
Throughput,0.48493430352523,catapult,BRAM,3,catapult_fpga_area
Throughput,0.481829487290061,catapult,CLB,179,catapult_fpga_area
Throughput,0.481829487290061,catapult,LUT,919,catapult_fpga_area
Throughput,0.481829487290061,catapult,FF,174,catapult_fpga_area
Throughput,0.481829487290061,catapult,DSP,0,catapult_fpga_area
Throughput,0.481829487290061,catapult,BRAM,3,catapult_fpga_area
Throughput,0.49258050612647,catapult,CLB,209,catapult_fpga_area
Throughput,0.49258050612647,catapult,LUT,1097,catapult_fpga_area
Throughput,0.49258050612647,catapult,FF,272,catapult_fpga_area
Throughput,0.49258050612647,catapult,DSP,0,catapult_fpga_area
Throughput,0.49258050612647,catapult,BRAM,3,catapult_fpga_area
Throughput,0.356096061898042,catapult,CLB,181,catapult_fpga_area
Throughput,0.356096061898042,catapult,LUT,988,catapult_fpga_area
Throughput,0.356096061898042,catapult,FF,279,catapult_fpga_area
Throughput,0.356096061898042,catapult,DSP,0,catapult_fpga_area
Throughput,0.356096061898042,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501189824643704,catapult,CLB,186,catapult_fpga_area
Throughput,0.501189824643704,catapult,LUT,988,catapult_fpga_area
Throughput,0.501189824643704,catapult,FF,171,catapult_fpga_area
Throughput,0.501189824643704,catapult,DSP,0,catapult_fpga_area
Throughput,0.501189824643704,catapult,BRAM,3,catapult_fpga_area
Throughput,0.477869619008889,catapult,CLB,163,catapult_fpga_area
Throughput,0.477869619008889,catapult,LUT,818,catapult_fpga_area
Throughput,0.477869619008889,catapult,FF,174,catapult_fpga_area
Throughput,0.477869619008889,catapult,DSP,0,catapult_fpga_area
Throughput,0.477869619008889,catapult,BRAM,3,catapult_fpga_area
Throughput,0.482745936124023,catapult,CLB,192,catapult_fpga_area
Throughput,0.482745936124023,catapult,LUT,1025,catapult_fpga_area
Throughput,0.482745936124023,catapult,FF,278,catapult_fpga_area
Throughput,0.482745936124023,catapult,DSP,0,catapult_fpga_area
Throughput,0.482745936124023,catapult,BRAM,3,catapult_fpga_area
Throughput,0.37331165139262,catapult,CLB,191,catapult_fpga_area
Throughput,0.37331165139262,catapult,LUT,1011,catapult_fpga_area
Throughput,0.37331165139262,catapult,FF,285,catapult_fpga_area
Throughput,0.37331165139262,catapult,DSP,0,catapult_fpga_area
Throughput,0.37331165139262,catapult,BRAM,3,catapult_fpga_area
Throughput,0.479279087567644,catapult,CLB,235,catapult_fpga_area
Throughput,0.479279087567644,catapult,LUT,1190,catapult_fpga_area
Throughput,0.479279087567644,catapult,FF,266,catapult_fpga_area
Throughput,0.479279087567644,catapult,DSP,0,catapult_fpga_area
Throughput,0.479279087567644,catapult,BRAM,3,catapult_fpga_area
Throughput,0.427660938433504,catapult,CLB,181,catapult_fpga_area
Throughput,0.427660938433504,catapult,LUT,1008,catapult_fpga_area
Throughput,0.427660938433504,catapult,FF,278,catapult_fpga_area
Throughput,0.427660938433504,catapult,DSP,0,catapult_fpga_area
Throughput,0.427660938433504,catapult,BRAM,3,catapult_fpga_area
Throughput,0.466069662500315,catapult,CLB,203,catapult_fpga_area
Throughput,0.466069662500315,catapult,LUT,1066,catapult_fpga_area
Throughput,0.466069662500315,catapult,FF,290,catapult_fpga_area
Throughput,0.466069662500315,catapult,DSP,0,catapult_fpga_area
Throughput,0.466069662500315,catapult,BRAM,3,catapult_fpga_area
Throughput,0.428519700121914,catapult,CLB,228,catapult_fpga_area
Throughput,0.428519700121914,catapult,LUT,1206,catapult_fpga_area
Throughput,0.428519700121914,catapult,FF,184,catapult_fpga_area
Throughput,0.428519700121914,catapult,DSP,0,catapult_fpga_area
Throughput,0.428519700121914,catapult,BRAM,3,catapult_fpga_area
Throughput,0.463881060895986,catapult,CLB,198,catapult_fpga_area
Throughput,0.463881060895986,catapult,LUT,1022,catapult_fpga_area
Throughput,0.463881060895986,catapult,FF,266,catapult_fpga_area
Throughput,0.463881060895986,catapult,DSP,0,catapult_fpga_area
Throughput,0.463881060895986,catapult,BRAM,3,catapult_fpga_area
Throughput,0.460311059801772,catapult,CLB,184,catapult_fpga_area
Throughput,0.460311059801772,catapult,LUT,939,catapult_fpga_area
Throughput,0.460311059801772,catapult,FF,278,catapult_fpga_area
Throughput,0.460311059801772,catapult,DSP,0,catapult_fpga_area
Throughput,0.460311059801772,catapult,BRAM,3,catapult_fpga_area
Throughput,0.461549467718076,catapult,CLB,200,catapult_fpga_area
Throughput,0.461549467718076,catapult,LUT,1101,catapult_fpga_area
Throughput,0.461549467718076,catapult,FF,290,catapult_fpga_area
Throughput,0.461549467718076,catapult,DSP,0,catapult_fpga_area
Throughput,0.461549467718076,catapult,BRAM,3,catapult_fpga_area
Throughput,0.406521086045473,catapult,CLB,224,catapult_fpga_area
Throughput,0.406521086045473,catapult,LUT,1176,catapult_fpga_area
Throughput,0.406521086045473,catapult,FF,184,catapult_fpga_area
Throughput,0.406521086045473,catapult,DSP,0,catapult_fpga_area
Throughput,0.406521086045473,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544030570165799,catapult,CLB,178,catapult_fpga_area
Throughput,0.544030570165799,catapult,LUT,923,catapult_fpga_area
Throughput,0.544030570165799,catapult,FF,248,catapult_fpga_area
Throughput,0.544030570165799,catapult,DSP,0,catapult_fpga_area
Throughput,0.544030570165799,catapult,BRAM,3,catapult_fpga_area
Throughput,0.444698021138276,catapult,CLB,182,catapult_fpga_area
Throughput,0.444698021138276,catapult,LUT,975,catapult_fpga_area
Throughput,0.444698021138276,catapult,FF,255,catapult_fpga_area
Throughput,0.444698021138276,catapult,DSP,0,catapult_fpga_area
Throughput,0.444698021138276,catapult,BRAM,3,catapult_fpga_area
Throughput,0.454051364106513,catapult,CLB,178,catapult_fpga_area
Throughput,0.454051364106513,catapult,LUT,957,catapult_fpga_area
Throughput,0.454051364106513,catapult,FF,270,catapult_fpga_area
Throughput,0.454051364106513,catapult,DSP,0,catapult_fpga_area
Throughput,0.454051364106513,catapult,BRAM,3,catapult_fpga_area
Throughput,0.389202586173345,catapult,CLB,207,catapult_fpga_area
Throughput,0.389202586173345,catapult,LUT,1121,catapult_fpga_area
Throughput,0.389202586173345,catapult,FF,277,catapult_fpga_area
Throughput,0.389202586173345,catapult,DSP,0,catapult_fpga_area
Throughput,0.389202586173345,catapult,BRAM,3,catapult_fpga_area
Throughput,0.471881969106831,catapult,CLB,195,catapult_fpga_area
Throughput,0.471881969106831,catapult,LUT,1065,catapult_fpga_area
Throughput,0.471881969106831,catapult,FF,254,catapult_fpga_area
Throughput,0.471881969106831,catapult,DSP,0,catapult_fpga_area
Throughput,0.471881969106831,catapult,BRAM,3,catapult_fpga_area
Throughput,0.436977184110286,catapult,CLB,201,catapult_fpga_area
Throughput,0.436977184110286,catapult,LUT,1040,catapult_fpga_area
Throughput,0.436977184110286,catapult,FF,261,catapult_fpga_area
Throughput,0.436977184110286,catapult,DSP,0,catapult_fpga_area
Throughput,0.436977184110286,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516274255209853,catapult,CLB,198,catapult_fpga_area
Throughput,0.516274255209853,catapult,LUT,1065,catapult_fpga_area
Throughput,0.516274255209853,catapult,FF,276,catapult_fpga_area
Throughput,0.516274255209853,catapult,DSP,0,catapult_fpga_area
Throughput,0.516274255209853,catapult,BRAM,3,catapult_fpga_area
Throughput,0.37753115764644,catapult,CLB,208,catapult_fpga_area
Throughput,0.37753115764644,catapult,LUT,1106,catapult_fpga_area
Throughput,0.37753115764644,catapult,FF,283,catapult_fpga_area
Throughput,0.37753115764644,catapult,DSP,0,catapult_fpga_area
Throughput,0.37753115764644,catapult,BRAM,3,catapult_fpga_area
Throughput,0.470346532511293,catapult,CLB,192,catapult_fpga_area
Throughput,0.470346532511293,catapult,LUT,1028,catapult_fpga_area
Throughput,0.470346532511293,catapult,FF,266,catapult_fpga_area
Throughput,0.470346532511293,catapult,DSP,0,catapult_fpga_area
Throughput,0.470346532511293,catapult,BRAM,3,catapult_fpga_area
Throughput,0.468755127009202,catapult,CLB,198,catapult_fpga_area
Throughput,0.468755127009202,catapult,LUT,1061,catapult_fpga_area
Throughput,0.468755127009202,catapult,FF,273,catapult_fpga_area
Throughput,0.468755127009202,catapult,DSP,0,catapult_fpga_area
Throughput,0.468755127009202,catapult,BRAM,3,catapult_fpga_area
Throughput,0.533282138248061,catapult,CLB,235,catapult_fpga_area
Throughput,0.533282138248061,catapult,LUT,1245,catapult_fpga_area
Throughput,0.533282138248061,catapult,FF,175,catapult_fpga_area
Throughput,0.533282138248061,catapult,DSP,0,catapult_fpga_area
Throughput,0.533282138248061,catapult,BRAM,3,catapult_fpga_area
Throughput,0.419356840800401,catapult,CLB,255,catapult_fpga_area
Throughput,0.419356840800401,catapult,LUT,1365,catapult_fpga_area
Throughput,0.419356840800401,catapult,FF,180,catapult_fpga_area
Throughput,0.419356840800401,catapult,DSP,0,catapult_fpga_area
Throughput,0.419356840800401,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518618400580853,catapult,CLB,203,catapult_fpga_area
Throughput,0.518618400580853,catapult,LUT,1035,catapult_fpga_area
Throughput,0.518618400580853,catapult,FF,268,catapult_fpga_area
Throughput,0.518618400580853,catapult,DSP,0,catapult_fpga_area
Throughput,0.518618400580853,catapult,BRAM,3,catapult_fpga_area
Throughput,0.434124249833296,catapult,CLB,212,catapult_fpga_area
Throughput,0.434124249833296,catapult,LUT,1115,catapult_fpga_area
Throughput,0.434124249833296,catapult,FF,275,catapult_fpga_area
Throughput,0.434124249833296,catapult,DSP,0,catapult_fpga_area
Throughput,0.434124249833296,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504029971638234,catapult,CLB,210,catapult_fpga_area
Throughput,0.504029971638234,catapult,LUT,1145,catapult_fpga_area
Throughput,0.504029971638234,catapult,FF,177,catapult_fpga_area
Throughput,0.504029971638234,catapult,DSP,0,catapult_fpga_area
Throughput,0.504029971638234,catapult,BRAM,3,catapult_fpga_area
Throughput,0.409600041943044,catapult,CLB,253,catapult_fpga_area
Throughput,0.409600041943044,catapult,LUT,1403,catapult_fpga_area
Throughput,0.409600041943044,catapult,FF,179,catapult_fpga_area
Throughput,0.409600041943044,catapult,DSP,0,catapult_fpga_area
Throughput,0.409600041943044,catapult,BRAM,3,catapult_fpga_area
Throughput,0.587414986366098,catapult,CLB,195,catapult_fpga_area
Throughput,0.587414986366098,catapult,LUT,1087,catapult_fpga_area
Throughput,0.587414986366098,catapult,FF,173,catapult_fpga_area
Throughput,0.587414986366098,catapult,DSP,0,catapult_fpga_area
Throughput,0.587414986366098,catapult,BRAM,3,catapult_fpga_area
Throughput,0.458261959033214,catapult,CLB,161,catapult_fpga_area
Throughput,0.458261959033214,catapult,LUT,989,catapult_fpga_area
Throughput,0.458261959033214,catapult,FF,266,catapult_fpga_area
Throughput,0.458261959033214,catapult,DSP,0,catapult_fpga_area
Throughput,0.458261959033214,catapult,BRAM,3,catapult_fpga_area
Throughput,0.497351107998798,catapult,CLB,196,catapult_fpga_area
Throughput,0.497351107998798,catapult,LUT,1106,catapult_fpga_area
Throughput,0.497351107998798,catapult,FF,280,catapult_fpga_area
Throughput,0.497351107998798,catapult,DSP,0,catapult_fpga_area
Throughput,0.497351107998798,catapult,BRAM,3,catapult_fpga_area
Throughput,0.38972315625872,catapult,CLB,189,catapult_fpga_area
Throughput,0.38972315625872,catapult,LUT,1065,catapult_fpga_area
Throughput,0.38972315625872,catapult,FF,286,catapult_fpga_area
Throughput,0.38972315625872,catapult,DSP,0,catapult_fpga_area
Throughput,0.38972315625872,catapult,BRAM,3,catapult_fpga_area
Throughput,0.474515887029156,catapult,CLB,194,catapult_fpga_area
Throughput,0.474515887029156,catapult,LUT,1090,catapult_fpga_area
Throughput,0.474515887029156,catapult,FF,262,catapult_fpga_area
Throughput,0.474515887029156,catapult,DSP,0,catapult_fpga_area
Throughput,0.474515887029156,catapult,BRAM,3,catapult_fpga_area
Throughput,0.451128565776575,catapult,CLB,207,catapult_fpga_area
Throughput,0.451128565776575,catapult,LUT,1187,catapult_fpga_area
Throughput,0.451128565776575,catapult,FF,272,catapult_fpga_area
Throughput,0.451128565776575,catapult,DSP,0,catapult_fpga_area
Throughput,0.451128565776575,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518652830392226,catapult,CLB,215,catapult_fpga_area
Throughput,0.518652830392226,catapult,LUT,1086,catapult_fpga_area
Throughput,0.518652830392226,catapult,FF,286,catapult_fpga_area
Throughput,0.518652830392226,catapult,DSP,0,catapult_fpga_area
Throughput,0.518652830392226,catapult,BRAM,3,catapult_fpga_area
Throughput,0.391544517828588,catapult,CLB,191,catapult_fpga_area
Throughput,0.391544517828588,catapult,LUT,1016,catapult_fpga_area
Throughput,0.391544517828588,catapult,FF,292,catapult_fpga_area
Throughput,0.391544517828588,catapult,DSP,0,catapult_fpga_area
Throughput,0.391544517828588,catapult,BRAM,3,catapult_fpga_area
Throughput,0.473200748792865,catapult,CLB,213,catapult_fpga_area
Throughput,0.473200748792865,catapult,LUT,1201,catapult_fpga_area
Throughput,0.473200748792865,catapult,FF,274,catapult_fpga_area
Throughput,0.473200748792865,catapult,DSP,0,catapult_fpga_area
Throughput,0.473200748792865,catapult,BRAM,3,catapult_fpga_area
Throughput,0.445128755718235,catapult,CLB,204,catapult_fpga_area
Throughput,0.445128755718235,catapult,LUT,1186,catapult_fpga_area
Throughput,0.445128755718235,catapult,FF,284,catapult_fpga_area
Throughput,0.445128755718235,catapult,DSP,0,catapult_fpga_area
Throughput,0.445128755718235,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524950641515932,catapult,CLB,260,catapult_fpga_area
Throughput,0.524950641515932,catapult,LUT,1380,catapult_fpga_area
Throughput,0.524950641515932,catapult,FF,182,catapult_fpga_area
Throughput,0.524950641515932,catapult,DSP,0,catapult_fpga_area
Throughput,0.524950641515932,catapult,BRAM,3,catapult_fpga_area
Throughput,0.416616325527332,catapult,CLB,223,catapult_fpga_area
Throughput,0.416616325527332,catapult,LUT,1176,catapult_fpga_area
Throughput,0.416616325527332,catapult,FF,185,catapult_fpga_area
Throughput,0.416616325527332,catapult,DSP,0,catapult_fpga_area
Throughput,0.416616325527332,catapult,BRAM,3,catapult_fpga_area
Throughput,0.477404219584935,catapult,CLB,208,catapult_fpga_area
Throughput,0.477404219584935,catapult,LUT,1137,catapult_fpga_area
Throughput,0.477404219584935,catapult,FF,274,catapult_fpga_area
Throughput,0.477404219584935,catapult,DSP,0,catapult_fpga_area
Throughput,0.477404219584935,catapult,BRAM,3,catapult_fpga_area
Throughput,0.457422433734356,catapult,CLB,217,catapult_fpga_area
Throughput,0.457422433734356,catapult,LUT,1176,catapult_fpga_area
Throughput,0.457422433734356,catapult,FF,284,catapult_fpga_area
Throughput,0.457422433734356,catapult,DSP,0,catapult_fpga_area
Throughput,0.457422433734356,catapult,BRAM,3,catapult_fpga_area
Throughput,0.521427815358239,catapult,CLB,271,catapult_fpga_area
Throughput,0.521427815358239,catapult,LUT,1433,catapult_fpga_area
Throughput,0.521427815358239,catapult,FF,183,catapult_fpga_area
Throughput,0.521427815358239,catapult,DSP,0,catapult_fpga_area
Throughput,0.521427815358239,catapult,BRAM,3,catapult_fpga_area
Throughput,0.381813169652573,catapult,CLB,236,catapult_fpga_area
Throughput,0.381813169652573,catapult,LUT,1227,catapult_fpga_area
Throughput,0.381813169652573,catapult,FF,185,catapult_fpga_area
Throughput,0.381813169652573,catapult,DSP,0,catapult_fpga_area
Throughput,0.381813169652573,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544354257040814,catapult,CLB,195,catapult_fpga_area
Throughput,0.544354257040814,catapult,LUT,1027,catapult_fpga_area
Throughput,0.544354257040814,catapult,FF,262,catapult_fpga_area
Throughput,0.544354257040814,catapult,DSP,0,catapult_fpga_area
Throughput,0.544354257040814,catapult,BRAM,3,catapult_fpga_area
Throughput,0.445460688762408,catapult,CLB,207,catapult_fpga_area
Throughput,0.445460688762408,catapult,LUT,1075,catapult_fpga_area
Throughput,0.445460688762408,catapult,FF,265,catapult_fpga_area
Throughput,0.445460688762408,catapult,DSP,0,catapult_fpga_area
Throughput,0.445460688762408,catapult,BRAM,3,catapult_fpga_area
Throughput,0.505306475957265,catapult,CLB,189,catapult_fpga_area
Throughput,0.505306475957265,catapult,LUT,1030,catapult_fpga_area
Throughput,0.505306475957265,catapult,FF,280,catapult_fpga_area
Throughput,0.505306475957265,catapult,DSP,0,catapult_fpga_area
Throughput,0.505306475957265,catapult,BRAM,3,catapult_fpga_area
Throughput,0.370451458078416,catapult,CLB,222,catapult_fpga_area
Throughput,0.370451458078416,catapult,LUT,1206,catapult_fpga_area
Throughput,0.370451458078416,catapult,FF,289,catapult_fpga_area
Throughput,0.370451458078416,catapult,DSP,0,catapult_fpga_area
Throughput,0.370451458078416,catapult,BRAM,3,catapult_fpga_area
Throughput,0.465136182571533,catapult,CLB,186,catapult_fpga_area
Throughput,0.465136182571533,catapult,LUT,1006,catapult_fpga_area
Throughput,0.465136182571533,catapult,FF,268,catapult_fpga_area
Throughput,0.465136182571533,catapult,DSP,0,catapult_fpga_area
Throughput,0.465136182571533,catapult,BRAM,3,catapult_fpga_area
Throughput,0.466483400887905,catapult,CLB,192,catapult_fpga_area
Throughput,0.466483400887905,catapult,LUT,1162,catapult_fpga_area
Throughput,0.466483400887905,catapult,FF,271,catapult_fpga_area
Throughput,0.466483400887905,catapult,DSP,0,catapult_fpga_area
Throughput,0.466483400887905,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518116191700918,catapult,CLB,193,catapult_fpga_area
Throughput,0.518116191700918,catapult,LUT,1038,catapult_fpga_area
Throughput,0.518116191700918,catapult,FF,286,catapult_fpga_area
Throughput,0.518116191700918,catapult,DSP,0,catapult_fpga_area
Throughput,0.518116191700918,catapult,BRAM,3,catapult_fpga_area
Throughput,0.351977709955584,catapult,CLB,226,catapult_fpga_area
Throughput,0.351977709955584,catapult,LUT,1235,catapult_fpga_area
Throughput,0.351977709955584,catapult,FF,295,catapult_fpga_area
Throughput,0.351977709955584,catapult,DSP,0,catapult_fpga_area
Throughput,0.351977709955584,catapult,BRAM,3,catapult_fpga_area
Throughput,0.45094933854751,catapult,CLB,189,catapult_fpga_area
Throughput,0.45094933854751,catapult,LUT,985,catapult_fpga_area
Throughput,0.45094933854751,catapult,FF,280,catapult_fpga_area
Throughput,0.45094933854751,catapult,DSP,0,catapult_fpga_area
Throughput,0.45094933854751,catapult,BRAM,3,catapult_fpga_area
Throughput,0.423754131073085,catapult,CLB,229,catapult_fpga_area
Throughput,0.423754131073085,catapult,LUT,1260,catapult_fpga_area
Throughput,0.423754131073085,catapult,FF,283,catapult_fpga_area
Throughput,0.423754131073085,catapult,DSP,0,catapult_fpga_area
Throughput,0.423754131073085,catapult,BRAM,3,catapult_fpga_area
Throughput,0.500036502664695,catapult,CLB,206,catapult_fpga_area
Throughput,0.500036502664695,catapult,LUT,1076,catapult_fpga_area
Throughput,0.500036502664695,catapult,FF,180,catapult_fpga_area
Throughput,0.500036502664695,catapult,DSP,0,catapult_fpga_area
Throughput,0.500036502664695,catapult,BRAM,3,catapult_fpga_area
Throughput,0.394158103910324,catapult,CLB,244,catapult_fpga_area
Throughput,0.394158103910324,catapult,LUT,1308,catapult_fpga_area
Throughput,0.394158103910324,catapult,FF,186,catapult_fpga_area
Throughput,0.394158103910324,catapult,DSP,0,catapult_fpga_area
Throughput,0.394158103910324,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516396358992552,catapult,CLB,200,catapult_fpga_area
Throughput,0.516396358992552,catapult,LUT,1012,catapult_fpga_area
Throughput,0.516396358992552,catapult,FF,280,catapult_fpga_area
Throughput,0.516396358992552,catapult,DSP,0,catapult_fpga_area
Throughput,0.516396358992552,catapult,BRAM,3,catapult_fpga_area
Throughput,0.456673136202763,catapult,CLB,222,catapult_fpga_area
Throughput,0.456673136202763,catapult,LUT,1177,catapult_fpga_area
Throughput,0.456673136202763,catapult,FF,283,catapult_fpga_area
Throughput,0.456673136202763,catapult,DSP,0,catapult_fpga_area
Throughput,0.456673136202763,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544296776728918,catapult,CLB,209,catapult_fpga_area
Throughput,0.544296776728918,catapult,LUT,1133,catapult_fpga_area
Throughput,0.544296776728918,catapult,FF,179,catapult_fpga_area
Throughput,0.544296776728918,catapult,DSP,0,catapult_fpga_area
Throughput,0.544296776728918,catapult,BRAM,3,catapult_fpga_area
Throughput,0.392235002110224,catapult,CLB,263,catapult_fpga_area
Throughput,0.392235002110224,catapult,LUT,1407,catapult_fpga_area
Throughput,0.392235002110224,catapult,FF,185,catapult_fpga_area
Throughput,0.392235002110224,catapult,DSP,0,catapult_fpga_area
Throughput,0.392235002110224,catapult,BRAM,3,catapult_fpga_area
Throughput,1.95848021934978,catapult,CLB,104,catapult_fpga_area
Throughput,1.95848021934978,catapult,LUT,565,catapult_fpga_area
Throughput,1.95848021934978,catapult,FF,230,catapult_fpga_area
Throughput,1.95848021934978,catapult,DSP,0,catapult_fpga_area
Throughput,1.95848021934978,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75401669823897,catapult,CLB,132,catapult_fpga_area
Throughput,1.75401669823897,catapult,LUT,685,catapult_fpga_area
Throughput,1.75401669823897,catapult,FF,233,catapult_fpga_area
Throughput,1.75401669823897,catapult,DSP,0,catapult_fpga_area
Throughput,1.75401669823897,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82673425583413,catapult,CLB,138,catapult_fpga_area
Throughput,1.82673425583413,catapult,LUT,757,catapult_fpga_area
Throughput,1.82673425583413,catapult,FF,237,catapult_fpga_area
Throughput,1.82673425583413,catapult,DSP,0,catapult_fpga_area
Throughput,1.82673425583413,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50631900823957,catapult,CLB,148,catapult_fpga_area
Throughput,1.50631900823957,catapult,LUT,834,catapult_fpga_area
Throughput,1.50631900823957,catapult,FF,241,catapult_fpga_area
Throughput,1.50631900823957,catapult,DSP,0,catapult_fpga_area
Throughput,1.50631900823957,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79545785072923,catapult,CLB,124,catapult_fpga_area
Throughput,1.79545785072923,catapult,LUT,697,catapult_fpga_area
Throughput,1.79545785072923,catapult,FF,238,catapult_fpga_area
Throughput,1.79545785072923,catapult,DSP,0,catapult_fpga_area
Throughput,1.79545785072923,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72432225513762,catapult,CLB,139,catapult_fpga_area
Throughput,1.72432225513762,catapult,LUT,799,catapult_fpga_area
Throughput,1.72432225513762,catapult,FF,241,catapult_fpga_area
Throughput,1.72432225513762,catapult,DSP,0,catapult_fpga_area
Throughput,1.72432225513762,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56252685593034,catapult,CLB,146,catapult_fpga_area
Throughput,1.56252685593034,catapult,LUT,793,catapult_fpga_area
Throughput,1.56252685593034,catapult,FF,245,catapult_fpga_area
Throughput,1.56252685593034,catapult,DSP,0,catapult_fpga_area
Throughput,1.56252685593034,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52904731178192,catapult,CLB,162,catapult_fpga_area
Throughput,1.52904731178192,catapult,LUT,844,catapult_fpga_area
Throughput,1.52904731178192,catapult,FF,249,catapult_fpga_area
Throughput,1.52904731178192,catapult,DSP,0,catapult_fpga_area
Throughput,1.52904731178192,catapult,BRAM,3,catapult_fpga_area
Throughput,2.01533265080734,catapult,CLB,183,catapult_fpga_area
Throughput,2.01533265080734,catapult,LUT,864,catapult_fpga_area
Throughput,2.01533265080734,catapult,FF,254,catapult_fpga_area
Throughput,2.01533265080734,catapult,DSP,0,catapult_fpga_area
Throughput,2.01533265080734,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82129457618475,catapult,CLB,165,catapult_fpga_area
Throughput,1.82129457618475,catapult,LUT,904,catapult_fpga_area
Throughput,1.82129457618475,catapult,FF,257,catapult_fpga_area
Throughput,1.82129457618475,catapult,DSP,0,catapult_fpga_area
Throughput,1.82129457618475,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80601257707159,catapult,CLB,168,catapult_fpga_area
Throughput,1.80601257707159,catapult,LUT,924,catapult_fpga_area
Throughput,1.80601257707159,catapult,FF,261,catapult_fpga_area
Throughput,1.80601257707159,catapult,DSP,0,catapult_fpga_area
Throughput,1.80601257707159,catapult,BRAM,3,catapult_fpga_area
Throughput,1.62919517758227,catapult,CLB,158,catapult_fpga_area
Throughput,1.62919517758227,catapult,LUT,875,catapult_fpga_area
Throughput,1.62919517758227,catapult,FF,179,catapult_fpga_area
Throughput,1.62919517758227,catapult,DSP,0,catapult_fpga_area
Throughput,1.62919517758227,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60552815454172,catapult,CLB,177,catapult_fpga_area
Throughput,1.60552815454172,catapult,LUT,1012,catapult_fpga_area
Throughput,1.60552815454172,catapult,FF,256,catapult_fpga_area
Throughput,1.60552815454172,catapult,DSP,0,catapult_fpga_area
Throughput,1.60552815454172,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60190177779059,catapult,CLB,162,catapult_fpga_area
Throughput,1.60190177779059,catapult,LUT,919,catapult_fpga_area
Throughput,1.60190177779059,catapult,FF,259,catapult_fpga_area
Throughput,1.60190177779059,catapult,DSP,0,catapult_fpga_area
Throughput,1.60190177779059,catapult,BRAM,3,catapult_fpga_area
Throughput,1.66637782784317,catapult,CLB,188,catapult_fpga_area
Throughput,1.66637782784317,catapult,LUT,991,catapult_fpga_area
Throughput,1.66637782784317,catapult,FF,261,catapult_fpga_area
Throughput,1.66637782784317,catapult,DSP,0,catapult_fpga_area
Throughput,1.66637782784317,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07182859317138,catapult,CLB,195,catapult_fpga_area
Throughput,1.07182859317138,catapult,LUT,1033,catapult_fpga_area
Throughput,1.07182859317138,catapult,FF,265,catapult_fpga_area
Throughput,1.07182859317138,catapult,DSP,0,catapult_fpga_area
Throughput,1.07182859317138,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80511931838695,catapult,CLB,147,catapult_fpga_area
Throughput,1.80511931838695,catapult,LUT,777,catapult_fpga_area
Throughput,1.80511931838695,catapult,FF,235,catapult_fpga_area
Throughput,1.80511931838695,catapult,DSP,0,catapult_fpga_area
Throughput,1.80511931838695,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65089784079071,catapult,CLB,149,catapult_fpga_area
Throughput,1.65089784079071,catapult,LUT,744,catapult_fpga_area
Throughput,1.65089784079071,catapult,FF,238,catapult_fpga_area
Throughput,1.65089784079071,catapult,DSP,0,catapult_fpga_area
Throughput,1.65089784079071,catapult,BRAM,3,catapult_fpga_area
Throughput,1.73099625758609,catapult,CLB,166,catapult_fpga_area
Throughput,1.73099625758609,catapult,LUT,843,catapult_fpga_area
Throughput,1.73099625758609,catapult,FF,242,catapult_fpga_area
Throughput,1.73099625758609,catapult,DSP,0,catapult_fpga_area
Throughput,1.73099625758609,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53692697598859,catapult,CLB,173,catapult_fpga_area
Throughput,1.53692697598859,catapult,LUT,859,catapult_fpga_area
Throughput,1.53692697598859,catapult,FF,250,catapult_fpga_area
Throughput,1.53692697598859,catapult,DSP,0,catapult_fpga_area
Throughput,1.53692697598859,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56125587422523,catapult,CLB,106,catapult_fpga_area
Throughput,1.56125587422523,catapult,LUT,603,catapult_fpga_area
Throughput,1.56125587422523,catapult,FF,243,catapult_fpga_area
Throughput,1.56125587422523,catapult,DSP,0,catapult_fpga_area
Throughput,1.56125587422523,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6177852843015,catapult,CLB,117,catapult_fpga_area
Throughput,1.6177852843015,catapult,LUT,676,catapult_fpga_area
Throughput,1.6177852843015,catapult,FF,246,catapult_fpga_area
Throughput,1.6177852843015,catapult,DSP,0,catapult_fpga_area
Throughput,1.6177852843015,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55295900809402,catapult,CLB,134,catapult_fpga_area
Throughput,1.55295900809402,catapult,LUT,735,catapult_fpga_area
Throughput,1.55295900809402,catapult,FF,250,catapult_fpga_area
Throughput,1.55295900809402,catapult,DSP,0,catapult_fpga_area
Throughput,1.55295900809402,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44297645639614,catapult,CLB,143,catapult_fpga_area
Throughput,1.44297645639614,catapult,LUT,758,catapult_fpga_area
Throughput,1.44297645639614,catapult,FF,258,catapult_fpga_area
Throughput,1.44297645639614,catapult,DSP,0,catapult_fpga_area
Throughput,1.44297645639614,catapult,BRAM,3,catapult_fpga_area
Throughput,2.12507783097556,catapult,CLB,141,catapult_fpga_area
Throughput,2.12507783097556,catapult,LUT,760,catapult_fpga_area
Throughput,2.12507783097556,catapult,FF,259,catapult_fpga_area
Throughput,2.12507783097556,catapult,DSP,0,catapult_fpga_area
Throughput,2.12507783097556,catapult,BRAM,3,catapult_fpga_area
Throughput,1.91398182865652,catapult,CLB,134,catapult_fpga_area
Throughput,1.91398182865652,catapult,LUT,728,catapult_fpga_area
Throughput,1.91398182865652,catapult,FF,178,catapult_fpga_area
Throughput,1.91398182865652,catapult,DSP,0,catapult_fpga_area
Throughput,1.91398182865652,catapult,BRAM,3,catapult_fpga_area
Throughput,1.9601655163762,catapult,CLB,161,catapult_fpga_area
Throughput,1.9601655163762,catapult,LUT,849,catapult_fpga_area
Throughput,1.9601655163762,catapult,FF,266,catapult_fpga_area
Throughput,1.9601655163762,catapult,DSP,0,catapult_fpga_area
Throughput,1.9601655163762,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5337376265717,catapult,CLB,157,catapult_fpga_area
Throughput,1.5337376265717,catapult,LUT,829,catapult_fpga_area
Throughput,1.5337376265717,catapult,FF,274,catapult_fpga_area
Throughput,1.5337376265717,catapult,DSP,0,catapult_fpga_area
Throughput,1.5337376265717,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72450364473845,catapult,CLB,164,catapult_fpga_area
Throughput,1.72450364473845,catapult,LUT,908,catapult_fpga_area
Throughput,1.72450364473845,catapult,FF,261,catapult_fpga_area
Throughput,1.72450364473845,catapult,DSP,0,catapult_fpga_area
Throughput,1.72450364473845,catapult,BRAM,3,catapult_fpga_area
Throughput,1.83295879875212,catapult,CLB,148,catapult_fpga_area
Throughput,1.83295879875212,catapult,LUT,797,catapult_fpga_area
Throughput,1.83295879875212,catapult,FF,180,catapult_fpga_area
Throughput,1.83295879875212,catapult,DSP,0,catapult_fpga_area
Throughput,1.83295879875212,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74414142894019,catapult,CLB,167,catapult_fpga_area
Throughput,1.74414142894019,catapult,LUT,926,catapult_fpga_area
Throughput,1.74414142894019,catapult,FF,269,catapult_fpga_area
Throughput,1.74414142894019,catapult,DSP,0,catapult_fpga_area
Throughput,1.74414142894019,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29298195255791,catapult,CLB,183,catapult_fpga_area
Throughput,1.29298195255791,catapult,LUT,1001,catapult_fpga_area
Throughput,1.29298195255791,catapult,FF,274,catapult_fpga_area
Throughput,1.29298195255791,catapult,DSP,0,catapult_fpga_area
Throughput,1.29298195255791,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72320799292795,catapult,CLB,148,catapult_fpga_area
Throughput,1.72320799292795,catapult,LUT,840,catapult_fpga_area
Throughput,1.72320799292795,catapult,FF,250,catapult_fpga_area
Throughput,1.72320799292795,catapult,DSP,0,catapult_fpga_area
Throughput,1.72320799292795,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82090324084359,catapult,CLB,151,catapult_fpga_area
Throughput,1.82090324084359,catapult,LUT,822,catapult_fpga_area
Throughput,1.82090324084359,catapult,FF,253,catapult_fpga_area
Throughput,1.82090324084359,catapult,DSP,0,catapult_fpga_area
Throughput,1.82090324084359,catapult,BRAM,3,catapult_fpga_area
Throughput,1.95576834315129,catapult,CLB,167,catapult_fpga_area
Throughput,1.95576834315129,catapult,LUT,916,catapult_fpga_area
Throughput,1.95576834315129,catapult,FF,259,catapult_fpga_area
Throughput,1.95576834315129,catapult,DSP,0,catapult_fpga_area
Throughput,1.95576834315129,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51282955100732,catapult,CLB,164,catapult_fpga_area
Throughput,1.51282955100732,catapult,LUT,951,catapult_fpga_area
Throughput,1.51282955100732,catapult,FF,264,catapult_fpga_area
Throughput,1.51282955100732,catapult,DSP,0,catapult_fpga_area
Throughput,1.51282955100732,catapult,BRAM,3,catapult_fpga_area
Throughput,1.86886195651158,catapult,CLB,162,catapult_fpga_area
Throughput,1.86886195651158,catapult,LUT,933,catapult_fpga_area
Throughput,1.86886195651158,catapult,FF,258,catapult_fpga_area
Throughput,1.86886195651158,catapult,DSP,0,catapult_fpga_area
Throughput,1.86886195651158,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47703287727482,catapult,CLB,164,catapult_fpga_area
Throughput,1.47703287727482,catapult,LUT,948,catapult_fpga_area
Throughput,1.47703287727482,catapult,FF,261,catapult_fpga_area
Throughput,1.47703287727482,catapult,DSP,0,catapult_fpga_area
Throughput,1.47703287727482,catapult,BRAM,3,catapult_fpga_area
Throughput,1.93923974045215,catapult,CLB,186,catapult_fpga_area
Throughput,1.93923974045215,catapult,LUT,972,catapult_fpga_area
Throughput,1.93923974045215,catapult,FF,267,catapult_fpga_area
Throughput,1.93923974045215,catapult,DSP,0,catapult_fpga_area
Throughput,1.93923974045215,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46029530091575,catapult,CLB,190,catapult_fpga_area
Throughput,1.46029530091575,catapult,LUT,996,catapult_fpga_area
Throughput,1.46029530091575,catapult,FF,272,catapult_fpga_area
Throughput,1.46029530091575,catapult,DSP,0,catapult_fpga_area
Throughput,1.46029530091575,catapult,BRAM,3,catapult_fpga_area
Throughput,1.97136785329869,catapult,CLB,187,catapult_fpga_area
Throughput,1.97136785329869,catapult,LUT,1001,catapult_fpga_area
Throughput,1.97136785329869,catapult,FF,274,catapult_fpga_area
Throughput,1.97136785329869,catapult,DSP,0,catapult_fpga_area
Throughput,1.97136785329869,catapult,BRAM,3,catapult_fpga_area
Throughput,2.11139732274819,catapult,CLB,184,catapult_fpga_area
Throughput,2.11139732274819,catapult,LUT,945,catapult_fpga_area
Throughput,2.11139732274819,catapult,FF,189,catapult_fpga_area
Throughput,2.11139732274819,catapult,DSP,0,catapult_fpga_area
Throughput,2.11139732274819,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82280179217872,catapult,CLB,202,catapult_fpga_area
Throughput,1.82280179217872,catapult,LUT,1118,catapult_fpga_area
Throughput,1.82280179217872,catapult,FF,283,catapult_fpga_area
Throughput,1.82280179217872,catapult,DSP,0,catapult_fpga_area
Throughput,1.82280179217872,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36595413945572,catapult,CLB,195,catapult_fpga_area
Throughput,1.36595413945572,catapult,LUT,1073,catapult_fpga_area
Throughput,1.36595413945572,catapult,FF,288,catapult_fpga_area
Throughput,1.36595413945572,catapult,DSP,0,catapult_fpga_area
Throughput,1.36595413945572,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55952715136771,catapult,CLB,203,catapult_fpga_area
Throughput,1.55952715136771,catapult,LUT,1133,catapult_fpga_area
Throughput,1.55952715136771,catapult,FF,276,catapult_fpga_area
Throughput,1.55952715136771,catapult,DSP,0,catapult_fpga_area
Throughput,1.55952715136771,catapult,BRAM,3,catapult_fpga_area
Throughput,1.63231727024318,catapult,CLB,169,catapult_fpga_area
Throughput,1.63231727024318,catapult,LUT,959,catapult_fpga_area
Throughput,1.63231727024318,catapult,FF,191,catapult_fpga_area
Throughput,1.63231727024318,catapult,DSP,0,catapult_fpga_area
Throughput,1.63231727024318,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50672072780638,catapult,CLB,207,catapult_fpga_area
Throughput,1.50672072780638,catapult,LUT,1165,catapult_fpga_area
Throughput,1.50672072780638,catapult,FF,283,catapult_fpga_area
Throughput,1.50672072780638,catapult,DSP,0,catapult_fpga_area
Throughput,1.50672072780638,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26339035856282,catapult,CLB,229,catapult_fpga_area
Throughput,1.26339035856282,catapult,LUT,1251,catapult_fpga_area
Throughput,1.26339035856282,catapult,FF,288,catapult_fpga_area
Throughput,1.26339035856282,catapult,DSP,0,catapult_fpga_area
Throughput,1.26339035856282,catapult,BRAM,3,catapult_fpga_area
Throughput,2.31525428437805,catapult,CLB,123,catapult_fpga_area
Throughput,2.31525428437805,catapult,LUT,706,catapult_fpga_area
Throughput,2.31525428437805,catapult,FF,251,catapult_fpga_area
Throughput,2.31525428437805,catapult,DSP,0,catapult_fpga_area
Throughput,2.31525428437805,catapult,BRAM,3,catapult_fpga_area
Throughput,1.84765015852838,catapult,CLB,128,catapult_fpga_area
Throughput,1.84765015852838,catapult,LUT,669,catapult_fpga_area
Throughput,1.84765015852838,catapult,FF,254,catapult_fpga_area
Throughput,1.84765015852838,catapult,DSP,0,catapult_fpga_area
Throughput,1.84765015852838,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68392691757178,catapult,CLB,140,catapult_fpga_area
Throughput,1.68392691757178,catapult,LUT,747,catapult_fpga_area
Throughput,1.68392691757178,catapult,FF,258,catapult_fpga_area
Throughput,1.68392691757178,catapult,DSP,0,catapult_fpga_area
Throughput,1.68392691757178,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51583593804475,catapult,CLB,146,catapult_fpga_area
Throughput,1.51583593804475,catapult,LUT,762,catapult_fpga_area
Throughput,1.51583593804475,catapult,FF,259,catapult_fpga_area
Throughput,1.51583593804475,catapult,DSP,0,catapult_fpga_area
Throughput,1.51583593804475,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46940406848598,catapult,CLB,149,catapult_fpga_area
Throughput,1.46940406848598,catapult,LUT,820,catapult_fpga_area
Throughput,1.46940406848598,catapult,FF,258,catapult_fpga_area
Throughput,1.46940406848598,catapult,DSP,0,catapult_fpga_area
Throughput,1.46940406848598,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32247668142991,catapult,CLB,187,catapult_fpga_area
Throughput,1.32247668142991,catapult,LUT,982,catapult_fpga_area
Throughput,1.32247668142991,catapult,FF,263,catapult_fpga_area
Throughput,1.32247668142991,catapult,DSP,0,catapult_fpga_area
Throughput,1.32247668142991,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51814640396661,catapult,CLB,170,catapult_fpga_area
Throughput,1.51814640396661,catapult,LUT,945,catapult_fpga_area
Throughput,1.51814640396661,catapult,FF,266,catapult_fpga_area
Throughput,1.51814640396661,catapult,DSP,0,catapult_fpga_area
Throughput,1.51814640396661,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23746295345283,catapult,CLB,171,catapult_fpga_area
Throughput,1.23746295345283,catapult,LUT,968,catapult_fpga_area
Throughput,1.23746295345283,catapult,FF,267,catapult_fpga_area
Throughput,1.23746295345283,catapult,DSP,0,catapult_fpga_area
Throughput,1.23746295345283,catapult,BRAM,3,catapult_fpga_area
Throughput,1.91554000988419,catapult,CLB,170,catapult_fpga_area
Throughput,1.91554000988419,catapult,LUT,972,catapult_fpga_area
Throughput,1.91554000988419,catapult,FF,273,catapult_fpga_area
Throughput,1.91554000988419,catapult,DSP,0,catapult_fpga_area
Throughput,1.91554000988419,catapult,BRAM,3,catapult_fpga_area
Throughput,1.85539083808004,catapult,CLB,185,catapult_fpga_area
Throughput,1.85539083808004,catapult,LUT,1017,catapult_fpga_area
Throughput,1.85539083808004,catapult,FF,278,catapult_fpga_area
Throughput,1.85539083808004,catapult,DSP,0,catapult_fpga_area
Throughput,1.85539083808004,catapult,BRAM,3,catapult_fpga_area
Throughput,1.84472234161675,catapult,CLB,195,catapult_fpga_area
Throughput,1.84472234161675,catapult,LUT,1075,catapult_fpga_area
Throughput,1.84472234161675,catapult,FF,282,catapult_fpga_area
Throughput,1.84472234161675,catapult,DSP,0,catapult_fpga_area
Throughput,1.84472234161675,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37864669283338,catapult,CLB,204,catapult_fpga_area
Throughput,1.37864669283338,catapult,LUT,1135,catapult_fpga_area
Throughput,1.37864669283338,catapult,FF,283,catapult_fpga_area
Throughput,1.37864669283338,catapult,DSP,0,catapult_fpga_area
Throughput,1.37864669283338,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75038464702618,catapult,CLB,184,catapult_fpga_area
Throughput,1.75038464702618,catapult,LUT,1040,catapult_fpga_area
Throughput,1.75038464702618,catapult,FF,276,catapult_fpga_area
Throughput,1.75038464702618,catapult,DSP,0,catapult_fpga_area
Throughput,1.75038464702618,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3640852716985,catapult,CLB,202,catapult_fpga_area
Throughput,1.3640852716985,catapult,LUT,1101,catapult_fpga_area
Throughput,1.3640852716985,catapult,FF,279,catapult_fpga_area
Throughput,1.3640852716985,catapult,DSP,0,catapult_fpga_area
Throughput,1.3640852716985,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75341082240228,catapult,CLB,194,catapult_fpga_area
Throughput,1.75341082240228,catapult,LUT,1081,catapult_fpga_area
Throughput,1.75341082240228,catapult,FF,282,catapult_fpga_area
Throughput,1.75341082240228,catapult,DSP,0,catapult_fpga_area
Throughput,1.75341082240228,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3683110116197,catapult,CLB,212,catapult_fpga_area
Throughput,1.3683110116197,catapult,LUT,1153,catapult_fpga_area
Throughput,1.3683110116197,catapult,FF,283,catapult_fpga_area
Throughput,1.3683110116197,catapult,DSP,0,catapult_fpga_area
Throughput,1.3683110116197,catapult,BRAM,3,catapult_fpga_area
Throughput,1.84964597775986,catapult,CLB,119,catapult_fpga_area
Throughput,1.84964597775986,catapult,LUT,679,catapult_fpga_area
Throughput,1.84964597775986,catapult,FF,244,catapult_fpga_area
Throughput,1.84964597775986,catapult,DSP,0,catapult_fpga_area
Throughput,1.84964597775986,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60398815615146,catapult,CLB,133,catapult_fpga_area
Throughput,1.60398815615146,catapult,LUT,740,catapult_fpga_area
Throughput,1.60398815615146,catapult,FF,246,catapult_fpga_area
Throughput,1.60398815615146,catapult,DSP,0,catapult_fpga_area
Throughput,1.60398815615146,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65400252069984,catapult,CLB,132,catapult_fpga_area
Throughput,1.65400252069984,catapult,LUT,719,catapult_fpga_area
Throughput,1.65400252069984,catapult,FF,251,catapult_fpga_area
Throughput,1.65400252069984,catapult,DSP,0,catapult_fpga_area
Throughput,1.65400252069984,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56686273342338,catapult,CLB,138,catapult_fpga_area
Throughput,1.56686273342338,catapult,LUT,746,catapult_fpga_area
Throughput,1.56686273342338,catapult,FF,255,catapult_fpga_area
Throughput,1.56686273342338,catapult,DSP,0,catapult_fpga_area
Throughput,1.56686273342338,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71398111535607,catapult,CLB,166,catapult_fpga_area
Throughput,1.71398111535607,catapult,LUT,904,catapult_fpga_area
Throughput,1.71398111535607,catapult,FF,252,catapult_fpga_area
Throughput,1.71398111535607,catapult,DSP,0,catapult_fpga_area
Throughput,1.71398111535607,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6790186471811,catapult,CLB,166,catapult_fpga_area
Throughput,1.6790186471811,catapult,LUT,905,catapult_fpga_area
Throughput,1.6790186471811,catapult,FF,254,catapult_fpga_area
Throughput,1.6790186471811,catapult,DSP,0,catapult_fpga_area
Throughput,1.6790186471811,catapult,BRAM,3,catapult_fpga_area
Throughput,1.77776197544911,catapult,CLB,160,catapult_fpga_area
Throughput,1.77776197544911,catapult,LUT,884,catapult_fpga_area
Throughput,1.77776197544911,catapult,FF,259,catapult_fpga_area
Throughput,1.77776197544911,catapult,DSP,0,catapult_fpga_area
Throughput,1.77776197544911,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3300808423136,catapult,CLB,172,catapult_fpga_area
Throughput,1.3300808423136,catapult,LUT,988,catapult_fpga_area
Throughput,1.3300808423136,catapult,FF,263,catapult_fpga_area
Throughput,1.3300808423136,catapult,DSP,0,catapult_fpga_area
Throughput,1.3300808423136,catapult,BRAM,3,catapult_fpga_area
Throughput,1.70623132743091,catapult,CLB,179,catapult_fpga_area
Throughput,1.70623132743091,catapult,LUT,982,catapult_fpga_area
Throughput,1.70623132743091,catapult,FF,268,catapult_fpga_area
Throughput,1.70623132743091,catapult,DSP,0,catapult_fpga_area
Throughput,1.70623132743091,catapult,BRAM,3,catapult_fpga_area
Throughput,1.76910366593662,catapult,CLB,142,catapult_fpga_area
Throughput,1.76910366593662,catapult,LUT,758,catapult_fpga_area
Throughput,1.76910366593662,catapult,FF,178,catapult_fpga_area
Throughput,1.76910366593662,catapult,DSP,0,catapult_fpga_area
Throughput,1.76910366593662,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71716269773128,catapult,CLB,185,catapult_fpga_area
Throughput,1.71716269773128,catapult,LUT,1032,catapult_fpga_area
Throughput,1.71716269773128,catapult,FF,275,catapult_fpga_area
Throughput,1.71716269773128,catapult,DSP,0,catapult_fpga_area
Throughput,1.71716269773128,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42033752901039,catapult,CLB,174,catapult_fpga_area
Throughput,1.42033752901039,catapult,LUT,972,catapult_fpga_area
Throughput,1.42033752901039,catapult,FF,279,catapult_fpga_area
Throughput,1.42033752901039,catapult,DSP,0,catapult_fpga_area
Throughput,1.42033752901039,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44382648670813,catapult,CLB,193,catapult_fpga_area
Throughput,1.44382648670813,catapult,LUT,1061,catapult_fpga_area
Throughput,1.44382648670813,catapult,FF,270,catapult_fpga_area
Throughput,1.44382648670813,catapult,DSP,0,catapult_fpga_area
Throughput,1.44382648670813,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5434575919592,catapult,CLB,157,catapult_fpga_area
Throughput,1.5434575919592,catapult,LUT,881,catapult_fpga_area
Throughput,1.5434575919592,catapult,FF,178,catapult_fpga_area
Throughput,1.5434575919592,catapult,DSP,0,catapult_fpga_area
Throughput,1.5434575919592,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56137044606792,catapult,CLB,215,catapult_fpga_area
Throughput,1.56137044606792,catapult,LUT,1120,catapult_fpga_area
Throughput,1.56137044606792,catapult,FF,275,catapult_fpga_area
Throughput,1.56137044606792,catapult,DSP,0,catapult_fpga_area
Throughput,1.56137044606792,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29930370314548,catapult,CLB,191,catapult_fpga_area
Throughput,1.29930370314548,catapult,LUT,1051,catapult_fpga_area
Throughput,1.29930370314548,catapult,FF,279,catapult_fpga_area
Throughput,1.29930370314548,catapult,DSP,0,catapult_fpga_area
Throughput,1.29930370314548,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65629275305669,catapult,CLB,163,catapult_fpga_area
Throughput,1.65629275305669,catapult,LUT,914,catapult_fpga_area
Throughput,1.65629275305669,catapult,FF,249,catapult_fpga_area
Throughput,1.65629275305669,catapult,DSP,0,catapult_fpga_area
Throughput,1.65629275305669,catapult,BRAM,3,catapult_fpga_area
Throughput,1.45562526383208,catapult,CLB,167,catapult_fpga_area
Throughput,1.45562526383208,catapult,LUT,916,catapult_fpga_area
Throughput,1.45562526383208,catapult,FF,252,catapult_fpga_area
Throughput,1.45562526383208,catapult,DSP,0,catapult_fpga_area
Throughput,1.45562526383208,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75804702072562,catapult,CLB,165,catapult_fpga_area
Throughput,1.75804702072562,catapult,LUT,920,catapult_fpga_area
Throughput,1.75804702072562,catapult,FF,256,catapult_fpga_area
Throughput,1.75804702072562,catapult,DSP,0,catapult_fpga_area
Throughput,1.75804702072562,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3192646946298,catapult,CLB,177,catapult_fpga_area
Throughput,1.3192646946298,catapult,LUT,958,catapult_fpga_area
Throughput,1.3192646946298,catapult,FF,264,catapult_fpga_area
Throughput,1.3192646946298,catapult,DSP,0,catapult_fpga_area
Throughput,1.3192646946298,catapult,BRAM,3,catapult_fpga_area
Throughput,1.77047868432188,catapult,CLB,178,catapult_fpga_area
Throughput,1.77047868432188,catapult,LUT,948,catapult_fpga_area
Throughput,1.77047868432188,catapult,FF,254,catapult_fpga_area
Throughput,1.77047868432188,catapult,DSP,0,catapult_fpga_area
Throughput,1.77047868432188,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51498394874506,catapult,CLB,180,catapult_fpga_area
Throughput,1.51498394874506,catapult,LUT,943,catapult_fpga_area
Throughput,1.51498394874506,catapult,FF,257,catapult_fpga_area
Throughput,1.51498394874506,catapult,DSP,0,catapult_fpga_area
Throughput,1.51498394874506,catapult,BRAM,3,catapult_fpga_area
Throughput,1.89962387447285,catapult,CLB,158,catapult_fpga_area
Throughput,1.89962387447285,catapult,LUT,810,catapult_fpga_area
Throughput,1.89962387447285,catapult,FF,176,catapult_fpga_area
Throughput,1.89962387447285,catapult,DSP,0,catapult_fpga_area
Throughput,1.89962387447285,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37188513480143,catapult,CLB,192,catapult_fpga_area
Throughput,1.37188513480143,catapult,LUT,1036,catapult_fpga_area
Throughput,1.37188513480143,catapult,FF,268,catapult_fpga_area
Throughput,1.37188513480143,catapult,DSP,0,catapult_fpga_area
Throughput,1.37188513480143,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68248482819306,catapult,CLB,205,catapult_fpga_area
Throughput,1.68248482819306,catapult,LUT,1116,catapult_fpga_area
Throughput,1.68248482819306,catapult,FF,273,catapult_fpga_area
Throughput,1.68248482819306,catapult,DSP,0,catapult_fpga_area
Throughput,1.68248482819306,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37813370377567,catapult,CLB,213,catapult_fpga_area
Throughput,1.37813370377567,catapult,LUT,1106,catapult_fpga_area
Throughput,1.37813370377567,catapult,FF,276,catapult_fpga_area
Throughput,1.37813370377567,catapult,DSP,0,catapult_fpga_area
Throughput,1.37813370377567,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47927024640205,catapult,CLB,215,catapult_fpga_area
Throughput,1.47927024640205,catapult,LUT,1192,catapult_fpga_area
Throughput,1.47927024640205,catapult,FF,280,catapult_fpga_area
Throughput,1.47927024640205,catapult,DSP,0,catapult_fpga_area
Throughput,1.47927024640205,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29856301017294,catapult,CLB,215,catapult_fpga_area
Throughput,1.29856301017294,catapult,LUT,1102,catapult_fpga_area
Throughput,1.29856301017294,catapult,FF,288,catapult_fpga_area
Throughput,1.29856301017294,catapult,DSP,0,catapult_fpga_area
Throughput,1.29856301017294,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49628696389908,catapult,CLB,200,catapult_fpga_area
Throughput,1.49628696389908,catapult,LUT,1078,catapult_fpga_area
Throughput,1.49628696389908,catapult,FF,272,catapult_fpga_area
Throughput,1.49628696389908,catapult,DSP,0,catapult_fpga_area
Throughput,1.49628696389908,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35885258487733,catapult,CLB,209,catapult_fpga_area
Throughput,1.35885258487733,catapult,LUT,1210,catapult_fpga_area
Throughput,1.35885258487733,catapult,FF,275,catapult_fpga_area
Throughput,1.35885258487733,catapult,DSP,0,catapult_fpga_area
Throughput,1.35885258487733,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47238107578051,catapult,CLB,192,catapult_fpga_area
Throughput,1.47238107578051,catapult,LUT,1033,catapult_fpga_area
Throughput,1.47238107578051,catapult,FF,280,catapult_fpga_area
Throughput,1.47238107578051,catapult,DSP,0,catapult_fpga_area
Throughput,1.47238107578051,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17356153628594,catapult,CLB,228,catapult_fpga_area
Throughput,1.17356153628594,catapult,LUT,1262,catapult_fpga_area
Throughput,1.17356153628594,catapult,FF,285,catapult_fpga_area
Throughput,1.17356153628594,catapult,DSP,0,catapult_fpga_area
Throughput,1.17356153628594,catapult,BRAM,3,catapult_fpga_area
Throughput,1.76674075199553,catapult,CLB,178,catapult_fpga_area
Throughput,1.76674075199553,catapult,LUT,1021,catapult_fpga_area
Throughput,1.76674075199553,catapult,FF,262,catapult_fpga_area
Throughput,1.76674075199553,catapult,DSP,0,catapult_fpga_area
Throughput,1.76674075199553,catapult,BRAM,3,catapult_fpga_area
Throughput,1.73189562904181,catapult,CLB,204,catapult_fpga_area
Throughput,1.73189562904181,catapult,LUT,1085,catapult_fpga_area
Throughput,1.73189562904181,catapult,FF,266,catapult_fpga_area
Throughput,1.73189562904181,catapult,DSP,0,catapult_fpga_area
Throughput,1.73189562904181,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50164805874447,catapult,CLB,187,catapult_fpga_area
Throughput,1.50164805874447,catapult,LUT,1062,catapult_fpga_area
Throughput,1.50164805874447,catapult,FF,271,catapult_fpga_area
Throughput,1.50164805874447,catapult,DSP,0,catapult_fpga_area
Throughput,1.50164805874447,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29779452797915,catapult,CLB,200,catapult_fpga_area
Throughput,1.29779452797915,catapult,LUT,1098,catapult_fpga_area
Throughput,1.29779452797915,catapult,FF,276,catapult_fpga_area
Throughput,1.29779452797915,catapult,DSP,0,catapult_fpga_area
Throughput,1.29779452797915,catapult,BRAM,3,catapult_fpga_area
Throughput,1.62405946656143,catapult,CLB,196,catapult_fpga_area
Throughput,1.62405946656143,catapult,LUT,1088,catapult_fpga_area
Throughput,1.62405946656143,catapult,FF,269,catapult_fpga_area
Throughput,1.62405946656143,catapult,DSP,0,catapult_fpga_area
Throughput,1.62405946656143,catapult,BRAM,3,catapult_fpga_area
Throughput,1.777089057041,catapult,CLB,175,catapult_fpga_area
Throughput,1.777089057041,catapult,LUT,945,catapult_fpga_area
Throughput,1.777089057041,catapult,FF,189,catapult_fpga_area
Throughput,1.777089057041,catapult,DSP,0,catapult_fpga_area
Throughput,1.777089057041,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74346635981659,catapult,CLB,184,catapult_fpga_area
Throughput,1.74346635981659,catapult,LUT,1065,catapult_fpga_area
Throughput,1.74346635981659,catapult,FF,278,catapult_fpga_area
Throughput,1.74346635981659,catapult,DSP,0,catapult_fpga_area
Throughput,1.74346635981659,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43378425848263,catapult,CLB,200,catapult_fpga_area
Throughput,1.43378425848263,catapult,LUT,1113,catapult_fpga_area
Throughput,1.43378425848263,catapult,FF,283,catapult_fpga_area
Throughput,1.43378425848263,catapult,DSP,0,catapult_fpga_area
Throughput,1.43378425848263,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47303607465347,catapult,CLB,169,catapult_fpga_area
Throughput,1.47303607465347,catapult,LUT,955,catapult_fpga_area
Throughput,1.47303607465347,catapult,FF,286,catapult_fpga_area
Throughput,1.47303607465347,catapult,DSP,0,catapult_fpga_area
Throughput,1.47303607465347,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36995872314367,catapult,CLB,190,catapult_fpga_area
Throughput,1.36995872314367,catapult,LUT,1077,catapult_fpga_area
Throughput,1.36995872314367,catapult,FF,290,catapult_fpga_area
Throughput,1.36995872314367,catapult,DSP,0,catapult_fpga_area
Throughput,1.36995872314367,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51834463993975,catapult,CLB,201,catapult_fpga_area
Throughput,1.51834463993975,catapult,LUT,1107,catapult_fpga_area
Throughput,1.51834463993975,catapult,FF,295,catapult_fpga_area
Throughput,1.51834463993975,catapult,DSP,0,catapult_fpga_area
Throughput,1.51834463993975,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23225552050473,catapult,CLB,204,catapult_fpga_area
Throughput,1.23225552050473,catapult,LUT,1062,catapult_fpga_area
Throughput,1.23225552050473,catapult,FF,300,catapult_fpga_area
Throughput,1.23225552050473,catapult,DSP,0,catapult_fpga_area
Throughput,1.23225552050473,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51301495463981,catapult,CLB,186,catapult_fpga_area
Throughput,1.51301495463981,catapult,LUT,1038,catapult_fpga_area
Throughput,1.51301495463981,catapult,FF,287,catapult_fpga_area
Throughput,1.51301495463981,catapult,DSP,0,catapult_fpga_area
Throughput,1.51301495463981,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25361982725119,catapult,CLB,207,catapult_fpga_area
Throughput,1.25361982725119,catapult,LUT,1143,catapult_fpga_area
Throughput,1.25361982725119,catapult,FF,289,catapult_fpga_area
Throughput,1.25361982725119,catapult,DSP,0,catapult_fpga_area
Throughput,1.25361982725119,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44890368702521,catapult,CLB,205,catapult_fpga_area
Throughput,1.44890368702521,catapult,LUT,1137,catapult_fpga_area
Throughput,1.44890368702521,catapult,FF,294,catapult_fpga_area
Throughput,1.44890368702521,catapult,DSP,0,catapult_fpga_area
Throughput,1.44890368702521,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27741655276369,catapult,CLB,197,catapult_fpga_area
Throughput,1.27741655276369,catapult,LUT,1091,catapult_fpga_area
Throughput,1.27741655276369,catapult,FF,299,catapult_fpga_area
Throughput,1.27741655276369,catapult,DSP,0,catapult_fpga_area
Throughput,1.27741655276369,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81867782122397,catapult,CLB,189,catapult_fpga_area
Throughput,1.81867782122397,catapult,LUT,1036,catapult_fpga_area
Throughput,1.81867782122397,catapult,FF,265,catapult_fpga_area
Throughput,1.81867782122397,catapult,DSP,0,catapult_fpga_area
Throughput,1.81867782122397,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34432091628914,catapult,CLB,190,catapult_fpga_area
Throughput,1.34432091628914,catapult,LUT,1049,catapult_fpga_area
Throughput,1.34432091628914,catapult,FF,263,catapult_fpga_area
Throughput,1.34432091628914,catapult,DSP,0,catapult_fpga_area
Throughput,1.34432091628914,catapult,BRAM,3,catapult_fpga_area
Throughput,1.67250370459571,catapult,CLB,210,catapult_fpga_area
Throughput,1.67250370459571,catapult,LUT,1104,catapult_fpga_area
Throughput,1.67250370459571,catapult,FF,268,catapult_fpga_area
Throughput,1.67250370459571,catapult,DSP,0,catapult_fpga_area
Throughput,1.67250370459571,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54220316059116,catapult,CLB,187,catapult_fpga_area
Throughput,1.54220316059116,catapult,LUT,981,catapult_fpga_area
Throughput,1.54220316059116,catapult,FF,187,catapult_fpga_area
Throughput,1.54220316059116,catapult,DSP,0,catapult_fpga_area
Throughput,1.54220316059116,catapult,BRAM,3,catapult_fpga_area
Throughput,1.77686802135085,catapult,CLB,191,catapult_fpga_area
Throughput,1.77686802135085,catapult,LUT,1047,catapult_fpga_area
Throughput,1.77686802135085,catapult,FF,186,catapult_fpga_area
Throughput,1.77686802135085,catapult,DSP,0,catapult_fpga_area
Throughput,1.77686802135085,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38200764250226,catapult,CLB,167,catapult_fpga_area
Throughput,1.38200764250226,catapult,LUT,1003,catapult_fpga_area
Throughput,1.38200764250226,catapult,FF,182,catapult_fpga_area
Throughput,1.38200764250226,catapult,DSP,0,catapult_fpga_area
Throughput,1.38200764250226,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52752912998051,catapult,CLB,195,catapult_fpga_area
Throughput,1.52752912998051,catapult,LUT,1082,catapult_fpga_area
Throughput,1.52752912998051,catapult,FF,275,catapult_fpga_area
Throughput,1.52752912998051,catapult,DSP,0,catapult_fpga_area
Throughput,1.52752912998051,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16780547163576,catapult,CLB,227,catapult_fpga_area
Throughput,1.16780547163576,catapult,LUT,1253,catapult_fpga_area
Throughput,1.16780547163576,catapult,FF,278,catapult_fpga_area
Throughput,1.16780547163576,catapult,DSP,0,catapult_fpga_area
Throughput,1.16780547163576,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53051932051064,catapult,CLB,205,catapult_fpga_area
Throughput,1.53051932051064,catapult,LUT,1094,catapult_fpga_area
Throughput,1.53051932051064,catapult,FF,289,catapult_fpga_area
Throughput,1.53051932051064,catapult,DSP,0,catapult_fpga_area
Throughput,1.53051932051064,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3815207780725,catapult,CLB,211,catapult_fpga_area
Throughput,1.3815207780725,catapult,LUT,1142,catapult_fpga_area
Throughput,1.3815207780725,catapult,FF,287,catapult_fpga_area
Throughput,1.3815207780725,catapult,DSP,0,catapult_fpga_area
Throughput,1.3815207780725,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61449689047899,catapult,CLB,189,catapult_fpga_area
Throughput,1.61449689047899,catapult,LUT,1040,catapult_fpga_area
Throughput,1.61449689047899,catapult,FF,183,catapult_fpga_area
Throughput,1.61449689047899,catapult,DSP,0,catapult_fpga_area
Throughput,1.61449689047899,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2695027357784,catapult,CLB,215,catapult_fpga_area
Throughput,1.2695027357784,catapult,LUT,1122,catapult_fpga_area
Throughput,1.2695027357784,catapult,FF,297,catapult_fpga_area
Throughput,1.2695027357784,catapult,DSP,0,catapult_fpga_area
Throughput,1.2695027357784,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40985062632614,catapult,CLB,215,catapult_fpga_area
Throughput,1.40985062632614,catapult,LUT,1142,catapult_fpga_area
Throughput,1.40985062632614,catapult,FF,287,catapult_fpga_area
Throughput,1.40985062632614,catapult,DSP,0,catapult_fpga_area
Throughput,1.40985062632614,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46178955200536,catapult,CLB,197,catapult_fpga_area
Throughput,1.46178955200536,catapult,LUT,1124,catapult_fpga_area
Throughput,1.46178955200536,catapult,FF,184,catapult_fpga_area
Throughput,1.46178955200536,catapult,DSP,0,catapult_fpga_area
Throughput,1.46178955200536,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53279256411671,catapult,CLB,206,catapult_fpga_area
Throughput,1.53279256411671,catapult,LUT,1118,catapult_fpga_area
Throughput,1.53279256411671,catapult,FF,291,catapult_fpga_area
Throughput,1.53279256411671,catapult,DSP,0,catapult_fpga_area
Throughput,1.53279256411671,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13084946018901,catapult,CLB,208,catapult_fpga_area
Throughput,1.13084946018901,catapult,LUT,1139,catapult_fpga_area
Throughput,1.13084946018901,catapult,FF,294,catapult_fpga_area
Throughput,1.13084946018901,catapult,DSP,0,catapult_fpga_area
Throughput,1.13084946018901,catapult,BRAM,3,catapult_fpga_area
Throughput,1.9587679349689,catapult,CLB,177,catapult_fpga_area
Throughput,1.9587679349689,catapult,LUT,938,catapult_fpga_area
Throughput,1.9587679349689,catapult,FF,265,catapult_fpga_area
Throughput,1.9587679349689,catapult,DSP,0,catapult_fpga_area
Throughput,1.9587679349689,catapult,BRAM,3,catapult_fpga_area
Throughput,1.92006389972658,catapult,CLB,161,catapult_fpga_area
Throughput,1.92006389972658,catapult,LUT,879,catapult_fpga_area
Throughput,1.92006389972658,catapult,FF,180,catapult_fpga_area
Throughput,1.92006389972658,catapult,DSP,0,catapult_fpga_area
Throughput,1.92006389972658,catapult,BRAM,3,catapult_fpga_area
Throughput,1.78300793438531,catapult,CLB,182,catapult_fpga_area
Throughput,1.78300793438531,catapult,LUT,949,catapult_fpga_area
Throughput,1.78300793438531,catapult,FF,273,catapult_fpga_area
Throughput,1.78300793438531,catapult,DSP,0,catapult_fpga_area
Throughput,1.78300793438531,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35939751502134,catapult,CLB,194,catapult_fpga_area
Throughput,1.35939751502134,catapult,LUT,1032,catapult_fpga_area
Throughput,1.35939751502134,catapult,FF,277,catapult_fpga_area
Throughput,1.35939751502134,catapult,DSP,0,catapult_fpga_area
Throughput,1.35939751502134,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72436388216387,catapult,CLB,189,catapult_fpga_area
Throughput,1.72436388216387,catapult,LUT,1003,catapult_fpga_area
Throughput,1.72436388216387,catapult,FF,273,catapult_fpga_area
Throughput,1.72436388216387,catapult,DSP,0,catapult_fpga_area
Throughput,1.72436388216387,catapult,BRAM,3,catapult_fpga_area
Throughput,1.77524982203121,catapult,CLB,214,catapult_fpga_area
Throughput,1.77524982203121,catapult,LUT,1016,catapult_fpga_area
Throughput,1.77524982203121,catapult,FF,276,catapult_fpga_area
Throughput,1.77524982203121,catapult,DSP,0,catapult_fpga_area
Throughput,1.77524982203121,catapult,BRAM,3,catapult_fpga_area
Throughput,1.70784275550182,catapult,CLB,195,catapult_fpga_area
Throughput,1.70784275550182,catapult,LUT,1077,catapult_fpga_area
Throughput,1.70784275550182,catapult,FF,281,catapult_fpga_area
Throughput,1.70784275550182,catapult,DSP,0,catapult_fpga_area
Throughput,1.70784275550182,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35513841383759,catapult,CLB,211,catapult_fpga_area
Throughput,1.35513841383759,catapult,LUT,1116,catapult_fpga_area
Throughput,1.35513841383759,catapult,FF,285,catapult_fpga_area
Throughput,1.35513841383759,catapult,DSP,0,catapult_fpga_area
Throughput,1.35513841383759,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79804372842348,catapult,CLB,188,catapult_fpga_area
Throughput,1.79804372842348,catapult,LUT,961,catapult_fpga_area
Throughput,1.79804372842348,catapult,FF,289,catapult_fpga_area
Throughput,1.79804372842348,catapult,DSP,0,catapult_fpga_area
Throughput,1.79804372842348,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71982354610417,catapult,CLB,202,catapult_fpga_area
Throughput,1.71982354610417,catapult,LUT,1066,catapult_fpga_area
Throughput,1.71982354610417,catapult,FF,292,catapult_fpga_area
Throughput,1.71982354610417,catapult,DSP,0,catapult_fpga_area
Throughput,1.71982354610417,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74791866584864,catapult,CLB,193,catapult_fpga_area
Throughput,1.74791866584864,catapult,LUT,1059,catapult_fpga_area
Throughput,1.74791866584864,catapult,FF,297,catapult_fpga_area
Throughput,1.74791866584864,catapult,DSP,0,catapult_fpga_area
Throughput,1.74791866584864,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29803373849293,catapult,CLB,202,catapult_fpga_area
Throughput,1.29803373849293,catapult,LUT,1101,catapult_fpga_area
Throughput,1.29803373849293,catapult,FF,301,catapult_fpga_area
Throughput,1.29803373849293,catapult,DSP,0,catapult_fpga_area
Throughput,1.29803373849293,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6027798613916,catapult,CLB,186,catapult_fpga_area
Throughput,1.6027798613916,catapult,LUT,1026,catapult_fpga_area
Throughput,1.6027798613916,catapult,FF,291,catapult_fpga_area
Throughput,1.6027798613916,catapult,DSP,0,catapult_fpga_area
Throughput,1.6027798613916,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49546127503028,catapult,CLB,204,catapult_fpga_area
Throughput,1.49546127503028,catapult,LUT,1068,catapult_fpga_area
Throughput,1.49546127503028,catapult,FF,292,catapult_fpga_area
Throughput,1.49546127503028,catapult,DSP,0,catapult_fpga_area
Throughput,1.49546127503028,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52801462004388,catapult,CLB,213,catapult_fpga_area
Throughput,1.52801462004388,catapult,LUT,1137,catapult_fpga_area
Throughput,1.52801462004388,catapult,FF,297,catapult_fpga_area
Throughput,1.52801462004388,catapult,DSP,0,catapult_fpga_area
Throughput,1.52801462004388,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24928790589364,catapult,CLB,216,catapult_fpga_area
Throughput,1.24928790589364,catapult,LUT,1181,catapult_fpga_area
Throughput,1.24928790589364,catapult,FF,301,catapult_fpga_area
Throughput,1.24928790589364,catapult,DSP,0,catapult_fpga_area
Throughput,1.24928790589364,catapult,BRAM,3,catapult_fpga_area
Throughput,1.86229796394964,catapult,CLB,151,catapult_fpga_area
Throughput,1.86229796394964,catapult,LUT,858,catapult_fpga_area
Throughput,1.86229796394964,catapult,FF,270,catapult_fpga_area
Throughput,1.86229796394964,catapult,DSP,0,catapult_fpga_area
Throughput,1.86229796394964,catapult,BRAM,3,catapult_fpga_area
Throughput,1.45847857349128,catapult,CLB,183,catapult_fpga_area
Throughput,1.45847857349128,catapult,LUT,954,catapult_fpga_area
Throughput,1.45847857349128,catapult,FF,273,catapult_fpga_area
Throughput,1.45847857349128,catapult,DSP,0,catapult_fpga_area
Throughput,1.45847857349128,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54078456750177,catapult,CLB,177,catapult_fpga_area
Throughput,1.54078456750177,catapult,LUT,974,catapult_fpga_area
Throughput,1.54078456750177,catapult,FF,277,catapult_fpga_area
Throughput,1.54078456750177,catapult,DSP,0,catapult_fpga_area
Throughput,1.54078456750177,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3779817803249,catapult,CLB,180,catapult_fpga_area
Throughput,1.3779817803249,catapult,LUT,966,catapult_fpga_area
Throughput,1.3779817803249,catapult,FF,285,catapult_fpga_area
Throughput,1.3779817803249,catapult,DSP,0,catapult_fpga_area
Throughput,1.3779817803249,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50177209106746,catapult,CLB,155,catapult_fpga_area
Throughput,1.50177209106746,catapult,LUT,834,catapult_fpga_area
Throughput,1.50177209106746,catapult,FF,278,catapult_fpga_area
Throughput,1.50177209106746,catapult,DSP,0,catapult_fpga_area
Throughput,1.50177209106746,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48976457250461,catapult,CLB,167,catapult_fpga_area
Throughput,1.48976457250461,catapult,LUT,882,catapult_fpga_area
Throughput,1.48976457250461,catapult,FF,281,catapult_fpga_area
Throughput,1.48976457250461,catapult,DSP,0,catapult_fpga_area
Throughput,1.48976457250461,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75973618035184,catapult,CLB,168,catapult_fpga_area
Throughput,1.75973618035184,catapult,LUT,927,catapult_fpga_area
Throughput,1.75973618035184,catapult,FF,285,catapult_fpga_area
Throughput,1.75973618035184,catapult,DSP,0,catapult_fpga_area
Throughput,1.75973618035184,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3356609451404,catapult,CLB,169,catapult_fpga_area
Throughput,1.3356609451404,catapult,LUT,928,catapult_fpga_area
Throughput,1.3356609451404,catapult,FF,293,catapult_fpga_area
Throughput,1.3356609451404,catapult,DSP,0,catapult_fpga_area
Throughput,1.3356609451404,catapult,BRAM,3,catapult_fpga_area
Throughput,1.66344236089047,catapult,CLB,175,catapult_fpga_area
Throughput,1.66344236089047,catapult,LUT,905,catapult_fpga_area
Throughput,1.66344236089047,catapult,FF,294,catapult_fpga_area
Throughput,1.66344236089047,catapult,DSP,0,catapult_fpga_area
Throughput,1.66344236089047,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56131681460144,catapult,CLB,174,catapult_fpga_area
Throughput,1.56131681460144,catapult,LUT,929,catapult_fpga_area
Throughput,1.56131681460144,catapult,FF,297,catapult_fpga_area
Throughput,1.56131681460144,catapult,DSP,0,catapult_fpga_area
Throughput,1.56131681460144,catapult,BRAM,3,catapult_fpga_area
Throughput,2.0426296814519,catapult,CLB,170,catapult_fpga_area
Throughput,2.0426296814519,catapult,LUT,892,catapult_fpga_area
Throughput,2.0426296814519,catapult,FF,189,catapult_fpga_area
Throughput,2.0426296814519,catapult,DSP,0,catapult_fpga_area
Throughput,2.0426296814519,catapult,BRAM,3,catapult_fpga_area
Throughput,1.66930695383198,catapult,CLB,181,catapult_fpga_area
Throughput,1.66930695383198,catapult,LUT,1009,catapult_fpga_area
Throughput,1.66930695383198,catapult,FF,196,catapult_fpga_area
Throughput,1.66930695383198,catapult,DSP,0,catapult_fpga_area
Throughput,1.66930695383198,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38202865221802,catapult,CLB,167,catapult_fpga_area
Throughput,1.38202865221802,catapult,LUT,935,catapult_fpga_area
Throughput,1.38202865221802,catapult,FF,299,catapult_fpga_area
Throughput,1.38202865221802,catapult,DSP,0,catapult_fpga_area
Throughput,1.38202865221802,catapult,BRAM,3,catapult_fpga_area
Throughput,1.85413174718543,catapult,CLB,193,catapult_fpga_area
Throughput,1.85413174718543,catapult,LUT,1009,catapult_fpga_area
Throughput,1.85413174718543,catapult,FF,313,catapult_fpga_area
Throughput,1.85413174718543,catapult,DSP,0,catapult_fpga_area
Throughput,1.85413174718543,catapult,BRAM,3,catapult_fpga_area
Throughput,1.59278785658538,catapult,CLB,189,catapult_fpga_area
Throughput,1.59278785658538,catapult,LUT,1048,catapult_fpga_area
Throughput,1.59278785658538,catapult,FF,196,catapult_fpga_area
Throughput,1.59278785658538,catapult,DSP,0,catapult_fpga_area
Throughput,1.59278785658538,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44106961951439,catapult,CLB,192,catapult_fpga_area
Throughput,1.44106961951439,catapult,LUT,1094,catapult_fpga_area
Throughput,1.44106961951439,catapult,FF,285,catapult_fpga_area
Throughput,1.44106961951439,catapult,DSP,0,catapult_fpga_area
Throughput,1.44106961951439,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49465436865052,catapult,CLB,190,catapult_fpga_area
Throughput,1.49465436865052,catapult,LUT,1147,catapult_fpga_area
Throughput,1.49465436865052,catapult,FF,287,catapult_fpga_area
Throughput,1.49465436865052,catapult,DSP,0,catapult_fpga_area
Throughput,1.49465436865052,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42429650434909,catapult,CLB,233,catapult_fpga_area
Throughput,1.42429650434909,catapult,LUT,1200,catapult_fpga_area
Throughput,1.42429650434909,catapult,FF,299,catapult_fpga_area
Throughput,1.42429650434909,catapult,DSP,0,catapult_fpga_area
Throughput,1.42429650434909,catapult,BRAM,3,catapult_fpga_area
Throughput,1.78024638609984,catapult,CLB,206,catapult_fpga_area
Throughput,1.78024638609984,catapult,LUT,1092,catapult_fpga_area
Throughput,1.78024638609984,catapult,FF,293,catapult_fpga_area
Throughput,1.78024638609984,catapult,DSP,0,catapult_fpga_area
Throughput,1.78024638609984,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47755883639287,catapult,CLB,205,catapult_fpga_area
Throughput,1.47755883639287,catapult,LUT,1190,catapult_fpga_area
Throughput,1.47755883639287,catapult,FF,295,catapult_fpga_area
Throughput,1.47755883639287,catapult,DSP,0,catapult_fpga_area
Throughput,1.47755883639287,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71834001481209,catapult,CLB,225,catapult_fpga_area
Throughput,1.71834001481209,catapult,LUT,1190,catapult_fpga_area
Throughput,1.71834001481209,catapult,FF,300,catapult_fpga_area
Throughput,1.71834001481209,catapult,DSP,0,catapult_fpga_area
Throughput,1.71834001481209,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34311659460846,catapult,CLB,213,catapult_fpga_area
Throughput,1.34311659460846,catapult,LUT,1172,catapult_fpga_area
Throughput,1.34311659460846,catapult,FF,307,catapult_fpga_area
Throughput,1.34311659460846,catapult,DSP,0,catapult_fpga_area
Throughput,1.34311659460846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55955147299637,catapult,CLB,217,catapult_fpga_area
Throughput,1.55955147299637,catapult,LUT,1184,catapult_fpga_area
Throughput,1.55955147299637,catapult,FF,309,catapult_fpga_area
Throughput,1.55955147299637,catapult,DSP,0,catapult_fpga_area
Throughput,1.55955147299637,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50937700464133,catapult,CLB,213,catapult_fpga_area
Throughput,1.50937700464133,catapult,LUT,1232,catapult_fpga_area
Throughput,1.50937700464133,catapult,FF,313,catapult_fpga_area
Throughput,1.50937700464133,catapult,DSP,0,catapult_fpga_area
Throughput,1.50937700464133,catapult,BRAM,3,catapult_fpga_area
Throughput,1.85111483390872,catapult,CLB,206,catapult_fpga_area
Throughput,1.85111483390872,catapult,LUT,1210,catapult_fpga_area
Throughput,1.85111483390872,catapult,FF,200,catapult_fpga_area
Throughput,1.85111483390872,catapult,DSP,0,catapult_fpga_area
Throughput,1.85111483390872,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4379427066108,catapult,CLB,212,catapult_fpga_area
Throughput,1.4379427066108,catapult,LUT,1220,catapult_fpga_area
Throughput,1.4379427066108,catapult,FF,206,catapult_fpga_area
Throughput,1.4379427066108,catapult,DSP,0,catapult_fpga_area
Throughput,1.4379427066108,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49492249574321,catapult,CLB,234,catapult_fpga_area
Throughput,1.49492249574321,catapult,LUT,1224,catapult_fpga_area
Throughput,1.49492249574321,catapult,FF,311,catapult_fpga_area
Throughput,1.49492249574321,catapult,DSP,0,catapult_fpga_area
Throughput,1.49492249574321,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43716154845534,catapult,CLB,227,catapult_fpga_area
Throughput,1.43716154845534,catapult,LUT,1232,catapult_fpga_area
Throughput,1.43716154845534,catapult,FF,311,catapult_fpga_area
Throughput,1.43716154845534,catapult,DSP,0,catapult_fpga_area
Throughput,1.43716154845534,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41170956616753,catapult,CLB,215,catapult_fpga_area
Throughput,1.41170956616753,catapult,LUT,1274,catapult_fpga_area
Throughput,1.41170956616753,catapult,FF,206,catapult_fpga_area
Throughput,1.41170956616753,catapult,DSP,0,catapult_fpga_area
Throughput,1.41170956616753,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55820034093423,catapult,CLB,138,catapult_fpga_area
Throughput,1.55820034093423,catapult,LUT,841,catapult_fpga_area
Throughput,1.55820034093423,catapult,FF,286,catapult_fpga_area
Throughput,1.55820034093423,catapult,DSP,0,catapult_fpga_area
Throughput,1.55820034093423,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65982541956237,catapult,CLB,156,catapult_fpga_area
Throughput,1.65982541956237,catapult,LUT,834,catapult_fpga_area
Throughput,1.65982541956237,catapult,FF,285,catapult_fpga_area
Throughput,1.65982541956237,catapult,DSP,0,catapult_fpga_area
Throughput,1.65982541956237,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47951755891439,catapult,CLB,163,catapult_fpga_area
Throughput,1.47951755891439,catapult,LUT,919,catapult_fpga_area
Throughput,1.47951755891439,catapult,FF,294,catapult_fpga_area
Throughput,1.47951755891439,catapult,DSP,0,catapult_fpga_area
Throughput,1.47951755891439,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24187503259922,catapult,CLB,162,catapult_fpga_area
Throughput,1.24187503259922,catapult,LUT,864,catapult_fpga_area
Throughput,1.24187503259922,catapult,FF,295,catapult_fpga_area
Throughput,1.24187503259922,catapult,DSP,0,catapult_fpga_area
Throughput,1.24187503259922,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40086629571727,catapult,CLB,189,catapult_fpga_area
Throughput,1.40086629571727,catapult,LUT,1034,catapult_fpga_area
Throughput,1.40086629571727,catapult,FF,295,catapult_fpga_area
Throughput,1.40086629571727,catapult,DSP,0,catapult_fpga_area
Throughput,1.40086629571727,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68603072959608,catapult,CLB,192,catapult_fpga_area
Throughput,1.68603072959608,catapult,LUT,1068,catapult_fpga_area
Throughput,1.68603072959608,catapult,FF,295,catapult_fpga_area
Throughput,1.68603072959608,catapult,DSP,0,catapult_fpga_area
Throughput,1.68603072959608,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4955350800186,catapult,CLB,205,catapult_fpga_area
Throughput,1.4955350800186,catapult,LUT,1089,catapult_fpga_area
Throughput,1.4955350800186,catapult,FF,301,catapult_fpga_area
Throughput,1.4955350800186,catapult,DSP,0,catapult_fpga_area
Throughput,1.4955350800186,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24728870617495,catapult,CLB,201,catapult_fpga_area
Throughput,1.24728870617495,catapult,LUT,1132,catapult_fpga_area
Throughput,1.24728870617495,catapult,FF,303,catapult_fpga_area
Throughput,1.24728870617495,catapult,DSP,0,catapult_fpga_area
Throughput,1.24728870617495,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57998600132403,catapult,CLB,175,catapult_fpga_area
Throughput,1.57998600132403,catapult,LUT,947,catapult_fpga_area
Throughput,1.57998600132403,catapult,FF,198,catapult_fpga_area
Throughput,1.57998600132403,catapult,DSP,0,catapult_fpga_area
Throughput,1.57998600132403,catapult,BRAM,3,catapult_fpga_area
Throughput,1.85369524879371,catapult,CLB,176,catapult_fpga_area
Throughput,1.85369524879371,catapult,LUT,988,catapult_fpga_area
Throughput,1.85369524879371,catapult,FF,194,catapult_fpga_area
Throughput,1.85369524879371,catapult,DSP,0,catapult_fpga_area
Throughput,1.85369524879371,catapult,BRAM,3,catapult_fpga_area
Throughput,1.88310441060715,catapult,CLB,190,catapult_fpga_area
Throughput,1.88310441060715,catapult,LUT,997,catapult_fpga_area
Throughput,1.88310441060715,catapult,FF,197,catapult_fpga_area
Throughput,1.88310441060715,catapult,DSP,0,catapult_fpga_area
Throughput,1.88310441060715,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36905283448699,catapult,CLB,188,catapult_fpga_area
Throughput,1.36905283448699,catapult,LUT,1057,catapult_fpga_area
Throughput,1.36905283448699,catapult,FF,198,catapult_fpga_area
Throughput,1.36905283448699,catapult,DSP,0,catapult_fpga_area
Throughput,1.36905283448699,catapult,BRAM,3,catapult_fpga_area
Throughput,2.0035944484405,catapult,CLB,181,catapult_fpga_area
Throughput,2.0035944484405,catapult,LUT,970,catapult_fpga_area
Throughput,2.0035944484405,catapult,FF,197,catapult_fpga_area
Throughput,2.0035944484405,catapult,DSP,0,catapult_fpga_area
Throughput,2.0035944484405,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82570705069806,catapult,CLB,184,catapult_fpga_area
Throughput,1.82570705069806,catapult,LUT,1036,catapult_fpga_area
Throughput,1.82570705069806,catapult,FF,196,catapult_fpga_area
Throughput,1.82570705069806,catapult,DSP,0,catapult_fpga_area
Throughput,1.82570705069806,catapult,BRAM,3,catapult_fpga_area
Throughput,1.94077906753329,catapult,CLB,191,catapult_fpga_area
Throughput,1.94077906753329,catapult,LUT,1030,catapult_fpga_area
Throughput,1.94077906753329,catapult,FF,198,catapult_fpga_area
Throughput,1.94077906753329,catapult,DSP,0,catapult_fpga_area
Throughput,1.94077906753329,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3917070957578,catapult,CLB,200,catapult_fpga_area
Throughput,1.3917070957578,catapult,LUT,1140,catapult_fpga_area
Throughput,1.3917070957578,catapult,FF,198,catapult_fpga_area
Throughput,1.3917070957578,catapult,DSP,0,catapult_fpga_area
Throughput,1.3917070957578,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55743347422915,catapult,CLB,177,catapult_fpga_area
Throughput,1.55743347422915,catapult,LUT,972,catapult_fpga_area
Throughput,1.55743347422915,catapult,FF,266,catapult_fpga_area
Throughput,1.55743347422915,catapult,DSP,0,catapult_fpga_area
Throughput,1.55743347422915,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57539609396292,catapult,CLB,187,catapult_fpga_area
Throughput,1.57539609396292,catapult,LUT,1004,catapult_fpga_area
Throughput,1.57539609396292,catapult,FF,269,catapult_fpga_area
Throughput,1.57539609396292,catapult,DSP,0,catapult_fpga_area
Throughput,1.57539609396292,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74172333073236,catapult,CLB,190,catapult_fpga_area
Throughput,1.74172333073236,catapult,LUT,964,catapult_fpga_area
Throughput,1.74172333073236,catapult,FF,274,catapult_fpga_area
Throughput,1.74172333073236,catapult,DSP,0,catapult_fpga_area
Throughput,1.74172333073236,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27931715167712,catapult,CLB,216,catapult_fpga_area
Throughput,1.27931715167712,catapult,LUT,1087,catapult_fpga_area
Throughput,1.27931715167712,catapult,FF,278,catapult_fpga_area
Throughput,1.27931715167712,catapult,DSP,0,catapult_fpga_area
Throughput,1.27931715167712,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80506066808905,catapult,CLB,176,catapult_fpga_area
Throughput,1.80506066808905,catapult,LUT,882,catapult_fpga_area
Throughput,1.80506066808905,catapult,FF,274,catapult_fpga_area
Throughput,1.80506066808905,catapult,DSP,0,catapult_fpga_area
Throughput,1.80506066808905,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4575495967689,catapult,CLB,167,catapult_fpga_area
Throughput,1.4575495967689,catapult,LUT,909,catapult_fpga_area
Throughput,1.4575495967689,catapult,FF,277,catapult_fpga_area
Throughput,1.4575495967689,catapult,DSP,0,catapult_fpga_area
Throughput,1.4575495967689,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5098259472648,catapult,CLB,176,catapult_fpga_area
Throughput,1.5098259472648,catapult,LUT,950,catapult_fpga_area
Throughput,1.5098259472648,catapult,FF,282,catapult_fpga_area
Throughput,1.5098259472648,catapult,DSP,0,catapult_fpga_area
Throughput,1.5098259472648,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28689363180686,catapult,CLB,172,catapult_fpga_area
Throughput,1.28689363180686,catapult,LUT,955,catapult_fpga_area
Throughput,1.28689363180686,catapult,FF,286,catapult_fpga_area
Throughput,1.28689363180686,catapult,DSP,0,catapult_fpga_area
Throughput,1.28689363180686,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51973605224245,catapult,CLB,163,catapult_fpga_area
Throughput,1.51973605224245,catapult,LUT,842,catapult_fpga_area
Throughput,1.51973605224245,catapult,FF,290,catapult_fpga_area
Throughput,1.51973605224245,catapult,DSP,0,catapult_fpga_area
Throughput,1.51973605224245,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38774400008882,catapult,CLB,187,catapult_fpga_area
Throughput,1.38774400008882,catapult,LUT,964,catapult_fpga_area
Throughput,1.38774400008882,catapult,FF,293,catapult_fpga_area
Throughput,1.38774400008882,catapult,DSP,0,catapult_fpga_area
Throughput,1.38774400008882,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71147303060798,catapult,CLB,181,catapult_fpga_area
Throughput,1.71147303060798,catapult,LUT,940,catapult_fpga_area
Throughput,1.71147303060798,catapult,FF,186,catapult_fpga_area
Throughput,1.71147303060798,catapult,DSP,0,catapult_fpga_area
Throughput,1.71147303060798,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50666624480012,catapult,CLB,182,catapult_fpga_area
Throughput,1.50666624480012,catapult,LUT,1013,catapult_fpga_area
Throughput,1.50666624480012,catapult,FF,189,catapult_fpga_area
Throughput,1.50666624480012,catapult,DSP,0,catapult_fpga_area
Throughput,1.50666624480012,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60673543494328,catapult,CLB,197,catapult_fpga_area
Throughput,1.60673543494328,catapult,LUT,1066,catapult_fpga_area
Throughput,1.60673543494328,catapult,FF,291,catapult_fpga_area
Throughput,1.60673543494328,catapult,DSP,0,catapult_fpga_area
Throughput,1.60673543494328,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40379642705733,catapult,CLB,195,catapult_fpga_area
Throughput,1.40379642705733,catapult,LUT,1059,catapult_fpga_area
Throughput,1.40379642705733,catapult,FF,294,catapult_fpga_area
Throughput,1.40379642705733,catapult,DSP,0,catapult_fpga_area
Throughput,1.40379642705733,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81492485303646,catapult,CLB,226,catapult_fpga_area
Throughput,1.81492485303646,catapult,LUT,1133,catapult_fpga_area
Throughput,1.81492485303646,catapult,FF,188,catapult_fpga_area
Throughput,1.81492485303646,catapult,DSP,0,catapult_fpga_area
Throughput,1.81492485303646,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35160340712187,catapult,CLB,211,catapult_fpga_area
Throughput,1.35160340712187,catapult,LUT,1110,catapult_fpga_area
Throughput,1.35160340712187,catapult,FF,189,catapult_fpga_area
Throughput,1.35160340712187,catapult,DSP,0,catapult_fpga_area
Throughput,1.35160340712187,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46294435105983,catapult,CLB,204,catapult_fpga_area
Throughput,1.46294435105983,catapult,LUT,1188,catapult_fpga_area
Throughput,1.46294435105983,catapult,FF,271,catapult_fpga_area
Throughput,1.46294435105983,catapult,DSP,0,catapult_fpga_area
Throughput,1.46294435105983,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53716558962598,catapult,CLB,192,catapult_fpga_area
Throughput,1.53716558962598,catapult,LUT,1046,catapult_fpga_area
Throughput,1.53716558962598,catapult,FF,274,catapult_fpga_area
Throughput,1.53716558962598,catapult,DSP,0,catapult_fpga_area
Throughput,1.53716558962598,catapult,BRAM,3,catapult_fpga_area
Throughput,1.58711768318909,catapult,CLB,210,catapult_fpga_area
Throughput,1.58711768318909,catapult,LUT,1182,catapult_fpga_area
Throughput,1.58711768318909,catapult,FF,279,catapult_fpga_area
Throughput,1.58711768318909,catapult,DSP,0,catapult_fpga_area
Throughput,1.58711768318909,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23169546575948,catapult,CLB,213,catapult_fpga_area
Throughput,1.23169546575948,catapult,LUT,1187,catapult_fpga_area
Throughput,1.23169546575948,catapult,FF,287,catapult_fpga_area
Throughput,1.23169546575948,catapult,DSP,0,catapult_fpga_area
Throughput,1.23169546575948,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65872414256402,catapult,CLB,213,catapult_fpga_area
Throughput,1.65872414256402,catapult,LUT,1188,catapult_fpga_area
Throughput,1.65872414256402,catapult,FF,279,catapult_fpga_area
Throughput,1.65872414256402,catapult,DSP,0,catapult_fpga_area
Throughput,1.65872414256402,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36042946037205,catapult,CLB,223,catapult_fpga_area
Throughput,1.36042946037205,catapult,LUT,1245,catapult_fpga_area
Throughput,1.36042946037205,catapult,FF,282,catapult_fpga_area
Throughput,1.36042946037205,catapult,DSP,0,catapult_fpga_area
Throughput,1.36042946037205,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51687753792573,catapult,CLB,222,catapult_fpga_area
Throughput,1.51687753792573,catapult,LUT,1233,catapult_fpga_area
Throughput,1.51687753792573,catapult,FF,287,catapult_fpga_area
Throughput,1.51687753792573,catapult,DSP,0,catapult_fpga_area
Throughput,1.51687753792573,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2816536407935,catapult,CLB,205,catapult_fpga_area
Throughput,1.2816536407935,catapult,LUT,1149,catapult_fpga_area
Throughput,1.2816536407935,catapult,FF,295,catapult_fpga_area
Throughput,1.2816536407935,catapult,DSP,0,catapult_fpga_area
Throughput,1.2816536407935,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33750635315518,catapult,CLB,201,catapult_fpga_area
Throughput,1.33750635315518,catapult,LUT,1058,catapult_fpga_area
Throughput,1.33750635315518,catapult,FF,295,catapult_fpga_area
Throughput,1.33750635315518,catapult,DSP,0,catapult_fpga_area
Throughput,1.33750635315518,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37276650889004,catapult,CLB,184,catapult_fpga_area
Throughput,1.37276650889004,catapult,LUT,1039,catapult_fpga_area
Throughput,1.37276650889004,catapult,FF,298,catapult_fpga_area
Throughput,1.37276650889004,catapult,DSP,0,catapult_fpga_area
Throughput,1.37276650889004,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55171798456661,catapult,CLB,207,catapult_fpga_area
Throughput,1.55171798456661,catapult,LUT,1213,catapult_fpga_area
Throughput,1.55171798456661,catapult,FF,187,catapult_fpga_area
Throughput,1.55171798456661,catapult,DSP,0,catapult_fpga_area
Throughput,1.55171798456661,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3753852798015,catapult,CLB,226,catapult_fpga_area
Throughput,1.3753852798015,catapult,LUT,1171,catapult_fpga_area
Throughput,1.3753852798015,catapult,FF,194,catapult_fpga_area
Throughput,1.3753852798015,catapult,DSP,0,catapult_fpga_area
Throughput,1.3753852798015,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38169830064926,catapult,CLB,224,catapult_fpga_area
Throughput,1.38169830064926,catapult,LUT,1181,catapult_fpga_area
Throughput,1.38169830064926,catapult,FF,296,catapult_fpga_area
Throughput,1.38169830064926,catapult,DSP,0,catapult_fpga_area
Throughput,1.38169830064926,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37517155265119,catapult,CLB,190,catapult_fpga_area
Throughput,1.37517155265119,catapult,LUT,1023,catapult_fpga_area
Throughput,1.37517155265119,catapult,FF,299,catapult_fpga_area
Throughput,1.37517155265119,catapult,DSP,0,catapult_fpga_area
Throughput,1.37517155265119,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81280931058862,catapult,CLB,217,catapult_fpga_area
Throughput,1.81280931058862,catapult,LUT,1147,catapult_fpga_area
Throughput,1.81280931058862,catapult,FF,189,catapult_fpga_area
Throughput,1.81280931058862,catapult,DSP,0,catapult_fpga_area
Throughput,1.81280931058862,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41973056353365,catapult,CLB,227,catapult_fpga_area
Throughput,1.41973056353365,catapult,LUT,1245,catapult_fpga_area
Throughput,1.41973056353365,catapult,FF,194,catapult_fpga_area
Throughput,1.41973056353365,catapult,DSP,0,catapult_fpga_area
Throughput,1.41973056353365,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79299512663925,catapult,CLB,179,catapult_fpga_area
Throughput,1.79299512663925,catapult,LUT,968,catapult_fpga_area
Throughput,1.79299512663925,catapult,FF,287,catapult_fpga_area
Throughput,1.79299512663925,catapult,DSP,0,catapult_fpga_area
Throughput,1.79299512663925,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41622397865467,catapult,CLB,190,catapult_fpga_area
Throughput,1.41622397865467,catapult,LUT,1048,catapult_fpga_area
Throughput,1.41622397865467,catapult,FF,290,catapult_fpga_area
Throughput,1.41622397865467,catapult,DSP,0,catapult_fpga_area
Throughput,1.41622397865467,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50694097010832,catapult,CLB,190,catapult_fpga_area
Throughput,1.50694097010832,catapult,LUT,1074,catapult_fpga_area
Throughput,1.50694097010832,catapult,FF,295,catapult_fpga_area
Throughput,1.50694097010832,catapult,DSP,0,catapult_fpga_area
Throughput,1.50694097010832,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3275011781573,catapult,CLB,208,catapult_fpga_area
Throughput,1.3275011781573,catapult,LUT,1122,catapult_fpga_area
Throughput,1.3275011781573,catapult,FF,299,catapult_fpga_area
Throughput,1.3275011781573,catapult,DSP,0,catapult_fpga_area
Throughput,1.3275011781573,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75468456912843,catapult,CLB,213,catapult_fpga_area
Throughput,1.75468456912843,catapult,LUT,1161,catapult_fpga_area
Throughput,1.75468456912843,catapult,FF,295,catapult_fpga_area
Throughput,1.75468456912843,catapult,DSP,0,catapult_fpga_area
Throughput,1.75468456912843,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72410225995324,catapult,CLB,185,catapult_fpga_area
Throughput,1.72410225995324,catapult,LUT,1045,catapult_fpga_area
Throughput,1.72410225995324,catapult,FF,190,catapult_fpga_area
Throughput,1.72410225995324,catapult,DSP,0,catapult_fpga_area
Throughput,1.72410225995324,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44171367854687,catapult,CLB,234,catapult_fpga_area
Throughput,1.44171367854687,catapult,LUT,1228,catapult_fpga_area
Throughput,1.44171367854687,catapult,FF,303,catapult_fpga_area
Throughput,1.44171367854687,catapult,DSP,0,catapult_fpga_area
Throughput,1.44171367854687,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14966711388717,catapult,CLB,236,catapult_fpga_area
Throughput,1.14966711388717,catapult,LUT,1271,catapult_fpga_area
Throughput,1.14966711388717,catapult,FF,307,catapult_fpga_area
Throughput,1.14966711388717,catapult,DSP,0,catapult_fpga_area
Throughput,1.14966711388717,catapult,BRAM,3,catapult_fpga_area
Throughput,1.85884662284746,catapult,CLB,215,catapult_fpga_area
Throughput,1.85884662284746,catapult,LUT,1197,catapult_fpga_area
Throughput,1.85884662284746,catapult,FF,199,catapult_fpga_area
Throughput,1.85884662284746,catapult,DSP,0,catapult_fpga_area
Throughput,1.85884662284746,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47521781591052,catapult,CLB,238,catapult_fpga_area
Throughput,1.47521781591052,catapult,LUT,1331,catapult_fpga_area
Throughput,1.47521781591052,catapult,FF,199,catapult_fpga_area
Throughput,1.47521781591052,catapult,DSP,0,catapult_fpga_area
Throughput,1.47521781591052,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74833121785256,catapult,CLB,211,catapult_fpga_area
Throughput,1.74833121785256,catapult,LUT,1179,catapult_fpga_area
Throughput,1.74833121785256,catapult,FF,199,catapult_fpga_area
Throughput,1.74833121785256,catapult,DSP,0,catapult_fpga_area
Throughput,1.74833121785256,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4476619535619,catapult,CLB,224,catapult_fpga_area
Throughput,1.4476619535619,catapult,LUT,1212,catapult_fpga_area
Throughput,1.4476619535619,catapult,FF,202,catapult_fpga_area
Throughput,1.4476619535619,catapult,DSP,0,catapult_fpga_area
Throughput,1.4476619535619,catapult,BRAM,3,catapult_fpga_area
Throughput,1.67532530629135,catapult,CLB,211,catapult_fpga_area
Throughput,1.67532530629135,catapult,LUT,1200,catapult_fpga_area
Throughput,1.67532530629135,catapult,FF,200,catapult_fpga_area
Throughput,1.67532530629135,catapult,DSP,0,catapult_fpga_area
Throughput,1.67532530629135,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64009171392864,catapult,CLB,234,catapult_fpga_area
Throughput,1.64009171392864,catapult,LUT,1271,catapult_fpga_area
Throughput,1.64009171392864,catapult,FF,200,catapult_fpga_area
Throughput,1.64009171392864,catapult,DSP,0,catapult_fpga_area
Throughput,1.64009171392864,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79705498628847,catapult,CLB,202,catapult_fpga_area
Throughput,1.79705498628847,catapult,LUT,1137,catapult_fpga_area
Throughput,1.79705498628847,catapult,FF,199,catapult_fpga_area
Throughput,1.79705498628847,catapult,DSP,0,catapult_fpga_area
Throughput,1.79705498628847,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35359209502217,catapult,CLB,240,catapult_fpga_area
Throughput,1.35359209502217,catapult,LUT,1259,catapult_fpga_area
Throughput,1.35359209502217,catapult,FF,202,catapult_fpga_area
Throughput,1.35359209502217,catapult,DSP,0,catapult_fpga_area
Throughput,1.35359209502217,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48769232142485,catapult,CLB,197,catapult_fpga_area
Throughput,1.48769232142485,catapult,LUT,1139,catapult_fpga_area
Throughput,1.48769232142485,catapult,FF,286,catapult_fpga_area
Throughput,1.48769232142485,catapult,DSP,0,catapult_fpga_area
Throughput,1.48769232142485,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53883085786743,catapult,CLB,224,catapult_fpga_area
Throughput,1.53883085786743,catapult,LUT,1190,catapult_fpga_area
Throughput,1.53883085786743,catapult,FF,289,catapult_fpga_area
Throughput,1.53883085786743,catapult,DSP,0,catapult_fpga_area
Throughput,1.53883085786743,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53978575421016,catapult,CLB,211,catapult_fpga_area
Throughput,1.53978575421016,catapult,LUT,1148,catapult_fpga_area
Throughput,1.53978575421016,catapult,FF,295,catapult_fpga_area
Throughput,1.53978575421016,catapult,DSP,0,catapult_fpga_area
Throughput,1.53978575421016,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34817585066526,catapult,CLB,226,catapult_fpga_area
Throughput,1.34817585066526,catapult,LUT,1244,catapult_fpga_area
Throughput,1.34817585066526,catapult,FF,296,catapult_fpga_area
Throughput,1.34817585066526,catapult,DSP,0,catapult_fpga_area
Throughput,1.34817585066526,catapult,BRAM,3,catapult_fpga_area
Throughput,1.62912351525756,catapult,CLB,199,catapult_fpga_area
Throughput,1.62912351525756,catapult,LUT,1145,catapult_fpga_area
Throughput,1.62912351525756,catapult,FF,295,catapult_fpga_area
Throughput,1.62912351525756,catapult,DSP,0,catapult_fpga_area
Throughput,1.62912351525756,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48447902950699,catapult,CLB,211,catapult_fpga_area
Throughput,1.48447902950699,catapult,LUT,1153,catapult_fpga_area
Throughput,1.48447902950699,catapult,FF,297,catapult_fpga_area
Throughput,1.48447902950699,catapult,DSP,0,catapult_fpga_area
Throughput,1.48447902950699,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51219585960774,catapult,CLB,227,catapult_fpga_area
Throughput,1.51219585960774,catapult,LUT,1140,catapult_fpga_area
Throughput,1.51219585960774,catapult,FF,303,catapult_fpga_area
Throughput,1.51219585960774,catapult,DSP,0,catapult_fpga_area
Throughput,1.51219585960774,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18303853984651,catapult,CLB,204,catapult_fpga_area
Throughput,1.18303853984651,catapult,LUT,1091,catapult_fpga_area
Throughput,1.18303853984651,catapult,FF,304,catapult_fpga_area
Throughput,1.18303853984651,catapult,DSP,0,catapult_fpga_area
Throughput,1.18303853984651,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74015334231252,catapult,CLB,175,catapult_fpga_area
Throughput,1.74015334231252,catapult,LUT,1006,catapult_fpga_area
Throughput,1.74015334231252,catapult,FF,194,catapult_fpga_area
Throughput,1.74015334231252,catapult,DSP,0,catapult_fpga_area
Throughput,1.74015334231252,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55225993523972,catapult,CLB,175,catapult_fpga_area
Throughput,1.55225993523972,catapult,LUT,981,catapult_fpga_area
Throughput,1.55225993523972,catapult,FF,194,catapult_fpga_area
Throughput,1.55225993523972,catapult,DSP,0,catapult_fpga_area
Throughput,1.55225993523972,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61328833334409,catapult,CLB,180,catapult_fpga_area
Throughput,1.61328833334409,catapult,LUT,1006,catapult_fpga_area
Throughput,1.61328833334409,catapult,FF,195,catapult_fpga_area
Throughput,1.61328833334409,catapult,DSP,0,catapult_fpga_area
Throughput,1.61328833334409,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41624002435933,catapult,CLB,192,catapult_fpga_area
Throughput,1.41624002435933,catapult,LUT,1038,catapult_fpga_area
Throughput,1.41624002435933,catapult,FF,195,catapult_fpga_area
Throughput,1.41624002435933,catapult,DSP,0,catapult_fpga_area
Throughput,1.41624002435933,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64297496763339,catapult,CLB,206,catapult_fpga_area
Throughput,1.64297496763339,catapult,LUT,1169,catapult_fpga_area
Throughput,1.64297496763339,catapult,FF,195,catapult_fpga_area
Throughput,1.64297496763339,catapult,DSP,0,catapult_fpga_area
Throughput,1.64297496763339,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75682394340216,catapult,CLB,197,catapult_fpga_area
Throughput,1.75682394340216,catapult,LUT,1089,catapult_fpga_area
Throughput,1.75682394340216,catapult,FF,194,catapult_fpga_area
Throughput,1.75682394340216,catapult,DSP,0,catapult_fpga_area
Throughput,1.75682394340216,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71459238138021,catapult,CLB,202,catapult_fpga_area
Throughput,1.71459238138021,catapult,LUT,1082,catapult_fpga_area
Throughput,1.71459238138021,catapult,FF,195,catapult_fpga_area
Throughput,1.71459238138021,catapult,DSP,0,catapult_fpga_area
Throughput,1.71459238138021,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35506312561571,catapult,CLB,199,catapult_fpga_area
Throughput,1.35506312561571,catapult,LUT,1113,catapult_fpga_area
Throughput,1.35506312561571,catapult,FF,195,catapult_fpga_area
Throughput,1.35506312561571,catapult,DSP,0,catapult_fpga_area
Throughput,1.35506312561571,catapult,BRAM,3,catapult_fpga_area
Throughput,0.775876449434192,catapult,CLB,83,catapult_fpga_area
Throughput,0.775876449434192,catapult,LUT,467,catapult_fpga_area
Throughput,0.775876449434192,catapult,FF,166,catapult_fpga_area
Throughput,0.775876449434192,catapult,DSP,0,catapult_fpga_area
Throughput,0.775876449434192,catapult,BRAM,3,catapult_fpga_area
Throughput,0.679532019888543,catapult,CLB,84,catapult_fpga_area
Throughput,0.679532019888543,catapult,LUT,445,catapult_fpga_area
Throughput,0.679532019888543,catapult,FF,174,catapult_fpga_area
Throughput,0.679532019888543,catapult,DSP,0,catapult_fpga_area
Throughput,0.679532019888543,catapult,BRAM,3,catapult_fpga_area
Throughput,0.735768580180013,catapult,CLB,79,catapult_fpga_area
Throughput,0.735768580180013,catapult,LUT,466,catapult_fpga_area
Throughput,0.735768580180013,catapult,FF,175,catapult_fpga_area
Throughput,0.735768580180013,catapult,DSP,0,catapult_fpga_area
Throughput,0.735768580180013,catapult,BRAM,3,catapult_fpga_area
Throughput,0.563980165945524,catapult,CLB,86,catapult_fpga_area
Throughput,0.563980165945524,catapult,LUT,459,catapult_fpga_area
Throughput,0.563980165945524,catapult,FF,180,catapult_fpga_area
Throughput,0.563980165945524,catapult,DSP,0,catapult_fpga_area
Throughput,0.563980165945524,catapult,BRAM,3,catapult_fpga_area
Throughput,0.640425857578255,catapult,CLB,104,catapult_fpga_area
Throughput,0.640425857578255,catapult,LUT,574,catapult_fpga_area
Throughput,0.640425857578255,catapult,FF,152,catapult_fpga_area
Throughput,0.640425857578255,catapult,DSP,0,catapult_fpga_area
Throughput,0.640425857578255,catapult,BRAM,3,catapult_fpga_area
Throughput,0.622589799239693,catapult,CLB,89,catapult_fpga_area
Throughput,0.622589799239693,catapult,LUT,526,catapult_fpga_area
Throughput,0.622589799239693,catapult,FF,176,catapult_fpga_area
Throughput,0.622589799239693,catapult,DSP,0,catapult_fpga_area
Throughput,0.622589799239693,catapult,BRAM,3,catapult_fpga_area
Throughput,0.845680265205331,catapult,CLB,82,catapult_fpga_area
Throughput,0.845680265205331,catapult,LUT,485,catapult_fpga_area
Throughput,0.845680265205331,catapult,FF,179,catapult_fpga_area
Throughput,0.845680265205331,catapult,DSP,0,catapult_fpga_area
Throughput,0.845680265205331,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518597153212787,catapult,CLB,90,catapult_fpga_area
Throughput,0.518597153212787,catapult,LUT,480,catapult_fpga_area
Throughput,0.518597153212787,catapult,FF,183,catapult_fpga_area
Throughput,0.518597153212787,catapult,DSP,0,catapult_fpga_area
Throughput,0.518597153212787,catapult,BRAM,3,catapult_fpga_area
Throughput,0.76619076004591,catapult,CLB,90,catapult_fpga_area
Throughput,0.76619076004591,catapult,LUT,544,catapult_fpga_area
Throughput,0.76619076004591,catapult,FF,173,catapult_fpga_area
Throughput,0.76619076004591,catapult,DSP,0,catapult_fpga_area
Throughput,0.76619076004591,catapult,BRAM,3,catapult_fpga_area
Throughput,0.601615940415957,catapult,CLB,87,catapult_fpga_area
Throughput,0.601615940415957,catapult,LUT,481,catapult_fpga_area
Throughput,0.601615940415957,catapult,FF,180,catapult_fpga_area
Throughput,0.601615940415957,catapult,DSP,0,catapult_fpga_area
Throughput,0.601615940415957,catapult,BRAM,3,catapult_fpga_area
Throughput,0.755535810886364,catapult,CLB,105,catapult_fpga_area
Throughput,0.755535810886364,catapult,LUT,572,catapult_fpga_area
Throughput,0.755535810886364,catapult,FF,180,catapult_fpga_area
Throughput,0.755535810886364,catapult,DSP,0,catapult_fpga_area
Throughput,0.755535810886364,catapult,BRAM,3,catapult_fpga_area
Throughput,0.590042907920264,catapult,CLB,93,catapult_fpga_area
Throughput,0.590042907920264,catapult,LUT,501,catapult_fpga_area
Throughput,0.590042907920264,catapult,FF,187,catapult_fpga_area
Throughput,0.590042907920264,catapult,DSP,0,catapult_fpga_area
Throughput,0.590042907920264,catapult,BRAM,3,catapult_fpga_area
Throughput,0.662404754476366,catapult,CLB,105,catapult_fpga_area
Throughput,0.662404754476366,catapult,LUT,530,catapult_fpga_area
Throughput,0.662404754476366,catapult,FF,173,catapult_fpga_area
Throughput,0.662404754476366,catapult,DSP,0,catapult_fpga_area
Throughput,0.662404754476366,catapult,BRAM,3,catapult_fpga_area
Throughput,0.650817100870142,catapult,CLB,102,catapult_fpga_area
Throughput,0.650817100870142,catapult,LUT,545,catapult_fpga_area
Throughput,0.650817100870142,catapult,FF,180,catapult_fpga_area
Throughput,0.650817100870142,catapult,DSP,0,catapult_fpga_area
Throughput,0.650817100870142,catapult,BRAM,3,catapult_fpga_area
Throughput,0.611368769082348,catapult,CLB,95,catapult_fpga_area
Throughput,0.611368769082348,catapult,LUT,528,catapult_fpga_area
Throughput,0.611368769082348,catapult,FF,181,catapult_fpga_area
Throughput,0.611368769082348,catapult,DSP,0,catapult_fpga_area
Throughput,0.611368769082348,catapult,BRAM,3,catapult_fpga_area
Throughput,0.590294031359961,catapult,CLB,89,catapult_fpga_area
Throughput,0.590294031359961,catapult,LUT,516,catapult_fpga_area
Throughput,0.590294031359961,catapult,FF,188,catapult_fpga_area
Throughput,0.590294031359961,catapult,DSP,0,catapult_fpga_area
Throughput,0.590294031359961,catapult,BRAM,3,catapult_fpga_area
Throughput,0.663854137968805,catapult,CLB,89,catapult_fpga_area
Throughput,0.663854137968805,catapult,LUT,479,catapult_fpga_area
Throughput,0.663854137968805,catapult,FF,145,catapult_fpga_area
Throughput,0.663854137968805,catapult,DSP,0,catapult_fpga_area
Throughput,0.663854137968805,catapult,BRAM,3,catapult_fpga_area
Throughput,0.631897956062871,catapult,CLB,89,catapult_fpga_area
Throughput,0.631897956062871,catapult,LUT,504,catapult_fpga_area
Throughput,0.631897956062871,catapult,FF,164,catapult_fpga_area
Throughput,0.631897956062871,catapult,DSP,0,catapult_fpga_area
Throughput,0.631897956062871,catapult,BRAM,3,catapult_fpga_area
Throughput,0.768692684351723,catapult,CLB,98,catapult_fpga_area
Throughput,0.768692684351723,catapult,LUT,527,catapult_fpga_area
Throughput,0.768692684351723,catapult,FF,169,catapult_fpga_area
Throughput,0.768692684351723,catapult,DSP,0,catapult_fpga_area
Throughput,0.768692684351723,catapult,BRAM,3,catapult_fpga_area
Throughput,0.538696451552604,catapult,CLB,94,catapult_fpga_area
Throughput,0.538696451552604,catapult,LUT,540,catapult_fpga_area
Throughput,0.538696451552604,catapult,FF,173,catapult_fpga_area
Throughput,0.538696451552604,catapult,DSP,0,catapult_fpga_area
Throughput,0.538696451552604,catapult,BRAM,3,catapult_fpga_area
Throughput,0.661708703917779,catapult,CLB,96,catapult_fpga_area
Throughput,0.661708703917779,catapult,LUT,475,catapult_fpga_area
Throughput,0.661708703917779,catapult,FF,164,catapult_fpga_area
Throughput,0.661708703917779,catapult,DSP,0,catapult_fpga_area
Throughput,0.661708703917779,catapult,BRAM,3,catapult_fpga_area
Throughput,0.61084033916299,catapult,CLB,86,catapult_fpga_area
Throughput,0.61084033916299,catapult,LUT,503,catapult_fpga_area
Throughput,0.61084033916299,catapult,FF,165,catapult_fpga_area
Throughput,0.61084033916299,catapult,DSP,0,catapult_fpga_area
Throughput,0.61084033916299,catapult,BRAM,3,catapult_fpga_area
Throughput,0.747952107130676,catapult,CLB,90,catapult_fpga_area
Throughput,0.747952107130676,catapult,LUT,487,catapult_fpga_area
Throughput,0.747952107130676,catapult,FF,172,catapult_fpga_area
Throughput,0.747952107130676,catapult,DSP,0,catapult_fpga_area
Throughput,0.747952107130676,catapult,BRAM,3,catapult_fpga_area
Throughput,0.541025123583664,catapult,CLB,101,catapult_fpga_area
Throughput,0.541025123583664,catapult,LUT,534,catapult_fpga_area
Throughput,0.541025123583664,catapult,FF,175,catapult_fpga_area
Throughput,0.541025123583664,catapult,DSP,0,catapult_fpga_area
Throughput,0.541025123583664,catapult,BRAM,3,catapult_fpga_area
Throughput,0.68392576122647,catapult,CLB,101,catapult_fpga_area
Throughput,0.68392576122647,catapult,LUT,541,catapult_fpga_area
Throughput,0.68392576122647,catapult,FF,168,catapult_fpga_area
Throughput,0.68392576122647,catapult,DSP,0,catapult_fpga_area
Throughput,0.68392576122647,catapult,BRAM,3,catapult_fpga_area
Throughput,0.692441653135203,catapult,CLB,88,catapult_fpga_area
Throughput,0.692441653135203,catapult,LUT,501,catapult_fpga_area
Throughput,0.692441653135203,catapult,FF,170,catapult_fpga_area
Throughput,0.692441653135203,catapult,DSP,0,catapult_fpga_area
Throughput,0.692441653135203,catapult,BRAM,3,catapult_fpga_area
Throughput,0.714843292053516,catapult,CLB,97,catapult_fpga_area
Throughput,0.714843292053516,catapult,LUT,508,catapult_fpga_area
Throughput,0.714843292053516,catapult,FF,177,catapult_fpga_area
Throughput,0.714843292053516,catapult,DSP,0,catapult_fpga_area
Throughput,0.714843292053516,catapult,BRAM,3,catapult_fpga_area
Throughput,0.502754339649771,catapult,CLB,98,catapult_fpga_area
Throughput,0.502754339649771,catapult,LUT,530,catapult_fpga_area
Throughput,0.502754339649771,catapult,FF,180,catapult_fpga_area
Throughput,0.502754339649771,catapult,DSP,0,catapult_fpga_area
Throughput,0.502754339649771,catapult,BRAM,3,catapult_fpga_area
Throughput,0.740427567303015,catapult,CLB,99,catapult_fpga_area
Throughput,0.740427567303015,catapult,LUT,575,catapult_fpga_area
Throughput,0.740427567303015,catapult,FF,169,catapult_fpga_area
Throughput,0.740427567303015,catapult,DSP,0,catapult_fpga_area
Throughput,0.740427567303015,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496815660027057,catapult,CLB,100,catapult_fpga_area
Throughput,0.496815660027057,catapult,LUT,580,catapult_fpga_area
Throughput,0.496815660027057,catapult,FF,173,catapult_fpga_area
Throughput,0.496815660027057,catapult,DSP,0,catapult_fpga_area
Throughput,0.496815660027057,catapult,BRAM,3,catapult_fpga_area
Throughput,0.61177008945914,catapult,CLB,107,catapult_fpga_area
Throughput,0.61177008945914,catapult,LUT,622,catapult_fpga_area
Throughput,0.61177008945914,catapult,FF,178,catapult_fpga_area
Throughput,0.61177008945914,catapult,DSP,0,catapult_fpga_area
Throughput,0.61177008945914,catapult,BRAM,3,catapult_fpga_area
Throughput,0.481257892629439,catapult,CLB,109,catapult_fpga_area
Throughput,0.481257892629439,catapult,LUT,642,catapult_fpga_area
Throughput,0.481257892629439,catapult,FF,180,catapult_fpga_area
Throughput,0.481257892629439,catapult,DSP,0,catapult_fpga_area
Throughput,0.481257892629439,catapult,BRAM,3,catapult_fpga_area
Throughput,0.755481585514094,catapult,CLB,103,catapult_fpga_area
Throughput,0.755481585514094,catapult,LUT,579,catapult_fpga_area
Throughput,0.755481585514094,catapult,FF,154,catapult_fpga_area
Throughput,0.755481585514094,catapult,DSP,0,catapult_fpga_area
Throughput,0.755481585514094,catapult,BRAM,3,catapult_fpga_area
Throughput,0.594105404992743,catapult,CLB,104,catapult_fpga_area
Throughput,0.594105404992743,catapult,LUT,562,catapult_fpga_area
Throughput,0.594105404992743,catapult,FF,177,catapult_fpga_area
Throughput,0.594105404992743,catapult,DSP,0,catapult_fpga_area
Throughput,0.594105404992743,catapult,BRAM,3,catapult_fpga_area
Throughput,0.722871360704134,catapult,CLB,105,catapult_fpga_area
Throughput,0.722871360704134,catapult,LUT,527,catapult_fpga_area
Throughput,0.722871360704134,catapult,FF,181,catapult_fpga_area
Throughput,0.722871360704134,catapult,DSP,0,catapult_fpga_area
Throughput,0.722871360704134,catapult,BRAM,3,catapult_fpga_area
Throughput,0.636256166912898,catapult,CLB,102,catapult_fpga_area
Throughput,0.636256166912898,catapult,LUT,581,catapult_fpga_area
Throughput,0.636256166912898,catapult,FF,181,catapult_fpga_area
Throughput,0.636256166912898,catapult,DSP,0,catapult_fpga_area
Throughput,0.636256166912898,catapult,BRAM,3,catapult_fpga_area
Throughput,0.679049358060689,catapult,CLB,105,catapult_fpga_area
Throughput,0.679049358060689,catapult,LUT,506,catapult_fpga_area
Throughput,0.679049358060689,catapult,FF,174,catapult_fpga_area
Throughput,0.679049358060689,catapult,DSP,0,catapult_fpga_area
Throughput,0.679049358060689,catapult,BRAM,3,catapult_fpga_area
Throughput,0.552924861934662,catapult,CLB,109,catapult_fpga_area
Throughput,0.552924861934662,catapult,LUT,565,catapult_fpga_area
Throughput,0.552924861934662,catapult,FF,178,catapult_fpga_area
Throughput,0.552924861934662,catapult,DSP,0,catapult_fpga_area
Throughput,0.552924861934662,catapult,BRAM,3,catapult_fpga_area
Throughput,0.528291041874461,catapult,CLB,114,catapult_fpga_area
Throughput,0.528291041874461,catapult,LUT,575,catapult_fpga_area
Throughput,0.528291041874461,catapult,FF,183,catapult_fpga_area
Throughput,0.528291041874461,catapult,DSP,0,catapult_fpga_area
Throughput,0.528291041874461,catapult,BRAM,3,catapult_fpga_area
Throughput,0.570949626256375,catapult,CLB,105,catapult_fpga_area
Throughput,0.570949626256375,catapult,LUT,588,catapult_fpga_area
Throughput,0.570949626256375,catapult,FF,184,catapult_fpga_area
Throughput,0.570949626256375,catapult,DSP,0,catapult_fpga_area
Throughput,0.570949626256375,catapult,BRAM,3,catapult_fpga_area
Throughput,0.60458980395571,catapult,CLB,110,catapult_fpga_area
Throughput,0.60458980395571,catapult,LUT,577,catapult_fpga_area
Throughput,0.60458980395571,catapult,FF,178,catapult_fpga_area
Throughput,0.60458980395571,catapult,DSP,0,catapult_fpga_area
Throughput,0.60458980395571,catapult,BRAM,3,catapult_fpga_area
Throughput,0.61897888291643,catapult,CLB,106,catapult_fpga_area
Throughput,0.61897888291643,catapult,LUT,574,catapult_fpga_area
Throughput,0.61897888291643,catapult,FF,183,catapult_fpga_area
Throughput,0.61897888291643,catapult,DSP,0,catapult_fpga_area
Throughput,0.61897888291643,catapult,BRAM,3,catapult_fpga_area
Throughput,0.569736616459577,catapult,CLB,109,catapult_fpga_area
Throughput,0.569736616459577,catapult,LUT,593,catapult_fpga_area
Throughput,0.569736616459577,catapult,FF,187,catapult_fpga_area
Throughput,0.569736616459577,catapult,DSP,0,catapult_fpga_area
Throughput,0.569736616459577,catapult,BRAM,3,catapult_fpga_area
Throughput,0.621820167120388,catapult,CLB,110,catapult_fpga_area
Throughput,0.621820167120388,catapult,LUT,636,catapult_fpga_area
Throughput,0.621820167120388,catapult,FF,188,catapult_fpga_area
Throughput,0.621820167120388,catapult,DSP,0,catapult_fpga_area
Throughput,0.621820167120388,catapult,BRAM,3,catapult_fpga_area
Throughput,0.623309662110065,catapult,CLB,110,catapult_fpga_area
Throughput,0.623309662110065,catapult,LUT,624,catapult_fpga_area
Throughput,0.623309662110065,catapult,FF,178,catapult_fpga_area
Throughput,0.623309662110065,catapult,DSP,0,catapult_fpga_area
Throughput,0.623309662110065,catapult,BRAM,3,catapult_fpga_area
Throughput,0.578914431236833,catapult,CLB,107,catapult_fpga_area
Throughput,0.578914431236833,catapult,LUT,632,catapult_fpga_area
Throughput,0.578914431236833,catapult,FF,183,catapult_fpga_area
Throughput,0.578914431236833,catapult,DSP,0,catapult_fpga_area
Throughput,0.578914431236833,catapult,BRAM,3,catapult_fpga_area
Throughput,0.562114178880471,catapult,CLB,109,catapult_fpga_area
Throughput,0.562114178880471,catapult,LUT,636,catapult_fpga_area
Throughput,0.562114178880471,catapult,FF,187,catapult_fpga_area
Throughput,0.562114178880471,catapult,DSP,0,catapult_fpga_area
Throughput,0.562114178880471,catapult,BRAM,3,catapult_fpga_area
Throughput,0.573606637776012,catapult,CLB,115,catapult_fpga_area
Throughput,0.573606637776012,catapult,LUT,623,catapult_fpga_area
Throughput,0.573606637776012,catapult,FF,189,catapult_fpga_area
Throughput,0.573606637776012,catapult,DSP,0,catapult_fpga_area
Throughput,0.573606637776012,catapult,BRAM,3,catapult_fpga_area
Throughput,0.839774403004377,catapult,CLB,86,catapult_fpga_area
Throughput,0.839774403004377,catapult,LUT,493,catapult_fpga_area
Throughput,0.839774403004377,catapult,FF,172,catapult_fpga_area
Throughput,0.839774403004377,catapult,DSP,0,catapult_fpga_area
Throughput,0.839774403004377,catapult,BRAM,3,catapult_fpga_area
Throughput,0.692209185615893,catapult,CLB,96,catapult_fpga_area
Throughput,0.692209185615893,catapult,LUT,510,catapult_fpga_area
Throughput,0.692209185615893,catapult,FF,174,catapult_fpga_area
Throughput,0.692209185615893,catapult,DSP,0,catapult_fpga_area
Throughput,0.692209185615893,catapult,BRAM,3,catapult_fpga_area
Throughput,0.748235846931896,catapult,CLB,110,catapult_fpga_area
Throughput,0.748235846931896,catapult,LUT,561,catapult_fpga_area
Throughput,0.748235846931896,catapult,FF,179,catapult_fpga_area
Throughput,0.748235846931896,catapult,DSP,0,catapult_fpga_area
Throughput,0.748235846931896,catapult,BRAM,3,catapult_fpga_area
Throughput,0.541266422699848,catapult,CLB,97,catapult_fpga_area
Throughput,0.541266422699848,catapult,LUT,526,catapult_fpga_area
Throughput,0.541266422699848,catapult,FF,187,catapult_fpga_area
Throughput,0.541266422699848,catapult,DSP,0,catapult_fpga_area
Throughput,0.541266422699848,catapult,BRAM,3,catapult_fpga_area
Throughput,0.794493208672052,catapult,CLB,92,catapult_fpga_area
Throughput,0.794493208672052,catapult,LUT,484,catapult_fpga_area
Throughput,0.794493208672052,catapult,FF,177,catapult_fpga_area
Throughput,0.794493208672052,catapult,DSP,0,catapult_fpga_area
Throughput,0.794493208672052,catapult,BRAM,3,catapult_fpga_area
Throughput,0.627817724424432,catapult,CLB,96,catapult_fpga_area
Throughput,0.627817724424432,catapult,LUT,544,catapult_fpga_area
Throughput,0.627817724424432,catapult,FF,179,catapult_fpga_area
Throughput,0.627817724424432,catapult,DSP,0,catapult_fpga_area
Throughput,0.627817724424432,catapult,BRAM,3,catapult_fpga_area
Throughput,0.774539942637572,catapult,CLB,99,catapult_fpga_area
Throughput,0.774539942637572,catapult,LUT,555,catapult_fpga_area
Throughput,0.774539942637572,catapult,FF,183,catapult_fpga_area
Throughput,0.774539942637572,catapult,DSP,0,catapult_fpga_area
Throughput,0.774539942637572,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517580126579396,catapult,CLB,89,catapult_fpga_area
Throughput,0.517580126579396,catapult,LUT,525,catapult_fpga_area
Throughput,0.517580126579396,catapult,FF,186,catapult_fpga_area
Throughput,0.517580126579396,catapult,DSP,0,catapult_fpga_area
Throughput,0.517580126579396,catapult,BRAM,3,catapult_fpga_area
Throughput,0.799354760837052,catapult,CLB,91,catapult_fpga_area
Throughput,0.799354760837052,catapult,LUT,510,catapult_fpga_area
Throughput,0.799354760837052,catapult,FF,180,catapult_fpga_area
Throughput,0.799354760837052,catapult,DSP,0,catapult_fpga_area
Throughput,0.799354760837052,catapult,BRAM,3,catapult_fpga_area
Throughput,0.67594468339089,catapult,CLB,109,catapult_fpga_area
Throughput,0.67594468339089,catapult,LUT,582,catapult_fpga_area
Throughput,0.67594468339089,catapult,FF,179,catapult_fpga_area
Throughput,0.67594468339089,catapult,DSP,0,catapult_fpga_area
Throughput,0.67594468339089,catapult,BRAM,3,catapult_fpga_area
Throughput,0.736052359820668,catapult,CLB,108,catapult_fpga_area
Throughput,0.736052359820668,catapult,LUT,566,catapult_fpga_area
Throughput,0.736052359820668,catapult,FF,185,catapult_fpga_area
Throughput,0.736052359820668,catapult,DSP,0,catapult_fpga_area
Throughput,0.736052359820668,catapult,BRAM,3,catapult_fpga_area
Throughput,0.461739566879051,catapult,CLB,113,catapult_fpga_area
Throughput,0.461739566879051,catapult,LUT,602,catapult_fpga_area
Throughput,0.461739566879051,catapult,FF,193,catapult_fpga_area
Throughput,0.461739566879051,catapult,DSP,0,catapult_fpga_area
Throughput,0.461739566879051,catapult,BRAM,3,catapult_fpga_area
Throughput,0.658430578042789,catapult,CLB,106,catapult_fpga_area
Throughput,0.658430578042789,catapult,LUT,588,catapult_fpga_area
Throughput,0.658430578042789,catapult,FF,179,catapult_fpga_area
Throughput,0.658430578042789,catapult,DSP,0,catapult_fpga_area
Throughput,0.658430578042789,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532916095558251,catapult,CLB,112,catapult_fpga_area
Throughput,0.532916095558251,catapult,LUT,620,catapult_fpga_area
Throughput,0.532916095558251,catapult,FF,179,catapult_fpga_area
Throughput,0.532916095558251,catapult,DSP,0,catapult_fpga_area
Throughput,0.532916095558251,catapult,BRAM,3,catapult_fpga_area
Throughput,0.679972828285782,catapult,CLB,109,catapult_fpga_area
Throughput,0.679972828285782,catapult,LUT,613,catapult_fpga_area
Throughput,0.679972828285782,catapult,FF,186,catapult_fpga_area
Throughput,0.679972828285782,catapult,DSP,0,catapult_fpga_area
Throughput,0.679972828285782,catapult,BRAM,3,catapult_fpga_area
Throughput,0.460428474738592,catapult,CLB,96,catapult_fpga_area
Throughput,0.460428474738592,catapult,LUT,571,catapult_fpga_area
Throughput,0.460428474738592,catapult,FF,188,catapult_fpga_area
Throughput,0.460428474738592,catapult,DSP,0,catapult_fpga_area
Throughput,0.460428474738592,catapult,BRAM,3,catapult_fpga_area
Throughput,0.827833072427943,catapult,CLB,88,catapult_fpga_area
Throughput,0.827833072427943,catapult,LUT,457,catapult_fpga_area
Throughput,0.827833072427943,catapult,FF,172,catapult_fpga_area
Throughput,0.827833072427943,catapult,DSP,0,catapult_fpga_area
Throughput,0.827833072427943,catapult,BRAM,3,catapult_fpga_area
Throughput,0.658260244504185,catapult,CLB,87,catapult_fpga_area
Throughput,0.658260244504185,catapult,LUT,528,catapult_fpga_area
Throughput,0.658260244504185,catapult,FF,178,catapult_fpga_area
Throughput,0.658260244504185,catapult,DSP,0,catapult_fpga_area
Throughput,0.658260244504185,catapult,BRAM,3,catapult_fpga_area
Throughput,0.718751212892672,catapult,CLB,93,catapult_fpga_area
Throughput,0.718751212892672,catapult,LUT,521,catapult_fpga_area
Throughput,0.718751212892672,catapult,FF,181,catapult_fpga_area
Throughput,0.718751212892672,catapult,DSP,0,catapult_fpga_area
Throughput,0.718751212892672,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532475976015152,catapult,CLB,105,catapult_fpga_area
Throughput,0.532475976015152,catapult,LUT,533,catapult_fpga_area
Throughput,0.532475976015152,catapult,FF,185,catapult_fpga_area
Throughput,0.532475976015152,catapult,DSP,0,catapult_fpga_area
Throughput,0.532475976015152,catapult,BRAM,3,catapult_fpga_area
Throughput,0.574538631115748,catapult,CLB,109,catapult_fpga_area
Throughput,0.574538631115748,catapult,LUT,545,catapult_fpga_area
Throughput,0.574538631115748,catapult,FF,175,catapult_fpga_area
Throughput,0.574538631115748,catapult,DSP,0,catapult_fpga_area
Throughput,0.574538631115748,catapult,BRAM,3,catapult_fpga_area
Throughput,0.619012217444136,catapult,CLB,90,catapult_fpga_area
Throughput,0.619012217444136,catapult,LUT,508,catapult_fpga_area
Throughput,0.619012217444136,catapult,FF,181,catapult_fpga_area
Throughput,0.619012217444136,catapult,DSP,0,catapult_fpga_area
Throughput,0.619012217444136,catapult,BRAM,3,catapult_fpga_area
Throughput,0.806406740270098,catapult,CLB,100,catapult_fpga_area
Throughput,0.806406740270098,catapult,LUT,533,catapult_fpga_area
Throughput,0.806406740270098,catapult,FF,182,catapult_fpga_area
Throughput,0.806406740270098,catapult,DSP,0,catapult_fpga_area
Throughput,0.806406740270098,catapult,BRAM,3,catapult_fpga_area
Throughput,0.581742703346708,catapult,CLB,93,catapult_fpga_area
Throughput,0.581742703346708,catapult,LUT,530,catapult_fpga_area
Throughput,0.581742703346708,catapult,FF,178,catapult_fpga_area
Throughput,0.581742703346708,catapult,DSP,0,catapult_fpga_area
Throughput,0.581742703346708,catapult,BRAM,3,catapult_fpga_area
Throughput,0.59716751504265,catapult,CLB,94,catapult_fpga_area
Throughput,0.59716751504265,catapult,LUT,544,catapult_fpga_area
Throughput,0.59716751504265,catapult,FF,184,catapult_fpga_area
Throughput,0.59716751504265,catapult,DSP,0,catapult_fpga_area
Throughput,0.59716751504265,catapult,BRAM,3,catapult_fpga_area
Throughput,0.636698134410796,catapult,CLB,103,catapult_fpga_area
Throughput,0.636698134410796,catapult,LUT,557,catapult_fpga_area
Throughput,0.636698134410796,catapult,FF,186,catapult_fpga_area
Throughput,0.636698134410796,catapult,DSP,0,catapult_fpga_area
Throughput,0.636698134410796,catapult,BRAM,3,catapult_fpga_area
Throughput,0.554613021537287,catapult,CLB,116,catapult_fpga_area
Throughput,0.554613021537287,catapult,LUT,543,catapult_fpga_area
Throughput,0.554613021537287,catapult,FF,192,catapult_fpga_area
Throughput,0.554613021537287,catapult,DSP,0,catapult_fpga_area
Throughput,0.554613021537287,catapult,BRAM,3,catapult_fpga_area
Throughput,0.66393964523049,catapult,CLB,112,catapult_fpga_area
Throughput,0.66393964523049,catapult,LUT,600,catapult_fpga_area
Throughput,0.66393964523049,catapult,FF,179,catapult_fpga_area
Throughput,0.66393964523049,catapult,DSP,0,catapult_fpga_area
Throughput,0.66393964523049,catapult,BRAM,3,catapult_fpga_area
Throughput,0.554789022056747,catapult,CLB,102,catapult_fpga_area
Throughput,0.554789022056747,catapult,LUT,576,catapult_fpga_area
Throughput,0.554789022056747,catapult,FF,185,catapult_fpga_area
Throughput,0.554789022056747,catapult,DSP,0,catapult_fpga_area
Throughput,0.554789022056747,catapult,BRAM,3,catapult_fpga_area
Throughput,0.52985297639611,catapult,CLB,111,catapult_fpga_area
Throughput,0.52985297639611,catapult,LUT,618,catapult_fpga_area
Throughput,0.52985297639611,catapult,FF,187,catapult_fpga_area
Throughput,0.52985297639611,catapult,DSP,0,catapult_fpga_area
Throughput,0.52985297639611,catapult,BRAM,3,catapult_fpga_area
Throughput,0.513183952327263,catapult,CLB,109,catapult_fpga_area
Throughput,0.513183952327263,catapult,LUT,618,catapult_fpga_area
Throughput,0.513183952327263,catapult,FF,193,catapult_fpga_area
Throughput,0.513183952327263,catapult,DSP,0,catapult_fpga_area
Throughput,0.513183952327263,catapult,BRAM,3,catapult_fpga_area
Throughput,0.730854178512595,catapult,CLB,97,catapult_fpga_area
Throughput,0.730854178512595,catapult,LUT,569,catapult_fpga_area
Throughput,0.730854178512595,catapult,FF,168,catapult_fpga_area
Throughput,0.730854178512595,catapult,DSP,0,catapult_fpga_area
Throughput,0.730854178512595,catapult,BRAM,3,catapult_fpga_area
Throughput,0.62281896583402,catapult,CLB,93,catapult_fpga_area
Throughput,0.62281896583402,catapult,LUT,540,catapult_fpga_area
Throughput,0.62281896583402,catapult,FF,170,catapult_fpga_area
Throughput,0.62281896583402,catapult,DSP,0,catapult_fpga_area
Throughput,0.62281896583402,catapult,BRAM,3,catapult_fpga_area
Throughput,0.67812793290331,catapult,CLB,105,catapult_fpga_area
Throughput,0.67812793290331,catapult,LUT,539,catapult_fpga_area
Throughput,0.67812793290331,catapult,FF,173,catapult_fpga_area
Throughput,0.67812793290331,catapult,DSP,0,catapult_fpga_area
Throughput,0.67812793290331,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509839910268176,catapult,CLB,110,catapult_fpga_area
Throughput,0.509839910268176,catapult,LUT,620,catapult_fpga_area
Throughput,0.509839910268176,catapult,FF,178,catapult_fpga_area
Throughput,0.509839910268176,catapult,DSP,0,catapult_fpga_area
Throughput,0.509839910268176,catapult,BRAM,3,catapult_fpga_area
Throughput,0.80544221193762,catapult,CLB,90,catapult_fpga_area
Throughput,0.80544221193762,catapult,LUT,509,catapult_fpga_area
Throughput,0.80544221193762,catapult,FF,167,catapult_fpga_area
Throughput,0.80544221193762,catapult,DSP,0,catapult_fpga_area
Throughput,0.80544221193762,catapult,BRAM,3,catapult_fpga_area
Throughput,0.576043170979406,catapult,CLB,116,catapult_fpga_area
Throughput,0.576043170979406,catapult,LUT,578,catapult_fpga_area
Throughput,0.576043170979406,catapult,FF,168,catapult_fpga_area
Throughput,0.576043170979406,catapult,DSP,0,catapult_fpga_area
Throughput,0.576043170979406,catapult,BRAM,3,catapult_fpga_area
Throughput,0.707829299886039,catapult,CLB,96,catapult_fpga_area
Throughput,0.707829299886039,catapult,LUT,530,catapult_fpga_area
Throughput,0.707829299886039,catapult,FF,174,catapult_fpga_area
Throughput,0.707829299886039,catapult,DSP,0,catapult_fpga_area
Throughput,0.707829299886039,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518023058242368,catapult,CLB,111,catapult_fpga_area
Throughput,0.518023058242368,catapult,LUT,563,catapult_fpga_area
Throughput,0.518023058242368,catapult,FF,178,catapult_fpga_area
Throughput,0.518023058242368,catapult,DSP,0,catapult_fpga_area
Throughput,0.518023058242368,catapult,BRAM,3,catapult_fpga_area
Throughput,0.754335543536476,catapult,CLB,111,catapult_fpga_area
Throughput,0.754335543536476,catapult,LUT,611,catapult_fpga_area
Throughput,0.754335543536476,catapult,FF,175,catapult_fpga_area
Throughput,0.754335543536476,catapult,DSP,0,catapult_fpga_area
Throughput,0.754335543536476,catapult,BRAM,3,catapult_fpga_area
Throughput,0.675708547983415,catapult,CLB,109,catapult_fpga_area
Throughput,0.675708547983415,catapult,LUT,582,catapult_fpga_area
Throughput,0.675708547983415,catapult,FF,175,catapult_fpga_area
Throughput,0.675708547983415,catapult,DSP,0,catapult_fpga_area
Throughput,0.675708547983415,catapult,BRAM,3,catapult_fpga_area
Throughput,0.752838011092315,catapult,CLB,101,catapult_fpga_area
Throughput,0.752838011092315,catapult,LUT,533,catapult_fpga_area
Throughput,0.752838011092315,catapult,FF,181,catapult_fpga_area
Throughput,0.752838011092315,catapult,DSP,0,catapult_fpga_area
Throughput,0.752838011092315,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480097325329791,catapult,CLB,109,catapult_fpga_area
Throughput,0.480097325329791,catapult,LUT,621,catapult_fpga_area
Throughput,0.480097325329791,catapult,FF,184,catapult_fpga_area
Throughput,0.480097325329791,catapult,DSP,0,catapult_fpga_area
Throughput,0.480097325329791,catapult,BRAM,3,catapult_fpga_area
Throughput,0.648534085978758,catapult,CLB,120,catapult_fpga_area
Throughput,0.648534085978758,catapult,LUT,638,catapult_fpga_area
Throughput,0.648534085978758,catapult,FF,171,catapult_fpga_area
Throughput,0.648534085978758,catapult,DSP,0,catapult_fpga_area
Throughput,0.648534085978758,catapult,BRAM,3,catapult_fpga_area
Throughput,0.550640477471371,catapult,CLB,117,catapult_fpga_area
Throughput,0.550640477471371,catapult,LUT,616,catapult_fpga_area
Throughput,0.550640477471371,catapult,FF,174,catapult_fpga_area
Throughput,0.550640477471371,catapult,DSP,0,catapult_fpga_area
Throughput,0.550640477471371,catapult,BRAM,3,catapult_fpga_area
Throughput,0.510507781670116,catapult,CLB,110,catapult_fpga_area
Throughput,0.510507781670116,catapult,LUT,673,catapult_fpga_area
Throughput,0.510507781670116,catapult,FF,178,catapult_fpga_area
Throughput,0.510507781670116,catapult,DSP,0,catapult_fpga_area
Throughput,0.510507781670116,catapult,BRAM,3,catapult_fpga_area
Throughput,0.514501746218927,catapult,CLB,121,catapult_fpga_area
Throughput,0.514501746218927,catapult,LUT,663,catapult_fpga_area
Throughput,0.514501746218927,catapult,FF,182,catapult_fpga_area
Throughput,0.514501746218927,catapult,DSP,0,catapult_fpga_area
Throughput,0.514501746218927,catapult,BRAM,3,catapult_fpga_area
Throughput,0.684870525227206,catapult,CLB,98,catapult_fpga_area
Throughput,0.684870525227206,catapult,LUT,577,catapult_fpga_area
Throughput,0.684870525227206,catapult,FF,175,catapult_fpga_area
Throughput,0.684870525227206,catapult,DSP,0,catapult_fpga_area
Throughput,0.684870525227206,catapult,BRAM,3,catapult_fpga_area
Throughput,0.602195967816239,catapult,CLB,109,catapult_fpga_area
Throughput,0.602195967816239,catapult,LUT,582,catapult_fpga_area
Throughput,0.602195967816239,catapult,FF,176,catapult_fpga_area
Throughput,0.602195967816239,catapult,DSP,0,catapult_fpga_area
Throughput,0.602195967816239,catapult,BRAM,3,catapult_fpga_area
Throughput,0.762555475910872,catapult,CLB,117,catapult_fpga_area
Throughput,0.762555475910872,catapult,LUT,601,catapult_fpga_area
Throughput,0.762555475910872,catapult,FF,182,catapult_fpga_area
Throughput,0.762555475910872,catapult,DSP,0,catapult_fpga_area
Throughput,0.762555475910872,catapult,BRAM,3,catapult_fpga_area
Throughput,0.470461376767582,catapult,CLB,111,catapult_fpga_area
Throughput,0.470461376767582,catapult,LUT,612,catapult_fpga_area
Throughput,0.470461376767582,catapult,FF,185,catapult_fpga_area
Throughput,0.470461376767582,catapult,DSP,0,catapult_fpga_area
Throughput,0.470461376767582,catapult,BRAM,3,catapult_fpga_area
Throughput,0.876086347070367,catapult,CLB,107,catapult_fpga_area
Throughput,0.876086347070367,catapult,LUT,569,catapult_fpga_area
Throughput,0.876086347070367,catapult,FF,177,catapult_fpga_area
Throughput,0.876086347070367,catapult,DSP,0,catapult_fpga_area
Throughput,0.876086347070367,catapult,BRAM,3,catapult_fpga_area
Throughput,0.577173925590737,catapult,CLB,105,catapult_fpga_area
Throughput,0.577173925590737,catapult,LUT,630,catapult_fpga_area
Throughput,0.577173925590737,catapult,FF,178,catapult_fpga_area
Throughput,0.577173925590737,catapult,DSP,0,catapult_fpga_area
Throughput,0.577173925590737,catapult,BRAM,3,catapult_fpga_area
Throughput,0.731978148988296,catapult,CLB,108,catapult_fpga_area
Throughput,0.731978148988296,catapult,LUT,653,catapult_fpga_area
Throughput,0.731978148988296,catapult,FF,183,catapult_fpga_area
Throughput,0.731978148988296,catapult,DSP,0,catapult_fpga_area
Throughput,0.731978148988296,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509445112383592,catapult,CLB,122,catapult_fpga_area
Throughput,0.509445112383592,catapult,LUT,686,catapult_fpga_area
Throughput,0.509445112383592,catapult,FF,188,catapult_fpga_area
Throughput,0.509445112383592,catapult,DSP,0,catapult_fpga_area
Throughput,0.509445112383592,catapult,BRAM,3,catapult_fpga_area
Throughput,0.658807966042402,catapult,CLB,114,catapult_fpga_area
Throughput,0.658807966042402,catapult,LUT,625,catapult_fpga_area
Throughput,0.658807966042402,catapult,FF,182,catapult_fpga_area
Throughput,0.658807966042402,catapult,DSP,0,catapult_fpga_area
Throughput,0.658807966042402,catapult,BRAM,3,catapult_fpga_area
Throughput,0.618848261500521,catapult,CLB,110,catapult_fpga_area
Throughput,0.618848261500521,catapult,LUT,624,catapult_fpga_area
Throughput,0.618848261500521,catapult,FF,183,catapult_fpga_area
Throughput,0.618848261500521,catapult,DSP,0,catapult_fpga_area
Throughput,0.618848261500521,catapult,BRAM,3,catapult_fpga_area
Throughput,0.65922402739735,catapult,CLB,109,catapult_fpga_area
Throughput,0.65922402739735,catapult,LUT,609,catapult_fpga_area
Throughput,0.65922402739735,catapult,FF,188,catapult_fpga_area
Throughput,0.65922402739735,catapult,DSP,0,catapult_fpga_area
Throughput,0.65922402739735,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483567879874002,catapult,CLB,121,catapult_fpga_area
Throughput,0.483567879874002,catapult,LUT,700,catapult_fpga_area
Throughput,0.483567879874002,catapult,FF,192,catapult_fpga_area
Throughput,0.483567879874002,catapult,DSP,0,catapult_fpga_area
Throughput,0.483567879874002,catapult,BRAM,3,catapult_fpga_area
Throughput,0.626087043629502,catapult,CLB,114,catapult_fpga_area
Throughput,0.626087043629502,catapult,LUT,645,catapult_fpga_area
Throughput,0.626087043629502,catapult,FF,180,catapult_fpga_area
Throughput,0.626087043629502,catapult,DSP,0,catapult_fpga_area
Throughput,0.626087043629502,catapult,BRAM,3,catapult_fpga_area
Throughput,0.534379006172612,catapult,CLB,116,catapult_fpga_area
Throughput,0.534379006172612,catapult,LUT,689,catapult_fpga_area
Throughput,0.534379006172612,catapult,FF,182,catapult_fpga_area
Throughput,0.534379006172612,catapult,DSP,0,catapult_fpga_area
Throughput,0.534379006172612,catapult,BRAM,3,catapult_fpga_area
Throughput,0.648735614287753,catapult,CLB,130,catapult_fpga_area
Throughput,0.648735614287753,catapult,LUT,696,catapult_fpga_area
Throughput,0.648735614287753,catapult,FF,187,catapult_fpga_area
Throughput,0.648735614287753,catapult,DSP,0,catapult_fpga_area
Throughput,0.648735614287753,catapult,BRAM,3,catapult_fpga_area
Throughput,0.493340641352701,catapult,CLB,124,catapult_fpga_area
Throughput,0.493340641352701,catapult,LUT,697,catapult_fpga_area
Throughput,0.493340641352701,catapult,FF,192,catapult_fpga_area
Throughput,0.493340641352701,catapult,DSP,0,catapult_fpga_area
Throughput,0.493340641352701,catapult,BRAM,3,catapult_fpga_area
Throughput,0.699350093957685,catapult,CLB,103,catapult_fpga_area
Throughput,0.699350093957685,catapult,LUT,552,catapult_fpga_area
Throughput,0.699350093957685,catapult,FF,182,catapult_fpga_area
Throughput,0.699350093957685,catapult,DSP,0,catapult_fpga_area
Throughput,0.699350093957685,catapult,BRAM,3,catapult_fpga_area
Throughput,0.742670032447254,catapult,CLB,105,catapult_fpga_area
Throughput,0.742670032447254,catapult,LUT,585,catapult_fpga_area
Throughput,0.742670032447254,catapult,FF,179,catapult_fpga_area
Throughput,0.742670032447254,catapult,DSP,0,catapult_fpga_area
Throughput,0.742670032447254,catapult,BRAM,3,catapult_fpga_area
Throughput,0.638477053453937,catapult,CLB,119,catapult_fpga_area
Throughput,0.638477053453937,catapult,LUT,603,catapult_fpga_area
Throughput,0.638477053453937,catapult,FF,184,catapult_fpga_area
Throughput,0.638477053453937,catapult,DSP,0,catapult_fpga_area
Throughput,0.638477053453937,catapult,BRAM,3,catapult_fpga_area
Throughput,0.538010726857872,catapult,CLB,114,catapult_fpga_area
Throughput,0.538010726857872,catapult,LUT,623,catapult_fpga_area
Throughput,0.538010726857872,catapult,FF,192,catapult_fpga_area
Throughput,0.538010726857872,catapult,DSP,0,catapult_fpga_area
Throughput,0.538010726857872,catapult,BRAM,3,catapult_fpga_area
Throughput,0.72303704480299,catapult,CLB,99,catapult_fpga_area
Throughput,0.72303704480299,catapult,LUT,556,catapult_fpga_area
Throughput,0.72303704480299,catapult,FF,180,catapult_fpga_area
Throughput,0.72303704480299,catapult,DSP,0,catapult_fpga_area
Throughput,0.72303704480299,catapult,BRAM,3,catapult_fpga_area
Throughput,0.626551105580753,catapult,CLB,106,catapult_fpga_area
Throughput,0.626551105580753,catapult,LUT,608,catapult_fpga_area
Throughput,0.626551105580753,catapult,FF,180,catapult_fpga_area
Throughput,0.626551105580753,catapult,DSP,0,catapult_fpga_area
Throughput,0.626551105580753,catapult,BRAM,3,catapult_fpga_area
Throughput,0.662774413461213,catapult,CLB,118,catapult_fpga_area
Throughput,0.662774413461213,catapult,LUT,615,catapult_fpga_area
Throughput,0.662774413461213,catapult,FF,184,catapult_fpga_area
Throughput,0.662774413461213,catapult,DSP,0,catapult_fpga_area
Throughput,0.662774413461213,catapult,BRAM,3,catapult_fpga_area
Throughput,0.607716172238917,catapult,CLB,112,catapult_fpga_area
Throughput,0.607716172238917,catapult,LUT,555,catapult_fpga_area
Throughput,0.607716172238917,catapult,FF,190,catapult_fpga_area
Throughput,0.607716172238917,catapult,DSP,0,catapult_fpga_area
Throughput,0.607716172238917,catapult,BRAM,3,catapult_fpga_area
Throughput,0.744359430326841,catapult,CLB,110,catapult_fpga_area
Throughput,0.744359430326841,catapult,LUT,602,catapult_fpga_area
Throughput,0.744359430326841,catapult,FF,187,catapult_fpga_area
Throughput,0.744359430326841,catapult,DSP,0,catapult_fpga_area
Throughput,0.744359430326841,catapult,BRAM,3,catapult_fpga_area
Throughput,0.632233542012551,catapult,CLB,112,catapult_fpga_area
Throughput,0.632233542012551,catapult,LUT,603,catapult_fpga_area
Throughput,0.632233542012551,catapult,FF,185,catapult_fpga_area
Throughput,0.632233542012551,catapult,DSP,0,catapult_fpga_area
Throughput,0.632233542012551,catapult,BRAM,3,catapult_fpga_area
Throughput,0.711008978621382,catapult,CLB,122,catapult_fpga_area
Throughput,0.711008978621382,catapult,LUT,629,catapult_fpga_area
Throughput,0.711008978621382,catapult,FF,190,catapult_fpga_area
Throughput,0.711008978621382,catapult,DSP,0,catapult_fpga_area
Throughput,0.711008978621382,catapult,BRAM,3,catapult_fpga_area
Throughput,0.626108995558383,catapult,CLB,118,catapult_fpga_area
Throughput,0.626108995558383,catapult,LUT,626,catapult_fpga_area
Throughput,0.626108995558383,catapult,FF,184,catapult_fpga_area
Throughput,0.626108995558383,catapult,DSP,0,catapult_fpga_area
Throughput,0.626108995558383,catapult,BRAM,3,catapult_fpga_area
Throughput,0.631731094815257,catapult,CLB,118,catapult_fpga_area
Throughput,0.631731094815257,catapult,LUT,670,catapult_fpga_area
Throughput,0.631731094815257,catapult,FF,183,catapult_fpga_area
Throughput,0.631731094815257,catapult,DSP,0,catapult_fpga_area
Throughput,0.631731094815257,catapult,BRAM,3,catapult_fpga_area
Throughput,0.650770935789083,catapult,CLB,118,catapult_fpga_area
Throughput,0.650770935789083,catapult,LUT,661,catapult_fpga_area
Throughput,0.650770935789083,catapult,FF,188,catapult_fpga_area
Throughput,0.650770935789083,catapult,DSP,0,catapult_fpga_area
Throughput,0.650770935789083,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483378545339941,catapult,CLB,114,catapult_fpga_area
Throughput,0.483378545339941,catapult,LUT,652,catapult_fpga_area
Throughput,0.483378545339941,catapult,FF,193,catapult_fpga_area
Throughput,0.483378545339941,catapult,DSP,0,catapult_fpga_area
Throughput,0.483378545339941,catapult,BRAM,3,catapult_fpga_area
Throughput,0.804162990971662,catapult,CLB,78,catapult_fpga_area
Throughput,0.804162990971662,catapult,LUT,470,catapult_fpga_area
Throughput,0.804162990971662,catapult,FF,177,catapult_fpga_area
Throughput,0.804162990971662,catapult,DSP,0,catapult_fpga_area
Throughput,0.804162990971662,catapult,BRAM,3,catapult_fpga_area
Throughput,0.593011829992996,catapult,CLB,92,catapult_fpga_area
Throughput,0.593011829992996,catapult,LUT,492,catapult_fpga_area
Throughput,0.593011829992996,catapult,FF,183,catapult_fpga_area
Throughput,0.593011829992996,catapult,DSP,0,catapult_fpga_area
Throughput,0.593011829992996,catapult,BRAM,3,catapult_fpga_area
Throughput,0.733079785471532,catapult,CLB,90,catapult_fpga_area
Throughput,0.733079785471532,catapult,LUT,524,catapult_fpga_area
Throughput,0.733079785471532,catapult,FF,187,catapult_fpga_area
Throughput,0.733079785471532,catapult,DSP,0,catapult_fpga_area
Throughput,0.733079785471532,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496011816985528,catapult,CLB,90,catapult_fpga_area
Throughput,0.496011816985528,catapult,LUT,482,catapult_fpga_area
Throughput,0.496011816985528,catapult,FF,191,catapult_fpga_area
Throughput,0.496011816985528,catapult,DSP,0,catapult_fpga_area
Throughput,0.496011816985528,catapult,BRAM,3,catapult_fpga_area
Throughput,0.645622806496515,catapult,CLB,88,catapult_fpga_area
Throughput,0.645622806496515,catapult,LUT,530,catapult_fpga_area
Throughput,0.645622806496515,catapult,FF,180,catapult_fpga_area
Throughput,0.645622806496515,catapult,DSP,0,catapult_fpga_area
Throughput,0.645622806496515,catapult,BRAM,3,catapult_fpga_area
Throughput,0.627586834483386,catapult,CLB,94,catapult_fpga_area
Throughput,0.627586834483386,catapult,LUT,493,catapult_fpga_area
Throughput,0.627586834483386,catapult,FF,185,catapult_fpga_area
Throughput,0.627586834483386,catapult,DSP,0,catapult_fpga_area
Throughput,0.627586834483386,catapult,BRAM,3,catapult_fpga_area
Throughput,0.828238287468258,catapult,CLB,92,catapult_fpga_area
Throughput,0.828238287468258,catapult,LUT,491,catapult_fpga_area
Throughput,0.828238287468258,catapult,FF,190,catapult_fpga_area
Throughput,0.828238287468258,catapult,DSP,0,catapult_fpga_area
Throughput,0.828238287468258,catapult,BRAM,3,catapult_fpga_area
Throughput,0.50366948402587,catapult,CLB,101,catapult_fpga_area
Throughput,0.50366948402587,catapult,LUT,510,catapult_fpga_area
Throughput,0.50366948402587,catapult,FF,194,catapult_fpga_area
Throughput,0.50366948402587,catapult,DSP,0,catapult_fpga_area
Throughput,0.50366948402587,catapult,BRAM,3,catapult_fpga_area
Throughput,0.720654758087008,catapult,CLB,97,catapult_fpga_area
Throughput,0.720654758087008,catapult,LUT,542,catapult_fpga_area
Throughput,0.720654758087008,catapult,FF,183,catapult_fpga_area
Throughput,0.720654758087008,catapult,DSP,0,catapult_fpga_area
Throughput,0.720654758087008,catapult,BRAM,3,catapult_fpga_area
Throughput,0.582455621250078,catapult,CLB,86,catapult_fpga_area
Throughput,0.582455621250078,catapult,LUT,505,catapult_fpga_area
Throughput,0.582455621250078,catapult,FF,189,catapult_fpga_area
Throughput,0.582455621250078,catapult,DSP,0,catapult_fpga_area
Throughput,0.582455621250078,catapult,BRAM,3,catapult_fpga_area
Throughput,0.804036262035418,catapult,CLB,92,catapult_fpga_area
Throughput,0.804036262035418,catapult,LUT,566,catapult_fpga_area
Throughput,0.804036262035418,catapult,FF,191,catapult_fpga_area
Throughput,0.804036262035418,catapult,DSP,0,catapult_fpga_area
Throughput,0.804036262035418,catapult,BRAM,3,catapult_fpga_area
Throughput,0.601177586656743,catapult,CLB,96,catapult_fpga_area
Throughput,0.601177586656743,catapult,LUT,541,catapult_fpga_area
Throughput,0.601177586656743,catapult,FF,197,catapult_fpga_area
Throughput,0.601177586656743,catapult,DSP,0,catapult_fpga_area
Throughput,0.601177586656743,catapult,BRAM,3,catapult_fpga_area
Throughput,0.632599897012737,catapult,CLB,99,catapult_fpga_area
Throughput,0.632599897012737,catapult,LUT,538,catapult_fpga_area
Throughput,0.632599897012737,catapult,FF,185,catapult_fpga_area
Throughput,0.632599897012737,catapult,DSP,0,catapult_fpga_area
Throughput,0.632599897012737,catapult,BRAM,3,catapult_fpga_area
Throughput,0.695877759329285,catapult,CLB,88,catapult_fpga_area
Throughput,0.695877759329285,catapult,LUT,506,catapult_fpga_area
Throughput,0.695877759329285,catapult,FF,190,catapult_fpga_area
Throughput,0.695877759329285,catapult,DSP,0,catapult_fpga_area
Throughput,0.695877759329285,catapult,BRAM,3,catapult_fpga_area
Throughput,0.650071215301636,catapult,CLB,101,catapult_fpga_area
Throughput,0.650071215301636,catapult,LUT,588,catapult_fpga_area
Throughput,0.650071215301636,catapult,FF,193,catapult_fpga_area
Throughput,0.650071215301636,catapult,DSP,0,catapult_fpga_area
Throughput,0.650071215301636,catapult,BRAM,3,catapult_fpga_area
Throughput,0.487696395338403,catapult,CLB,90,catapult_fpga_area
Throughput,0.487696395338403,catapult,LUT,529,catapult_fpga_area
Throughput,0.487696395338403,catapult,FF,198,catapult_fpga_area
Throughput,0.487696395338403,catapult,DSP,0,catapult_fpga_area
Throughput,0.487696395338403,catapult,BRAM,3,catapult_fpga_area
Throughput,0.753055144722138,catapult,CLB,90,catapult_fpga_area
Throughput,0.753055144722138,catapult,LUT,474,catapult_fpga_area
Throughput,0.753055144722138,catapult,FF,174,catapult_fpga_area
Throughput,0.753055144722138,catapult,DSP,0,catapult_fpga_area
Throughput,0.753055144722138,catapult,BRAM,3,catapult_fpga_area
Throughput,0.578508858706153,catapult,CLB,86,catapult_fpga_area
Throughput,0.578508858706153,catapult,LUT,521,catapult_fpga_area
Throughput,0.578508858706153,catapult,FF,175,catapult_fpga_area
Throughput,0.578508858706153,catapult,DSP,0,catapult_fpga_area
Throughput,0.578508858706153,catapult,BRAM,3,catapult_fpga_area
Throughput,0.672636540172881,catapult,CLB,102,catapult_fpga_area
Throughput,0.672636540172881,catapult,LUT,565,catapult_fpga_area
Throughput,0.672636540172881,catapult,FF,181,catapult_fpga_area
Throughput,0.672636540172881,catapult,DSP,0,catapult_fpga_area
Throughput,0.672636540172881,catapult,BRAM,3,catapult_fpga_area
Throughput,0.533461933223369,catapult,CLB,94,catapult_fpga_area
Throughput,0.533461933223369,catapult,LUT,554,catapult_fpga_area
Throughput,0.533461933223369,catapult,FF,184,catapult_fpga_area
Throughput,0.533461933223369,catapult,DSP,0,catapult_fpga_area
Throughput,0.533461933223369,catapult,BRAM,3,catapult_fpga_area
Throughput,0.834390923829287,catapult,CLB,95,catapult_fpga_area
Throughput,0.834390923829287,catapult,LUT,478,catapult_fpga_area
Throughput,0.834390923829287,catapult,FF,176,catapult_fpga_area
Throughput,0.834390923829287,catapult,DSP,0,catapult_fpga_area
Throughput,0.834390923829287,catapult,BRAM,3,catapult_fpga_area
Throughput,0.695036673610083,catapult,CLB,88,catapult_fpga_area
Throughput,0.695036673610083,catapult,LUT,526,catapult_fpga_area
Throughput,0.695036673610083,catapult,FF,176,catapult_fpga_area
Throughput,0.695036673610083,catapult,DSP,0,catapult_fpga_area
Throughput,0.695036673610083,catapult,BRAM,3,catapult_fpga_area
Throughput,0.677850292695756,catapult,CLB,100,catapult_fpga_area
Throughput,0.677850292695756,catapult,LUT,603,catapult_fpga_area
Throughput,0.677850292695756,catapult,FF,184,catapult_fpga_area
Throughput,0.677850292695756,catapult,DSP,0,catapult_fpga_area
Throughput,0.677850292695756,catapult,BRAM,3,catapult_fpga_area
Throughput,0.53398379679567,catapult,CLB,112,catapult_fpga_area
Throughput,0.53398379679567,catapult,LUT,599,catapult_fpga_area
Throughput,0.53398379679567,catapult,FF,187,catapult_fpga_area
Throughput,0.53398379679567,catapult,DSP,0,catapult_fpga_area
Throughput,0.53398379679567,catapult,BRAM,3,catapult_fpga_area
Throughput,0.596669747471463,catapult,CLB,110,catapult_fpga_area
Throughput,0.596669747471463,catapult,LUT,601,catapult_fpga_area
Throughput,0.596669747471463,catapult,FF,181,catapult_fpga_area
Throughput,0.596669747471463,catapult,DSP,0,catapult_fpga_area
Throughput,0.596669747471463,catapult,BRAM,3,catapult_fpga_area
Throughput,0.575935679503313,catapult,CLB,97,catapult_fpga_area
Throughput,0.575935679503313,catapult,LUT,589,catapult_fpga_area
Throughput,0.575935679503313,catapult,FF,181,catapult_fpga_area
Throughput,0.575935679503313,catapult,DSP,0,catapult_fpga_area
Throughput,0.575935679503313,catapult,BRAM,3,catapult_fpga_area
Throughput,0.683479347304562,catapult,CLB,107,catapult_fpga_area
Throughput,0.683479347304562,catapult,LUT,640,catapult_fpga_area
Throughput,0.683479347304562,catapult,FF,188,catapult_fpga_area
Throughput,0.683479347304562,catapult,DSP,0,catapult_fpga_area
Throughput,0.683479347304562,catapult,BRAM,3,catapult_fpga_area
Throughput,0.490432159009876,catapult,CLB,117,catapult_fpga_area
Throughput,0.490432159009876,catapult,LUT,643,catapult_fpga_area
Throughput,0.490432159009876,catapult,FF,191,catapult_fpga_area
Throughput,0.490432159009876,catapult,DSP,0,catapult_fpga_area
Throughput,0.490432159009876,catapult,BRAM,3,catapult_fpga_area
Throughput,0.748750148814092,catapult,CLB,97,catapult_fpga_area
Throughput,0.748750148814092,catapult,LUT,553,catapult_fpga_area
Throughput,0.748750148814092,catapult,FF,180,catapult_fpga_area
Throughput,0.748750148814092,catapult,DSP,0,catapult_fpga_area
Throughput,0.748750148814092,catapult,BRAM,3,catapult_fpga_area
Throughput,0.641723721253184,catapult,CLB,103,catapult_fpga_area
Throughput,0.641723721253184,catapult,LUT,623,catapult_fpga_area
Throughput,0.641723721253184,catapult,FF,183,catapult_fpga_area
Throughput,0.641723721253184,catapult,DSP,0,catapult_fpga_area
Throughput,0.641723721253184,catapult,BRAM,3,catapult_fpga_area
Throughput,0.705809446977124,catapult,CLB,98,catapult_fpga_area
Throughput,0.705809446977124,catapult,LUT,601,catapult_fpga_area
Throughput,0.705809446977124,catapult,FF,189,catapult_fpga_area
Throughput,0.705809446977124,catapult,DSP,0,catapult_fpga_area
Throughput,0.705809446977124,catapult,BRAM,3,catapult_fpga_area
Throughput,0.450977403326229,catapult,CLB,108,catapult_fpga_area
Throughput,0.450977403326229,catapult,LUT,659,catapult_fpga_area
Throughput,0.450977403326229,catapult,FF,190,catapult_fpga_area
Throughput,0.450977403326229,catapult,DSP,0,catapult_fpga_area
Throughput,0.450977403326229,catapult,BRAM,3,catapult_fpga_area
Throughput,0.540348351775423,catapult,CLB,101,catapult_fpga_area
Throughput,0.540348351775423,catapult,LUT,549,catapult_fpga_area
Throughput,0.540348351775423,catapult,FF,179,catapult_fpga_area
Throughput,0.540348351775423,catapult,DSP,0,catapult_fpga_area
Throughput,0.540348351775423,catapult,BRAM,3,catapult_fpga_area
Throughput,0.618943636516684,catapult,CLB,110,catapult_fpga_area
Throughput,0.618943636516684,catapult,LUT,593,catapult_fpga_area
Throughput,0.618943636516684,catapult,FF,182,catapult_fpga_area
Throughput,0.618943636516684,catapult,DSP,0,catapult_fpga_area
Throughput,0.618943636516684,catapult,BRAM,3,catapult_fpga_area
Throughput,0.609844227488973,catapult,CLB,104,catapult_fpga_area
Throughput,0.609844227488973,catapult,LUT,543,catapult_fpga_area
Throughput,0.609844227488973,catapult,FF,187,catapult_fpga_area
Throughput,0.609844227488973,catapult,DSP,0,catapult_fpga_area
Throughput,0.609844227488973,catapult,BRAM,3,catapult_fpga_area
Throughput,0.661732787006744,catapult,CLB,102,catapult_fpga_area
Throughput,0.661732787006744,catapult,LUT,592,catapult_fpga_area
Throughput,0.661732787006744,catapult,FF,191,catapult_fpga_area
Throughput,0.661732787006744,catapult,DSP,0,catapult_fpga_area
Throughput,0.661732787006744,catapult,BRAM,3,catapult_fpga_area
Throughput,0.78419747974614,catapult,CLB,104,catapult_fpga_area
Throughput,0.78419747974614,catapult,LUT,532,catapult_fpga_area
Throughput,0.78419747974614,catapult,FF,182,catapult_fpga_area
Throughput,0.78419747974614,catapult,DSP,0,catapult_fpga_area
Throughput,0.78419747974614,catapult,BRAM,3,catapult_fpga_area
Throughput,0.687934387569851,catapult,CLB,96,catapult_fpga_area
Throughput,0.687934387569851,catapult,LUT,550,catapult_fpga_area
Throughput,0.687934387569851,catapult,FF,186,catapult_fpga_area
Throughput,0.687934387569851,catapult,DSP,0,catapult_fpga_area
Throughput,0.687934387569851,catapult,BRAM,3,catapult_fpga_area
Throughput,0.66682759439278,catapult,CLB,102,catapult_fpga_area
Throughput,0.66682759439278,catapult,LUT,598,catapult_fpga_area
Throughput,0.66682759439278,catapult,FF,190,catapult_fpga_area
Throughput,0.66682759439278,catapult,DSP,0,catapult_fpga_area
Throughput,0.66682759439278,catapult,BRAM,3,catapult_fpga_area
Throughput,0.602356660197356,catapult,CLB,104,catapult_fpga_area
Throughput,0.602356660197356,catapult,LUT,602,catapult_fpga_area
Throughput,0.602356660197356,catapult,FF,194,catapult_fpga_area
Throughput,0.602356660197356,catapult,DSP,0,catapult_fpga_area
Throughput,0.602356660197356,catapult,BRAM,3,catapult_fpga_area
Throughput,0.649273495422297,catapult,CLB,115,catapult_fpga_area
Throughput,0.649273495422297,catapult,LUT,602,catapult_fpga_area
Throughput,0.649273495422297,catapult,FF,185,catapult_fpga_area
Throughput,0.649273495422297,catapult,DSP,0,catapult_fpga_area
Throughput,0.649273495422297,catapult,BRAM,3,catapult_fpga_area
Throughput,0.613496556137082,catapult,CLB,120,catapult_fpga_area
Throughput,0.613496556137082,catapult,LUT,621,catapult_fpga_area
Throughput,0.613496556137082,catapult,FF,189,catapult_fpga_area
Throughput,0.613496556137082,catapult,DSP,0,catapult_fpga_area
Throughput,0.613496556137082,catapult,BRAM,3,catapult_fpga_area
Throughput,0.746954293866758,catapult,CLB,110,catapult_fpga_area
Throughput,0.746954293866758,catapult,LUT,580,catapult_fpga_area
Throughput,0.746954293866758,catapult,FF,194,catapult_fpga_area
Throughput,0.746954293866758,catapult,DSP,0,catapult_fpga_area
Throughput,0.746954293866758,catapult,BRAM,3,catapult_fpga_area
Throughput,0.563028507822437,catapult,CLB,103,catapult_fpga_area
Throughput,0.563028507822437,catapult,LUT,631,catapult_fpga_area
Throughput,0.563028507822437,catapult,FF,197,catapult_fpga_area
Throughput,0.563028507822437,catapult,DSP,0,catapult_fpga_area
Throughput,0.563028507822437,catapult,BRAM,3,catapult_fpga_area
Throughput,0.651870509834444,catapult,CLB,112,catapult_fpga_area
Throughput,0.651870509834444,catapult,LUT,663,catapult_fpga_area
Throughput,0.651870509834444,catapult,FF,185,catapult_fpga_area
Throughput,0.651870509834444,catapult,DSP,0,catapult_fpga_area
Throughput,0.651870509834444,catapult,BRAM,3,catapult_fpga_area
Throughput,0.562276635606505,catapult,CLB,114,catapult_fpga_area
Throughput,0.562276635606505,catapult,LUT,641,catapult_fpga_area
Throughput,0.562276635606505,catapult,FF,188,catapult_fpga_area
Throughput,0.562276635606505,catapult,DSP,0,catapult_fpga_area
Throughput,0.562276635606505,catapult,BRAM,3,catapult_fpga_area
Throughput,0.634812213025204,catapult,CLB,111,catapult_fpga_area
Throughput,0.634812213025204,catapult,LUT,650,catapult_fpga_area
Throughput,0.634812213025204,catapult,FF,193,catapult_fpga_area
Throughput,0.634812213025204,catapult,DSP,0,catapult_fpga_area
Throughput,0.634812213025204,catapult,BRAM,3,catapult_fpga_area
Throughput,0.470036578246519,catapult,CLB,120,catapult_fpga_area
Throughput,0.470036578246519,catapult,LUT,660,catapult_fpga_area
Throughput,0.470036578246519,catapult,FF,197,catapult_fpga_area
Throughput,0.470036578246519,catapult,DSP,0,catapult_fpga_area
Throughput,0.470036578246519,catapult,BRAM,3,catapult_fpga_area
Throughput,0.760776204746178,catapult,CLB,91,catapult_fpga_area
Throughput,0.760776204746178,catapult,LUT,526,catapult_fpga_area
Throughput,0.760776204746178,catapult,FF,184,catapult_fpga_area
Throughput,0.760776204746178,catapult,DSP,0,catapult_fpga_area
Throughput,0.760776204746178,catapult,BRAM,3,catapult_fpga_area
Throughput,0.621038164658333,catapult,CLB,97,catapult_fpga_area
Throughput,0.621038164658333,catapult,LUT,561,catapult_fpga_area
Throughput,0.621038164658333,catapult,FF,182,catapult_fpga_area
Throughput,0.621038164658333,catapult,DSP,0,catapult_fpga_area
Throughput,0.621038164658333,catapult,BRAM,3,catapult_fpga_area
Throughput,0.718928451521576,catapult,CLB,108,catapult_fpga_area
Throughput,0.718928451521576,catapult,LUT,601,catapult_fpga_area
Throughput,0.718928451521576,catapult,FF,191,catapult_fpga_area
Throughput,0.718928451521576,catapult,DSP,0,catapult_fpga_area
Throughput,0.718928451521576,catapult,BRAM,3,catapult_fpga_area
Throughput,0.558624264850467,catapult,CLB,99,catapult_fpga_area
Throughput,0.558624264850467,catapult,LUT,558,catapult_fpga_area
Throughput,0.558624264850467,catapult,FF,197,catapult_fpga_area
Throughput,0.558624264850467,catapult,DSP,0,catapult_fpga_area
Throughput,0.558624264850467,catapult,BRAM,3,catapult_fpga_area
Throughput,0.78098214752909,catapult,CLB,98,catapult_fpga_area
Throughput,0.78098214752909,catapult,LUT,530,catapult_fpga_area
Throughput,0.78098214752909,catapult,FF,185,catapult_fpga_area
Throughput,0.78098214752909,catapult,DSP,0,catapult_fpga_area
Throughput,0.78098214752909,catapult,BRAM,3,catapult_fpga_area
Throughput,0.651362259028532,catapult,CLB,95,catapult_fpga_area
Throughput,0.651362259028532,catapult,LUT,560,catapult_fpga_area
Throughput,0.651362259028532,catapult,FF,189,catapult_fpga_area
Throughput,0.651362259028532,catapult,DSP,0,catapult_fpga_area
Throughput,0.651362259028532,catapult,BRAM,3,catapult_fpga_area
Throughput,0.810962263492993,catapult,CLB,95,catapult_fpga_area
Throughput,0.810962263492993,catapult,LUT,561,catapult_fpga_area
Throughput,0.810962263492993,catapult,FF,192,catapult_fpga_area
Throughput,0.810962263492993,catapult,DSP,0,catapult_fpga_area
Throughput,0.810962263492993,catapult,BRAM,3,catapult_fpga_area
Throughput,0.569092689833671,catapult,CLB,96,catapult_fpga_area
Throughput,0.569092689833671,catapult,LUT,547,catapult_fpga_area
Throughput,0.569092689833671,catapult,FF,199,catapult_fpga_area
Throughput,0.569092689833671,catapult,DSP,0,catapult_fpga_area
Throughput,0.569092689833671,catapult,BRAM,3,catapult_fpga_area
Throughput,0.690238304774723,catapult,CLB,103,catapult_fpga_area
Throughput,0.690238304774723,catapult,LUT,580,catapult_fpga_area
Throughput,0.690238304774723,catapult,FF,190,catapult_fpga_area
Throughput,0.690238304774723,catapult,DSP,0,catapult_fpga_area
Throughput,0.690238304774723,catapult,BRAM,3,catapult_fpga_area
Throughput,0.478765780120113,catapult,CLB,112,catapult_fpga_area
Throughput,0.478765780120113,catapult,LUT,646,catapult_fpga_area
Throughput,0.478765780120113,catapult,FF,191,catapult_fpga_area
Throughput,0.478765780120113,catapult,DSP,0,catapult_fpga_area
Throughput,0.478765780120113,catapult,BRAM,3,catapult_fpga_area
Throughput,0.727115141591132,catapult,CLB,113,catapult_fpga_area
Throughput,0.727115141591132,catapult,LUT,610,catapult_fpga_area
Throughput,0.727115141591132,catapult,FF,197,catapult_fpga_area
Throughput,0.727115141591132,catapult,DSP,0,catapult_fpga_area
Throughput,0.727115141591132,catapult,BRAM,3,catapult_fpga_area
Throughput,0.443623445321636,catapult,CLB,105,catapult_fpga_area
Throughput,0.443623445321636,catapult,LUT,628,catapult_fpga_area
Throughput,0.443623445321636,catapult,FF,201,catapult_fpga_area
Throughput,0.443623445321636,catapult,DSP,0,catapult_fpga_area
Throughput,0.443623445321636,catapult,BRAM,3,catapult_fpga_area
Throughput,0.651988238132184,catapult,CLB,109,catapult_fpga_area
Throughput,0.651988238132184,catapult,LUT,612,catapult_fpga_area
Throughput,0.651988238132184,catapult,FF,187,catapult_fpga_area
Throughput,0.651988238132184,catapult,DSP,0,catapult_fpga_area
Throughput,0.651988238132184,catapult,BRAM,3,catapult_fpga_area
Throughput,0.534708174992875,catapult,CLB,112,catapult_fpga_area
Throughput,0.534708174992875,catapult,LUT,676,catapult_fpga_area
Throughput,0.534708174992875,catapult,FF,191,catapult_fpga_area
Throughput,0.534708174992875,catapult,DSP,0,catapult_fpga_area
Throughput,0.534708174992875,catapult,BRAM,3,catapult_fpga_area
Throughput,0.69702003026461,catapult,CLB,115,catapult_fpga_area
Throughput,0.69702003026461,catapult,LUT,629,catapult_fpga_area
Throughput,0.69702003026461,catapult,FF,195,catapult_fpga_area
Throughput,0.69702003026461,catapult,DSP,0,catapult_fpga_area
Throughput,0.69702003026461,catapult,BRAM,3,catapult_fpga_area
Throughput,0.467636294936341,catapult,CLB,117,catapult_fpga_area
Throughput,0.467636294936341,catapult,LUT,654,catapult_fpga_area
Throughput,0.467636294936341,catapult,FF,202,catapult_fpga_area
Throughput,0.467636294936341,catapult,DSP,0,catapult_fpga_area
Throughput,0.467636294936341,catapult,BRAM,3,catapult_fpga_area
Throughput,0.62225933653465,catapult,CLB,92,catapult_fpga_area
Throughput,0.62225933653465,catapult,LUT,522,catapult_fpga_area
Throughput,0.62225933653465,catapult,FF,178,catapult_fpga_area
Throughput,0.62225933653465,catapult,DSP,0,catapult_fpga_area
Throughput,0.62225933653465,catapult,BRAM,3,catapult_fpga_area
Throughput,0.708635359628902,catapult,CLB,100,catapult_fpga_area
Throughput,0.708635359628902,catapult,LUT,497,catapult_fpga_area
Throughput,0.708635359628902,catapult,FF,183,catapult_fpga_area
Throughput,0.708635359628902,catapult,DSP,0,catapult_fpga_area
Throughput,0.708635359628902,catapult,BRAM,3,catapult_fpga_area
Throughput,0.743681311734845,catapult,CLB,106,catapult_fpga_area
Throughput,0.743681311734845,catapult,LUT,614,catapult_fpga_area
Throughput,0.743681311734845,catapult,FF,186,catapult_fpga_area
Throughput,0.743681311734845,catapult,DSP,0,catapult_fpga_area
Throughput,0.743681311734845,catapult,BRAM,3,catapult_fpga_area
Throughput,0.611192773256649,catapult,CLB,100,catapult_fpga_area
Throughput,0.611192773256649,catapult,LUT,551,catapult_fpga_area
Throughput,0.611192773256649,catapult,FF,191,catapult_fpga_area
Throughput,0.611192773256649,catapult,DSP,0,catapult_fpga_area
Throughput,0.611192773256649,catapult,BRAM,3,catapult_fpga_area
Throughput,0.630904079236505,catapult,CLB,94,catapult_fpga_area
Throughput,0.630904079236505,catapult,LUT,583,catapult_fpga_area
Throughput,0.630904079236505,catapult,FF,179,catapult_fpga_area
Throughput,0.630904079236505,catapult,DSP,0,catapult_fpga_area
Throughput,0.630904079236505,catapult,BRAM,3,catapult_fpga_area
Throughput,0.592345825709349,catapult,CLB,112,catapult_fpga_area
Throughput,0.592345825709349,catapult,LUT,591,catapult_fpga_area
Throughput,0.592345825709349,catapult,FF,185,catapult_fpga_area
Throughput,0.592345825709349,catapult,DSP,0,catapult_fpga_area
Throughput,0.592345825709349,catapult,BRAM,3,catapult_fpga_area
Throughput,0.641119343083476,catapult,CLB,111,catapult_fpga_area
Throughput,0.641119343083476,catapult,LUT,583,catapult_fpga_area
Throughput,0.641119343083476,catapult,FF,188,catapult_fpga_area
Throughput,0.641119343083476,catapult,DSP,0,catapult_fpga_area
Throughput,0.641119343083476,catapult,BRAM,3,catapult_fpga_area
Throughput,0.562588537371069,catapult,CLB,108,catapult_fpga_area
Throughput,0.562588537371069,catapult,LUT,555,catapult_fpga_area
Throughput,0.562588537371069,catapult,FF,193,catapult_fpga_area
Throughput,0.562588537371069,catapult,DSP,0,catapult_fpga_area
Throughput,0.562588537371069,catapult,BRAM,3,catapult_fpga_area
Throughput,0.730549307329674,catapult,CLB,109,catapult_fpga_area
Throughput,0.730549307329674,catapult,LUT,589,catapult_fpga_area
Throughput,0.730549307329674,catapult,FF,183,catapult_fpga_area
Throughput,0.730549307329674,catapult,DSP,0,catapult_fpga_area
Throughput,0.730549307329674,catapult,BRAM,3,catapult_fpga_area
Throughput,0.653332584178637,catapult,CLB,99,catapult_fpga_area
Throughput,0.653332584178637,catapult,LUT,533,catapult_fpga_area
Throughput,0.653332584178637,catapult,FF,189,catapult_fpga_area
Throughput,0.653332584178637,catapult,DSP,0,catapult_fpga_area
Throughput,0.653332584178637,catapult,BRAM,3,catapult_fpga_area
Throughput,0.727842826708629,catapult,CLB,105,catapult_fpga_area
Throughput,0.727842826708629,catapult,LUT,611,catapult_fpga_area
Throughput,0.727842826708629,catapult,FF,191,catapult_fpga_area
Throughput,0.727842826708629,catapult,DSP,0,catapult_fpga_area
Throughput,0.727842826708629,catapult,BRAM,3,catapult_fpga_area
Throughput,0.558731010129793,catapult,CLB,106,catapult_fpga_area
Throughput,0.558731010129793,catapult,LUT,555,catapult_fpga_area
Throughput,0.558731010129793,catapult,FF,196,catapult_fpga_area
Throughput,0.558731010129793,catapult,DSP,0,catapult_fpga_area
Throughput,0.558731010129793,catapult,BRAM,3,catapult_fpga_area
Throughput,0.617293857802656,catapult,CLB,101,catapult_fpga_area
Throughput,0.617293857802656,catapult,LUT,560,catapult_fpga_area
Throughput,0.617293857802656,catapult,FF,183,catapult_fpga_area
Throughput,0.617293857802656,catapult,DSP,0,catapult_fpga_area
Throughput,0.617293857802656,catapult,BRAM,3,catapult_fpga_area
Throughput,0.585111144787508,catapult,CLB,112,catapult_fpga_area
Throughput,0.585111144787508,catapult,LUT,589,catapult_fpga_area
Throughput,0.585111144787508,catapult,FF,189,catapult_fpga_area
Throughput,0.585111144787508,catapult,DSP,0,catapult_fpga_area
Throughput,0.585111144787508,catapult,BRAM,3,catapult_fpga_area
Throughput,0.690894494192686,catapult,CLB,117,catapult_fpga_area
Throughput,0.690894494192686,catapult,LUT,640,catapult_fpga_area
Throughput,0.690894494192686,catapult,FF,191,catapult_fpga_area
Throughput,0.690894494192686,catapult,DSP,0,catapult_fpga_area
Throughput,0.690894494192686,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518085322435581,catapult,CLB,98,catapult_fpga_area
Throughput,0.518085322435581,catapult,LUT,547,catapult_fpga_area
Throughput,0.518085322435581,catapult,FF,197,catapult_fpga_area
Throughput,0.518085322435581,catapult,DSP,0,catapult_fpga_area
Throughput,0.518085322435581,catapult,BRAM,3,catapult_fpga_area
Throughput,0.547803827067097,catapult,CLB,119,catapult_fpga_area
Throughput,0.547803827067097,catapult,LUT,631,catapult_fpga_area
Throughput,0.547803827067097,catapult,FF,175,catapult_fpga_area
Throughput,0.547803827067097,catapult,DSP,0,catapult_fpga_area
Throughput,0.547803827067097,catapult,BRAM,3,catapult_fpga_area
Throughput,0.5656035017644,catapult,CLB,106,catapult_fpga_area
Throughput,0.5656035017644,catapult,LUT,584,catapult_fpga_area
Throughput,0.5656035017644,catapult,FF,177,catapult_fpga_area
Throughput,0.5656035017644,catapult,DSP,0,catapult_fpga_area
Throughput,0.5656035017644,catapult,BRAM,3,catapult_fpga_area
Throughput,0.611120311866917,catapult,CLB,126,catapult_fpga_area
Throughput,0.611120311866917,catapult,LUT,641,catapult_fpga_area
Throughput,0.611120311866917,catapult,FF,182,catapult_fpga_area
Throughput,0.611120311866917,catapult,DSP,0,catapult_fpga_area
Throughput,0.611120311866917,catapult,BRAM,3,catapult_fpga_area
Throughput,0.431730834820646,catapult,CLB,104,catapult_fpga_area
Throughput,0.431730834820646,catapult,LUT,630,catapult_fpga_area
Throughput,0.431730834820646,catapult,FF,183,catapult_fpga_area
Throughput,0.431730834820646,catapult,DSP,0,catapult_fpga_area
Throughput,0.431730834820646,catapult,BRAM,3,catapult_fpga_area
Throughput,0.820931116490946,catapult,CLB,111,catapult_fpga_area
Throughput,0.820931116490946,catapult,LUT,544,catapult_fpga_area
Throughput,0.820931116490946,catapult,FF,177,catapult_fpga_area
Throughput,0.820931116490946,catapult,DSP,0,catapult_fpga_area
Throughput,0.820931116490946,catapult,BRAM,3,catapult_fpga_area
Throughput,0.584637708781434,catapult,CLB,102,catapult_fpga_area
Throughput,0.584637708781434,catapult,LUT,568,catapult_fpga_area
Throughput,0.584637708781434,catapult,FF,178,catapult_fpga_area
Throughput,0.584637708781434,catapult,DSP,0,catapult_fpga_area
Throughput,0.584637708781434,catapult,BRAM,3,catapult_fpga_area
Throughput,0.714582265926074,catapult,CLB,107,catapult_fpga_area
Throughput,0.714582265926074,catapult,LUT,623,catapult_fpga_area
Throughput,0.714582265926074,catapult,FF,182,catapult_fpga_area
Throughput,0.714582265926074,catapult,DSP,0,catapult_fpga_area
Throughput,0.714582265926074,catapult,BRAM,3,catapult_fpga_area
Throughput,0.486107060218943,catapult,CLB,108,catapult_fpga_area
Throughput,0.486107060218943,catapult,LUT,638,catapult_fpga_area
Throughput,0.486107060218943,catapult,FF,186,catapult_fpga_area
Throughput,0.486107060218943,catapult,DSP,0,catapult_fpga_area
Throughput,0.486107060218943,catapult,BRAM,3,catapult_fpga_area
Throughput,0.596367643954204,catapult,CLB,115,catapult_fpga_area
Throughput,0.596367643954204,catapult,LUT,607,catapult_fpga_area
Throughput,0.596367643954204,catapult,FF,181,catapult_fpga_area
Throughput,0.596367643954204,catapult,DSP,0,catapult_fpga_area
Throughput,0.596367643954204,catapult,BRAM,3,catapult_fpga_area
Throughput,0.606328493012974,catapult,CLB,108,catapult_fpga_area
Throughput,0.606328493012974,catapult,LUT,609,catapult_fpga_area
Throughput,0.606328493012974,catapult,FF,182,catapult_fpga_area
Throughput,0.606328493012974,catapult,DSP,0,catapult_fpga_area
Throughput,0.606328493012974,catapult,BRAM,3,catapult_fpga_area
Throughput,0.557280027641089,catapult,CLB,111,catapult_fpga_area
Throughput,0.557280027641089,catapult,LUT,634,catapult_fpga_area
Throughput,0.557280027641089,catapult,FF,187,catapult_fpga_area
Throughput,0.557280027641089,catapult,DSP,0,catapult_fpga_area
Throughput,0.557280027641089,catapult,BRAM,3,catapult_fpga_area
Throughput,0.459773497184347,catapult,CLB,117,catapult_fpga_area
Throughput,0.459773497184347,catapult,LUT,658,catapult_fpga_area
Throughput,0.459773497184347,catapult,FF,190,catapult_fpga_area
Throughput,0.459773497184347,catapult,DSP,0,catapult_fpga_area
Throughput,0.459773497184347,catapult,BRAM,3,catapult_fpga_area
Throughput,0.619797574112295,catapult,CLB,112,catapult_fpga_area
Throughput,0.619797574112295,catapult,LUT,636,catapult_fpga_area
Throughput,0.619797574112295,catapult,FF,180,catapult_fpga_area
Throughput,0.619797574112295,catapult,DSP,0,catapult_fpga_area
Throughput,0.619797574112295,catapult,BRAM,3,catapult_fpga_area
Throughput,0.574201472367415,catapult,CLB,119,catapult_fpga_area
Throughput,0.574201472367415,catapult,LUT,659,catapult_fpga_area
Throughput,0.574201472367415,catapult,FF,181,catapult_fpga_area
Throughput,0.574201472367415,catapult,DSP,0,catapult_fpga_area
Throughput,0.574201472367415,catapult,BRAM,3,catapult_fpga_area
Throughput,0.585179281376435,catapult,CLB,117,catapult_fpga_area
Throughput,0.585179281376435,catapult,LUT,681,catapult_fpga_area
Throughput,0.585179281376435,catapult,FF,187,catapult_fpga_area
Throughput,0.585179281376435,catapult,DSP,0,catapult_fpga_area
Throughput,0.585179281376435,catapult,BRAM,3,catapult_fpga_area
Throughput,0.5004408884227,catapult,CLB,124,catapult_fpga_area
Throughput,0.5004408884227,catapult,LUT,628,catapult_fpga_area
Throughput,0.5004408884227,catapult,FF,190,catapult_fpga_area
Throughput,0.5004408884227,catapult,DSP,0,catapult_fpga_area
Throughput,0.5004408884227,catapult,BRAM,3,catapult_fpga_area
Throughput,0.675945140292414,catapult,CLB,112,catapult_fpga_area
Throughput,0.675945140292414,catapult,LUT,582,catapult_fpga_area
Throughput,0.675945140292414,catapult,FF,180,catapult_fpga_area
Throughput,0.675945140292414,catapult,DSP,0,catapult_fpga_area
Throughput,0.675945140292414,catapult,BRAM,3,catapult_fpga_area
Throughput,0.556212813697074,catapult,CLB,116,catapult_fpga_area
Throughput,0.556212813697074,catapult,LUT,673,catapult_fpga_area
Throughput,0.556212813697074,catapult,FF,184,catapult_fpga_area
Throughput,0.556212813697074,catapult,DSP,0,catapult_fpga_area
Throughput,0.556212813697074,catapult,BRAM,3,catapult_fpga_area
Throughput,0.781871221118654,catapult,CLB,120,catapult_fpga_area
Throughput,0.781871221118654,catapult,LUT,629,catapult_fpga_area
Throughput,0.781871221118654,catapult,FF,187,catapult_fpga_area
Throughput,0.781871221118654,catapult,DSP,0,catapult_fpga_area
Throughput,0.781871221118654,catapult,BRAM,3,catapult_fpga_area
Throughput,0.522129138199751,catapult,CLB,117,catapult_fpga_area
Throughput,0.522129138199751,catapult,LUT,670,catapult_fpga_area
Throughput,0.522129138199751,catapult,FF,190,catapult_fpga_area
Throughput,0.522129138199751,catapult,DSP,0,catapult_fpga_area
Throughput,0.522129138199751,catapult,BRAM,3,catapult_fpga_area
Throughput,0.626535795869625,catapult,CLB,112,catapult_fpga_area
Throughput,0.626535795869625,catapult,LUT,647,catapult_fpga_area
Throughput,0.626535795869625,catapult,FF,181,catapult_fpga_area
Throughput,0.626535795869625,catapult,DSP,0,catapult_fpga_area
Throughput,0.626535795869625,catapult,BRAM,3,catapult_fpga_area
Throughput,0.637786828681529,catapult,CLB,122,catapult_fpga_area
Throughput,0.637786828681529,catapult,LUT,669,catapult_fpga_area
Throughput,0.637786828681529,catapult,FF,185,catapult_fpga_area
Throughput,0.637786828681529,catapult,DSP,0,catapult_fpga_area
Throughput,0.637786828681529,catapult,BRAM,3,catapult_fpga_area
Throughput,0.654397156251718,catapult,CLB,122,catapult_fpga_area
Throughput,0.654397156251718,catapult,LUT,656,catapult_fpga_area
Throughput,0.654397156251718,catapult,FF,190,catapult_fpga_area
Throughput,0.654397156251718,catapult,DSP,0,catapult_fpga_area
Throughput,0.654397156251718,catapult,BRAM,3,catapult_fpga_area
Throughput,0.433819717539982,catapult,CLB,118,catapult_fpga_area
Throughput,0.433819717539982,catapult,LUT,677,catapult_fpga_area
Throughput,0.433819717539982,catapult,FF,192,catapult_fpga_area
Throughput,0.433819717539982,catapult,DSP,0,catapult_fpga_area
Throughput,0.433819717539982,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532641325722954,catapult,CLB,126,catapult_fpga_area
Throughput,0.532641325722954,catapult,LUT,688,catapult_fpga_area
Throughput,0.532641325722954,catapult,FF,186,catapult_fpga_area
Throughput,0.532641325722954,catapult,DSP,0,catapult_fpga_area
Throughput,0.532641325722954,catapult,BRAM,3,catapult_fpga_area
Throughput,0.591828388705784,catapult,CLB,124,catapult_fpga_area
Throughput,0.591828388705784,catapult,LUT,685,catapult_fpga_area
Throughput,0.591828388705784,catapult,FF,190,catapult_fpga_area
Throughput,0.591828388705784,catapult,DSP,0,catapult_fpga_area
Throughput,0.591828388705784,catapult,BRAM,3,catapult_fpga_area
Throughput,0.578987166170475,catapult,CLB,108,catapult_fpga_area
Throughput,0.578987166170475,catapult,LUT,655,catapult_fpga_area
Throughput,0.578987166170475,catapult,FF,193,catapult_fpga_area
Throughput,0.578987166170475,catapult,DSP,0,catapult_fpga_area
Throughput,0.578987166170475,catapult,BRAM,3,catapult_fpga_area
Throughput,0.526192826518435,catapult,CLB,125,catapult_fpga_area
Throughput,0.526192826518435,catapult,LUT,695,catapult_fpga_area
Throughput,0.526192826518435,catapult,FF,197,catapult_fpga_area
Throughput,0.526192826518435,catapult,DSP,0,catapult_fpga_area
Throughput,0.526192826518435,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544309812436282,catapult,CLB,120,catapult_fpga_area
Throughput,0.544309812436282,catapult,LUT,655,catapult_fpga_area
Throughput,0.544309812436282,catapult,FF,185,catapult_fpga_area
Throughput,0.544309812436282,catapult,DSP,0,catapult_fpga_area
Throughput,0.544309812436282,catapult,BRAM,3,catapult_fpga_area
Throughput,0.663045553881734,catapult,CLB,113,catapult_fpga_area
Throughput,0.663045553881734,catapult,LUT,654,catapult_fpga_area
Throughput,0.663045553881734,catapult,FF,188,catapult_fpga_area
Throughput,0.663045553881734,catapult,DSP,0,catapult_fpga_area
Throughput,0.663045553881734,catapult,BRAM,3,catapult_fpga_area
Throughput,0.635599414740059,catapult,CLB,123,catapult_fpga_area
Throughput,0.635599414740059,catapult,LUT,662,catapult_fpga_area
Throughput,0.635599414740059,catapult,FF,193,catapult_fpga_area
Throughput,0.635599414740059,catapult,DSP,0,catapult_fpga_area
Throughput,0.635599414740059,catapult,BRAM,3,catapult_fpga_area
Throughput,0.539991500533781,catapult,CLB,109,catapult_fpga_area
Throughput,0.539991500533781,catapult,LUT,661,catapult_fpga_area
Throughput,0.539991500533781,catapult,FF,196,catapult_fpga_area
Throughput,0.539991500533781,catapult,DSP,0,catapult_fpga_area
Throughput,0.539991500533781,catapult,BRAM,3,catapult_fpga_area
Throughput,0.608998562763392,catapult,CLB,110,catapult_fpga_area
Throughput,0.608998562763392,catapult,LUT,586,catapult_fpga_area
Throughput,0.608998562763392,catapult,FF,187,catapult_fpga_area
Throughput,0.608998562763392,catapult,DSP,0,catapult_fpga_area
Throughput,0.608998562763392,catapult,BRAM,3,catapult_fpga_area
Throughput,0.735858997642308,catapult,CLB,116,catapult_fpga_area
Throughput,0.735858997642308,catapult,LUT,604,catapult_fpga_area
Throughput,0.735858997642308,catapult,FF,191,catapult_fpga_area
Throughput,0.735858997642308,catapult,DSP,0,catapult_fpga_area
Throughput,0.735858997642308,catapult,BRAM,3,catapult_fpga_area
Throughput,0.618132547398404,catapult,CLB,121,catapult_fpga_area
Throughput,0.618132547398404,catapult,LUT,659,catapult_fpga_area
Throughput,0.618132547398404,catapult,FF,196,catapult_fpga_area
Throughput,0.618132547398404,catapult,DSP,0,catapult_fpga_area
Throughput,0.618132547398404,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532590263397841,catapult,CLB,106,catapult_fpga_area
Throughput,0.532590263397841,catapult,LUT,614,catapult_fpga_area
Throughput,0.532590263397841,catapult,FF,196,catapult_fpga_area
Throughput,0.532590263397841,catapult,DSP,0,catapult_fpga_area
Throughput,0.532590263397841,catapult,BRAM,3,catapult_fpga_area
Throughput,0.605695353408096,catapult,CLB,115,catapult_fpga_area
Throughput,0.605695353408096,catapult,LUT,604,catapult_fpga_area
Throughput,0.605695353408096,catapult,FF,189,catapult_fpga_area
Throughput,0.605695353408096,catapult,DSP,0,catapult_fpga_area
Throughput,0.605695353408096,catapult,BRAM,3,catapult_fpga_area
Throughput,0.498369335534132,catapult,CLB,120,catapult_fpga_area
Throughput,0.498369335534132,catapult,LUT,630,catapult_fpga_area
Throughput,0.498369335534132,catapult,FF,187,catapult_fpga_area
Throughput,0.498369335534132,catapult,DSP,0,catapult_fpga_area
Throughput,0.498369335534132,catapult,BRAM,3,catapult_fpga_area
Throughput,0.618280068505432,catapult,CLB,123,catapult_fpga_area
Throughput,0.618280068505432,catapult,LUT,664,catapult_fpga_area
Throughput,0.618280068505432,catapult,FF,192,catapult_fpga_area
Throughput,0.618280068505432,catapult,DSP,0,catapult_fpga_area
Throughput,0.618280068505432,catapult,BRAM,3,catapult_fpga_area
Throughput,0.520140084127457,catapult,CLB,123,catapult_fpga_area
Throughput,0.520140084127457,catapult,LUT,660,catapult_fpga_area
Throughput,0.520140084127457,catapult,FF,199,catapult_fpga_area
Throughput,0.520140084127457,catapult,DSP,0,catapult_fpga_area
Throughput,0.520140084127457,catapult,BRAM,3,catapult_fpga_area
Throughput,0.548513555689758,catapult,CLB,119,catapult_fpga_area
Throughput,0.548513555689758,catapult,LUT,591,catapult_fpga_area
Throughput,0.548513555689758,catapult,FF,194,catapult_fpga_area
Throughput,0.548513555689758,catapult,DSP,0,catapult_fpga_area
Throughput,0.548513555689758,catapult,BRAM,3,catapult_fpga_area
Throughput,0.543128474324959,catapult,CLB,115,catapult_fpga_area
Throughput,0.543128474324959,catapult,LUT,675,catapult_fpga_area
Throughput,0.543128474324959,catapult,FF,196,catapult_fpga_area
Throughput,0.543128474324959,catapult,DSP,0,catapult_fpga_area
Throughput,0.543128474324959,catapult,BRAM,3,catapult_fpga_area
Throughput,0.736432881138997,catapult,CLB,112,catapult_fpga_area
Throughput,0.736432881138997,catapult,LUT,668,catapult_fpga_area
Throughput,0.736432881138997,catapult,FF,201,catapult_fpga_area
Throughput,0.736432881138997,catapult,DSP,0,catapult_fpga_area
Throughput,0.736432881138997,catapult,BRAM,3,catapult_fpga_area
Throughput,0.500543590339108,catapult,CLB,124,catapult_fpga_area
Throughput,0.500543590339108,catapult,LUT,660,catapult_fpga_area
Throughput,0.500543590339108,catapult,FF,202,catapult_fpga_area
Throughput,0.500543590339108,catapult,DSP,0,catapult_fpga_area
Throughput,0.500543590339108,catapult,BRAM,3,catapult_fpga_area
Throughput,0.63260349867691,catapult,CLB,122,catapult_fpga_area
Throughput,0.63260349867691,catapult,LUT,682,catapult_fpga_area
Throughput,0.63260349867691,catapult,FF,193,catapult_fpga_area
Throughput,0.63260349867691,catapult,DSP,0,catapult_fpga_area
Throughput,0.63260349867691,catapult,BRAM,3,catapult_fpga_area
Throughput,0.56925466916911,catapult,CLB,130,catapult_fpga_area
Throughput,0.56925466916911,catapult,LUT,699,catapult_fpga_area
Throughput,0.56925466916911,catapult,FF,195,catapult_fpga_area
Throughput,0.56925466916911,catapult,DSP,0,catapult_fpga_area
Throughput,0.56925466916911,catapult,BRAM,3,catapult_fpga_area
Throughput,0.581508269629102,catapult,CLB,130,catapult_fpga_area
Throughput,0.581508269629102,catapult,LUT,730,catapult_fpga_area
Throughput,0.581508269629102,catapult,FF,201,catapult_fpga_area
Throughput,0.581508269629102,catapult,DSP,0,catapult_fpga_area
Throughput,0.581508269629102,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485566063205163,catapult,CLB,114,catapult_fpga_area
Throughput,0.485566063205163,catapult,LUT,666,catapult_fpga_area
Throughput,0.485566063205163,catapult,FF,202,catapult_fpga_area
Throughput,0.485566063205163,catapult,DSP,0,catapult_fpga_area
Throughput,0.485566063205163,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3146720024821,catapult,CLB,88,catapult_fpga_area
Throughput,1.3146720024821,catapult,LUT,480,catapult_fpga_area
Throughput,1.3146720024821,catapult,FF,191,catapult_fpga_area
Throughput,1.3146720024821,catapult,DSP,0,catapult_fpga_area
Throughput,1.3146720024821,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23935548557328,catapult,CLB,93,catapult_fpga_area
Throughput,1.23935548557328,catapult,LUT,527,catapult_fpga_area
Throughput,1.23935548557328,catapult,FF,199,catapult_fpga_area
Throughput,1.23935548557328,catapult,DSP,0,catapult_fpga_area
Throughput,1.23935548557328,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15572197952061,catapult,CLB,97,catapult_fpga_area
Throughput,1.15572197952061,catapult,LUT,517,catapult_fpga_area
Throughput,1.15572197952061,catapult,FF,198,catapult_fpga_area
Throughput,1.15572197952061,catapult,DSP,0,catapult_fpga_area
Throughput,1.15572197952061,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13303406126995,catapult,CLB,96,catapult_fpga_area
Throughput,1.13303406126995,catapult,LUT,549,catapult_fpga_area
Throughput,1.13303406126995,catapult,FF,194,catapult_fpga_area
Throughput,1.13303406126995,catapult,DSP,0,catapult_fpga_area
Throughput,1.13303406126995,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1507704983872,catapult,CLB,95,catapult_fpga_area
Throughput,1.1507704983872,catapult,LUT,504,catapult_fpga_area
Throughput,1.1507704983872,catapult,FF,197,catapult_fpga_area
Throughput,1.1507704983872,catapult,DSP,0,catapult_fpga_area
Throughput,1.1507704983872,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07033950098632,catapult,CLB,100,catapult_fpga_area
Throughput,1.07033950098632,catapult,LUT,526,catapult_fpga_area
Throughput,1.07033950098632,catapult,FF,203,catapult_fpga_area
Throughput,1.07033950098632,catapult,DSP,0,catapult_fpga_area
Throughput,1.07033950098632,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05018409727225,catapult,CLB,100,catapult_fpga_area
Throughput,1.05018409727225,catapult,LUT,575,catapult_fpga_area
Throughput,1.05018409727225,catapult,FF,203,catapult_fpga_area
Throughput,1.05018409727225,catapult,DSP,0,catapult_fpga_area
Throughput,1.05018409727225,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25414337617905,catapult,CLB,102,catapult_fpga_area
Throughput,1.25414337617905,catapult,LUT,568,catapult_fpga_area
Throughput,1.25414337617905,catapult,FF,202,catapult_fpga_area
Throughput,1.25414337617905,catapult,DSP,0,catapult_fpga_area
Throughput,1.25414337617905,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33182393287607,catapult,CLB,111,catapult_fpga_area
Throughput,1.33182393287607,catapult,LUT,583,catapult_fpga_area
Throughput,1.33182393287607,catapult,FF,205,catapult_fpga_area
Throughput,1.33182393287607,catapult,DSP,0,catapult_fpga_area
Throughput,1.33182393287607,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29099223080876,catapult,CLB,107,catapult_fpga_area
Throughput,1.29099223080876,catapult,LUT,579,catapult_fpga_area
Throughput,1.29099223080876,catapult,FF,210,catapult_fpga_area
Throughput,1.29099223080876,catapult,DSP,0,catapult_fpga_area
Throughput,1.29099223080876,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0622375609326,catapult,CLB,96,catapult_fpga_area
Throughput,1.0622375609326,catapult,LUT,545,catapult_fpga_area
Throughput,1.0622375609326,catapult,FF,210,catapult_fpga_area
Throughput,1.0622375609326,catapult,DSP,0,catapult_fpga_area
Throughput,1.0622375609326,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11999390723314,catapult,CLB,98,catapult_fpga_area
Throughput,1.11999390723314,catapult,LUT,517,catapult_fpga_area
Throughput,1.11999390723314,catapult,FF,202,catapult_fpga_area
Throughput,1.11999390723314,catapult,DSP,0,catapult_fpga_area
Throughput,1.11999390723314,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24084874053853,catapult,CLB,108,catapult_fpga_area
Throughput,1.24084874053853,catapult,LUT,530,catapult_fpga_area
Throughput,1.24084874053853,catapult,FF,205,catapult_fpga_area
Throughput,1.24084874053853,catapult,DSP,0,catapult_fpga_area
Throughput,1.24084874053853,catapult,BRAM,3,catapult_fpga_area
Throughput,1.12048584266138,catapult,CLB,113,catapult_fpga_area
Throughput,1.12048584266138,catapult,LUT,610,catapult_fpga_area
Throughput,1.12048584266138,catapult,FF,210,catapult_fpga_area
Throughput,1.12048584266138,catapult,DSP,0,catapult_fpga_area
Throughput,1.12048584266138,catapult,BRAM,3,catapult_fpga_area
Throughput,1.03467613602266,catapult,CLB,110,catapult_fpga_area
Throughput,1.03467613602266,catapult,LUT,589,catapult_fpga_area
Throughput,1.03467613602266,catapult,FF,210,catapult_fpga_area
Throughput,1.03467613602266,catapult,DSP,0,catapult_fpga_area
Throughput,1.03467613602266,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29999961000012,catapult,CLB,90,catapult_fpga_area
Throughput,1.29999961000012,catapult,LUT,517,catapult_fpga_area
Throughput,1.29999961000012,catapult,FF,194,catapult_fpga_area
Throughput,1.29999961000012,catapult,DSP,0,catapult_fpga_area
Throughput,1.29999961000012,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16524991697594,catapult,CLB,93,catapult_fpga_area
Throughput,1.16524991697594,catapult,LUT,533,catapult_fpga_area
Throughput,1.16524991697594,catapult,FF,197,catapult_fpga_area
Throughput,1.16524991697594,catapult,DSP,0,catapult_fpga_area
Throughput,1.16524991697594,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34129886016423,catapult,CLB,95,catapult_fpga_area
Throughput,1.34129886016423,catapult,LUT,559,catapult_fpga_area
Throughput,1.34129886016423,catapult,FF,202,catapult_fpga_area
Throughput,1.34129886016423,catapult,DSP,0,catapult_fpga_area
Throughput,1.34129886016423,catapult,BRAM,3,catapult_fpga_area
Throughput,0.959010914503218,catapult,CLB,103,catapult_fpga_area
Throughput,0.959010914503218,catapult,LUT,571,catapult_fpga_area
Throughput,0.959010914503218,catapult,FF,206,catapult_fpga_area
Throughput,0.959010914503218,catapult,DSP,0,catapult_fpga_area
Throughput,0.959010914503218,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24693721047677,catapult,CLB,95,catapult_fpga_area
Throughput,1.24693721047677,catapult,LUT,505,catapult_fpga_area
Throughput,1.24693721047677,catapult,FF,198,catapult_fpga_area
Throughput,1.24693721047677,catapult,DSP,0,catapult_fpga_area
Throughput,1.24693721047677,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0665790649728,catapult,CLB,100,catapult_fpga_area
Throughput,1.0665790649728,catapult,LUT,538,catapult_fpga_area
Throughput,1.0665790649728,catapult,FF,200,catapult_fpga_area
Throughput,1.0665790649728,catapult,DSP,0,catapult_fpga_area
Throughput,1.0665790649728,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19155994261447,catapult,CLB,97,catapult_fpga_area
Throughput,1.19155994261447,catapult,LUT,571,catapult_fpga_area
Throughput,1.19155994261447,catapult,FF,206,catapult_fpga_area
Throughput,1.19155994261447,catapult,DSP,0,catapult_fpga_area
Throughput,1.19155994261447,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02939965412172,catapult,CLB,104,catapult_fpga_area
Throughput,1.02939965412172,catapult,LUT,585,catapult_fpga_area
Throughput,1.02939965412172,catapult,FF,209,catapult_fpga_area
Throughput,1.02939965412172,catapult,DSP,0,catapult_fpga_area
Throughput,1.02939965412172,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10452446356008,catapult,CLB,95,catapult_fpga_area
Throughput,1.10452446356008,catapult,LUT,531,catapult_fpga_area
Throughput,1.10452446356008,catapult,FF,205,catapult_fpga_area
Throughput,1.10452446356008,catapult,DSP,0,catapult_fpga_area
Throughput,1.10452446356008,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11495025649431,catapult,CLB,105,catapult_fpga_area
Throughput,1.11495025649431,catapult,LUT,571,catapult_fpga_area
Throughput,1.11495025649431,catapult,FF,209,catapult_fpga_area
Throughput,1.11495025649431,catapult,DSP,0,catapult_fpga_area
Throughput,1.11495025649431,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1190301142194,catapult,CLB,110,catapult_fpga_area
Throughput,1.1190301142194,catapult,LUT,592,catapult_fpga_area
Throughput,1.1190301142194,catapult,FF,213,catapult_fpga_area
Throughput,1.1190301142194,catapult,DSP,0,catapult_fpga_area
Throughput,1.1190301142194,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01966006572729,catapult,CLB,109,catapult_fpga_area
Throughput,1.01966006572729,catapult,LUT,601,catapult_fpga_area
Throughput,1.01966006572729,catapult,FF,217,catapult_fpga_area
Throughput,1.01966006572729,catapult,DSP,0,catapult_fpga_area
Throughput,1.01966006572729,catapult,BRAM,3,catapult_fpga_area
Throughput,1.09465360234081,catapult,CLB,117,catapult_fpga_area
Throughput,1.09465360234081,catapult,LUT,627,catapult_fpga_area
Throughput,1.09465360234081,catapult,FF,205,catapult_fpga_area
Throughput,1.09465360234081,catapult,DSP,0,catapult_fpga_area
Throughput,1.09465360234081,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07594909469643,catapult,CLB,106,catapult_fpga_area
Throughput,1.07594909469643,catapult,LUT,589,catapult_fpga_area
Throughput,1.07594909469643,catapult,FF,209,catapult_fpga_area
Throughput,1.07594909469643,catapult,DSP,0,catapult_fpga_area
Throughput,1.07594909469643,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07027764072278,catapult,CLB,110,catapult_fpga_area
Throughput,1.07027764072278,catapult,LUT,613,catapult_fpga_area
Throughput,1.07027764072278,catapult,FF,214,catapult_fpga_area
Throughput,1.07027764072278,catapult,DSP,0,catapult_fpga_area
Throughput,1.07027764072278,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0847728268746,catapult,CLB,121,catapult_fpga_area
Throughput,1.0847728268746,catapult,LUT,624,catapult_fpga_area
Throughput,1.0847728268746,catapult,FF,217,catapult_fpga_area
Throughput,1.0847728268746,catapult,DSP,0,catapult_fpga_area
Throughput,1.0847728268746,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46057470693569,catapult,CLB,103,catapult_fpga_area
Throughput,1.46057470693569,catapult,LUT,561,catapult_fpga_area
Throughput,1.46057470693569,catapult,FF,206,catapult_fpga_area
Throughput,1.46057470693569,catapult,DSP,0,catapult_fpga_area
Throughput,1.46057470693569,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51219814634751,catapult,CLB,115,catapult_fpga_area
Throughput,1.51219814634751,catapult,LUT,572,catapult_fpga_area
Throughput,1.51219814634751,catapult,FF,208,catapult_fpga_area
Throughput,1.51219814634751,catapult,DSP,0,catapult_fpga_area
Throughput,1.51219814634751,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33944836158676,catapult,CLB,103,catapult_fpga_area
Throughput,1.33944836158676,catapult,LUT,591,catapult_fpga_area
Throughput,1.33944836158676,catapult,FF,214,catapult_fpga_area
Throughput,1.33944836158676,catapult,DSP,0,catapult_fpga_area
Throughput,1.33944836158676,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18335352923357,catapult,CLB,110,catapult_fpga_area
Throughput,1.18335352923357,catapult,LUT,604,catapult_fpga_area
Throughput,1.18335352923357,catapult,FF,214,catapult_fpga_area
Throughput,1.18335352923357,catapult,DSP,0,catapult_fpga_area
Throughput,1.18335352923357,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29207813971758,catapult,CLB,113,catapult_fpga_area
Throughput,1.29207813971758,catapult,LUT,616,catapult_fpga_area
Throughput,1.29207813971758,catapult,FF,210,catapult_fpga_area
Throughput,1.29207813971758,catapult,DSP,0,catapult_fpga_area
Throughput,1.29207813971758,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24767464637781,catapult,CLB,132,catapult_fpga_area
Throughput,1.24767464637781,catapult,LUT,637,catapult_fpga_area
Throughput,1.24767464637781,catapult,FF,213,catapult_fpga_area
Throughput,1.24767464637781,catapult,DSP,0,catapult_fpga_area
Throughput,1.24767464637781,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3447782931267,catapult,CLB,123,catapult_fpga_area
Throughput,1.3447782931267,catapult,LUT,666,catapult_fpga_area
Throughput,1.3447782931267,catapult,FF,218,catapult_fpga_area
Throughput,1.3447782931267,catapult,DSP,0,catapult_fpga_area
Throughput,1.3447782931267,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00607467891127,catapult,CLB,129,catapult_fpga_area
Throughput,1.00607467891127,catapult,LUT,682,catapult_fpga_area
Throughput,1.00607467891127,catapult,FF,218,catapult_fpga_area
Throughput,1.00607467891127,catapult,DSP,0,catapult_fpga_area
Throughput,1.00607467891127,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3226481002144,catapult,CLB,113,catapult_fpga_area
Throughput,1.3226481002144,catapult,LUT,605,catapult_fpga_area
Throughput,1.3226481002144,catapult,FF,218,catapult_fpga_area
Throughput,1.3226481002144,catapult,DSP,0,catapult_fpga_area
Throughput,1.3226481002144,catapult,BRAM,3,catapult_fpga_area
Throughput,0.866282383801213,catapult,CLB,109,catapult_fpga_area
Throughput,0.866282383801213,catapult,LUT,614,catapult_fpga_area
Throughput,0.866282383801213,catapult,FF,220,catapult_fpga_area
Throughput,0.866282383801213,catapult,DSP,0,catapult_fpga_area
Throughput,0.866282383801213,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15806552103105,catapult,CLB,109,catapult_fpga_area
Throughput,1.15806552103105,catapult,LUT,583,catapult_fpga_area
Throughput,1.15806552103105,catapult,FF,225,catapult_fpga_area
Throughput,1.15806552103105,catapult,DSP,0,catapult_fpga_area
Throughput,1.15806552103105,catapult,BRAM,3,catapult_fpga_area
Throughput,0.898812578702276,catapult,CLB,125,catapult_fpga_area
Throughput,0.898812578702276,catapult,LUT,690,catapult_fpga_area
Throughput,0.898812578702276,catapult,FF,227,catapult_fpga_area
Throughput,0.898812578702276,catapult,DSP,0,catapult_fpga_area
Throughput,0.898812578702276,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18361404713151,catapult,CLB,117,catapult_fpga_area
Throughput,1.18361404713151,catapult,LUT,660,catapult_fpga_area
Throughput,1.18361404713151,catapult,FF,218,catapult_fpga_area
Throughput,1.18361404713151,catapult,DSP,0,catapult_fpga_area
Throughput,1.18361404713151,catapult,BRAM,3,catapult_fpga_area
Throughput,0.991308209618068,catapult,CLB,119,catapult_fpga_area
Throughput,0.991308209618068,catapult,LUT,634,catapult_fpga_area
Throughput,0.991308209618068,catapult,FF,220,catapult_fpga_area
Throughput,0.991308209618068,catapult,DSP,0,catapult_fpga_area
Throughput,0.991308209618068,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32106853307229,catapult,CLB,120,catapult_fpga_area
Throughput,1.32106853307229,catapult,LUT,721,catapult_fpga_area
Throughput,1.32106853307229,catapult,FF,225,catapult_fpga_area
Throughput,1.32106853307229,catapult,DSP,0,catapult_fpga_area
Throughput,1.32106853307229,catapult,BRAM,3,catapult_fpga_area
Throughput,0.942603017083737,catapult,CLB,127,catapult_fpga_area
Throughput,0.942603017083737,catapult,LUT,712,catapult_fpga_area
Throughput,0.942603017083737,catapult,FF,226,catapult_fpga_area
Throughput,0.942603017083737,catapult,DSP,0,catapult_fpga_area
Throughput,0.942603017083737,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16441410757556,catapult,CLB,90,catapult_fpga_area
Throughput,1.16441410757556,catapult,LUT,514,catapult_fpga_area
Throughput,1.16441410757556,catapult,FF,203,catapult_fpga_area
Throughput,1.16441410757556,catapult,DSP,0,catapult_fpga_area
Throughput,1.16441410757556,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43435392396203,catapult,CLB,104,catapult_fpga_area
Throughput,1.43435392396203,catapult,LUT,550,catapult_fpga_area
Throughput,1.43435392396203,catapult,FF,206,catapult_fpga_area
Throughput,1.43435392396203,catapult,DSP,0,catapult_fpga_area
Throughput,1.43435392396203,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21046910519703,catapult,CLB,107,catapult_fpga_area
Throughput,1.21046910519703,catapult,LUT,627,catapult_fpga_area
Throughput,1.21046910519703,catapult,FF,211,catapult_fpga_area
Throughput,1.21046910519703,catapult,DSP,0,catapult_fpga_area
Throughput,1.21046910519703,catapult,BRAM,3,catapult_fpga_area
Throughput,1.035659839597,catapult,CLB,110,catapult_fpga_area
Throughput,1.035659839597,catapult,LUT,603,catapult_fpga_area
Throughput,1.035659839597,catapult,FF,212,catapult_fpga_area
Throughput,1.035659839597,catapult,DSP,0,catapult_fpga_area
Throughput,1.035659839597,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20990525231969,catapult,CLB,91,catapult_fpga_area
Throughput,1.20990525231969,catapult,LUT,542,catapult_fpga_area
Throughput,1.20990525231969,catapult,FF,207,catapult_fpga_area
Throughput,1.20990525231969,catapult,DSP,0,catapult_fpga_area
Throughput,1.20990525231969,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14450392049818,catapult,CLB,104,catapult_fpga_area
Throughput,1.14450392049818,catapult,LUT,546,catapult_fpga_area
Throughput,1.14450392049818,catapult,FF,209,catapult_fpga_area
Throughput,1.14450392049818,catapult,DSP,0,catapult_fpga_area
Throughput,1.14450392049818,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30479996764096,catapult,CLB,103,catapult_fpga_area
Throughput,1.30479996764096,catapult,LUT,567,catapult_fpga_area
Throughput,1.30479996764096,catapult,FF,215,catapult_fpga_area
Throughput,1.30479996764096,catapult,DSP,0,catapult_fpga_area
Throughput,1.30479996764096,catapult,BRAM,3,catapult_fpga_area
Throughput,1.03939947655842,catapult,CLB,109,catapult_fpga_area
Throughput,1.03939947655842,catapult,LUT,611,catapult_fpga_area
Throughput,1.03939947655842,catapult,FF,216,catapult_fpga_area
Throughput,1.03939947655842,catapult,DSP,0,catapult_fpga_area
Throughput,1.03939947655842,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11548505194256,catapult,CLB,108,catapult_fpga_area
Throughput,1.11548505194256,catapult,LUT,589,catapult_fpga_area
Throughput,1.11548505194256,catapult,FF,215,catapult_fpga_area
Throughput,1.11548505194256,catapult,DSP,0,catapult_fpga_area
Throughput,1.11548505194256,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14352103850007,catapult,CLB,116,catapult_fpga_area
Throughput,1.14352103850007,catapult,LUT,606,catapult_fpga_area
Throughput,1.14352103850007,catapult,FF,218,catapult_fpga_area
Throughput,1.14352103850007,catapult,DSP,0,catapult_fpga_area
Throughput,1.14352103850007,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27507758847126,catapult,CLB,119,catapult_fpga_area
Throughput,1.27507758847126,catapult,LUT,634,catapult_fpga_area
Throughput,1.27507758847126,catapult,FF,223,catapult_fpga_area
Throughput,1.27507758847126,catapult,DSP,0,catapult_fpga_area
Throughput,1.27507758847126,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0334678219459,catapult,CLB,108,catapult_fpga_area
Throughput,1.0334678219459,catapult,LUT,626,catapult_fpga_area
Throughput,1.0334678219459,catapult,FF,223,catapult_fpga_area
Throughput,1.0334678219459,catapult,DSP,0,catapult_fpga_area
Throughput,1.0334678219459,catapult,BRAM,3,catapult_fpga_area
Throughput,1.12478853975453,catapult,CLB,122,catapult_fpga_area
Throughput,1.12478853975453,catapult,LUT,635,catapult_fpga_area
Throughput,1.12478853975453,catapult,FF,215,catapult_fpga_area
Throughput,1.12478853975453,catapult,DSP,0,catapult_fpga_area
Throughput,1.12478853975453,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29088057418368,catapult,CLB,111,catapult_fpga_area
Throughput,1.29088057418368,catapult,LUT,605,catapult_fpga_area
Throughput,1.29088057418368,catapult,FF,218,catapult_fpga_area
Throughput,1.29088057418368,catapult,DSP,0,catapult_fpga_area
Throughput,1.29088057418368,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19985649716294,catapult,CLB,123,catapult_fpga_area
Throughput,1.19985649716294,catapult,LUT,646,catapult_fpga_area
Throughput,1.19985649716294,catapult,FF,223,catapult_fpga_area
Throughput,1.19985649716294,catapult,DSP,0,catapult_fpga_area
Throughput,1.19985649716294,catapult,BRAM,3,catapult_fpga_area
Throughput,0.895708214092177,catapult,CLB,123,catapult_fpga_area
Throughput,0.895708214092177,catapult,LUT,674,catapult_fpga_area
Throughput,0.895708214092177,catapult,FF,224,catapult_fpga_area
Throughput,0.895708214092177,catapult,DSP,0,catapult_fpga_area
Throughput,0.895708214092177,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32440156915098,catapult,CLB,93,catapult_fpga_area
Throughput,1.32440156915098,catapult,LUT,514,catapult_fpga_area
Throughput,1.32440156915098,catapult,FF,197,catapult_fpga_area
Throughput,1.32440156915098,catapult,DSP,0,catapult_fpga_area
Throughput,1.32440156915098,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44642234664669,catapult,CLB,109,catapult_fpga_area
Throughput,1.44642234664669,catapult,LUT,551,catapult_fpga_area
Throughput,1.44642234664669,catapult,FF,201,catapult_fpga_area
Throughput,1.44642234664669,catapult,DSP,0,catapult_fpga_area
Throughput,1.44642234664669,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35619700660197,catapult,CLB,111,catapult_fpga_area
Throughput,1.35619700660197,catapult,LUT,610,catapult_fpga_area
Throughput,1.35619700660197,catapult,FF,207,catapult_fpga_area
Throughput,1.35619700660197,catapult,DSP,0,catapult_fpga_area
Throughput,1.35619700660197,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02687854593998,catapult,CLB,100,catapult_fpga_area
Throughput,1.02687854593998,catapult,LUT,529,catapult_fpga_area
Throughput,1.02687854593998,catapult,FF,206,catapult_fpga_area
Throughput,1.02687854593998,catapult,DSP,0,catapult_fpga_area
Throughput,1.02687854593998,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15918643659134,catapult,CLB,98,catapult_fpga_area
Throughput,1.15918643659134,catapult,LUT,538,catapult_fpga_area
Throughput,1.15918643659134,catapult,FF,202,catapult_fpga_area
Throughput,1.15918643659134,catapult,DSP,0,catapult_fpga_area
Throughput,1.15918643659134,catapult,BRAM,3,catapult_fpga_area
Throughput,0.966700082266177,catapult,CLB,111,catapult_fpga_area
Throughput,0.966700082266177,catapult,LUT,595,catapult_fpga_area
Throughput,0.966700082266177,catapult,FF,206,catapult_fpga_area
Throughput,0.966700082266177,catapult,DSP,0,catapult_fpga_area
Throughput,0.966700082266177,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38592839185185,catapult,CLB,108,catapult_fpga_area
Throughput,1.38592839185185,catapult,LUT,617,catapult_fpga_area
Throughput,1.38592839185185,catapult,FF,211,catapult_fpga_area
Throughput,1.38592839185185,catapult,DSP,0,catapult_fpga_area
Throughput,1.38592839185185,catapult,BRAM,3,catapult_fpga_area
Throughput,0.956217661913946,catapult,CLB,123,catapult_fpga_area
Throughput,0.956217661913946,catapult,LUT,609,catapult_fpga_area
Throughput,0.956217661913946,catapult,FF,210,catapult_fpga_area
Throughput,0.956217661913946,catapult,DSP,0,catapult_fpga_area
Throughput,0.956217661913946,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43274480952374,catapult,CLB,103,catapult_fpga_area
Throughput,1.43274480952374,catapult,LUT,540,catapult_fpga_area
Throughput,1.43274480952374,catapult,FF,210,catapult_fpga_area
Throughput,1.43274480952374,catapult,DSP,0,catapult_fpga_area
Throughput,1.43274480952374,catapult,BRAM,3,catapult_fpga_area
Throughput,1.12157918349035,catapult,CLB,115,catapult_fpga_area
Throughput,1.12157918349035,catapult,LUT,601,catapult_fpga_area
Throughput,1.12157918349035,catapult,FF,214,catapult_fpga_area
Throughput,1.12157918349035,catapult,DSP,0,catapult_fpga_area
Throughput,1.12157918349035,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28798592488981,catapult,CLB,108,catapult_fpga_area
Throughput,1.28798592488981,catapult,LUT,591,catapult_fpga_area
Throughput,1.28798592488981,catapult,FF,219,catapult_fpga_area
Throughput,1.28798592488981,catapult,DSP,0,catapult_fpga_area
Throughput,1.28798592488981,catapult,BRAM,3,catapult_fpga_area
Throughput,0.951534539752258,catapult,CLB,107,catapult_fpga_area
Throughput,0.951534539752258,catapult,LUT,577,catapult_fpga_area
Throughput,0.951534539752258,catapult,FF,217,catapult_fpga_area
Throughput,0.951534539752258,catapult,DSP,0,catapult_fpga_area
Throughput,0.951534539752258,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35598552349855,catapult,CLB,106,catapult_fpga_area
Throughput,1.35598552349855,catapult,LUT,604,catapult_fpga_area
Throughput,1.35598552349855,catapult,FF,210,catapult_fpga_area
Throughput,1.35598552349855,catapult,DSP,0,catapult_fpga_area
Throughput,1.35598552349855,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02884363120071,catapult,CLB,120,catapult_fpga_area
Throughput,1.02884363120071,catapult,LUT,590,catapult_fpga_area
Throughput,1.02884363120071,catapult,FF,214,catapult_fpga_area
Throughput,1.02884363120071,catapult,DSP,0,catapult_fpga_area
Throughput,1.02884363120071,catapult,BRAM,3,catapult_fpga_area
Throughput,0.937242258378946,catapult,CLB,121,catapult_fpga_area
Throughput,0.937242258378946,catapult,LUT,649,catapult_fpga_area
Throughput,0.937242258378946,catapult,FF,219,catapult_fpga_area
Throughput,0.937242258378946,catapult,DSP,0,catapult_fpga_area
Throughput,0.937242258378946,catapult,BRAM,3,catapult_fpga_area
Throughput,0.899464998219059,catapult,CLB,120,catapult_fpga_area
Throughput,0.899464998219059,catapult,LUT,623,catapult_fpga_area
Throughput,0.899464998219059,catapult,FF,218,catapult_fpga_area
Throughput,0.899464998219059,catapult,DSP,0,catapult_fpga_area
Throughput,0.899464998219059,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37200183299445,catapult,CLB,115,catapult_fpga_area
Throughput,1.37200183299445,catapult,LUT,651,catapult_fpga_area
Throughput,1.37200183299445,catapult,FF,202,catapult_fpga_area
Throughput,1.37200183299445,catapult,DSP,0,catapult_fpga_area
Throughput,1.37200183299445,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19832952863708,catapult,CLB,108,catapult_fpga_area
Throughput,1.19832952863708,catapult,LUT,591,catapult_fpga_area
Throughput,1.19832952863708,catapult,FF,205,catapult_fpga_area
Throughput,1.19832952863708,catapult,DSP,0,catapult_fpga_area
Throughput,1.19832952863708,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30002327041654,catapult,CLB,113,catapult_fpga_area
Throughput,1.30002327041654,catapult,LUT,578,catapult_fpga_area
Throughput,1.30002327041654,catapult,FF,210,catapult_fpga_area
Throughput,1.30002327041654,catapult,DSP,0,catapult_fpga_area
Throughput,1.30002327041654,catapult,BRAM,3,catapult_fpga_area
Throughput,0.938034386464539,catapult,CLB,113,catapult_fpga_area
Throughput,0.938034386464539,catapult,LUT,626,catapult_fpga_area
Throughput,0.938034386464539,catapult,FF,214,catapult_fpga_area
Throughput,0.938034386464539,catapult,DSP,0,catapult_fpga_area
Throughput,0.938034386464539,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44838324220589,catapult,CLB,102,catapult_fpga_area
Throughput,1.44838324220589,catapult,LUT,558,catapult_fpga_area
Throughput,1.44838324220589,catapult,FF,203,catapult_fpga_area
Throughput,1.44838324220589,catapult,DSP,0,catapult_fpga_area
Throughput,1.44838324220589,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20493251173002,catapult,CLB,103,catapult_fpga_area
Throughput,1.20493251173002,catapult,LUT,578,catapult_fpga_area
Throughput,1.20493251173002,catapult,FF,205,catapult_fpga_area
Throughput,1.20493251173002,catapult,DSP,0,catapult_fpga_area
Throughput,1.20493251173002,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29874346569694,catapult,CLB,110,catapult_fpga_area
Throughput,1.29874346569694,catapult,LUT,585,catapult_fpga_area
Throughput,1.29874346569694,catapult,FF,211,catapult_fpga_area
Throughput,1.29874346569694,catapult,DSP,0,catapult_fpga_area
Throughput,1.29874346569694,catapult,BRAM,3,catapult_fpga_area
Throughput,0.976019208058015,catapult,CLB,111,catapult_fpga_area
Throughput,0.976019208058015,catapult,LUT,631,catapult_fpga_area
Throughput,0.976019208058015,catapult,FF,215,catapult_fpga_area
Throughput,0.976019208058015,catapult,DSP,0,catapult_fpga_area
Throughput,0.976019208058015,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23848825170044,catapult,CLB,113,catapult_fpga_area
Throughput,1.23848825170044,catapult,LUT,661,catapult_fpga_area
Throughput,1.23848825170044,catapult,FF,214,catapult_fpga_area
Throughput,1.23848825170044,catapult,DSP,0,catapult_fpga_area
Throughput,1.23848825170044,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0948741277959,catapult,CLB,116,catapult_fpga_area
Throughput,1.0948741277959,catapult,LUT,618,catapult_fpga_area
Throughput,1.0948741277959,catapult,FF,217,catapult_fpga_area
Throughput,1.0948741277959,catapult,DSP,0,catapult_fpga_area
Throughput,1.0948741277959,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19792758527747,catapult,CLB,119,catapult_fpga_area
Throughput,1.19792758527747,catapult,LUT,635,catapult_fpga_area
Throughput,1.19792758527747,catapult,FF,222,catapult_fpga_area
Throughput,1.19792758527747,catapult,DSP,0,catapult_fpga_area
Throughput,1.19792758527747,catapult,BRAM,3,catapult_fpga_area
Throughput,0.863167271459201,catapult,CLB,119,catapult_fpga_area
Throughput,0.863167271459201,catapult,LUT,652,catapult_fpga_area
Throughput,0.863167271459201,catapult,FF,224,catapult_fpga_area
Throughput,0.863167271459201,catapult,DSP,0,catapult_fpga_area
Throughput,0.863167271459201,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26077171836881,catapult,CLB,127,catapult_fpga_area
Throughput,1.26077171836881,catapult,LUT,692,catapult_fpga_area
Throughput,1.26077171836881,catapult,FF,211,catapult_fpga_area
Throughput,1.26077171836881,catapult,DSP,0,catapult_fpga_area
Throughput,1.26077171836881,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05300511865788,catapult,CLB,126,catapult_fpga_area
Throughput,1.05300511865788,catapult,LUT,703,catapult_fpga_area
Throughput,1.05300511865788,catapult,FF,214,catapult_fpga_area
Throughput,1.05300511865788,catapult,DSP,0,catapult_fpga_area
Throughput,1.05300511865788,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13728768260575,catapult,CLB,121,catapult_fpga_area
Throughput,1.13728768260575,catapult,LUT,701,catapult_fpga_area
Throughput,1.13728768260575,catapult,FF,219,catapult_fpga_area
Throughput,1.13728768260575,catapult,DSP,0,catapult_fpga_area
Throughput,1.13728768260575,catapult,BRAM,3,catapult_fpga_area
Throughput,0.745328097155008,catapult,CLB,132,catapult_fpga_area
Throughput,0.745328097155008,catapult,LUT,761,catapult_fpga_area
Throughput,0.745328097155008,catapult,FF,221,catapult_fpga_area
Throughput,0.745328097155008,catapult,DSP,0,catapult_fpga_area
Throughput,0.745328097155008,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26419533334935,catapult,CLB,125,catapult_fpga_area
Throughput,1.26419533334935,catapult,LUT,602,catapult_fpga_area
Throughput,1.26419533334935,catapult,FF,214,catapult_fpga_area
Throughput,1.26419533334935,catapult,DSP,0,catapult_fpga_area
Throughput,1.26419533334935,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1363972117358,catapult,CLB,121,catapult_fpga_area
Throughput,1.1363972117358,catapult,LUT,695,catapult_fpga_area
Throughput,1.1363972117358,catapult,FF,213,catapult_fpga_area
Throughput,1.1363972117358,catapult,DSP,0,catapult_fpga_area
Throughput,1.1363972117358,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25738873052776,catapult,CLB,119,catapult_fpga_area
Throughput,1.25738873052776,catapult,LUT,657,catapult_fpga_area
Throughput,1.25738873052776,catapult,FF,219,catapult_fpga_area
Throughput,1.25738873052776,catapult,DSP,0,catapult_fpga_area
Throughput,1.25738873052776,catapult,BRAM,3,catapult_fpga_area
Throughput,0.954043714282988,catapult,CLB,113,catapult_fpga_area
Throughput,0.954043714282988,catapult,LUT,646,catapult_fpga_area
Throughput,0.954043714282988,catapult,FF,222,catapult_fpga_area
Throughput,0.954043714282988,catapult,DSP,0,catapult_fpga_area
Throughput,0.954043714282988,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22378799096844,catapult,CLB,110,catapult_fpga_area
Throughput,1.22378799096844,catapult,LUT,632,catapult_fpga_area
Throughput,1.22378799096844,catapult,FF,217,catapult_fpga_area
Throughput,1.22378799096844,catapult,DSP,0,catapult_fpga_area
Throughput,1.22378799096844,catapult,BRAM,3,catapult_fpga_area
Throughput,1.03760056943519,catapult,CLB,126,catapult_fpga_area
Throughput,1.03760056943519,catapult,LUT,723,catapult_fpga_area
Throughput,1.03760056943519,catapult,FF,217,catapult_fpga_area
Throughput,1.03760056943519,catapult,DSP,0,catapult_fpga_area
Throughput,1.03760056943519,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25339984708522,catapult,CLB,134,catapult_fpga_area
Throughput,1.25339984708522,catapult,LUT,721,catapult_fpga_area
Throughput,1.25339984708522,catapult,FF,222,catapult_fpga_area
Throughput,1.25339984708522,catapult,DSP,0,catapult_fpga_area
Throughput,1.25339984708522,catapult,BRAM,3,catapult_fpga_area
Throughput,0.874997812505469,catapult,CLB,132,catapult_fpga_area
Throughput,0.874997812505469,catapult,LUT,804,catapult_fpga_area
Throughput,0.874997812505469,catapult,FF,226,catapult_fpga_area
Throughput,0.874997812505469,catapult,DSP,0,catapult_fpga_area
Throughput,0.874997812505469,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22315630592118,catapult,CLB,118,catapult_fpga_area
Throughput,1.22315630592118,catapult,LUT,631,catapult_fpga_area
Throughput,1.22315630592118,catapult,FF,226,catapult_fpga_area
Throughput,1.22315630592118,catapult,DSP,0,catapult_fpga_area
Throughput,1.22315630592118,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04126642988268,catapult,CLB,127,catapult_fpga_area
Throughput,1.04126642988268,catapult,LUT,697,catapult_fpga_area
Throughput,1.04126642988268,catapult,FF,226,catapult_fpga_area
Throughput,1.04126642988268,catapult,DSP,0,catapult_fpga_area
Throughput,1.04126642988268,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0618326381869,catapult,CLB,120,catapult_fpga_area
Throughput,1.0618326381869,catapult,LUT,705,catapult_fpga_area
Throughput,1.0618326381869,catapult,FF,229,catapult_fpga_area
Throughput,1.0618326381869,catapult,DSP,0,catapult_fpga_area
Throughput,1.0618326381869,catapult,BRAM,3,catapult_fpga_area
Throughput,0.730275087322644,catapult,CLB,142,catapult_fpga_area
Throughput,0.730275087322644,catapult,LUT,763,catapult_fpga_area
Throughput,0.730275087322644,catapult,FF,233,catapult_fpga_area
Throughput,0.730275087322644,catapult,DSP,0,catapult_fpga_area
Throughput,0.730275087322644,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07997308707067,catapult,CLB,127,catapult_fpga_area
Throughput,1.07997308707067,catapult,LUT,691,catapult_fpga_area
Throughput,1.07997308707067,catapult,FF,226,catapult_fpga_area
Throughput,1.07997308707067,catapult,DSP,0,catapult_fpga_area
Throughput,1.07997308707067,catapult,BRAM,3,catapult_fpga_area
Throughput,1.12826831123056,catapult,CLB,125,catapult_fpga_area
Throughput,1.12826831123056,catapult,LUT,700,catapult_fpga_area
Throughput,1.12826831123056,catapult,FF,225,catapult_fpga_area
Throughput,1.12826831123056,catapult,DSP,0,catapult_fpga_area
Throughput,1.12826831123056,catapult,BRAM,3,catapult_fpga_area
Throughput,0.959010914503218,catapult,CLB,147,catapult_fpga_area
Throughput,0.959010914503218,catapult,LUT,854,catapult_fpga_area
Throughput,0.959010914503218,catapult,FF,228,catapult_fpga_area
Throughput,0.959010914503218,catapult,DSP,0,catapult_fpga_area
Throughput,0.959010914503218,catapult,BRAM,3,catapult_fpga_area
Throughput,0.758831854243577,catapult,CLB,147,catapult_fpga_area
Throughput,0.758831854243577,catapult,LUT,837,catapult_fpga_area
Throughput,0.758831854243577,catapult,FF,232,catapult_fpga_area
Throughput,0.758831854243577,catapult,DSP,0,catapult_fpga_area
Throughput,0.758831854243577,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25264621512946,catapult,CLB,116,catapult_fpga_area
Throughput,1.25264621512946,catapult,LUT,632,catapult_fpga_area
Throughput,1.25264621512946,catapult,FF,212,catapult_fpga_area
Throughput,1.25264621512946,catapult,DSP,0,catapult_fpga_area
Throughput,1.25264621512946,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18412981852026,catapult,CLB,127,catapult_fpga_area
Throughput,1.18412981852026,catapult,LUT,705,catapult_fpga_area
Throughput,1.18412981852026,catapult,FF,213,catapult_fpga_area
Throughput,1.18412981852026,catapult,DSP,0,catapult_fpga_area
Throughput,1.18412981852026,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32019998389356,catapult,CLB,128,catapult_fpga_area
Throughput,1.32019998389356,catapult,LUT,699,catapult_fpga_area
Throughput,1.32019998389356,catapult,FF,219,catapult_fpga_area
Throughput,1.32019998389356,catapult,DSP,0,catapult_fpga_area
Throughput,1.32019998389356,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0337338362793,catapult,CLB,121,catapult_fpga_area
Throughput,1.0337338362793,catapult,LUT,677,catapult_fpga_area
Throughput,1.0337338362793,catapult,FF,220,catapult_fpga_area
Throughput,1.0337338362793,catapult,DSP,0,catapult_fpga_area
Throughput,1.0337338362793,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3563754392961,catapult,CLB,122,catapult_fpga_area
Throughput,1.3563754392961,catapult,LUT,669,catapult_fpga_area
Throughput,1.3563754392961,catapult,FF,216,catapult_fpga_area
Throughput,1.3563754392961,catapult,DSP,0,catapult_fpga_area
Throughput,1.3563754392961,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15275236919431,catapult,CLB,136,catapult_fpga_area
Throughput,1.15275236919431,catapult,LUT,756,catapult_fpga_area
Throughput,1.15275236919431,catapult,FF,216,catapult_fpga_area
Throughput,1.15275236919431,catapult,DSP,0,catapult_fpga_area
Throughput,1.15275236919431,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08762209917591,catapult,CLB,131,catapult_fpga_area
Throughput,1.08762209917591,catapult,LUT,698,catapult_fpga_area
Throughput,1.08762209917591,catapult,FF,221,catapult_fpga_area
Throughput,1.08762209917591,catapult,DSP,0,catapult_fpga_area
Throughput,1.08762209917591,catapult,BRAM,3,catapult_fpga_area
Throughput,0.93845605210308,catapult,CLB,139,catapult_fpga_area
Throughput,0.93845605210308,catapult,LUT,681,catapult_fpga_area
Throughput,0.93845605210308,catapult,FF,224,catapult_fpga_area
Throughput,0.93845605210308,catapult,DSP,0,catapult_fpga_area
Throughput,0.93845605210308,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04283116146363,catapult,CLB,121,catapult_fpga_area
Throughput,1.04283116146363,catapult,LUT,654,catapult_fpga_area
Throughput,1.04283116146363,catapult,FF,223,catapult_fpga_area
Throughput,1.04283116146363,catapult,DSP,0,catapult_fpga_area
Throughput,1.04283116146363,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02396487390897,catapult,CLB,125,catapult_fpga_area
Throughput,1.02396487390897,catapult,LUT,699,catapult_fpga_area
Throughput,1.02396487390897,catapult,FF,225,catapult_fpga_area
Throughput,1.02396487390897,catapult,DSP,0,catapult_fpga_area
Throughput,1.02396487390897,catapult,BRAM,3,catapult_fpga_area
Throughput,0.953370641904453,catapult,CLB,143,catapult_fpga_area
Throughput,0.953370641904453,catapult,LUT,867,catapult_fpga_area
Throughput,0.953370641904453,catapult,FF,229,catapult_fpga_area
Throughput,0.953370641904453,catapult,DSP,0,catapult_fpga_area
Throughput,0.953370641904453,catapult,BRAM,3,catapult_fpga_area
Throughput,0.776750913070698,catapult,CLB,153,catapult_fpga_area
Throughput,0.776750913070698,catapult,LUT,868,catapult_fpga_area
Throughput,0.776750913070698,catapult,FF,231,catapult_fpga_area
Throughput,0.776750913070698,catapult,DSP,0,catapult_fpga_area
Throughput,0.776750913070698,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10921066350763,catapult,CLB,139,catapult_fpga_area
Throughput,1.10921066350763,catapult,LUT,707,catapult_fpga_area
Throughput,1.10921066350763,catapult,FF,223,catapult_fpga_area
Throughput,1.10921066350763,catapult,DSP,0,catapult_fpga_area
Throughput,1.10921066350763,catapult,BRAM,3,catapult_fpga_area
Throughput,0.980923009314845,catapult,CLB,131,catapult_fpga_area
Throughput,0.980923009314845,catapult,LUT,729,catapult_fpga_area
Throughput,0.980923009314845,catapult,FF,224,catapult_fpga_area
Throughput,0.980923009314845,catapult,DSP,0,catapult_fpga_area
Throughput,0.980923009314845,catapult,BRAM,3,catapult_fpga_area
Throughput,0.790336398784779,catapult,CLB,157,catapult_fpga_area
Throughput,0.790336398784779,catapult,LUT,901,catapult_fpga_area
Throughput,0.790336398784779,catapult,FF,231,catapult_fpga_area
Throughput,0.790336398784779,catapult,DSP,0,catapult_fpga_area
Throughput,0.790336398784779,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32751703868119,catapult,CLB,91,catapult_fpga_area
Throughput,1.32751703868119,catapult,LUT,526,catapult_fpga_area
Throughput,1.32751703868119,catapult,FF,210,catapult_fpga_area
Throughput,1.32751703868119,catapult,DSP,0,catapult_fpga_area
Throughput,1.32751703868119,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33676257492554,catapult,CLB,105,catapult_fpga_area
Throughput,1.33676257492554,catapult,LUT,517,catapult_fpga_area
Throughput,1.33676257492554,catapult,FF,214,catapult_fpga_area
Throughput,1.33676257492554,catapult,DSP,0,catapult_fpga_area
Throughput,1.33676257492554,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21428927041858,catapult,CLB,101,catapult_fpga_area
Throughput,1.21428927041858,catapult,LUT,574,catapult_fpga_area
Throughput,1.21428927041858,catapult,FF,218,catapult_fpga_area
Throughput,1.21428927041858,catapult,DSP,0,catapult_fpga_area
Throughput,1.21428927041858,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19822183879123,catapult,CLB,98,catapult_fpga_area
Throughput,1.19822183879123,catapult,LUT,551,catapult_fpga_area
Throughput,1.19822183879123,catapult,FF,217,catapult_fpga_area
Throughput,1.19822183879123,catapult,DSP,0,catapult_fpga_area
Throughput,1.19822183879123,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4046995628575,catapult,CLB,98,catapult_fpga_area
Throughput,1.4046995628575,catapult,LUT,581,catapult_fpga_area
Throughput,1.4046995628575,catapult,FF,213,catapult_fpga_area
Throughput,1.4046995628575,catapult,DSP,0,catapult_fpga_area
Throughput,1.4046995628575,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32122387610091,catapult,CLB,104,catapult_fpga_area
Throughput,1.32122387610091,catapult,LUT,568,catapult_fpga_area
Throughput,1.32122387610091,catapult,FF,218,catapult_fpga_area
Throughput,1.32122387610091,catapult,DSP,0,catapult_fpga_area
Throughput,1.32122387610091,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49657583449069,catapult,CLB,90,catapult_fpga_area
Throughput,1.49657583449069,catapult,LUT,522,catapult_fpga_area
Throughput,1.49657583449069,catapult,FF,222,catapult_fpga_area
Throughput,1.49657583449069,catapult,DSP,0,catapult_fpga_area
Throughput,1.49657583449069,catapult,BRAM,3,catapult_fpga_area
Throughput,0.858025888357104,catapult,CLB,122,catapult_fpga_area
Throughput,0.858025888357104,catapult,LUT,689,catapult_fpga_area
Throughput,0.858025888357104,catapult,FF,220,catapult_fpga_area
Throughput,0.858025888357104,catapult,DSP,0,catapult_fpga_area
Throughput,0.858025888357104,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32822409796981,catapult,CLB,101,catapult_fpga_area
Throughput,1.32822409796981,catapult,LUT,572,catapult_fpga_area
Throughput,1.32822409796981,catapult,FF,221,catapult_fpga_area
Throughput,1.32822409796981,catapult,DSP,0,catapult_fpga_area
Throughput,1.32822409796981,catapult,BRAM,3,catapult_fpga_area
Throughput,0.962991282039924,catapult,CLB,119,catapult_fpga_area
Throughput,0.962991282039924,catapult,LUT,706,catapult_fpga_area
Throughput,0.962991282039924,catapult,FF,224,catapult_fpga_area
Throughput,0.962991282039924,catapult,DSP,0,catapult_fpga_area
Throughput,0.962991282039924,catapult,BRAM,3,catapult_fpga_area
Throughput,0.94925023470212,catapult,CLB,121,catapult_fpga_area
Throughput,0.94925023470212,catapult,LUT,684,catapult_fpga_area
Throughput,0.94925023470212,catapult,FF,228,catapult_fpga_area
Throughput,0.94925023470212,catapult,DSP,0,catapult_fpga_area
Throughput,0.94925023470212,catapult,BRAM,3,catapult_fpga_area
Throughput,0.888160202784738,catapult,CLB,116,catapult_fpga_area
Throughput,0.888160202784738,catapult,LUT,678,catapult_fpga_area
Throughput,0.888160202784738,catapult,FF,228,catapult_fpga_area
Throughput,0.888160202784738,catapult,DSP,0,catapult_fpga_area
Throughput,0.888160202784738,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10577757726344,catapult,CLB,110,catapult_fpga_area
Throughput,1.10577757726344,catapult,LUT,578,catapult_fpga_area
Throughput,1.10577757726344,catapult,FF,221,catapult_fpga_area
Throughput,1.10577757726344,catapult,DSP,0,catapult_fpga_area
Throughput,1.10577757726344,catapult,BRAM,3,catapult_fpga_area
Throughput,0.859259335637867,catapult,CLB,123,catapult_fpga_area
Throughput,0.859259335637867,catapult,LUT,719,catapult_fpga_area
Throughput,0.859259335637867,catapult,FF,224,catapult_fpga_area
Throughput,0.859259335637867,catapult,DSP,0,catapult_fpga_area
Throughput,0.859259335637867,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01272899068391,catapult,CLB,141,catapult_fpga_area
Throughput,1.01272899068391,catapult,LUT,808,catapult_fpga_area
Throughput,1.01272899068391,catapult,FF,228,catapult_fpga_area
Throughput,1.01272899068391,catapult,DSP,0,catapult_fpga_area
Throughput,1.01272899068391,catapult,BRAM,3,catapult_fpga_area
Throughput,0.814592280271878,catapult,CLB,142,catapult_fpga_area
Throughput,0.814592280271878,catapult,LUT,833,catapult_fpga_area
Throughput,0.814592280271878,catapult,FF,228,catapult_fpga_area
Throughput,0.814592280271878,catapult,DSP,0,catapult_fpga_area
Throughput,0.814592280271878,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1112568092261,catapult,CLB,107,catapult_fpga_area
Throughput,1.1112568092261,catapult,LUT,549,catapult_fpga_area
Throughput,1.1112568092261,catapult,FF,212,catapult_fpga_area
Throughput,1.1112568092261,catapult,DSP,0,catapult_fpga_area
Throughput,1.1112568092261,catapult,BRAM,3,catapult_fpga_area
Throughput,1.06013959918242,catapult,CLB,109,catapult_fpga_area
Throughput,1.06013959918242,catapult,LUT,608,catapult_fpga_area
Throughput,1.06013959918242,catapult,FF,216,catapult_fpga_area
Throughput,1.06013959918242,catapult,DSP,0,catapult_fpga_area
Throughput,1.06013959918242,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11926182444154,catapult,CLB,104,catapult_fpga_area
Throughput,1.11926182444154,catapult,LUT,560,catapult_fpga_area
Throughput,1.11926182444154,catapult,FF,221,catapult_fpga_area
Throughput,1.11926182444154,catapult,DSP,0,catapult_fpga_area
Throughput,1.11926182444154,catapult,BRAM,3,catapult_fpga_area
Throughput,0.970035600306531,catapult,CLB,115,catapult_fpga_area
Throughput,0.970035600306531,catapult,LUT,607,catapult_fpga_area
Throughput,0.970035600306531,catapult,FF,224,catapult_fpga_area
Throughput,0.970035600306531,catapult,DSP,0,catapult_fpga_area
Throughput,0.970035600306531,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38228655076655,catapult,CLB,107,catapult_fpga_area
Throughput,1.38228655076655,catapult,LUT,568,catapult_fpga_area
Throughput,1.38228655076655,catapult,FF,216,catapult_fpga_area
Throughput,1.38228655076655,catapult,DSP,0,catapult_fpga_area
Throughput,1.38228655076655,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21967729778055,catapult,CLB,104,catapult_fpga_area
Throughput,1.21967729778055,catapult,LUT,595,catapult_fpga_area
Throughput,1.21967729778055,catapult,FF,219,catapult_fpga_area
Throughput,1.21967729778055,catapult,DSP,0,catapult_fpga_area
Throughput,1.21967729778055,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0982204435932,catapult,CLB,125,catapult_fpga_area
Throughput,1.0982204435932,catapult,LUT,672,catapult_fpga_area
Throughput,1.0982204435932,catapult,FF,223,catapult_fpga_area
Throughput,1.0982204435932,catapult,DSP,0,catapult_fpga_area
Throughput,1.0982204435932,catapult,BRAM,3,catapult_fpga_area
Throughput,0.866485051399893,catapult,CLB,134,catapult_fpga_area
Throughput,0.866485051399893,catapult,LUT,741,catapult_fpga_area
Throughput,0.866485051399893,catapult,FF,227,catapult_fpga_area
Throughput,0.866485051399893,catapult,DSP,0,catapult_fpga_area
Throughput,0.866485051399893,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07030169664225,catapult,CLB,125,catapult_fpga_area
Throughput,1.07030169664225,catapult,LUT,725,catapult_fpga_area
Throughput,1.07030169664225,catapult,FF,223,catapult_fpga_area
Throughput,1.07030169664225,catapult,DSP,0,catapult_fpga_area
Throughput,1.07030169664225,catapult,BRAM,3,catapult_fpga_area
Throughput,0.998213198374909,catapult,CLB,126,catapult_fpga_area
Throughput,0.998213198374909,catapult,LUT,747,catapult_fpga_area
Throughput,0.998213198374909,catapult,FF,226,catapult_fpga_area
Throughput,0.998213198374909,catapult,DSP,0,catapult_fpga_area
Throughput,0.998213198374909,catapult,BRAM,3,catapult_fpga_area
Throughput,0.937724760903629,catapult,CLB,122,catapult_fpga_area
Throughput,0.937724760903629,catapult,LUT,711,catapult_fpga_area
Throughput,0.937724760903629,catapult,FF,231,catapult_fpga_area
Throughput,0.937724760903629,catapult,DSP,0,catapult_fpga_area
Throughput,0.937724760903629,catapult,BRAM,3,catapult_fpga_area
Throughput,0.811708736177615,catapult,CLB,140,catapult_fpga_area
Throughput,0.811708736177615,catapult,LUT,784,catapult_fpga_area
Throughput,0.811708736177615,catapult,FF,235,catapult_fpga_area
Throughput,0.811708736177615,catapult,DSP,0,catapult_fpga_area
Throughput,0.811708736177615,catapult,BRAM,3,catapult_fpga_area
Throughput,1.03512489299396,catapult,CLB,132,catapult_fpga_area
Throughput,1.03512489299396,catapult,LUT,721,catapult_fpga_area
Throughput,1.03512489299396,catapult,FF,223,catapult_fpga_area
Throughput,1.03512489299396,catapult,DSP,0,catapult_fpga_area
Throughput,1.03512489299396,catapult,BRAM,3,catapult_fpga_area
Throughput,0.779747159186162,catapult,CLB,125,catapult_fpga_area
Throughput,0.779747159186162,catapult,LUT,710,catapult_fpga_area
Throughput,0.779747159186162,catapult,FF,226,catapult_fpga_area
Throughput,0.779747159186162,catapult,DSP,0,catapult_fpga_area
Throughput,0.779747159186162,catapult,BRAM,3,catapult_fpga_area
Throughput,0.929185819509371,catapult,CLB,129,catapult_fpga_area
Throughput,0.929185819509371,catapult,LUT,745,catapult_fpga_area
Throughput,0.929185819509371,catapult,FF,231,catapult_fpga_area
Throughput,0.929185819509371,catapult,DSP,0,catapult_fpga_area
Throughput,0.929185819509371,catapult,BRAM,3,catapult_fpga_area
Throughput,0.722488539525542,catapult,CLB,144,catapult_fpga_area
Throughput,0.722488539525542,catapult,LUT,803,catapult_fpga_area
Throughput,0.722488539525542,catapult,FF,235,catapult_fpga_area
Throughput,0.722488539525542,catapult,DSP,0,catapult_fpga_area
Throughput,0.722488539525542,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19025655980147,catapult,CLB,113,catapult_fpga_area
Throughput,1.19025655980147,catapult,LUT,616,catapult_fpga_area
Throughput,1.19025655980147,catapult,FF,225,catapult_fpga_area
Throughput,1.19025655980147,catapult,DSP,0,catapult_fpga_area
Throughput,1.19025655980147,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26586284376088,catapult,CLB,116,catapult_fpga_area
Throughput,1.26586284376088,catapult,LUT,598,catapult_fpga_area
Throughput,1.26586284376088,catapult,FF,225,catapult_fpga_area
Throughput,1.26586284376088,catapult,DSP,0,catapult_fpga_area
Throughput,1.26586284376088,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17726974663978,catapult,CLB,110,catapult_fpga_area
Throughput,1.17726974663978,catapult,LUT,643,catapult_fpga_area
Throughput,1.17726974663978,catapult,FF,233,catapult_fpga_area
Throughput,1.17726974663978,catapult,DSP,0,catapult_fpga_area
Throughput,1.17726974663978,catapult,BRAM,3,catapult_fpga_area
Throughput,0.845793277973344,catapult,CLB,143,catapult_fpga_area
Throughput,0.845793277973344,catapult,LUT,795,catapult_fpga_area
Throughput,0.845793277973344,catapult,FF,232,catapult_fpga_area
Throughput,0.845793277973344,catapult,DSP,0,catapult_fpga_area
Throughput,0.845793277973344,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17041061515612,catapult,CLB,111,catapult_fpga_area
Throughput,1.17041061515612,catapult,LUT,626,catapult_fpga_area
Throughput,1.17041061515612,catapult,FF,229,catapult_fpga_area
Throughput,1.17041061515612,catapult,DSP,0,catapult_fpga_area
Throughput,1.17041061515612,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10292374054381,catapult,CLB,106,catapult_fpga_area
Throughput,1.10292374054381,catapult,LUT,587,catapult_fpga_area
Throughput,1.10292374054381,catapult,FF,229,catapult_fpga_area
Throughput,1.10292374054381,catapult,DSP,0,catapult_fpga_area
Throughput,1.10292374054381,catapult,BRAM,3,catapult_fpga_area
Throughput,0.96994433489462,catapult,CLB,155,catapult_fpga_area
Throughput,0.96994433489462,catapult,LUT,882,catapult_fpga_area
Throughput,0.96994433489462,catapult,FF,235,catapult_fpga_area
Throughput,0.96994433489462,catapult,DSP,0,catapult_fpga_area
Throughput,0.96994433489462,catapult,BRAM,3,catapult_fpga_area
Throughput,0.734362665002111,catapult,CLB,148,catapult_fpga_area
Throughput,0.734362665002111,catapult,LUT,919,catapult_fpga_area
Throughput,0.734362665002111,catapult,FF,236,catapult_fpga_area
Throughput,0.734362665002111,catapult,DSP,0,catapult_fpga_area
Throughput,0.734362665002111,catapult,BRAM,3,catapult_fpga_area
Throughput,0.940484274162452,catapult,CLB,140,catapult_fpga_area
Throughput,0.940484274162452,catapult,LUT,835,catapult_fpga_area
Throughput,0.940484274162452,catapult,FF,235,catapult_fpga_area
Throughput,0.940484274162452,catapult,DSP,0,catapult_fpga_area
Throughput,0.940484274162452,catapult,BRAM,3,catapult_fpga_area
Throughput,0.984782161262018,catapult,CLB,149,catapult_fpga_area
Throughput,0.984782161262018,catapult,LUT,779,catapult_fpga_area
Throughput,0.984782161262018,catapult,FF,235,catapult_fpga_area
Throughput,0.984782161262018,catapult,DSP,0,catapult_fpga_area
Throughput,0.984782161262018,catapult,BRAM,3,catapult_fpga_area
Throughput,0.887376798823693,catapult,CLB,136,catapult_fpga_area
Throughput,0.887376798823693,catapult,LUT,825,catapult_fpga_area
Throughput,0.887376798823693,catapult,FF,243,catapult_fpga_area
Throughput,0.887376798823693,catapult,DSP,0,catapult_fpga_area
Throughput,0.887376798823693,catapult,BRAM,3,catapult_fpga_area
Throughput,0.754100610595264,catapult,CLB,147,catapult_fpga_area
Throughput,0.754100610595264,catapult,LUT,871,catapult_fpga_area
Throughput,0.754100610595264,catapult,FF,244,catapult_fpga_area
Throughput,0.754100610595264,catapult,DSP,0,catapult_fpga_area
Throughput,0.754100610595264,catapult,BRAM,3,catapult_fpga_area
Throughput,0.947386870165366,catapult,CLB,146,catapult_fpga_area
Throughput,0.947386870165366,catapult,LUT,857,catapult_fpga_area
Throughput,0.947386870165366,catapult,FF,235,catapult_fpga_area
Throughput,0.947386870165366,catapult,DSP,0,catapult_fpga_area
Throughput,0.947386870165366,catapult,BRAM,3,catapult_fpga_area
Throughput,0.809217308834549,catapult,CLB,146,catapult_fpga_area
Throughput,0.809217308834549,catapult,LUT,872,catapult_fpga_area
Throughput,0.809217308834549,catapult,FF,235,catapult_fpga_area
Throughput,0.809217308834549,catapult,DSP,0,catapult_fpga_area
Throughput,0.809217308834549,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02246247818321,catapult,CLB,165,catapult_fpga_area
Throughput,1.02246247818321,catapult,LUT,917,catapult_fpga_area
Throughput,1.02246247818321,catapult,FF,243,catapult_fpga_area
Throughput,1.02246247818321,catapult,DSP,0,catapult_fpga_area
Throughput,1.02246247818321,catapult,BRAM,3,catapult_fpga_area
Throughput,0.677038902655347,catapult,CLB,152,catapult_fpga_area
Throughput,0.677038902655347,catapult,LUT,931,catapult_fpga_area
Throughput,0.677038902655347,catapult,FF,244,catapult_fpga_area
Throughput,0.677038902655347,catapult,DSP,0,catapult_fpga_area
Throughput,0.677038902655347,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20111751974037,catapult,CLB,109,catapult_fpga_area
Throughput,1.20111751974037,catapult,LUT,577,catapult_fpga_area
Throughput,1.20111751974037,catapult,FF,222,catapult_fpga_area
Throughput,1.20111751974037,catapult,DSP,0,catapult_fpga_area
Throughput,1.20111751974037,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36239039569267,catapult,CLB,112,catapult_fpga_area
Throughput,1.36239039569267,catapult,LUT,556,catapult_fpga_area
Throughput,1.36239039569267,catapult,FF,223,catapult_fpga_area
Throughput,1.36239039569267,catapult,DSP,0,catapult_fpga_area
Throughput,1.36239039569267,catapult,BRAM,3,catapult_fpga_area
Throughput,0.815358749696279,catapult,CLB,118,catapult_fpga_area
Throughput,0.815358749696279,catapult,LUT,681,catapult_fpga_area
Throughput,0.815358749696279,catapult,FF,228,catapult_fpga_area
Throughput,0.815358749696279,catapult,DSP,0,catapult_fpga_area
Throughput,0.815358749696279,catapult,BRAM,3,catapult_fpga_area
Throughput,0.797047735188861,catapult,CLB,128,catapult_fpga_area
Throughput,0.797047735188861,catapult,LUT,756,catapult_fpga_area
Throughput,0.797047735188861,catapult,FF,229,catapult_fpga_area
Throughput,0.797047735188861,catapult,DSP,0,catapult_fpga_area
Throughput,0.797047735188861,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24731515413073,catapult,CLB,124,catapult_fpga_area
Throughput,1.24731515413073,catapult,LUT,646,catapult_fpga_area
Throughput,1.24731515413073,catapult,FF,226,catapult_fpga_area
Throughput,1.24731515413073,catapult,DSP,0,catapult_fpga_area
Throughput,1.24731515413073,catapult,BRAM,3,catapult_fpga_area
Throughput,0.921912193395052,catapult,CLB,119,catapult_fpga_area
Throughput,0.921912193395052,catapult,LUT,666,catapult_fpga_area
Throughput,0.921912193395052,catapult,FF,227,catapult_fpga_area
Throughput,0.921912193395052,catapult,DSP,0,catapult_fpga_area
Throughput,0.921912193395052,catapult,BRAM,3,catapult_fpga_area
Throughput,0.940987830204392,catapult,CLB,132,catapult_fpga_area
Throughput,0.940987830204392,catapult,LUT,766,catapult_fpga_area
Throughput,0.940987830204392,catapult,FF,232,catapult_fpga_area
Throughput,0.940987830204392,catapult,DSP,0,catapult_fpga_area
Throughput,0.940987830204392,catapult,BRAM,3,catapult_fpga_area
Throughput,0.809374499199529,catapult,CLB,147,catapult_fpga_area
Throughput,0.809374499199529,catapult,LUT,846,catapult_fpga_area
Throughput,0.809374499199529,catapult,FF,233,catapult_fpga_area
Throughput,0.809374499199529,catapult,DSP,0,catapult_fpga_area
Throughput,0.809374499199529,catapult,BRAM,3,catapult_fpga_area
Throughput,0.985920075403167,catapult,CLB,121,catapult_fpga_area
Throughput,0.985920075403167,catapult,LUT,694,catapult_fpga_area
Throughput,0.985920075403167,catapult,FF,232,catapult_fpga_area
Throughput,0.985920075403167,catapult,DSP,0,catapult_fpga_area
Throughput,0.985920075403167,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02289651560531,catapult,CLB,127,catapult_fpga_area
Throughput,1.02289651560531,catapult,LUT,714,catapult_fpga_area
Throughput,1.02289651560531,catapult,FF,234,catapult_fpga_area
Throughput,1.02289651560531,catapult,DSP,0,catapult_fpga_area
Throughput,1.02289651560531,catapult,BRAM,3,catapult_fpga_area
Throughput,0.929885689152232,catapult,CLB,138,catapult_fpga_area
Throughput,0.929885689152232,catapult,LUT,717,catapult_fpga_area
Throughput,0.929885689152232,catapult,FF,240,catapult_fpga_area
Throughput,0.929885689152232,catapult,DSP,0,catapult_fpga_area
Throughput,0.929885689152232,catapult,BRAM,3,catapult_fpga_area
Throughput,0.776167316836156,catapult,CLB,134,catapult_fpga_area
Throughput,0.776167316836156,catapult,LUT,794,catapult_fpga_area
Throughput,0.776167316836156,catapult,FF,241,catapult_fpga_area
Throughput,0.776167316836156,catapult,DSP,0,catapult_fpga_area
Throughput,0.776167316836156,catapult,BRAM,3,catapult_fpga_area
Throughput,0.925508590107979,catapult,CLB,132,catapult_fpga_area
Throughput,0.925508590107979,catapult,LUT,760,catapult_fpga_area
Throughput,0.925508590107979,catapult,FF,232,catapult_fpga_area
Throughput,0.925508590107979,catapult,DSP,0,catapult_fpga_area
Throughput,0.925508590107979,catapult,BRAM,3,catapult_fpga_area
Throughput,0.829201147614388,catapult,CLB,133,catapult_fpga_area
Throughput,0.829201147614388,catapult,LUT,757,catapult_fpga_area
Throughput,0.829201147614388,catapult,FF,235,catapult_fpga_area
Throughput,0.829201147614388,catapult,DSP,0,catapult_fpga_area
Throughput,0.829201147614388,catapult,BRAM,3,catapult_fpga_area
Throughput,0.969957506161655,catapult,CLB,141,catapult_fpga_area
Throughput,0.969957506161655,catapult,LUT,791,catapult_fpga_area
Throughput,0.969957506161655,catapult,FF,240,catapult_fpga_area
Throughput,0.969957506161655,catapult,DSP,0,catapult_fpga_area
Throughput,0.969957506161655,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43177246272022,catapult,CLB,111,catapult_fpga_area
Throughput,1.43177246272022,catapult,LUT,589,catapult_fpga_area
Throughput,1.43177246272022,catapult,FF,210,catapult_fpga_area
Throughput,1.43177246272022,catapult,DSP,0,catapult_fpga_area
Throughput,1.43177246272022,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26119308866187,catapult,CLB,115,catapult_fpga_area
Throughput,1.26119308866187,catapult,LUT,626,catapult_fpga_area
Throughput,1.26119308866187,catapult,FF,212,catapult_fpga_area
Throughput,1.26119308866187,catapult,DSP,0,catapult_fpga_area
Throughput,1.26119308866187,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37042620254899,catapult,CLB,108,catapult_fpga_area
Throughput,1.37042620254899,catapult,LUT,596,catapult_fpga_area
Throughput,1.37042620254899,catapult,FF,218,catapult_fpga_area
Throughput,1.37042620254899,catapult,DSP,0,catapult_fpga_area
Throughput,1.37042620254899,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08269283029981,catapult,CLB,114,catapult_fpga_area
Throughput,1.08269283029981,catapult,LUT,583,catapult_fpga_area
Throughput,1.08269283029981,catapult,FF,217,catapult_fpga_area
Throughput,1.08269283029981,catapult,DSP,0,catapult_fpga_area
Throughput,1.08269283029981,catapult,BRAM,3,catapult_fpga_area
Throughput,0.992871184892472,catapult,CLB,113,catapult_fpga_area
Throughput,0.992871184892472,catapult,LUT,613,catapult_fpga_area
Throughput,0.992871184892472,catapult,FF,213,catapult_fpga_area
Throughput,0.992871184892472,catapult,DSP,0,catapult_fpga_area
Throughput,0.992871184892472,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16708448291155,catapult,CLB,100,catapult_fpga_area
Throughput,1.16708448291155,catapult,LUT,575,catapult_fpga_area
Throughput,1.16708448291155,catapult,FF,216,catapult_fpga_area
Throughput,1.16708448291155,catapult,DSP,0,catapult_fpga_area
Throughput,1.16708448291155,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19257313156586,catapult,CLB,114,catapult_fpga_area
Throughput,1.19257313156586,catapult,LUT,629,catapult_fpga_area
Throughput,1.19257313156586,catapult,FF,220,catapult_fpga_area
Throughput,1.19257313156586,catapult,DSP,0,catapult_fpga_area
Throughput,1.19257313156586,catapult,BRAM,3,catapult_fpga_area
Throughput,0.897075802008194,catapult,CLB,118,catapult_fpga_area
Throughput,0.897075802008194,catapult,LUT,683,catapult_fpga_area
Throughput,0.897075802008194,catapult,FF,220,catapult_fpga_area
Throughput,0.897075802008194,catapult,DSP,0,catapult_fpga_area
Throughput,0.897075802008194,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10197937535401,catapult,CLB,121,catapult_fpga_area
Throughput,1.10197937535401,catapult,LUT,701,catapult_fpga_area
Throughput,1.10197937535401,catapult,FF,220,catapult_fpga_area
Throughput,1.10197937535401,catapult,DSP,0,catapult_fpga_area
Throughput,1.10197937535401,catapult,BRAM,3,catapult_fpga_area
Throughput,0.866307899688476,catapult,CLB,129,catapult_fpga_area
Throughput,0.866307899688476,catapult,LUT,706,catapult_fpga_area
Throughput,0.866307899688476,catapult,FF,223,catapult_fpga_area
Throughput,0.866307899688476,catapult,DSP,0,catapult_fpga_area
Throughput,0.866307899688476,catapult,BRAM,3,catapult_fpga_area
Throughput,1.06148999227235,catapult,CLB,127,catapult_fpga_area
Throughput,1.06148999227235,catapult,LUT,720,catapult_fpga_area
Throughput,1.06148999227235,catapult,FF,228,catapult_fpga_area
Throughput,1.06148999227235,catapult,DSP,0,catapult_fpga_area
Throughput,1.06148999227235,catapult,BRAM,3,catapult_fpga_area
Throughput,0.80275312210758,catapult,CLB,135,catapult_fpga_area
Throughput,0.80275312210758,catapult,LUT,760,catapult_fpga_area
Throughput,0.80275312210758,catapult,FF,228,catapult_fpga_area
Throughput,0.80275312210758,catapult,DSP,0,catapult_fpga_area
Throughput,0.80275312210758,catapult,BRAM,3,catapult_fpga_area
Throughput,0.943071489534264,catapult,CLB,131,catapult_fpga_area
Throughput,0.943071489534264,catapult,LUT,763,catapult_fpga_area
Throughput,0.943071489534264,catapult,FF,220,catapult_fpga_area
Throughput,0.943071489534264,catapult,DSP,0,catapult_fpga_area
Throughput,0.943071489534264,catapult,BRAM,3,catapult_fpga_area
Throughput,0.83221885358524,catapult,CLB,138,catapult_fpga_area
Throughput,0.83221885358524,catapult,LUT,770,catapult_fpga_area
Throughput,0.83221885358524,catapult,FF,223,catapult_fpga_area
Throughput,0.83221885358524,catapult,DSP,0,catapult_fpga_area
Throughput,0.83221885358524,catapult,BRAM,3,catapult_fpga_area
Throughput,0.951233131069462,catapult,CLB,167,catapult_fpga_area
Throughput,0.951233131069462,catapult,LUT,915,catapult_fpga_area
Throughput,0.951233131069462,catapult,FF,228,catapult_fpga_area
Throughput,0.951233131069462,catapult,DSP,0,catapult_fpga_area
Throughput,0.951233131069462,catapult,BRAM,3,catapult_fpga_area
Throughput,0.776168521709433,catapult,CLB,155,catapult_fpga_area
Throughput,0.776168521709433,catapult,LUT,850,catapult_fpga_area
Throughput,0.776168521709433,catapult,FF,228,catapult_fpga_area
Throughput,0.776168521709433,catapult,DSP,0,catapult_fpga_area
Throughput,0.776168521709433,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2508130284685,catapult,CLB,111,catapult_fpga_area
Throughput,1.2508130284685,catapult,LUT,616,catapult_fpga_area
Throughput,1.2508130284685,catapult,FF,212,catapult_fpga_area
Throughput,1.2508130284685,catapult,DSP,0,catapult_fpga_area
Throughput,1.2508130284685,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16263928418625,catapult,CLB,123,catapult_fpga_area
Throughput,1.16263928418625,catapult,LUT,643,catapult_fpga_area
Throughput,1.16263928418625,catapult,FF,216,catapult_fpga_area
Throughput,1.16263928418625,catapult,DSP,0,catapult_fpga_area
Throughput,1.16263928418625,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2121623521768,catapult,CLB,118,catapult_fpga_area
Throughput,1.2121623521768,catapult,LUT,641,catapult_fpga_area
Throughput,1.2121623521768,catapult,FF,221,catapult_fpga_area
Throughput,1.2121623521768,catapult,DSP,0,catapult_fpga_area
Throughput,1.2121623521768,catapult,BRAM,3,catapult_fpga_area
Throughput,0.837501298127012,catapult,CLB,126,catapult_fpga_area
Throughput,0.837501298127012,catapult,LUT,706,catapult_fpga_area
Throughput,0.837501298127012,catapult,FF,223,catapult_fpga_area
Throughput,0.837501298127012,catapult,DSP,0,catapult_fpga_area
Throughput,0.837501298127012,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2525018724903,catapult,CLB,114,catapult_fpga_area
Throughput,1.2525018724903,catapult,LUT,623,catapult_fpga_area
Throughput,1.2525018724903,catapult,FF,217,catapult_fpga_area
Throughput,1.2525018724903,catapult,DSP,0,catapult_fpga_area
Throughput,1.2525018724903,catapult,BRAM,3,catapult_fpga_area
Throughput,0.985140146037175,catapult,CLB,114,catapult_fpga_area
Throughput,0.985140146037175,catapult,LUT,620,catapult_fpga_area
Throughput,0.985140146037175,catapult,FF,219,catapult_fpga_area
Throughput,0.985140146037175,catapult,DSP,0,catapult_fpga_area
Throughput,0.985140146037175,catapult,BRAM,3,catapult_fpga_area
Throughput,0.962143501779003,catapult,CLB,155,catapult_fpga_area
Throughput,0.962143501779003,catapult,LUT,940,catapult_fpga_area
Throughput,0.962143501779003,catapult,FF,223,catapult_fpga_area
Throughput,0.962143501779003,catapult,DSP,0,catapult_fpga_area
Throughput,0.962143501779003,catapult,BRAM,3,catapult_fpga_area
Throughput,0.743717815611529,catapult,CLB,154,catapult_fpga_area
Throughput,0.743717815611529,catapult,LUT,844,catapult_fpga_area
Throughput,0.743717815611529,catapult,FF,227,catapult_fpga_area
Throughput,0.743717815611529,catapult,DSP,0,catapult_fpga_area
Throughput,0.743717815611529,catapult,BRAM,3,catapult_fpga_area
Throughput,1.06194314356409,catapult,CLB,147,catapult_fpga_area
Throughput,1.06194314356409,catapult,LUT,823,catapult_fpga_area
Throughput,1.06194314356409,catapult,FF,223,catapult_fpga_area
Throughput,1.06194314356409,catapult,DSP,0,catapult_fpga_area
Throughput,1.06194314356409,catapult,BRAM,3,catapult_fpga_area
Throughput,0.870669832422177,catapult,CLB,153,catapult_fpga_area
Throughput,0.870669832422177,catapult,LUT,881,catapult_fpga_area
Throughput,0.870669832422177,catapult,FF,226,catapult_fpga_area
Throughput,0.870669832422177,catapult,DSP,0,catapult_fpga_area
Throughput,0.870669832422177,catapult,BRAM,3,catapult_fpga_area
Throughput,0.939441708581424,catapult,CLB,141,catapult_fpga_area
Throughput,0.939441708581424,catapult,LUT,819,catapult_fpga_area
Throughput,0.939441708581424,catapult,FF,231,catapult_fpga_area
Throughput,0.939441708581424,catapult,DSP,0,catapult_fpga_area
Throughput,0.939441708581424,catapult,BRAM,3,catapult_fpga_area
Throughput,0.7605256753468,catapult,CLB,153,catapult_fpga_area
Throughput,0.7605256753468,catapult,LUT,846,catapult_fpga_area
Throughput,0.7605256753468,catapult,FF,235,catapult_fpga_area
Throughput,0.7605256753468,catapult,DSP,0,catapult_fpga_area
Throughput,0.7605256753468,catapult,BRAM,3,catapult_fpga_area
Throughput,0.856518577459686,catapult,CLB,149,catapult_fpga_area
Throughput,0.856518577459686,catapult,LUT,886,catapult_fpga_area
Throughput,0.856518577459686,catapult,FF,223,catapult_fpga_area
Throughput,0.856518577459686,catapult,DSP,0,catapult_fpga_area
Throughput,0.856518577459686,catapult,BRAM,3,catapult_fpga_area
Throughput,0.799879698093407,catapult,CLB,163,catapult_fpga_area
Throughput,0.799879698093407,catapult,LUT,859,catapult_fpga_area
Throughput,0.799879698093407,catapult,FF,226,catapult_fpga_area
Throughput,0.799879698093407,catapult,DSP,0,catapult_fpga_area
Throughput,0.799879698093407,catapult,BRAM,3,catapult_fpga_area
Throughput,0.771060555240706,catapult,CLB,199,catapult_fpga_area
Throughput,0.771060555240706,catapult,LUT,1125,catapult_fpga_area
Throughput,0.771060555240706,catapult,FF,231,catapult_fpga_area
Throughput,0.771060555240706,catapult,DSP,0,catapult_fpga_area
Throughput,0.771060555240706,catapult,BRAM,3,catapult_fpga_area
Throughput,0.670378328009412,catapult,CLB,162,catapult_fpga_area
Throughput,0.670378328009412,catapult,LUT,904,catapult_fpga_area
Throughput,0.670378328009412,catapult,FF,235,catapult_fpga_area
Throughput,0.670378328009412,catapult,DSP,0,catapult_fpga_area
Throughput,0.670378328009412,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48076851886129,catapult,CLB,116,catapult_fpga_area
Throughput,1.48076851886129,catapult,LUT,669,catapult_fpga_area
Throughput,1.48076851886129,catapult,FF,226,catapult_fpga_area
Throughput,1.48076851886129,catapult,DSP,0,catapult_fpga_area
Throughput,1.48076851886129,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08608765161784,catapult,CLB,121,catapult_fpga_area
Throughput,1.08608765161784,catapult,LUT,653,catapult_fpga_area
Throughput,1.08608765161784,catapult,FF,228,catapult_fpga_area
Throughput,1.08608765161784,catapult,DSP,0,catapult_fpga_area
Throughput,1.08608765161784,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02410014880175,catapult,CLB,128,catapult_fpga_area
Throughput,1.02410014880175,catapult,LUT,738,catapult_fpga_area
Throughput,1.02410014880175,catapult,FF,232,catapult_fpga_area
Throughput,1.02410014880175,catapult,DSP,0,catapult_fpga_area
Throughput,1.02410014880175,catapult,BRAM,3,catapult_fpga_area
Throughput,0.754887329291667,catapult,CLB,142,catapult_fpga_area
Throughput,0.754887329291667,catapult,LUT,838,catapult_fpga_area
Throughput,0.754887329291667,catapult,FF,232,catapult_fpga_area
Throughput,0.754887329291667,catapult,DSP,0,catapult_fpga_area
Throughput,0.754887329291667,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19393005957711,catapult,CLB,134,catapult_fpga_area
Throughput,1.19393005957711,catapult,LUT,715,catapult_fpga_area
Throughput,1.19393005957711,catapult,FF,230,catapult_fpga_area
Throughput,1.19393005957711,catapult,DSP,0,catapult_fpga_area
Throughput,1.19393005957711,catapult,BRAM,3,catapult_fpga_area
Throughput,0.907135619496522,catapult,CLB,135,catapult_fpga_area
Throughput,0.907135619496522,catapult,LUT,705,catapult_fpga_area
Throughput,0.907135619496522,catapult,FF,231,catapult_fpga_area
Throughput,0.907135619496522,catapult,DSP,0,catapult_fpga_area
Throughput,0.907135619496522,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05226937675137,catapult,CLB,148,catapult_fpga_area
Throughput,1.05226937675137,catapult,LUT,853,catapult_fpga_area
Throughput,1.05226937675137,catapult,FF,236,catapult_fpga_area
Throughput,1.05226937675137,catapult,DSP,0,catapult_fpga_area
Throughput,1.05226937675137,catapult,BRAM,3,catapult_fpga_area
Throughput,0.832295045264366,catapult,CLB,160,catapult_fpga_area
Throughput,0.832295045264366,catapult,LUT,955,catapult_fpga_area
Throughput,0.832295045264366,catapult,FF,236,catapult_fpga_area
Throughput,0.832295045264366,catapult,DSP,0,catapult_fpga_area
Throughput,0.832295045264366,catapult,BRAM,3,catapult_fpga_area
Throughput,0.862790436830798,catapult,CLB,151,catapult_fpga_area
Throughput,0.862790436830798,catapult,LUT,840,catapult_fpga_area
Throughput,0.862790436830798,catapult,FF,236,catapult_fpga_area
Throughput,0.862790436830798,catapult,DSP,0,catapult_fpga_area
Throughput,0.862790436830798,catapult,BRAM,3,catapult_fpga_area
Throughput,0.897184455740994,catapult,CLB,134,catapult_fpga_area
Throughput,0.897184455740994,catapult,LUT,745,catapult_fpga_area
Throughput,0.897184455740994,catapult,FF,239,catapult_fpga_area
Throughput,0.897184455740994,catapult,DSP,0,catapult_fpga_area
Throughput,0.897184455740994,catapult,BRAM,3,catapult_fpga_area
Throughput,0.913387150104217,catapult,CLB,148,catapult_fpga_area
Throughput,0.913387150104217,catapult,LUT,797,catapult_fpga_area
Throughput,0.913387150104217,catapult,FF,244,catapult_fpga_area
Throughput,0.913387150104217,catapult,DSP,0,catapult_fpga_area
Throughput,0.913387150104217,catapult,BRAM,3,catapult_fpga_area
Throughput,0.724626654232073,catapult,CLB,151,catapult_fpga_area
Throughput,0.724626654232073,catapult,LUT,890,catapult_fpga_area
Throughput,0.724626654232073,catapult,FF,244,catapult_fpga_area
Throughput,0.724626654232073,catapult,DSP,0,catapult_fpga_area
Throughput,0.724626654232073,catapult,BRAM,3,catapult_fpga_area
Throughput,0.943280541065718,catapult,CLB,155,catapult_fpga_area
Throughput,0.943280541065718,catapult,LUT,927,catapult_fpga_area
Throughput,0.943280541065718,catapult,FF,236,catapult_fpga_area
Throughput,0.943280541065718,catapult,DSP,0,catapult_fpga_area
Throughput,0.943280541065718,catapult,BRAM,3,catapult_fpga_area
Throughput,0.890215111579562,catapult,CLB,155,catapult_fpga_area
Throughput,0.890215111579562,catapult,LUT,883,catapult_fpga_area
Throughput,0.890215111579562,catapult,FF,239,catapult_fpga_area
Throughput,0.890215111579562,catapult,DSP,0,catapult_fpga_area
Throughput,0.890215111579562,catapult,BRAM,3,catapult_fpga_area
Throughput,0.939497312567937,catapult,CLB,154,catapult_fpga_area
Throughput,0.939497312567937,catapult,LUT,861,catapult_fpga_area
Throughput,0.939497312567937,catapult,FF,244,catapult_fpga_area
Throughput,0.939497312567937,catapult,DSP,0,catapult_fpga_area
Throughput,0.939497312567937,catapult,BRAM,3,catapult_fpga_area
Throughput,0.654556498698742,catapult,CLB,157,catapult_fpga_area
Throughput,0.654556498698742,catapult,LUT,980,catapult_fpga_area
Throughput,0.654556498698742,catapult,FF,244,catapult_fpga_area
Throughput,0.654556498698742,catapult,DSP,0,catapult_fpga_area
Throughput,0.654556498698742,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05703328809231,catapult,CLB,113,catapult_fpga_area
Throughput,1.05703328809231,catapult,LUT,649,catapult_fpga_area
Throughput,1.05703328809231,catapult,FF,223,catapult_fpga_area
Throughput,1.05703328809231,catapult,DSP,0,catapult_fpga_area
Throughput,1.05703328809231,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17707990018362,catapult,CLB,121,catapult_fpga_area
Throughput,1.17707990018362,catapult,LUT,619,catapult_fpga_area
Throughput,1.17707990018362,catapult,FF,226,catapult_fpga_area
Throughput,1.17707990018362,catapult,DSP,0,catapult_fpga_area
Throughput,1.17707990018362,catapult,BRAM,3,catapult_fpga_area
Throughput,0.899092994986657,catapult,CLB,151,catapult_fpga_area
Throughput,0.899092994986657,catapult,LUT,867,catapult_fpga_area
Throughput,0.899092994986657,catapult,FF,229,catapult_fpga_area
Throughput,0.899092994986657,catapult,DSP,0,catapult_fpga_area
Throughput,0.899092994986657,catapult,BRAM,3,catapult_fpga_area
Throughput,0.769790347598832,catapult,CLB,145,catapult_fpga_area
Throughput,0.769790347598832,catapult,LUT,883,catapult_fpga_area
Throughput,0.769790347598832,catapult,FF,230,catapult_fpga_area
Throughput,0.769790347598832,catapult,DSP,0,catapult_fpga_area
Throughput,0.769790347598832,catapult,BRAM,3,catapult_fpga_area
Throughput,0.947577187268732,catapult,CLB,116,catapult_fpga_area
Throughput,0.947577187268732,catapult,LUT,630,catapult_fpga_area
Throughput,0.947577187268732,catapult,FF,227,catapult_fpga_area
Throughput,0.947577187268732,catapult,DSP,0,catapult_fpga_area
Throughput,0.947577187268732,catapult,BRAM,3,catapult_fpga_area
Throughput,0.907049223747274,catapult,CLB,159,catapult_fpga_area
Throughput,0.907049223747274,catapult,LUT,896,catapult_fpga_area
Throughput,0.907049223747274,catapult,FF,228,catapult_fpga_area
Throughput,0.907049223747274,catapult,DSP,0,catapult_fpga_area
Throughput,0.907049223747274,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01217340959723,catapult,CLB,156,catapult_fpga_area
Throughput,1.01217340959723,catapult,LUT,913,catapult_fpga_area
Throughput,1.01217340959723,catapult,FF,233,catapult_fpga_area
Throughput,1.01217340959723,catapult,DSP,0,catapult_fpga_area
Throughput,1.01217340959723,catapult,BRAM,3,catapult_fpga_area
Throughput,0.689848329946178,catapult,CLB,154,catapult_fpga_area
Throughput,0.689848329946178,catapult,LUT,900,catapult_fpga_area
Throughput,0.689848329946178,catapult,FF,234,catapult_fpga_area
Throughput,0.689848329946178,catapult,DSP,0,catapult_fpga_area
Throughput,0.689848329946178,catapult,BRAM,3,catapult_fpga_area
Throughput,0.932504399089503,catapult,CLB,163,catapult_fpga_area
Throughput,0.932504399089503,catapult,LUT,920,catapult_fpga_area
Throughput,0.932504399089503,catapult,FF,233,catapult_fpga_area
Throughput,0.932504399089503,catapult,DSP,0,catapult_fpga_area
Throughput,0.932504399089503,catapult,BRAM,3,catapult_fpga_area
Throughput,0.914653666389222,catapult,CLB,140,catapult_fpga_area
Throughput,0.914653666389222,catapult,LUT,808,catapult_fpga_area
Throughput,0.914653666389222,catapult,FF,236,catapult_fpga_area
Throughput,0.914653666389222,catapult,DSP,0,catapult_fpga_area
Throughput,0.914653666389222,catapult,BRAM,3,catapult_fpga_area
Throughput,0.842499020594889,catapult,CLB,159,catapult_fpga_area
Throughput,0.842499020594889,catapult,LUT,935,catapult_fpga_area
Throughput,0.842499020594889,catapult,FF,241,catapult_fpga_area
Throughput,0.842499020594889,catapult,DSP,0,catapult_fpga_area
Throughput,0.842499020594889,catapult,BRAM,3,catapult_fpga_area
Throughput,0.812903708304136,catapult,CLB,142,catapult_fpga_area
Throughput,0.812903708304136,catapult,LUT,860,catapult_fpga_area
Throughput,0.812903708304136,catapult,FF,242,catapult_fpga_area
Throughput,0.812903708304136,catapult,DSP,0,catapult_fpga_area
Throughput,0.812903708304136,catapult,BRAM,3,catapult_fpga_area
Throughput,0.976787619021572,catapult,CLB,158,catapult_fpga_area
Throughput,0.976787619021572,catapult,LUT,901,catapult_fpga_area
Throughput,0.976787619021572,catapult,FF,233,catapult_fpga_area
Throughput,0.976787619021572,catapult,DSP,0,catapult_fpga_area
Throughput,0.976787619021572,catapult,BRAM,3,catapult_fpga_area
Throughput,0.913150277141109,catapult,CLB,168,catapult_fpga_area
Throughput,0.913150277141109,catapult,LUT,983,catapult_fpga_area
Throughput,0.913150277141109,catapult,FF,236,catapult_fpga_area
Throughput,0.913150277141109,catapult,DSP,0,catapult_fpga_area
Throughput,0.913150277141109,catapult,BRAM,3,catapult_fpga_area
Throughput,0.869752781469395,catapult,CLB,167,catapult_fpga_area
Throughput,0.869752781469395,catapult,LUT,943,catapult_fpga_area
Throughput,0.869752781469395,catapult,FF,241,catapult_fpga_area
Throughput,0.869752781469395,catapult,DSP,0,catapult_fpga_area
Throughput,0.869752781469395,catapult,BRAM,3,catapult_fpga_area
Throughput,0.788337648168061,catapult,CLB,161,catapult_fpga_area
Throughput,0.788337648168061,catapult,LUT,931,catapult_fpga_area
Throughput,0.788337648168061,catapult,FF,242,catapult_fpga_area
Throughput,0.788337648168061,catapult,DSP,0,catapult_fpga_area
Throughput,0.788337648168061,catapult,BRAM,3,catapult_fpga_area
Throughput,0.683384063210292,catapult,CLB,108,catapult_fpga_area
Throughput,0.683384063210292,catapult,LUT,601,catapult_fpga_area
Throughput,0.683384063210292,catapult,FF,203,catapult_fpga_area
Throughput,0.683384063210292,catapult,DSP,0,catapult_fpga_area
Throughput,0.683384063210292,catapult,BRAM,3,catapult_fpga_area
Throughput,0.525827323565214,catapult,CLB,119,catapult_fpga_area
Throughput,0.525827323565214,catapult,LUT,640,catapult_fpga_area
Throughput,0.525827323565214,catapult,FF,214,catapult_fpga_area
Throughput,0.525827323565214,catapult,DSP,0,catapult_fpga_area
Throughput,0.525827323565214,catapult,BRAM,3,catapult_fpga_area
Throughput,0.55627005353543,catapult,CLB,146,catapult_fpga_area
Throughput,0.55627005353543,catapult,LUT,766,catapult_fpga_area
Throughput,0.55627005353543,catapult,FF,227,catapult_fpga_area
Throughput,0.55627005353543,catapult,DSP,0,catapult_fpga_area
Throughput,0.55627005353543,catapult,BRAM,3,catapult_fpga_area
Throughput,0.492073919344164,catapult,CLB,122,catapult_fpga_area
Throughput,0.492073919344164,catapult,LUT,648,catapult_fpga_area
Throughput,0.492073919344164,catapult,FF,234,catapult_fpga_area
Throughput,0.492073919344164,catapult,DSP,0,catapult_fpga_area
Throughput,0.492073919344164,catapult,BRAM,3,catapult_fpga_area
Throughput,0.459450928573299,catapult,CLB,115,catapult_fpga_area
Throughput,0.459450928573299,catapult,LUT,638,catapult_fpga_area
Throughput,0.459450928573299,catapult,FF,209,catapult_fpga_area
Throughput,0.459450928573299,catapult,DSP,0,catapult_fpga_area
Throughput,0.459450928573299,catapult,BRAM,3,catapult_fpga_area
Throughput,0.47006972074098,catapult,CLB,135,catapult_fpga_area
Throughput,0.47006972074098,catapult,LUT,783,catapult_fpga_area
Throughput,0.47006972074098,catapult,FF,220,catapult_fpga_area
Throughput,0.47006972074098,catapult,DSP,0,catapult_fpga_area
Throughput,0.47006972074098,catapult,BRAM,3,catapult_fpga_area
Throughput,0.519755922618738,catapult,CLB,116,catapult_fpga_area
Throughput,0.519755922618738,catapult,LUT,701,catapult_fpga_area
Throughput,0.519755922618738,catapult,FF,233,catapult_fpga_area
Throughput,0.519755922618738,catapult,DSP,0,catapult_fpga_area
Throughput,0.519755922618738,catapult,BRAM,3,catapult_fpga_area
Throughput,0.416878927520596,catapult,CLB,115,catapult_fpga_area
Throughput,0.416878927520596,catapult,LUT,664,catapult_fpga_area
Throughput,0.416878927520596,catapult,FF,157,catapult_fpga_area
Throughput,0.416878927520596,catapult,DSP,0,catapult_fpga_area
Throughput,0.416878927520596,catapult,BRAM,3,catapult_fpga_area
Throughput,0.655408066893569,catapult,CLB,126,catapult_fpga_area
Throughput,0.655408066893569,catapult,LUT,720,catapult_fpga_area
Throughput,0.655408066893569,catapult,FF,221,catapult_fpga_area
Throughput,0.655408066893569,catapult,DSP,0,catapult_fpga_area
Throughput,0.655408066893569,catapult,BRAM,3,catapult_fpga_area
Throughput,0.512334976903939,catapult,CLB,131,catapult_fpga_area
Throughput,0.512334976903939,catapult,LUT,779,catapult_fpga_area
Throughput,0.512334976903939,catapult,FF,232,catapult_fpga_area
Throughput,0.512334976903939,catapult,DSP,0,catapult_fpga_area
Throughput,0.512334976903939,catapult,BRAM,3,catapult_fpga_area
Throughput,0.479006808123764,catapult,CLB,124,catapult_fpga_area
Throughput,0.479006808123764,catapult,LUT,747,catapult_fpga_area
Throughput,0.479006808123764,catapult,FF,245,catapult_fpga_area
Throughput,0.479006808123764,catapult,DSP,0,catapult_fpga_area
Throughput,0.479006808123764,catapult,BRAM,3,catapult_fpga_area
Throughput,0.409193095766734,catapult,CLB,126,catapult_fpga_area
Throughput,0.409193095766734,catapult,LUT,682,catapult_fpga_area
Throughput,0.409193095766734,catapult,FF,252,catapult_fpga_area
Throughput,0.409193095766734,catapult,DSP,0,catapult_fpga_area
Throughput,0.409193095766734,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531107215144628,catapult,CLB,127,catapult_fpga_area
Throughput,0.531107215144628,catapult,LUT,687,catapult_fpga_area
Throughput,0.531107215144628,catapult,FF,221,catapult_fpga_area
Throughput,0.531107215144628,catapult,DSP,0,catapult_fpga_area
Throughput,0.531107215144628,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485141569161297,catapult,CLB,152,catapult_fpga_area
Throughput,0.485141569161297,catapult,LUT,832,catapult_fpga_area
Throughput,0.485141569161297,catapult,FF,232,catapult_fpga_area
Throughput,0.485141569161297,catapult,DSP,0,catapult_fpga_area
Throughput,0.485141569161297,catapult,BRAM,3,catapult_fpga_area
Throughput,0.566734712614495,catapult,CLB,145,catapult_fpga_area
Throughput,0.566734712614495,catapult,LUT,787,catapult_fpga_area
Throughput,0.566734712614495,catapult,FF,245,catapult_fpga_area
Throughput,0.566734712614495,catapult,DSP,0,catapult_fpga_area
Throughput,0.566734712614495,catapult,BRAM,3,catapult_fpga_area
Throughput,0.384625887860784,catapult,CLB,140,catapult_fpga_area
Throughput,0.384625887860784,catapult,LUT,793,catapult_fpga_area
Throughput,0.384625887860784,catapult,FF,251,catapult_fpga_area
Throughput,0.384625887860784,catapult,DSP,0,catapult_fpga_area
Throughput,0.384625887860784,catapult,BRAM,3,catapult_fpga_area
Throughput,0.662511395195997,catapult,CLB,117,catapult_fpga_area
Throughput,0.662511395195997,catapult,LUT,702,catapult_fpga_area
Throughput,0.662511395195997,catapult,FF,202,catapult_fpga_area
Throughput,0.662511395195997,catapult,DSP,0,catapult_fpga_area
Throughput,0.662511395195997,catapult,BRAM,3,catapult_fpga_area
Throughput,0.558135381318092,catapult,CLB,128,catapult_fpga_area
Throughput,0.558135381318092,catapult,LUT,717,catapult_fpga_area
Throughput,0.558135381318092,catapult,FF,209,catapult_fpga_area
Throughput,0.558135381318092,catapult,DSP,0,catapult_fpga_area
Throughput,0.558135381318092,catapult,BRAM,3,catapult_fpga_area
Throughput,0.522448297210387,catapult,CLB,125,catapult_fpga_area
Throughput,0.522448297210387,catapult,LUT,792,catapult_fpga_area
Throughput,0.522448297210387,catapult,FF,227,catapult_fpga_area
Throughput,0.522448297210387,catapult,DSP,0,catapult_fpga_area
Throughput,0.522448297210387,catapult,BRAM,3,catapult_fpga_area
Throughput,0.611438298538418,catapult,CLB,139,catapult_fpga_area
Throughput,0.611438298538418,catapult,LUT,828,catapult_fpga_area
Throughput,0.611438298538418,catapult,FF,208,catapult_fpga_area
Throughput,0.611438298538418,catapult,DSP,0,catapult_fpga_area
Throughput,0.611438298538418,catapult,BRAM,3,catapult_fpga_area
Throughput,0.463513599952536,catapult,CLB,120,catapult_fpga_area
Throughput,0.463513599952536,catapult,LUT,685,catapult_fpga_area
Throughput,0.463513599952536,catapult,FF,215,catapult_fpga_area
Throughput,0.463513599952536,catapult,DSP,0,catapult_fpga_area
Throughput,0.463513599952536,catapult,BRAM,3,catapult_fpga_area
Throughput,0.507438541581036,catapult,CLB,117,catapult_fpga_area
Throughput,0.507438541581036,catapult,LUT,705,catapult_fpga_area
Throughput,0.507438541581036,catapult,FF,150,catapult_fpga_area
Throughput,0.507438541581036,catapult,DSP,0,catapult_fpga_area
Throughput,0.507438541581036,catapult,BRAM,3,catapult_fpga_area
Throughput,0.443518771488484,catapult,CLB,135,catapult_fpga_area
Throughput,0.443518771488484,catapult,LUT,753,catapult_fpga_area
Throughput,0.443518771488484,catapult,FF,237,catapult_fpga_area
Throughput,0.443518771488484,catapult,DSP,0,catapult_fpga_area
Throughput,0.443518771488484,catapult,BRAM,3,catapult_fpga_area
Throughput,0.543245610032225,catapult,CLB,142,catapult_fpga_area
Throughput,0.543245610032225,catapult,LUT,853,catapult_fpga_area
Throughput,0.543245610032225,catapult,FF,220,catapult_fpga_area
Throughput,0.543245610032225,catapult,DSP,0,catapult_fpga_area
Throughput,0.543245610032225,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518633194080321,catapult,CLB,112,catapult_fpga_area
Throughput,0.518633194080321,catapult,LUT,671,catapult_fpga_area
Throughput,0.518633194080321,catapult,FF,227,catapult_fpga_area
Throughput,0.518633194080321,catapult,DSP,0,catapult_fpga_area
Throughput,0.518633194080321,catapult,BRAM,3,catapult_fpga_area
Throughput,0.520961945813706,catapult,CLB,142,catapult_fpga_area
Throughput,0.520961945813706,catapult,LUT,829,catapult_fpga_area
Throughput,0.520961945813706,catapult,FF,245,catapult_fpga_area
Throughput,0.520961945813706,catapult,DSP,0,catapult_fpga_area
Throughput,0.520961945813706,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483427150428993,catapult,CLB,139,catapult_fpga_area
Throughput,0.483427150428993,catapult,LUT,801,catapult_fpga_area
Throughput,0.483427150428993,catapult,FF,249,catapult_fpga_area
Throughput,0.483427150428993,catapult,DSP,0,catapult_fpga_area
Throughput,0.483427150428993,catapult,BRAM,3,catapult_fpga_area
Throughput,0.512074197502921,catapult,CLB,161,catapult_fpga_area
Throughput,0.512074197502921,catapult,LUT,958,catapult_fpga_area
Throughput,0.512074197502921,catapult,FF,223,catapult_fpga_area
Throughput,0.512074197502921,catapult,DSP,0,catapult_fpga_area
Throughput,0.512074197502921,catapult,BRAM,3,catapult_fpga_area
Throughput,0.450062828770896,catapult,CLB,133,catapult_fpga_area
Throughput,0.450062828770896,catapult,LUT,825,catapult_fpga_area
Throughput,0.450062828770896,catapult,FF,230,catapult_fpga_area
Throughput,0.450062828770896,catapult,DSP,0,catapult_fpga_area
Throughput,0.450062828770896,catapult,BRAM,3,catapult_fpga_area
Throughput,0.466282201448832,catapult,CLB,146,catapult_fpga_area
Throughput,0.466282201448832,catapult,LUT,850,catapult_fpga_area
Throughput,0.466282201448832,catapult,FF,245,catapult_fpga_area
Throughput,0.466282201448832,catapult,DSP,0,catapult_fpga_area
Throughput,0.466282201448832,catapult,BRAM,3,catapult_fpga_area
Throughput,0.383200784182085,catapult,CLB,161,catapult_fpga_area
Throughput,0.383200784182085,catapult,LUT,889,catapult_fpga_area
Throughput,0.383200784182085,catapult,FF,249,catapult_fpga_area
Throughput,0.383200784182085,catapult,DSP,0,catapult_fpga_area
Throughput,0.383200784182085,catapult,BRAM,3,catapult_fpga_area
Throughput,0.676419737386801,catapult,CLB,116,catapult_fpga_area
Throughput,0.676419737386801,catapult,LUT,664,catapult_fpga_area
Throughput,0.676419737386801,catapult,FF,211,catapult_fpga_area
Throughput,0.676419737386801,catapult,DSP,0,catapult_fpga_area
Throughput,0.676419737386801,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517956248235712,catapult,CLB,142,catapult_fpga_area
Throughput,0.517956248235712,catapult,LUT,809,catapult_fpga_area
Throughput,0.517956248235712,catapult,FF,221,catapult_fpga_area
Throughput,0.517956248235712,catapult,DSP,0,catapult_fpga_area
Throughput,0.517956248235712,catapult,BRAM,3,catapult_fpga_area
Throughput,0.613943265502835,catapult,CLB,137,catapult_fpga_area
Throughput,0.613943265502835,catapult,LUT,765,catapult_fpga_area
Throughput,0.613943265502835,catapult,FF,235,catapult_fpga_area
Throughput,0.613943265502835,catapult,DSP,0,catapult_fpga_area
Throughput,0.613943265502835,catapult,BRAM,3,catapult_fpga_area
Throughput,0.386676818222068,catapult,CLB,132,catapult_fpga_area
Throughput,0.386676818222068,catapult,LUT,796,catapult_fpga_area
Throughput,0.386676818222068,catapult,FF,158,catapult_fpga_area
Throughput,0.386676818222068,catapult,DSP,0,catapult_fpga_area
Throughput,0.386676818222068,catapult,BRAM,3,catapult_fpga_area
Throughput,0.605565877089505,catapult,CLB,137,catapult_fpga_area
Throughput,0.605565877089505,catapult,LUT,816,catapult_fpga_area
Throughput,0.605565877089505,catapult,FF,217,catapult_fpga_area
Throughput,0.605565877089505,catapult,DSP,0,catapult_fpga_area
Throughput,0.605565877089505,catapult,BRAM,3,catapult_fpga_area
Throughput,0.460510107045574,catapult,CLB,151,catapult_fpga_area
Throughput,0.460510107045574,catapult,LUT,880,catapult_fpga_area
Throughput,0.460510107045574,catapult,FF,227,catapult_fpga_area
Throughput,0.460510107045574,catapult,DSP,0,catapult_fpga_area
Throughput,0.460510107045574,catapult,BRAM,3,catapult_fpga_area
Throughput,0.49710832089734,catapult,CLB,159,catapult_fpga_area
Throughput,0.49710832089734,catapult,LUT,904,catapult_fpga_area
Throughput,0.49710832089734,catapult,FF,241,catapult_fpga_area
Throughput,0.49710832089734,catapult,DSP,0,catapult_fpga_area
Throughput,0.49710832089734,catapult,BRAM,3,catapult_fpga_area
Throughput,0.41512086036289,catapult,CLB,152,catapult_fpga_area
Throughput,0.41512086036289,catapult,LUT,902,catapult_fpga_area
Throughput,0.41512086036289,catapult,FF,247,catapult_fpga_area
Throughput,0.41512086036289,catapult,DSP,0,catapult_fpga_area
Throughput,0.41512086036289,catapult,BRAM,3,catapult_fpga_area
Throughput,0.590883844053936,catapult,CLB,140,catapult_fpga_area
Throughput,0.590883844053936,catapult,LUT,825,catapult_fpga_area
Throughput,0.590883844053936,catapult,FF,229,catapult_fpga_area
Throughput,0.590883844053936,catapult,DSP,0,catapult_fpga_area
Throughput,0.590883844053936,catapult,BRAM,3,catapult_fpga_area
Throughput,0.490335487540575,catapult,CLB,143,catapult_fpga_area
Throughput,0.490335487540575,catapult,LUT,813,catapult_fpga_area
Throughput,0.490335487540575,catapult,FF,156,catapult_fpga_area
Throughput,0.490335487540575,catapult,DSP,0,catapult_fpga_area
Throughput,0.490335487540575,catapult,BRAM,3,catapult_fpga_area
Throughput,0.565071995822988,catapult,CLB,156,catapult_fpga_area
Throughput,0.565071995822988,catapult,LUT,897,catapult_fpga_area
Throughput,0.565071995822988,catapult,FF,253,catapult_fpga_area
Throughput,0.565071995822988,catapult,DSP,0,catapult_fpga_area
Throughput,0.565071995822988,catapult,BRAM,3,catapult_fpga_area
Throughput,0.462803981224968,catapult,CLB,186,catapult_fpga_area
Throughput,0.462803981224968,catapult,LUT,1024,catapult_fpga_area
Throughput,0.462803981224968,catapult,FF,259,catapult_fpga_area
Throughput,0.462803981224968,catapult,DSP,0,catapult_fpga_area
Throughput,0.462803981224968,catapult,BRAM,3,catapult_fpga_area
Throughput,0.552226549837618,catapult,CLB,153,catapult_fpga_area
Throughput,0.552226549837618,catapult,LUT,899,catapult_fpga_area
Throughput,0.552226549837618,catapult,FF,229,catapult_fpga_area
Throughput,0.552226549837618,catapult,DSP,0,catapult_fpga_area
Throughput,0.552226549837618,catapult,BRAM,3,catapult_fpga_area
Throughput,0.487558482639993,catapult,CLB,133,catapult_fpga_area
Throughput,0.487558482639993,catapult,LUT,838,catapult_fpga_area
Throughput,0.487558482639993,catapult,FF,156,catapult_fpga_area
Throughput,0.487558482639993,catapult,DSP,0,catapult_fpga_area
Throughput,0.487558482639993,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544207617382862,catapult,CLB,188,catapult_fpga_area
Throughput,0.544207617382862,catapult,LUT,1018,catapult_fpga_area
Throughput,0.544207617382862,catapult,FF,253,catapult_fpga_area
Throughput,0.544207617382862,catapult,DSP,0,catapult_fpga_area
Throughput,0.544207617382862,catapult,BRAM,3,catapult_fpga_area
Throughput,0.403525684611588,catapult,CLB,182,catapult_fpga_area
Throughput,0.403525684611588,catapult,LUT,1089,catapult_fpga_area
Throughput,0.403525684611588,catapult,FF,258,catapult_fpga_area
Throughput,0.403525684611588,catapult,DSP,0,catapult_fpga_area
Throughput,0.403525684611588,catapult,BRAM,3,catapult_fpga_area
Throughput,0.536163418320597,catapult,CLB,147,catapult_fpga_area
Throughput,0.536163418320597,catapult,LUT,855,catapult_fpga_area
Throughput,0.536163418320597,catapult,FF,216,catapult_fpga_area
Throughput,0.536163418320597,catapult,DSP,0,catapult_fpga_area
Throughput,0.536163418320597,catapult,BRAM,3,catapult_fpga_area
Throughput,0.503362461241091,catapult,CLB,113,catapult_fpga_area
Throughput,0.503362461241091,catapult,LUT,672,catapult_fpga_area
Throughput,0.503362461241091,catapult,FF,220,catapult_fpga_area
Throughput,0.503362461241091,catapult,DSP,0,catapult_fpga_area
Throughput,0.503362461241091,catapult,BRAM,3,catapult_fpga_area
Throughput,0.556076104575672,catapult,CLB,122,catapult_fpga_area
Throughput,0.556076104575672,catapult,LUT,740,catapult_fpga_area
Throughput,0.556076104575672,catapult,FF,152,catapult_fpga_area
Throughput,0.556076104575672,catapult,DSP,0,catapult_fpga_area
Throughput,0.556076104575672,catapult,BRAM,3,catapult_fpga_area
Throughput,0.401688215230973,catapult,CLB,141,catapult_fpga_area
Throughput,0.401688215230973,catapult,LUT,844,catapult_fpga_area
Throughput,0.401688215230973,catapult,FF,243,catapult_fpga_area
Throughput,0.401688215230973,catapult,DSP,0,catapult_fpga_area
Throughput,0.401688215230973,catapult,BRAM,3,catapult_fpga_area
Throughput,0.521260115052533,catapult,CLB,155,catapult_fpga_area
Throughput,0.521260115052533,catapult,LUT,942,catapult_fpga_area
Throughput,0.521260115052533,catapult,FF,222,catapult_fpga_area
Throughput,0.521260115052533,catapult,DSP,0,catapult_fpga_area
Throughput,0.521260115052533,catapult,BRAM,3,catapult_fpga_area
Throughput,0.487934835326872,catapult,CLB,164,catapult_fpga_area
Throughput,0.487934835326872,catapult,LUT,939,catapult_fpga_area
Throughput,0.487934835326872,catapult,FF,227,catapult_fpga_area
Throughput,0.487934835326872,catapult,DSP,0,catapult_fpga_area
Throughput,0.487934835326872,catapult,BRAM,3,catapult_fpga_area
Throughput,0.492065202575863,catapult,CLB,152,catapult_fpga_area
Throughput,0.492065202575863,catapult,LUT,905,catapult_fpga_area
Throughput,0.492065202575863,catapult,FF,242,catapult_fpga_area
Throughput,0.492065202575863,catapult,DSP,0,catapult_fpga_area
Throughput,0.492065202575863,catapult,BRAM,3,catapult_fpga_area
Throughput,0.413323226202709,catapult,CLB,145,catapult_fpga_area
Throughput,0.413323226202709,catapult,LUT,844,catapult_fpga_area
Throughput,0.413323226202709,catapult,FF,249,catapult_fpga_area
Throughput,0.413323226202709,catapult,DSP,0,catapult_fpga_area
Throughput,0.413323226202709,catapult,BRAM,3,catapult_fpga_area
Throughput,0.542232893365564,catapult,CLB,156,catapult_fpga_area
Throughput,0.542232893365564,catapult,LUT,892,catapult_fpga_area
Throughput,0.542232893365564,catapult,FF,234,catapult_fpga_area
Throughput,0.542232893365564,catapult,DSP,0,catapult_fpga_area
Throughput,0.542232893365564,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485549088041703,catapult,CLB,137,catapult_fpga_area
Throughput,0.485549088041703,catapult,LUT,781,catapult_fpga_area
Throughput,0.485549088041703,catapult,FF,238,catapult_fpga_area
Throughput,0.485549088041703,catapult,DSP,0,catapult_fpga_area
Throughput,0.485549088041703,catapult,BRAM,3,catapult_fpga_area
Throughput,0.52505262339918,catapult,CLB,157,catapult_fpga_area
Throughput,0.52505262339918,catapult,LUT,902,catapult_fpga_area
Throughput,0.52505262339918,catapult,FF,253,catapult_fpga_area
Throughput,0.52505262339918,catapult,DSP,0,catapult_fpga_area
Throughput,0.52505262339918,catapult,BRAM,3,catapult_fpga_area
Throughput,0.365861332701125,catapult,CLB,154,catapult_fpga_area
Throughput,0.365861332701125,catapult,LUT,859,catapult_fpga_area
Throughput,0.365861332701125,catapult,FF,261,catapult_fpga_area
Throughput,0.365861332701125,catapult,DSP,0,catapult_fpga_area
Throughput,0.365861332701125,catapult,BRAM,3,catapult_fpga_area
Throughput,0.510937381047391,catapult,CLB,177,catapult_fpga_area
Throughput,0.510937381047391,catapult,LUT,1076,catapult_fpga_area
Throughput,0.510937381047391,catapult,FF,234,catapult_fpga_area
Throughput,0.510937381047391,catapult,DSP,0,catapult_fpga_area
Throughput,0.510937381047391,catapult,BRAM,3,catapult_fpga_area
Throughput,0.469701880216627,catapult,CLB,162,catapult_fpga_area
Throughput,0.469701880216627,catapult,LUT,912,catapult_fpga_area
Throughput,0.469701880216627,catapult,FF,239,catapult_fpga_area
Throughput,0.469701880216627,catapult,DSP,0,catapult_fpga_area
Throughput,0.469701880216627,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531235308023512,catapult,CLB,161,catapult_fpga_area
Throughput,0.531235308023512,catapult,LUT,959,catapult_fpga_area
Throughput,0.531235308023512,catapult,FF,254,catapult_fpga_area
Throughput,0.531235308023512,catapult,DSP,0,catapult_fpga_area
Throughput,0.531235308023512,catapult,BRAM,3,catapult_fpga_area
Throughput,0.452794990276228,catapult,CLB,144,catapult_fpga_area
Throughput,0.452794990276228,catapult,LUT,843,catapult_fpga_area
Throughput,0.452794990276228,catapult,FF,261,catapult_fpga_area
Throughput,0.452794990276228,catapult,DSP,0,catapult_fpga_area
Throughput,0.452794990276228,catapult,BRAM,3,catapult_fpga_area
Throughput,0.539804364102362,catapult,CLB,141,catapult_fpga_area
Throughput,0.539804364102362,catapult,LUT,817,catapult_fpga_area
Throughput,0.539804364102362,catapult,FF,213,catapult_fpga_area
Throughput,0.539804364102362,catapult,DSP,0,catapult_fpga_area
Throughput,0.539804364102362,catapult,BRAM,3,catapult_fpga_area
Throughput,0.523023220661928,catapult,CLB,124,catapult_fpga_area
Throughput,0.523023220661928,catapult,LUT,757,catapult_fpga_area
Throughput,0.523023220661928,catapult,FF,225,catapult_fpga_area
Throughput,0.523023220661928,catapult,DSP,0,catapult_fpga_area
Throughput,0.523023220661928,catapult,BRAM,3,catapult_fpga_area
Throughput,0.552821240276565,catapult,CLB,141,catapult_fpga_area
Throughput,0.552821240276565,catapult,LUT,819,catapult_fpga_area
Throughput,0.552821240276565,catapult,FF,154,catapult_fpga_area
Throughput,0.552821240276565,catapult,DSP,0,catapult_fpga_area
Throughput,0.552821240276565,catapult,BRAM,3,catapult_fpga_area
Throughput,0.41250296486506,catapult,CLB,145,catapult_fpga_area
Throughput,0.41250296486506,catapult,LUT,842,catapult_fpga_area
Throughput,0.41250296486506,catapult,FF,245,catapult_fpga_area
Throughput,0.41250296486506,catapult,DSP,0,catapult_fpga_area
Throughput,0.41250296486506,catapult,BRAM,3,catapult_fpga_area
Throughput,0.479269899406041,catapult,CLB,139,catapult_fpga_area
Throughput,0.479269899406041,catapult,LUT,830,catapult_fpga_area
Throughput,0.479269899406041,catapult,FF,219,catapult_fpga_area
Throughput,0.479269899406041,catapult,DSP,0,catapult_fpga_area
Throughput,0.479269899406041,catapult,BRAM,3,catapult_fpga_area
Throughput,0.492935251968783,catapult,CLB,128,catapult_fpga_area
Throughput,0.492935251968783,catapult,LUT,752,catapult_fpga_area
Throughput,0.492935251968783,catapult,FF,231,catapult_fpga_area
Throughput,0.492935251968783,catapult,DSP,0,catapult_fpga_area
Throughput,0.492935251968783,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516912872267728,catapult,CLB,138,catapult_fpga_area
Throughput,0.516912872267728,catapult,LUT,737,catapult_fpga_area
Throughput,0.516912872267728,catapult,FF,243,catapult_fpga_area
Throughput,0.516912872267728,catapult,DSP,0,catapult_fpga_area
Throughput,0.516912872267728,catapult,BRAM,3,catapult_fpga_area
Throughput,0.402170756877321,catapult,CLB,119,catapult_fpga_area
Throughput,0.402170756877321,catapult,LUT,721,catapult_fpga_area
Throughput,0.402170756877321,catapult,FF,159,catapult_fpga_area
Throughput,0.402170756877321,catapult,DSP,0,catapult_fpga_area
Throughput,0.402170756877321,catapult,BRAM,3,catapult_fpga_area
Throughput,0.49898132961559,catapult,CLB,154,catapult_fpga_area
Throughput,0.49898132961559,catapult,LUT,888,catapult_fpga_area
Throughput,0.49898132961559,catapult,FF,231,catapult_fpga_area
Throughput,0.49898132961559,catapult,DSP,0,catapult_fpga_area
Throughput,0.49898132961559,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480182853630663,catapult,CLB,145,catapult_fpga_area
Throughput,0.480182853630663,catapult,LUT,830,catapult_fpga_area
Throughput,0.480182853630663,catapult,FF,243,catapult_fpga_area
Throughput,0.480182853630663,catapult,DSP,0,catapult_fpga_area
Throughput,0.480182853630663,catapult,BRAM,3,catapult_fpga_area
Throughput,0.443191100013606,catapult,CLB,188,catapult_fpga_area
Throughput,0.443191100013606,catapult,LUT,1023,catapult_fpga_area
Throughput,0.443191100013606,catapult,FF,255,catapult_fpga_area
Throughput,0.443191100013606,catapult,DSP,0,catapult_fpga_area
Throughput,0.443191100013606,catapult,BRAM,3,catapult_fpga_area
Throughput,0.439638318348261,catapult,CLB,141,catapult_fpga_area
Throughput,0.439638318348261,catapult,LUT,780,catapult_fpga_area
Throughput,0.439638318348261,catapult,FF,263,catapult_fpga_area
Throughput,0.439638318348261,catapult,DSP,0,catapult_fpga_area
Throughput,0.439638318348261,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531091419421482,catapult,CLB,173,catapult_fpga_area
Throughput,0.531091419421482,catapult,LUT,1016,catapult_fpga_area
Throughput,0.531091419421482,catapult,FF,231,catapult_fpga_area
Throughput,0.531091419421482,catapult,DSP,0,catapult_fpga_area
Throughput,0.531091419421482,catapult,BRAM,3,catapult_fpga_area
Throughput,0.455774803492693,catapult,CLB,166,catapult_fpga_area
Throughput,0.455774803492693,catapult,LUT,966,catapult_fpga_area
Throughput,0.455774803492693,catapult,FF,243,catapult_fpga_area
Throughput,0.455774803492693,catapult,DSP,0,catapult_fpga_area
Throughput,0.455774803492693,catapult,BRAM,3,catapult_fpga_area
Throughput,0.505727618139236,catapult,CLB,165,catapult_fpga_area
Throughput,0.505727618139236,catapult,LUT,998,catapult_fpga_area
Throughput,0.505727618139236,catapult,FF,255,catapult_fpga_area
Throughput,0.505727618139236,catapult,DSP,0,catapult_fpga_area
Throughput,0.505727618139236,catapult,BRAM,3,catapult_fpga_area
Throughput,0.359438901497207,catapult,CLB,155,catapult_fpga_area
Throughput,0.359438901497207,catapult,LUT,875,catapult_fpga_area
Throughput,0.359438901497207,catapult,FF,262,catapult_fpga_area
Throughput,0.359438901497207,catapult,DSP,0,catapult_fpga_area
Throughput,0.359438901497207,catapult,BRAM,3,catapult_fpga_area
Throughput,0.603015196585969,catapult,CLB,127,catapult_fpga_area
Throughput,0.603015196585969,catapult,LUT,725,catapult_fpga_area
Throughput,0.603015196585969,catapult,FF,213,catapult_fpga_area
Throughput,0.603015196585969,catapult,DSP,0,catapult_fpga_area
Throughput,0.603015196585969,catapult,BRAM,3,catapult_fpga_area
Throughput,0.497164175542704,catapult,CLB,147,catapult_fpga_area
Throughput,0.497164175542704,catapult,LUT,817,catapult_fpga_area
Throughput,0.497164175542704,catapult,FF,220,catapult_fpga_area
Throughput,0.497164175542704,catapult,DSP,0,catapult_fpga_area
Throughput,0.497164175542704,catapult,BRAM,3,catapult_fpga_area
Throughput,0.577016731177137,catapult,CLB,149,catapult_fpga_area
Throughput,0.577016731177137,catapult,LUT,807,catapult_fpga_area
Throughput,0.577016731177137,catapult,FF,235,catapult_fpga_area
Throughput,0.577016731177137,catapult,DSP,0,catapult_fpga_area
Throughput,0.577016731177137,catapult,BRAM,3,catapult_fpga_area
Throughput,0.426118507818209,catapult,CLB,154,catapult_fpga_area
Throughput,0.426118507818209,catapult,LUT,818,catapult_fpga_area
Throughput,0.426118507818209,catapult,FF,242,catapult_fpga_area
Throughput,0.426118507818209,catapult,DSP,0,catapult_fpga_area
Throughput,0.426118507818209,catapult,BRAM,3,catapult_fpga_area
Throughput,0.580451103379502,catapult,CLB,123,catapult_fpga_area
Throughput,0.580451103379502,catapult,LUT,730,catapult_fpga_area
Throughput,0.580451103379502,catapult,FF,216,catapult_fpga_area
Throughput,0.580451103379502,catapult,DSP,0,catapult_fpga_area
Throughput,0.580451103379502,catapult,BRAM,3,catapult_fpga_area
Throughput,0.489077912067704,catapult,CLB,144,catapult_fpga_area
Throughput,0.489077912067704,catapult,LUT,803,catapult_fpga_area
Throughput,0.489077912067704,catapult,FF,223,catapult_fpga_area
Throughput,0.489077912067704,catapult,DSP,0,catapult_fpga_area
Throughput,0.489077912067704,catapult,BRAM,3,catapult_fpga_area
Throughput,0.623011037263536,catapult,CLB,135,catapult_fpga_area
Throughput,0.623011037263536,catapult,LUT,725,catapult_fpga_area
Throughput,0.623011037263536,catapult,FF,241,catapult_fpga_area
Throughput,0.623011037263536,catapult,DSP,0,catapult_fpga_area
Throughput,0.623011037263536,catapult,BRAM,3,catapult_fpga_area
Throughput,0.423321097942532,catapult,CLB,160,catapult_fpga_area
Throughput,0.423321097942532,catapult,LUT,831,catapult_fpga_area
Throughput,0.423321097942532,catapult,FF,245,catapult_fpga_area
Throughput,0.423321097942532,catapult,DSP,0,catapult_fpga_area
Throughput,0.423321097942532,catapult,BRAM,3,catapult_fpga_area
Throughput,0.476418476461354,catapult,CLB,113,catapult_fpga_area
Throughput,0.476418476461354,catapult,LUT,729,catapult_fpga_area
Throughput,0.476418476461354,catapult,FF,231,catapult_fpga_area
Throughput,0.476418476461354,catapult,DSP,0,catapult_fpga_area
Throughput,0.476418476461354,catapult,BRAM,3,catapult_fpga_area
Throughput,0.477643650133669,catapult,CLB,141,catapult_fpga_area
Throughput,0.477643650133669,catapult,LUT,829,catapult_fpga_area
Throughput,0.477643650133669,catapult,FF,238,catapult_fpga_area
Throughput,0.477643650133669,catapult,DSP,0,catapult_fpga_area
Throughput,0.477643650133669,catapult,BRAM,3,catapult_fpga_area
Throughput,0.549361504591289,catapult,CLB,153,catapult_fpga_area
Throughput,0.549361504591289,catapult,LUT,839,catapult_fpga_area
Throughput,0.549361504591289,catapult,FF,253,catapult_fpga_area
Throughput,0.549361504591289,catapult,DSP,0,catapult_fpga_area
Throughput,0.549361504591289,catapult,BRAM,3,catapult_fpga_area
Throughput,0.411333555727676,catapult,CLB,175,catapult_fpga_area
Throughput,0.411333555727676,catapult,LUT,976,catapult_fpga_area
Throughput,0.411333555727676,catapult,FF,260,catapult_fpga_area
Throughput,0.411333555727676,catapult,DSP,0,catapult_fpga_area
Throughput,0.411333555727676,catapult,BRAM,3,catapult_fpga_area
Throughput,0.560293459302244,catapult,CLB,139,catapult_fpga_area
Throughput,0.560293459302244,catapult,LUT,819,catapult_fpga_area
Throughput,0.560293459302244,catapult,FF,231,catapult_fpga_area
Throughput,0.560293459302244,catapult,DSP,0,catapult_fpga_area
Throughput,0.560293459302244,catapult,BRAM,3,catapult_fpga_area
Throughput,0.478357435372715,catapult,CLB,155,catapult_fpga_area
Throughput,0.478357435372715,catapult,LUT,889,catapult_fpga_area
Throughput,0.478357435372715,catapult,FF,238,catapult_fpga_area
Throughput,0.478357435372715,catapult,DSP,0,catapult_fpga_area
Throughput,0.478357435372715,catapult,BRAM,3,catapult_fpga_area
Throughput,0.50437214998212,catapult,CLB,155,catapult_fpga_area
Throughput,0.50437214998212,catapult,LUT,881,catapult_fpga_area
Throughput,0.50437214998212,catapult,FF,253,catapult_fpga_area
Throughput,0.50437214998212,catapult,DSP,0,catapult_fpga_area
Throughput,0.50437214998212,catapult,BRAM,3,catapult_fpga_area
Throughput,0.405524377489666,catapult,CLB,159,catapult_fpga_area
Throughput,0.405524377489666,catapult,LUT,937,catapult_fpga_area
Throughput,0.405524377489666,catapult,FF,150,catapult_fpga_area
Throughput,0.405524377489666,catapult,DSP,0,catapult_fpga_area
Throughput,0.405524377489666,catapult,BRAM,3,catapult_fpga_area
Throughput,0.484707244095175,catapult,CLB,151,catapult_fpga_area
Throughput,0.484707244095175,catapult,LUT,893,catapult_fpga_area
Throughput,0.484707244095175,catapult,FF,220,catapult_fpga_area
Throughput,0.484707244095175,catapult,DSP,0,catapult_fpga_area
Throughput,0.484707244095175,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496840837534537,catapult,CLB,157,catapult_fpga_area
Throughput,0.496840837534537,catapult,LUT,960,catapult_fpga_area
Throughput,0.496840837534537,catapult,FF,230,catapult_fpga_area
Throughput,0.496840837534537,catapult,DSP,0,catapult_fpga_area
Throughput,0.496840837534537,catapult,BRAM,3,catapult_fpga_area
Throughput,0.520036215322035,catapult,CLB,156,catapult_fpga_area
Throughput,0.520036215322035,catapult,LUT,917,catapult_fpga_area
Throughput,0.520036215322035,catapult,FF,244,catapult_fpga_area
Throughput,0.520036215322035,catapult,DSP,0,catapult_fpga_area
Throughput,0.520036215322035,catapult,BRAM,3,catapult_fpga_area
Throughput,0.43484178499074,catapult,CLB,118,catapult_fpga_area
Throughput,0.43484178499074,catapult,LUT,688,catapult_fpga_area
Throughput,0.43484178499074,catapult,FF,160,catapult_fpga_area
Throughput,0.43484178499074,catapult,DSP,0,catapult_fpga_area
Throughput,0.43484178499074,catapult,BRAM,3,catapult_fpga_area
Throughput,0.510306663686476,catapult,CLB,151,catapult_fpga_area
Throughput,0.510306663686476,catapult,LUT,896,catapult_fpga_area
Throughput,0.510306663686476,catapult,FF,225,catapult_fpga_area
Throughput,0.510306663686476,catapult,DSP,0,catapult_fpga_area
Throughput,0.510306663686476,catapult,BRAM,3,catapult_fpga_area
Throughput,0.4365231974975,catapult,CLB,157,catapult_fpga_area
Throughput,0.4365231974975,catapult,LUT,917,catapult_fpga_area
Throughput,0.4365231974975,catapult,FF,235,catapult_fpga_area
Throughput,0.4365231974975,catapult,DSP,0,catapult_fpga_area
Throughput,0.4365231974975,catapult,BRAM,3,catapult_fpga_area
Throughput,0.528451847467659,catapult,CLB,160,catapult_fpga_area
Throughput,0.528451847467659,catapult,LUT,964,catapult_fpga_area
Throughput,0.528451847467659,catapult,FF,249,catapult_fpga_area
Throughput,0.528451847467659,catapult,DSP,0,catapult_fpga_area
Throughput,0.528451847467659,catapult,BRAM,3,catapult_fpga_area
Throughput,0.418766957444483,catapult,CLB,167,catapult_fpga_area
Throughput,0.418766957444483,catapult,LUT,1003,catapult_fpga_area
Throughput,0.418766957444483,catapult,FF,257,catapult_fpga_area
Throughput,0.418766957444483,catapult,DSP,0,catapult_fpga_area
Throughput,0.418766957444483,catapult,BRAM,3,catapult_fpga_area
Throughput,0.563912106403448,catapult,CLB,154,catapult_fpga_area
Throughput,0.563912106403448,catapult,LUT,906,catapult_fpga_area
Throughput,0.563912106403448,catapult,FF,155,catapult_fpga_area
Throughput,0.563912106403448,catapult,DSP,0,catapult_fpga_area
Throughput,0.563912106403448,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532906155758877,catapult,CLB,156,catapult_fpga_area
Throughput,0.532906155758877,catapult,LUT,951,catapult_fpga_area
Throughput,0.532906155758877,catapult,FF,248,catapult_fpga_area
Throughput,0.532906155758877,catapult,DSP,0,catapult_fpga_area
Throughput,0.532906155758877,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517543160511871,catapult,CLB,188,catapult_fpga_area
Throughput,0.517543160511871,catapult,LUT,1077,catapult_fpga_area
Throughput,0.517543160511871,catapult,FF,262,catapult_fpga_area
Throughput,0.517543160511871,catapult,DSP,0,catapult_fpga_area
Throughput,0.517543160511871,catapult,BRAM,3,catapult_fpga_area
Throughput,0.391524129044787,catapult,CLB,188,catapult_fpga_area
Throughput,0.391524129044787,catapult,LUT,1015,catapult_fpga_area
Throughput,0.391524129044787,catapult,FF,270,catapult_fpga_area
Throughput,0.391524129044787,catapult,DSP,0,catapult_fpga_area
Throughput,0.391524129044787,catapult,BRAM,3,catapult_fpga_area
Throughput,0.43452151794009,catapult,CLB,162,catapult_fpga_area
Throughput,0.43452151794009,catapult,LUT,1019,catapult_fpga_area
Throughput,0.43452151794009,catapult,FF,154,catapult_fpga_area
Throughput,0.43452151794009,catapult,DSP,0,catapult_fpga_area
Throughput,0.43452151794009,catapult,BRAM,3,catapult_fpga_area
Throughput,0.401113491051158,catapult,CLB,149,catapult_fpga_area
Throughput,0.401113491051158,catapult,LUT,918,catapult_fpga_area
Throughput,0.401113491051158,catapult,FF,247,catapult_fpga_area
Throughput,0.401113491051158,catapult,DSP,0,catapult_fpga_area
Throughput,0.401113491051158,catapult,BRAM,3,catapult_fpga_area
Throughput,0.46627567896733,catapult,CLB,202,catapult_fpga_area
Throughput,0.46627567896733,catapult,LUT,1166,catapult_fpga_area
Throughput,0.46627567896733,catapult,FF,261,catapult_fpga_area
Throughput,0.46627567896733,catapult,DSP,0,catapult_fpga_area
Throughput,0.46627567896733,catapult,BRAM,3,catapult_fpga_area
Throughput,0.370775889333779,catapult,CLB,199,catapult_fpga_area
Throughput,0.370775889333779,catapult,LUT,1159,catapult_fpga_area
Throughput,0.370775889333779,catapult,FF,268,catapult_fpga_area
Throughput,0.370775889333779,catapult,DSP,0,catapult_fpga_area
Throughput,0.370775889333779,catapult,BRAM,3,catapult_fpga_area
Throughput,0.556061571585699,catapult,CLB,119,catapult_fpga_area
Throughput,0.556061571585699,catapult,LUT,678,catapult_fpga_area
Throughput,0.556061571585699,catapult,FF,227,catapult_fpga_area
Throughput,0.556061571585699,catapult,DSP,0,catapult_fpga_area
Throughput,0.556061571585699,catapult,BRAM,3,catapult_fpga_area
Throughput,0.482800241400121,catapult,CLB,169,catapult_fpga_area
Throughput,0.482800241400121,catapult,LUT,989,catapult_fpga_area
Throughput,0.482800241400121,catapult,FF,230,catapult_fpga_area
Throughput,0.482800241400121,catapult,DSP,0,catapult_fpga_area
Throughput,0.482800241400121,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483754320530775,catapult,CLB,139,catapult_fpga_area
Throughput,0.483754320530775,catapult,LUT,805,catapult_fpga_area
Throughput,0.483754320530775,catapult,FF,245,catapult_fpga_area
Throughput,0.483754320530775,catapult,DSP,0,catapult_fpga_area
Throughput,0.483754320530775,catapult,BRAM,3,catapult_fpga_area
Throughput,0.431467624179618,catapult,CLB,149,catapult_fpga_area
Throughput,0.431467624179618,catapult,LUT,876,catapult_fpga_area
Throughput,0.431467624179618,catapult,FF,254,catapult_fpga_area
Throughput,0.431467624179618,catapult,DSP,0,catapult_fpga_area
Throughput,0.431467624179618,catapult,BRAM,3,catapult_fpga_area
Throughput,0.528297740153587,catapult,CLB,166,catapult_fpga_area
Throughput,0.528297740153587,catapult,LUT,960,catapult_fpga_area
Throughput,0.528297740153587,catapult,FF,230,catapult_fpga_area
Throughput,0.528297740153587,catapult,DSP,0,catapult_fpga_area
Throughput,0.528297740153587,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509704519193179,catapult,CLB,141,catapult_fpga_area
Throughput,0.509704519193179,catapult,LUT,803,catapult_fpga_area
Throughput,0.509704519193179,catapult,FF,152,catapult_fpga_area
Throughput,0.509704519193179,catapult,DSP,0,catapult_fpga_area
Throughput,0.509704519193179,catapult,BRAM,3,catapult_fpga_area
Throughput,0.51441043677047,catapult,CLB,181,catapult_fpga_area
Throughput,0.51441043677047,catapult,LUT,1033,catapult_fpga_area
Throughput,0.51441043677047,catapult,FF,250,catapult_fpga_area
Throughput,0.51441043677047,catapult,DSP,0,catapult_fpga_area
Throughput,0.51441043677047,catapult,BRAM,3,catapult_fpga_area
Throughput,0.422434303017195,catapult,CLB,196,catapult_fpga_area
Throughput,0.422434303017195,catapult,LUT,1138,catapult_fpga_area
Throughput,0.422434303017195,catapult,FF,257,catapult_fpga_area
Throughput,0.422434303017195,catapult,DSP,0,catapult_fpga_area
Throughput,0.422434303017195,catapult,BRAM,3,catapult_fpga_area
Throughput,0.560239468758526,catapult,CLB,124,catapult_fpga_area
Throughput,0.560239468758526,catapult,LUT,696,catapult_fpga_area
Throughput,0.560239468758526,catapult,FF,159,catapult_fpga_area
Throughput,0.560239468758526,catapult,DSP,0,catapult_fpga_area
Throughput,0.560239468758526,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494272860366928,catapult,CLB,182,catapult_fpga_area
Throughput,0.494272860366928,catapult,LUT,1008,catapult_fpga_area
Throughput,0.494272860366928,catapult,FF,248,catapult_fpga_area
Throughput,0.494272860366928,catapult,DSP,0,catapult_fpga_area
Throughput,0.494272860366928,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516115713142887,catapult,CLB,201,catapult_fpga_area
Throughput,0.516115713142887,catapult,LUT,1105,catapult_fpga_area
Throughput,0.516115713142887,catapult,FF,263,catapult_fpga_area
Throughput,0.516115713142887,catapult,DSP,0,catapult_fpga_area
Throughput,0.516115713142887,catapult,BRAM,3,catapult_fpga_area
Throughput,0.409864285737707,catapult,CLB,174,catapult_fpga_area
Throughput,0.409864285737707,catapult,LUT,994,catapult_fpga_area
Throughput,0.409864285737707,catapult,FF,272,catapult_fpga_area
Throughput,0.409864285737707,catapult,DSP,0,catapult_fpga_area
Throughput,0.409864285737707,catapult,BRAM,3,catapult_fpga_area
Throughput,0.521015145910292,catapult,CLB,178,catapult_fpga_area
Throughput,0.521015145910292,catapult,LUT,951,catapult_fpga_area
Throughput,0.521015145910292,catapult,FF,242,catapult_fpga_area
Throughput,0.521015145910292,catapult,DSP,0,catapult_fpga_area
Throughput,0.521015145910292,catapult,BRAM,3,catapult_fpga_area
Throughput,0.438590912659444,catapult,CLB,183,catapult_fpga_area
Throughput,0.438590912659444,catapult,LUT,1040,catapult_fpga_area
Throughput,0.438590912659444,catapult,FF,248,catapult_fpga_area
Throughput,0.438590912659444,catapult,DSP,0,catapult_fpga_area
Throughput,0.438590912659444,catapult,BRAM,3,catapult_fpga_area
Throughput,0.487536613999711,catapult,CLB,167,catapult_fpga_area
Throughput,0.487536613999711,catapult,LUT,961,catapult_fpga_area
Throughput,0.487536613999711,catapult,FF,262,catapult_fpga_area
Throughput,0.487536613999711,catapult,DSP,0,catapult_fpga_area
Throughput,0.487536613999711,catapult,BRAM,3,catapult_fpga_area
Throughput,0.404862725220073,catapult,CLB,170,catapult_fpga_area
Throughput,0.404862725220073,catapult,LUT,1036,catapult_fpga_area
Throughput,0.404862725220073,catapult,FF,269,catapult_fpga_area
Throughput,0.404862725220073,catapult,DSP,0,catapult_fpga_area
Throughput,0.404862725220073,catapult,BRAM,3,catapult_fpga_area
Throughput,0.608922912794932,catapult,CLB,132,catapult_fpga_area
Throughput,0.608922912794932,catapult,LUT,789,catapult_fpga_area
Throughput,0.608922912794932,catapult,FF,231,catapult_fpga_area
Throughput,0.608922912794932,catapult,DSP,0,catapult_fpga_area
Throughput,0.608922912794932,catapult,BRAM,3,catapult_fpga_area
Throughput,0.471386820024512,catapult,CLB,115,catapult_fpga_area
Throughput,0.471386820024512,catapult,LUT,696,catapult_fpga_area
Throughput,0.471386820024512,catapult,FF,158,catapult_fpga_area
Throughput,0.471386820024512,catapult,DSP,0,catapult_fpga_area
Throughput,0.471386820024512,catapult,BRAM,3,catapult_fpga_area
Throughput,0.51468737631419,catapult,CLB,151,catapult_fpga_area
Throughput,0.51468737631419,catapult,LUT,847,catapult_fpga_area
Throughput,0.51468737631419,catapult,FF,258,catapult_fpga_area
Throughput,0.51468737631419,catapult,DSP,0,catapult_fpga_area
Throughput,0.51468737631419,catapult,BRAM,3,catapult_fpga_area
Throughput,0.466261112750796,catapult,CLB,139,catapult_fpga_area
Throughput,0.466261112750796,catapult,LUT,749,catapult_fpga_area
Throughput,0.466261112750796,catapult,FF,160,catapult_fpga_area
Throughput,0.466261112750796,catapult,DSP,0,catapult_fpga_area
Throughput,0.466261112750796,catapult,BRAM,3,catapult_fpga_area
Throughput,0.513303281137234,catapult,CLB,132,catapult_fpga_area
Throughput,0.513303281137234,catapult,LUT,767,catapult_fpga_area
Throughput,0.513303281137234,catapult,FF,237,catapult_fpga_area
Throughput,0.513303281137234,catapult,DSP,0,catapult_fpga_area
Throughput,0.513303281137234,catapult,BRAM,3,catapult_fpga_area
Throughput,0.50647759520386,catapult,CLB,127,catapult_fpga_area
Throughput,0.50647759520386,catapult,LUT,757,catapult_fpga_area
Throughput,0.50647759520386,catapult,FF,247,catapult_fpga_area
Throughput,0.50647759520386,catapult,DSP,0,catapult_fpga_area
Throughput,0.50647759520386,catapult,BRAM,3,catapult_fpga_area
Throughput,0.523888256730392,catapult,CLB,141,catapult_fpga_area
Throughput,0.523888256730392,catapult,LUT,783,catapult_fpga_area
Throughput,0.523888256730392,catapult,FF,264,catapult_fpga_area
Throughput,0.523888256730392,catapult,DSP,0,catapult_fpga_area
Throughput,0.523888256730392,catapult,BRAM,3,catapult_fpga_area
Throughput,0.388933292106404,catapult,CLB,130,catapult_fpga_area
Throughput,0.388933292106404,catapult,LUT,798,catapult_fpga_area
Throughput,0.388933292106404,catapult,FF,267,catapult_fpga_area
Throughput,0.388933292106404,catapult,DSP,0,catapult_fpga_area
Throughput,0.388933292106404,catapult,BRAM,3,catapult_fpga_area
Throughput,0.471508175480255,catapult,CLB,148,catapult_fpga_area
Throughput,0.471508175480255,catapult,LUT,864,catapult_fpga_area
Throughput,0.471508175480255,catapult,FF,259,catapult_fpga_area
Throughput,0.471508175480255,catapult,DSP,0,catapult_fpga_area
Throughput,0.471508175480255,catapult,BRAM,3,catapult_fpga_area
Throughput,0.536013974956355,catapult,CLB,138,catapult_fpga_area
Throughput,0.536013974956355,catapult,LUT,834,catapult_fpga_area
Throughput,0.536013974956355,catapult,FF,276,catapult_fpga_area
Throughput,0.536013974956355,catapult,DSP,0,catapult_fpga_area
Throughput,0.536013974956355,catapult,BRAM,3,catapult_fpga_area
Throughput,0.408258581187118,catapult,CLB,168,catapult_fpga_area
Throughput,0.408258581187118,catapult,LUT,989,catapult_fpga_area
Throughput,0.408258581187118,catapult,FF,279,catapult_fpga_area
Throughput,0.408258581187118,catapult,DSP,0,catapult_fpga_area
Throughput,0.408258581187118,catapult,BRAM,3,catapult_fpga_area
Throughput,0.601296877104539,catapult,CLB,120,catapult_fpga_area
Throughput,0.601296877104539,catapult,LUT,685,catapult_fpga_area
Throughput,0.601296877104539,catapult,FF,158,catapult_fpga_area
Throughput,0.601296877104539,catapult,DSP,0,catapult_fpga_area
Throughput,0.601296877104539,catapult,BRAM,3,catapult_fpga_area
Throughput,0.499451602140849,catapult,CLB,158,catapult_fpga_area
Throughput,0.499451602140849,catapult,LUT,860,catapult_fpga_area
Throughput,0.499451602140849,catapult,FF,259,catapult_fpga_area
Throughput,0.499451602140849,catapult,DSP,0,catapult_fpga_area
Throughput,0.499451602140849,catapult,BRAM,3,catapult_fpga_area
Throughput,0.569352873523953,catapult,CLB,137,catapult_fpga_area
Throughput,0.569352873523953,catapult,LUT,783,catapult_fpga_area
Throughput,0.569352873523953,catapult,FF,276,catapult_fpga_area
Throughput,0.569352873523953,catapult,DSP,0,catapult_fpga_area
Throughput,0.569352873523953,catapult,BRAM,3,catapult_fpga_area
Throughput,0.367304331473059,catapult,CLB,176,catapult_fpga_area
Throughput,0.367304331473059,catapult,LUT,967,catapult_fpga_area
Throughput,0.367304331473059,catapult,FF,279,catapult_fpga_area
Throughput,0.367304331473059,catapult,DSP,0,catapult_fpga_area
Throughput,0.367304331473059,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480407539323759,catapult,CLB,151,catapult_fpga_area
Throughput,0.480407539323759,catapult,LUT,948,catapult_fpga_area
Throughput,0.480407539323759,catapult,FF,229,catapult_fpga_area
Throughput,0.480407539323759,catapult,DSP,0,catapult_fpga_area
Throughput,0.480407539323759,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501038402088328,catapult,CLB,118,catapult_fpga_area
Throughput,0.501038402088328,catapult,LUT,633,catapult_fpga_area
Throughput,0.501038402088328,catapult,FF,150,catapult_fpga_area
Throughput,0.501038402088328,catapult,DSP,0,catapult_fpga_area
Throughput,0.501038402088328,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504043436447179,catapult,CLB,136,catapult_fpga_area
Throughput,0.504043436447179,catapult,LUT,790,catapult_fpga_area
Throughput,0.504043436447179,catapult,FF,254,catapult_fpga_area
Throughput,0.504043436447179,catapult,DSP,0,catapult_fpga_area
Throughput,0.504043436447179,catapult,BRAM,3,catapult_fpga_area
Throughput,0.373567694762319,catapult,CLB,134,catapult_fpga_area
Throughput,0.373567694762319,catapult,LUT,769,catapult_fpga_area
Throughput,0.373567694762319,catapult,FF,258,catapult_fpga_area
Throughput,0.373567694762319,catapult,DSP,0,catapult_fpga_area
Throughput,0.373567694762319,catapult,BRAM,3,catapult_fpga_area
Throughput,0.616074998506018,catapult,CLB,133,catapult_fpga_area
Throughput,0.616074998506018,catapult,LUT,761,catapult_fpga_area
Throughput,0.616074998506018,catapult,FF,152,catapult_fpga_area
Throughput,0.616074998506018,catapult,DSP,0,catapult_fpga_area
Throughput,0.616074998506018,catapult,BRAM,3,catapult_fpga_area
Throughput,0.497393904636656,catapult,CLB,126,catapult_fpga_area
Throughput,0.497393904636656,catapult,LUT,721,catapult_fpga_area
Throughput,0.497393904636656,catapult,FF,242,catapult_fpga_area
Throughput,0.497393904636656,catapult,DSP,0,catapult_fpga_area
Throughput,0.497393904636656,catapult,BRAM,3,catapult_fpga_area
Throughput,0.393933580434737,catapult,CLB,162,catapult_fpga_area
Throughput,0.393933580434737,catapult,LUT,933,catapult_fpga_area
Throughput,0.393933580434737,catapult,FF,264,catapult_fpga_area
Throughput,0.393933580434737,catapult,DSP,0,catapult_fpga_area
Throughput,0.393933580434737,catapult,BRAM,3,catapult_fpga_area
Throughput,0.556370638541018,catapult,CLB,151,catapult_fpga_area
Throughput,0.556370638541018,catapult,LUT,895,catapult_fpga_area
Throughput,0.556370638541018,catapult,FF,247,catapult_fpga_area
Throughput,0.556370638541018,catapult,DSP,0,catapult_fpga_area
Throughput,0.556370638541018,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504688556691666,catapult,CLB,144,catapult_fpga_area
Throughput,0.504688556691666,catapult,LUT,843,catapult_fpga_area
Throughput,0.504688556691666,catapult,FF,254,catapult_fpga_area
Throughput,0.504688556691666,catapult,DSP,0,catapult_fpga_area
Throughput,0.504688556691666,catapult,BRAM,3,catapult_fpga_area
Throughput,0.512301643207521,catapult,CLB,157,catapult_fpga_area
Throughput,0.512301643207521,catapult,LUT,958,catapult_fpga_area
Throughput,0.512301643207521,catapult,FF,272,catapult_fpga_area
Throughput,0.512301643207521,catapult,DSP,0,catapult_fpga_area
Throughput,0.512301643207521,catapult,BRAM,3,catapult_fpga_area
Throughput,0.489077433673764,catapult,CLB,172,catapult_fpga_area
Throughput,0.489077433673764,catapult,LUT,957,catapult_fpga_area
Throughput,0.489077433673764,catapult,FF,163,catapult_fpga_area
Throughput,0.489077433673764,catapult,DSP,0,catapult_fpga_area
Throughput,0.489077433673764,catapult,BRAM,3,catapult_fpga_area
Throughput,0.440402140002079,catapult,CLB,183,catapult_fpga_area
Throughput,0.440402140002079,catapult,LUT,1059,catapult_fpga_area
Throughput,0.440402140002079,catapult,FF,250,catapult_fpga_area
Throughput,0.440402140002079,catapult,DSP,0,catapult_fpga_area
Throughput,0.440402140002079,catapult,BRAM,3,catapult_fpga_area
Throughput,0.438074836324289,catapult,CLB,162,catapult_fpga_area
Throughput,0.438074836324289,catapult,LUT,955,catapult_fpga_area
Throughput,0.438074836324289,catapult,FF,257,catapult_fpga_area
Throughput,0.438074836324289,catapult,DSP,0,catapult_fpga_area
Throughput,0.438074836324289,catapult,BRAM,3,catapult_fpga_area
Throughput,0.476444125968015,catapult,CLB,168,catapult_fpga_area
Throughput,0.476444125968015,catapult,LUT,983,catapult_fpga_area
Throughput,0.476444125968015,catapult,FF,272,catapult_fpga_area
Throughput,0.476444125968015,catapult,DSP,0,catapult_fpga_area
Throughput,0.476444125968015,catapult,BRAM,3,catapult_fpga_area
Throughput,0.463341573090975,catapult,CLB,182,catapult_fpga_area
Throughput,0.463341573090975,catapult,LUT,1030,catapult_fpga_area
Throughput,0.463341573090975,catapult,FF,164,catapult_fpga_area
Throughput,0.463341573090975,catapult,DSP,0,catapult_fpga_area
Throughput,0.463341573090975,catapult,BRAM,3,catapult_fpga_area
Throughput,0.580027562909789,catapult,CLB,153,catapult_fpga_area
Throughput,0.580027562909789,catapult,LUT,842,catapult_fpga_area
Throughput,0.580027562909789,catapult,FF,236,catapult_fpga_area
Throughput,0.580027562909789,catapult,DSP,0,catapult_fpga_area
Throughput,0.580027562909789,catapult,BRAM,3,catapult_fpga_area
Throughput,0.50195662693178,catapult,CLB,143,catapult_fpga_area
Throughput,0.50195662693178,catapult,LUT,850,catapult_fpga_area
Throughput,0.50195662693178,catapult,FF,246,catapult_fpga_area
Throughput,0.50195662693178,catapult,DSP,0,catapult_fpga_area
Throughput,0.50195662693178,catapult,BRAM,3,catapult_fpga_area
Throughput,0.543925225511398,catapult,CLB,149,catapult_fpga_area
Throughput,0.543925225511398,catapult,LUT,871,catapult_fpga_area
Throughput,0.543925225511398,catapult,FF,260,catapult_fpga_area
Throughput,0.543925225511398,catapult,DSP,0,catapult_fpga_area
Throughput,0.543925225511398,catapult,BRAM,3,catapult_fpga_area
Throughput,0.418118058978897,catapult,CLB,180,catapult_fpga_area
Throughput,0.418118058978897,catapult,LUT,1049,catapult_fpga_area
Throughput,0.418118058978897,catapult,FF,268,catapult_fpga_area
Throughput,0.418118058978897,catapult,DSP,0,catapult_fpga_area
Throughput,0.418118058978897,catapult,BRAM,3,catapult_fpga_area
Throughput,0.521663103707668,catapult,CLB,164,catapult_fpga_area
Throughput,0.521663103707668,catapult,LUT,975,catapult_fpga_area
Throughput,0.521663103707668,catapult,FF,242,catapult_fpga_area
Throughput,0.521663103707668,catapult,DSP,0,catapult_fpga_area
Throughput,0.521663103707668,catapult,BRAM,3,catapult_fpga_area
Throughput,0.491407494259132,catapult,CLB,154,catapult_fpga_area
Throughput,0.491407494259132,catapult,LUT,918,catapult_fpga_area
Throughput,0.491407494259132,catapult,FF,252,catapult_fpga_area
Throughput,0.491407494259132,catapult,DSP,0,catapult_fpga_area
Throughput,0.491407494259132,catapult,BRAM,3,catapult_fpga_area
Throughput,0.473272189721569,catapult,CLB,172,catapult_fpga_area
Throughput,0.473272189721569,catapult,LUT,1055,catapult_fpga_area
Throughput,0.473272189721569,catapult,FF,266,catapult_fpga_area
Throughput,0.473272189721569,catapult,DSP,0,catapult_fpga_area
Throughput,0.473272189721569,catapult,BRAM,3,catapult_fpga_area
Throughput,0.403093663246686,catapult,CLB,192,catapult_fpga_area
Throughput,0.403093663246686,catapult,LUT,1079,catapult_fpga_area
Throughput,0.403093663246686,catapult,FF,274,catapult_fpga_area
Throughput,0.403093663246686,catapult,DSP,0,catapult_fpga_area
Throughput,0.403093663246686,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517296854938581,catapult,CLB,159,catapult_fpga_area
Throughput,0.517296854938581,catapult,LUT,946,catapult_fpga_area
Throughput,0.517296854938581,catapult,FF,254,catapult_fpga_area
Throughput,0.517296854938581,catapult,DSP,0,catapult_fpga_area
Throughput,0.517296854938581,catapult,BRAM,3,catapult_fpga_area
Throughput,0.405879571472348,catapult,CLB,167,catapult_fpga_area
Throughput,0.405879571472348,catapult,LUT,1009,catapult_fpga_area
Throughput,0.405879571472348,catapult,FF,264,catapult_fpga_area
Throughput,0.405879571472348,catapult,DSP,0,catapult_fpga_area
Throughput,0.405879571472348,catapult,BRAM,3,catapult_fpga_area
Throughput,0.606883761125697,catapult,CLB,173,catapult_fpga_area
Throughput,0.606883761125697,catapult,LUT,996,catapult_fpga_area
Throughput,0.606883761125697,catapult,FF,165,catapult_fpga_area
Throughput,0.606883761125697,catapult,DSP,0,catapult_fpga_area
Throughput,0.606883761125697,catapult,BRAM,3,catapult_fpga_area
Throughput,0.459766309979963,catapult,CLB,215,catapult_fpga_area
Throughput,0.459766309979963,catapult,LUT,1192,catapult_fpga_area
Throughput,0.459766309979963,catapult,FF,170,catapult_fpga_area
Throughput,0.459766309979963,catapult,DSP,0,catapult_fpga_area
Throughput,0.459766309979963,catapult,BRAM,3,catapult_fpga_area
Throughput,0.541539607936155,catapult,CLB,181,catapult_fpga_area
Throughput,0.541539607936155,catapult,LUT,1050,catapult_fpga_area
Throughput,0.541539607936155,catapult,FF,254,catapult_fpga_area
Throughput,0.541539607936155,catapult,DSP,0,catapult_fpga_area
Throughput,0.541539607936155,catapult,BRAM,3,catapult_fpga_area
Throughput,0.490882833140089,catapult,CLB,175,catapult_fpga_area
Throughput,0.490882833140089,catapult,LUT,989,catapult_fpga_area
Throughput,0.490882833140089,catapult,FF,264,catapult_fpga_area
Throughput,0.490882833140089,catapult,DSP,0,catapult_fpga_area
Throughput,0.490882833140089,catapult,BRAM,3,catapult_fpga_area
Throughput,0.609654612372453,catapult,CLB,166,catapult_fpga_area
Throughput,0.609654612372453,catapult,LUT,1034,catapult_fpga_area
Throughput,0.609654612372453,catapult,FF,165,catapult_fpga_area
Throughput,0.609654612372453,catapult,DSP,0,catapult_fpga_area
Throughput,0.609654612372453,catapult,BRAM,3,catapult_fpga_area
Throughput,0.412188071524523,catapult,CLB,209,catapult_fpga_area
Throughput,0.412188071524523,catapult,LUT,1196,catapult_fpga_area
Throughput,0.412188071524523,catapult,FF,170,catapult_fpga_area
Throughput,0.412188071524523,catapult,DSP,0,catapult_fpga_area
Throughput,0.412188071524523,catapult,BRAM,3,catapult_fpga_area
Throughput,0.570039954100383,catapult,CLB,145,catapult_fpga_area
Throughput,0.570039954100383,catapult,LUT,841,catapult_fpga_area
Throughput,0.570039954100383,catapult,FF,161,catapult_fpga_area
Throughput,0.570039954100383,catapult,DSP,0,catapult_fpga_area
Throughput,0.570039954100383,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501323242699104,catapult,CLB,136,catapult_fpga_area
Throughput,0.501323242699104,catapult,LUT,761,catapult_fpga_area
Throughput,0.501323242699104,catapult,FF,246,catapult_fpga_area
Throughput,0.501323242699104,catapult,DSP,0,catapult_fpga_area
Throughput,0.501323242699104,catapult,BRAM,3,catapult_fpga_area
Throughput,0.497266031359585,catapult,CLB,172,catapult_fpga_area
Throughput,0.497266031359585,catapult,LUT,1019,catapult_fpga_area
Throughput,0.497266031359585,catapult,FF,268,catapult_fpga_area
Throughput,0.497266031359585,catapult,DSP,0,catapult_fpga_area
Throughput,0.497266031359585,catapult,BRAM,3,catapult_fpga_area
Throughput,0.364378636043314,catapult,CLB,178,catapult_fpga_area
Throughput,0.364378636043314,catapult,LUT,1018,catapult_fpga_area
Throughput,0.364378636043314,catapult,FF,271,catapult_fpga_area
Throughput,0.364378636043314,catapult,DSP,0,catapult_fpga_area
Throughput,0.364378636043314,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501287557090387,catapult,CLB,161,catapult_fpga_area
Throughput,0.501287557090387,catapult,LUT,979,catapult_fpga_area
Throughput,0.501287557090387,catapult,FF,250,catapult_fpga_area
Throughput,0.501287557090387,catapult,DSP,0,catapult_fpga_area
Throughput,0.501287557090387,catapult,BRAM,3,catapult_fpga_area
Throughput,0.470071046537974,catapult,CLB,152,catapult_fpga_area
Throughput,0.470071046537974,catapult,LUT,913,catapult_fpga_area
Throughput,0.470071046537974,catapult,FF,253,catapult_fpga_area
Throughput,0.470071046537974,catapult,DSP,0,catapult_fpga_area
Throughput,0.470071046537974,catapult,BRAM,3,catapult_fpga_area
Throughput,0.502240999339051,catapult,CLB,171,catapult_fpga_area
Throughput,0.502240999339051,catapult,LUT,1026,catapult_fpga_area
Throughput,0.502240999339051,catapult,FF,274,catapult_fpga_area
Throughput,0.502240999339051,catapult,DSP,0,catapult_fpga_area
Throughput,0.502240999339051,catapult,BRAM,3,catapult_fpga_area
Throughput,0.381832267957667,catapult,CLB,168,catapult_fpga_area
Throughput,0.381832267957667,catapult,LUT,1022,catapult_fpga_area
Throughput,0.381832267957667,catapult,FF,277,catapult_fpga_area
Throughput,0.381832267957667,catapult,DSP,0,catapult_fpga_area
Throughput,0.381832267957667,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504641948967578,catapult,CLB,187,catapult_fpga_area
Throughput,0.504641948967578,catapult,LUT,1017,catapult_fpga_area
Throughput,0.504641948967578,catapult,FF,264,catapult_fpga_area
Throughput,0.504641948967578,catapult,DSP,0,catapult_fpga_area
Throughput,0.504641948967578,catapult,BRAM,3,catapult_fpga_area
Throughput,0.437711852536628,catapult,CLB,176,catapult_fpga_area
Throughput,0.437711852536628,catapult,LUT,1020,catapult_fpga_area
Throughput,0.437711852536628,catapult,FF,170,catapult_fpga_area
Throughput,0.437711852536628,catapult,DSP,0,catapult_fpga_area
Throughput,0.437711852536628,catapult,BRAM,3,catapult_fpga_area
Throughput,0.493405877154765,catapult,CLB,162,catapult_fpga_area
Throughput,0.493405877154765,catapult,LUT,996,catapult_fpga_area
Throughput,0.493405877154765,catapult,FF,262,catapult_fpga_area
Throughput,0.493405877154765,catapult,DSP,0,catapult_fpga_area
Throughput,0.493405877154765,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494275792052243,catapult,CLB,187,catapult_fpga_area
Throughput,0.494275792052243,catapult,LUT,1159,catapult_fpga_area
Throughput,0.494275792052243,catapult,FF,265,catapult_fpga_area
Throughput,0.494275792052243,catapult,DSP,0,catapult_fpga_area
Throughput,0.494275792052243,catapult,BRAM,3,catapult_fpga_area
Throughput,0.510999520171451,catapult,CLB,191,catapult_fpga_area
Throughput,0.510999520171451,catapult,LUT,1142,catapult_fpga_area
Throughput,0.510999520171451,catapult,FF,170,catapult_fpga_area
Throughput,0.510999520171451,catapult,DSP,0,catapult_fpga_area
Throughput,0.510999520171451,catapult,BRAM,3,catapult_fpga_area
Throughput,0.471520848058537,catapult,CLB,163,catapult_fpga_area
Throughput,0.471520848058537,catapult,LUT,932,catapult_fpga_area
Throughput,0.471520848058537,catapult,FF,170,catapult_fpga_area
Throughput,0.471520848058537,catapult,DSP,0,catapult_fpga_area
Throughput,0.471520848058537,catapult,BRAM,3,catapult_fpga_area
Throughput,0.549737500343586,catapult,CLB,157,catapult_fpga_area
Throughput,0.549737500343586,catapult,LUT,919,catapult_fpga_area
Throughput,0.549737500343586,catapult,FF,230,catapult_fpga_area
Throughput,0.549737500343586,catapult,DSP,0,catapult_fpga_area
Throughput,0.549737500343586,catapult,BRAM,3,catapult_fpga_area
Throughput,0.525644347982866,catapult,CLB,114,catapult_fpga_area
Throughput,0.525644347982866,catapult,LUT,675,catapult_fpga_area
Throughput,0.525644347982866,catapult,FF,156,catapult_fpga_area
Throughput,0.525644347982866,catapult,DSP,0,catapult_fpga_area
Throughput,0.525644347982866,catapult,BRAM,3,catapult_fpga_area
Throughput,0.502408294158047,catapult,CLB,181,catapult_fpga_area
Throughput,0.502408294158047,catapult,LUT,1032,catapult_fpga_area
Throughput,0.502408294158047,catapult,FF,254,catapult_fpga_area
Throughput,0.502408294158047,catapult,DSP,0,catapult_fpga_area
Throughput,0.502408294158047,catapult,BRAM,3,catapult_fpga_area
Throughput,0.341069005763384,catapult,CLB,138,catapult_fpga_area
Throughput,0.341069005763384,catapult,LUT,823,catapult_fpga_area
Throughput,0.341069005763384,catapult,FF,261,catapult_fpga_area
Throughput,0.341069005763384,catapult,DSP,0,catapult_fpga_area
Throughput,0.341069005763384,catapult,BRAM,3,catapult_fpga_area
Throughput,0.566690070966598,catapult,CLB,134,catapult_fpga_area
Throughput,0.566690070966598,catapult,LUT,764,catapult_fpga_area
Throughput,0.566690070966598,catapult,FF,153,catapult_fpga_area
Throughput,0.566690070966598,catapult,DSP,0,catapult_fpga_area
Throughput,0.566690070966598,catapult,BRAM,3,catapult_fpga_area
Throughput,0.47380026665479,catapult,CLB,122,catapult_fpga_area
Throughput,0.47380026665479,catapult,LUT,757,catapult_fpga_area
Throughput,0.47380026665479,catapult,FF,156,catapult_fpga_area
Throughput,0.47380026665479,catapult,DSP,0,catapult_fpga_area
Throughput,0.47380026665479,catapult,BRAM,3,catapult_fpga_area
Throughput,0.464207727387513,catapult,CLB,186,catapult_fpga_area
Throughput,0.464207727387513,catapult,LUT,1060,catapult_fpga_area
Throughput,0.464207727387513,catapult,FF,260,catapult_fpga_area
Throughput,0.464207727387513,catapult,DSP,0,catapult_fpga_area
Throughput,0.464207727387513,catapult,BRAM,3,catapult_fpga_area
Throughput,0.384378400547662,catapult,CLB,161,catapult_fpga_area
Throughput,0.384378400547662,catapult,LUT,985,catapult_fpga_area
Throughput,0.384378400547662,catapult,FF,267,catapult_fpga_area
Throughput,0.384378400547662,catapult,DSP,0,catapult_fpga_area
Throughput,0.384378400547662,catapult,BRAM,3,catapult_fpga_area
Throughput,0.502816779599315,catapult,CLB,160,catapult_fpga_area
Throughput,0.502816779599315,catapult,LUT,925,catapult_fpga_area
Throughput,0.502816779599315,catapult,FF,248,catapult_fpga_area
Throughput,0.502816779599315,catapult,DSP,0,catapult_fpga_area
Throughput,0.502816779599315,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48062619826119,catapult,CLB,157,catapult_fpga_area
Throughput,0.48062619826119,catapult,LUT,873,catapult_fpga_area
Throughput,0.48062619826119,catapult,FF,260,catapult_fpga_area
Throughput,0.48062619826119,catapult,DSP,0,catapult_fpga_area
Throughput,0.48062619826119,catapult,BRAM,3,catapult_fpga_area
Throughput,0.441295555491813,catapult,CLB,193,catapult_fpga_area
Throughput,0.441295555491813,catapult,LUT,1129,catapult_fpga_area
Throughput,0.441295555491813,catapult,FF,272,catapult_fpga_area
Throughput,0.441295555491813,catapult,DSP,0,catapult_fpga_area
Throughput,0.441295555491813,catapult,BRAM,3,catapult_fpga_area
Throughput,0.418602528945318,catapult,CLB,190,catapult_fpga_area
Throughput,0.418602528945318,catapult,LUT,1103,catapult_fpga_area
Throughput,0.418602528945318,catapult,FF,166,catapult_fpga_area
Throughput,0.418602528945318,catapult,DSP,0,catapult_fpga_area
Throughput,0.418602528945318,catapult,BRAM,3,catapult_fpga_area
Throughput,0.523202459470121,catapult,CLB,166,catapult_fpga_area
Throughput,0.523202459470121,catapult,LUT,939,catapult_fpga_area
Throughput,0.523202459470121,catapult,FF,248,catapult_fpga_area
Throughput,0.523202459470121,catapult,DSP,0,catapult_fpga_area
Throughput,0.523202459470121,catapult,BRAM,3,catapult_fpga_area
Throughput,0.470054916515897,catapult,CLB,169,catapult_fpga_area
Throughput,0.470054916515897,catapult,LUT,996,catapult_fpga_area
Throughput,0.470054916515897,catapult,FF,272,catapult_fpga_area
Throughput,0.470054916515897,catapult,DSP,0,catapult_fpga_area
Throughput,0.470054916515897,catapult,BRAM,3,catapult_fpga_area
Throughput,0.445315878138419,catapult,CLB,217,catapult_fpga_area
Throughput,0.445315878138419,catapult,LUT,1186,catapult_fpga_area
Throughput,0.445315878138419,catapult,FF,166,catapult_fpga_area
Throughput,0.445315878138419,catapult,DSP,0,catapult_fpga_area
Throughput,0.445315878138419,catapult,BRAM,3,catapult_fpga_area
Throughput,0.568945045029155,catapult,CLB,158,catapult_fpga_area
Throughput,0.568945045029155,catapult,LUT,901,catapult_fpga_area
Throughput,0.568945045029155,catapult,FF,230,catapult_fpga_area
Throughput,0.568945045029155,catapult,DSP,0,catapult_fpga_area
Throughput,0.568945045029155,catapult,BRAM,3,catapult_fpga_area
Throughput,0.475409220371665,catapult,CLB,150,catapult_fpga_area
Throughput,0.475409220371665,catapult,LUT,846,catapult_fpga_area
Throughput,0.475409220371665,catapult,FF,237,catapult_fpga_area
Throughput,0.475409220371665,catapult,DSP,0,catapult_fpga_area
Throughput,0.475409220371665,catapult,BRAM,3,catapult_fpga_area
Throughput,0.554172279970053,catapult,CLB,151,catapult_fpga_area
Throughput,0.554172279970053,catapult,LUT,881,catapult_fpga_area
Throughput,0.554172279970053,catapult,FF,252,catapult_fpga_area
Throughput,0.554172279970053,catapult,DSP,0,catapult_fpga_area
Throughput,0.554172279970053,catapult,BRAM,3,catapult_fpga_area
Throughput,0.404479857105356,catapult,CLB,163,catapult_fpga_area
Throughput,0.404479857105356,catapult,LUT,981,catapult_fpga_area
Throughput,0.404479857105356,catapult,FF,259,catapult_fpga_area
Throughput,0.404479857105356,catapult,DSP,0,catapult_fpga_area
Throughput,0.404479857105356,catapult,BRAM,3,catapult_fpga_area
Throughput,0.491713158145769,catapult,CLB,167,catapult_fpga_area
Throughput,0.491713158145769,catapult,LUT,953,catapult_fpga_area
Throughput,0.491713158145769,catapult,FF,236,catapult_fpga_area
Throughput,0.491713158145769,catapult,DSP,0,catapult_fpga_area
Throughput,0.491713158145769,catapult,BRAM,3,catapult_fpga_area
Throughput,0.471506841564271,catapult,CLB,146,catapult_fpga_area
Throughput,0.471506841564271,catapult,LUT,909,catapult_fpga_area
Throughput,0.471506841564271,catapult,FF,243,catapult_fpga_area
Throughput,0.471506841564271,catapult,DSP,0,catapult_fpga_area
Throughput,0.471506841564271,catapult,BRAM,3,catapult_fpga_area
Throughput,0.508335430216983,catapult,CLB,204,catapult_fpga_area
Throughput,0.508335430216983,catapult,LUT,1151,catapult_fpga_area
Throughput,0.508335430216983,catapult,FF,258,catapult_fpga_area
Throughput,0.508335430216983,catapult,DSP,0,catapult_fpga_area
Throughput,0.508335430216983,catapult,BRAM,3,catapult_fpga_area
Throughput,0.376379052849641,catapult,CLB,171,catapult_fpga_area
Throughput,0.376379052849641,catapult,LUT,994,catapult_fpga_area
Throughput,0.376379052849641,catapult,FF,265,catapult_fpga_area
Throughput,0.376379052849641,catapult,DSP,0,catapult_fpga_area
Throughput,0.376379052849641,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504632017286674,catapult,CLB,192,catapult_fpga_area
Throughput,0.504632017286674,catapult,LUT,1112,catapult_fpga_area
Throughput,0.504632017286674,catapult,FF,248,catapult_fpga_area
Throughput,0.504632017286674,catapult,DSP,0,catapult_fpga_area
Throughput,0.504632017286674,catapult,BRAM,3,catapult_fpga_area
Throughput,0.461000934448894,catapult,CLB,156,catapult_fpga_area
Throughput,0.461000934448894,catapult,LUT,903,catapult_fpga_area
Throughput,0.461000934448894,catapult,FF,255,catapult_fpga_area
Throughput,0.461000934448894,catapult,DSP,0,catapult_fpga_area
Throughput,0.461000934448894,catapult,BRAM,3,catapult_fpga_area
Throughput,0.550031406793328,catapult,CLB,210,catapult_fpga_area
Throughput,0.550031406793328,catapult,LUT,1231,catapult_fpga_area
Throughput,0.550031406793328,catapult,FF,158,catapult_fpga_area
Throughput,0.550031406793328,catapult,DSP,0,catapult_fpga_area
Throughput,0.550031406793328,catapult,BRAM,3,catapult_fpga_area
Throughput,0.384549567477874,catapult,CLB,191,catapult_fpga_area
Throughput,0.384549567477874,catapult,LUT,1086,catapult_fpga_area
Throughput,0.384549567477874,catapult,FF,161,catapult_fpga_area
Throughput,0.384549567477874,catapult,DSP,0,catapult_fpga_area
Throughput,0.384549567477874,catapult,BRAM,3,catapult_fpga_area
Throughput,0.490821153606407,catapult,CLB,187,catapult_fpga_area
Throughput,0.490821153606407,catapult,LUT,1094,catapult_fpga_area
Throughput,0.490821153606407,catapult,FF,250,catapult_fpga_area
Throughput,0.490821153606407,catapult,DSP,0,catapult_fpga_area
Throughput,0.490821153606407,catapult,BRAM,3,catapult_fpga_area
Throughput,0.463500279954169,catapult,CLB,167,catapult_fpga_area
Throughput,0.463500279954169,catapult,LUT,997,catapult_fpga_area
Throughput,0.463500279954169,catapult,FF,257,catapult_fpga_area
Throughput,0.463500279954169,catapult,DSP,0,catapult_fpga_area
Throughput,0.463500279954169,catapult,BRAM,3,catapult_fpga_area
Throughput,0.575353799435118,catapult,CLB,188,catapult_fpga_area
Throughput,0.575353799435118,catapult,LUT,1088,catapult_fpga_area
Throughput,0.575353799435118,catapult,FF,159,catapult_fpga_area
Throughput,0.575353799435118,catapult,DSP,0,catapult_fpga_area
Throughput,0.575353799435118,catapult,BRAM,3,catapult_fpga_area
Throughput,0.39944844159185,catapult,CLB,218,catapult_fpga_area
Throughput,0.39944844159185,catapult,LUT,1244,catapult_fpga_area
Throughput,0.39944844159185,catapult,FF,162,catapult_fpga_area
Throughput,0.39944844159185,catapult,DSP,0,catapult_fpga_area
Throughput,0.39944844159185,catapult,BRAM,3,catapult_fpga_area
Throughput,0.530169845211612,catapult,CLB,168,catapult_fpga_area
Throughput,0.530169845211612,catapult,LUT,975,catapult_fpga_area
Throughput,0.530169845211612,catapult,FF,155,catapult_fpga_area
Throughput,0.530169845211612,catapult,DSP,0,catapult_fpga_area
Throughput,0.530169845211612,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501345360274296,catapult,CLB,128,catapult_fpga_area
Throughput,0.501345360274296,catapult,LUT,783,catapult_fpga_area
Throughput,0.501345360274296,catapult,FF,248,catapult_fpga_area
Throughput,0.501345360274296,catapult,DSP,0,catapult_fpga_area
Throughput,0.501345360274296,catapult,BRAM,3,catapult_fpga_area
Throughput,0.527615946242266,catapult,CLB,184,catapult_fpga_area
Throughput,0.527615946242266,catapult,LUT,1084,catapult_fpga_area
Throughput,0.527615946242266,catapult,FF,262,catapult_fpga_area
Throughput,0.527615946242266,catapult,DSP,0,catapult_fpga_area
Throughput,0.527615946242266,catapult,BRAM,3,catapult_fpga_area
Throughput,0.398494646622917,catapult,CLB,196,catapult_fpga_area
Throughput,0.398494646622917,catapult,LUT,1104,catapult_fpga_area
Throughput,0.398494646622917,catapult,FF,268,catapult_fpga_area
Throughput,0.398494646622917,catapult,DSP,0,catapult_fpga_area
Throughput,0.398494646622917,catapult,BRAM,3,catapult_fpga_area
Throughput,0.515890724026837,catapult,CLB,160,catapult_fpga_area
Throughput,0.515890724026837,catapult,LUT,945,catapult_fpga_area
Throughput,0.515890724026837,catapult,FF,244,catapult_fpga_area
Throughput,0.515890724026837,catapult,DSP,0,catapult_fpga_area
Throughput,0.515890724026837,catapult,BRAM,3,catapult_fpga_area
Throughput,0.469636806375789,catapult,CLB,173,catapult_fpga_area
Throughput,0.469636806375789,catapult,LUT,995,catapult_fpga_area
Throughput,0.469636806375789,catapult,FF,254,catapult_fpga_area
Throughput,0.469636806375789,catapult,DSP,0,catapult_fpga_area
Throughput,0.469636806375789,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531288368981897,catapult,CLB,190,catapult_fpga_area
Throughput,0.531288368981897,catapult,LUT,1104,catapult_fpga_area
Throughput,0.531288368981897,catapult,FF,268,catapult_fpga_area
Throughput,0.531288368981897,catapult,DSP,0,catapult_fpga_area
Throughput,0.531288368981897,catapult,BRAM,3,catapult_fpga_area
Throughput,0.38813231119983,catapult,CLB,160,catapult_fpga_area
Throughput,0.38813231119983,catapult,LUT,975,catapult_fpga_area
Throughput,0.38813231119983,catapult,FF,274,catapult_fpga_area
Throughput,0.38813231119983,catapult,DSP,0,catapult_fpga_area
Throughput,0.38813231119983,catapult,BRAM,3,catapult_fpga_area
Throughput,0.467473869379386,catapult,CLB,188,catapult_fpga_area
Throughput,0.467473869379386,catapult,LUT,1112,catapult_fpga_area
Throughput,0.467473869379386,catapult,FF,256,catapult_fpga_area
Throughput,0.467473869379386,catapult,DSP,0,catapult_fpga_area
Throughput,0.467473869379386,catapult,BRAM,3,catapult_fpga_area
Throughput,0.436554640925077,catapult,CLB,195,catapult_fpga_area
Throughput,0.436554640925077,catapult,LUT,1106,catapult_fpga_area
Throughput,0.436554640925077,catapult,FF,266,catapult_fpga_area
Throughput,0.436554640925077,catapult,DSP,0,catapult_fpga_area
Throughput,0.436554640925077,catapult,BRAM,3,catapult_fpga_area
Throughput,0.489162602540711,catapult,CLB,197,catapult_fpga_area
Throughput,0.489162602540711,catapult,LUT,1176,catapult_fpga_area
Throughput,0.489162602540711,catapult,FF,164,catapult_fpga_area
Throughput,0.489162602540711,catapult,DSP,0,catapult_fpga_area
Throughput,0.489162602540711,catapult,BRAM,3,catapult_fpga_area
Throughput,0.434683198538074,catapult,CLB,185,catapult_fpga_area
Throughput,0.434683198538074,catapult,LUT,1072,catapult_fpga_area
Throughput,0.434683198538074,catapult,FF,167,catapult_fpga_area
Throughput,0.434683198538074,catapult,DSP,0,catapult_fpga_area
Throughput,0.434683198538074,catapult,BRAM,3,catapult_fpga_area
Throughput,0.464909988777073,catapult,CLB,195,catapult_fpga_area
Throughput,0.464909988777073,catapult,LUT,1155,catapult_fpga_area
Throughput,0.464909988777073,catapult,FF,256,catapult_fpga_area
Throughput,0.464909988777073,catapult,DSP,0,catapult_fpga_area
Throughput,0.464909988777073,catapult,BRAM,3,catapult_fpga_area
Throughput,0.468865018449838,catapult,CLB,197,catapult_fpga_area
Throughput,0.468865018449838,catapult,LUT,1118,catapult_fpga_area
Throughput,0.468865018449838,catapult,FF,266,catapult_fpga_area
Throughput,0.468865018449838,catapult,DSP,0,catapult_fpga_area
Throughput,0.468865018449838,catapult,BRAM,3,catapult_fpga_area
Throughput,0.523207386851171,catapult,CLB,217,catapult_fpga_area
Throughput,0.523207386851171,catapult,LUT,1232,catapult_fpga_area
Throughput,0.523207386851171,catapult,FF,164,catapult_fpga_area
Throughput,0.523207386851171,catapult,DSP,0,catapult_fpga_area
Throughput,0.523207386851171,catapult,BRAM,3,catapult_fpga_area
Throughput,0.414602292750679,catapult,CLB,193,catapult_fpga_area
Throughput,0.414602292750679,catapult,LUT,1084,catapult_fpga_area
Throughput,0.414602292750679,catapult,FF,167,catapult_fpga_area
Throughput,0.414602292750679,catapult,DSP,0,catapult_fpga_area
Throughput,0.414602292750679,catapult,BRAM,3,catapult_fpga_area
Throughput,0.545781220323146,catapult,CLB,149,catapult_fpga_area
Throughput,0.545781220323146,catapult,LUT,899,catapult_fpga_area
Throughput,0.545781220323146,catapult,FF,244,catapult_fpga_area
Throughput,0.545781220323146,catapult,DSP,0,catapult_fpga_area
Throughput,0.545781220323146,catapult,BRAM,3,catapult_fpga_area
Throughput,0.483630088755794,catapult,CLB,172,catapult_fpga_area
Throughput,0.483630088755794,catapult,LUT,1017,catapult_fpga_area
Throughput,0.483630088755794,catapult,FF,247,catapult_fpga_area
Throughput,0.483630088755794,catapult,DSP,0,catapult_fpga_area
Throughput,0.483630088755794,catapult,BRAM,3,catapult_fpga_area
Throughput,0.47309329210483,catapult,CLB,169,catapult_fpga_area
Throughput,0.47309329210483,catapult,LUT,945,catapult_fpga_area
Throughput,0.47309329210483,catapult,FF,262,catapult_fpga_area
Throughput,0.47309329210483,catapult,DSP,0,catapult_fpga_area
Throughput,0.47309329210483,catapult,BRAM,3,catapult_fpga_area
Throughput,0.418365404527969,catapult,CLB,165,catapult_fpga_area
Throughput,0.418365404527969,catapult,LUT,1012,catapult_fpga_area
Throughput,0.418365404527969,catapult,FF,271,catapult_fpga_area
Throughput,0.418365404527969,catapult,DSP,0,catapult_fpga_area
Throughput,0.418365404527969,catapult,BRAM,3,catapult_fpga_area
Throughput,0.553492259410752,catapult,CLB,145,catapult_fpga_area
Throughput,0.553492259410752,catapult,LUT,874,catapult_fpga_area
Throughput,0.553492259410752,catapult,FF,250,catapult_fpga_area
Throughput,0.553492259410752,catapult,DSP,0,catapult_fpga_area
Throughput,0.553492259410752,catapult,BRAM,3,catapult_fpga_area
Throughput,0.409571858153798,catapult,CLB,177,catapult_fpga_area
Throughput,0.409571858153798,catapult,LUT,1046,catapult_fpga_area
Throughput,0.409571858153798,catapult,FF,253,catapult_fpga_area
Throughput,0.409571858153798,catapult,DSP,0,catapult_fpga_area
Throughput,0.409571858153798,catapult,BRAM,3,catapult_fpga_area
Throughput,0.495091416154536,catapult,CLB,163,catapult_fpga_area
Throughput,0.495091416154536,catapult,LUT,962,catapult_fpga_area
Throughput,0.495091416154536,catapult,FF,268,catapult_fpga_area
Throughput,0.495091416154536,catapult,DSP,0,catapult_fpga_area
Throughput,0.495091416154536,catapult,BRAM,3,catapult_fpga_area
Throughput,0.384970297616687,catapult,CLB,194,catapult_fpga_area
Throughput,0.384970297616687,catapult,LUT,1086,catapult_fpga_area
Throughput,0.384970297616687,catapult,FF,277,catapult_fpga_area
Throughput,0.384970297616687,catapult,DSP,0,catapult_fpga_area
Throughput,0.384970297616687,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485360790516827,catapult,CLB,158,catapult_fpga_area
Throughput,0.485360790516827,catapult,LUT,955,catapult_fpga_area
Throughput,0.485360790516827,catapult,FF,262,catapult_fpga_area
Throughput,0.485360790516827,catapult,DSP,0,catapult_fpga_area
Throughput,0.485360790516827,catapult,BRAM,3,catapult_fpga_area
Throughput,0.42204332274708,catapult,CLB,179,catapult_fpga_area
Throughput,0.42204332274708,catapult,LUT,1127,catapult_fpga_area
Throughput,0.42204332274708,catapult,FF,265,catapult_fpga_area
Throughput,0.42204332274708,catapult,DSP,0,catapult_fpga_area
Throughput,0.42204332274708,catapult,BRAM,3,catapult_fpga_area
Throughput,0.514408584450457,catapult,CLB,161,catapult_fpga_area
Throughput,0.514408584450457,catapult,LUT,933,catapult_fpga_area
Throughput,0.514408584450457,catapult,FF,162,catapult_fpga_area
Throughput,0.514408584450457,catapult,DSP,0,catapult_fpga_area
Throughput,0.514408584450457,catapult,BRAM,3,catapult_fpga_area
Throughput,0.371039753570237,catapult,CLB,225,catapult_fpga_area
Throughput,0.371039753570237,catapult,LUT,1325,catapult_fpga_area
Throughput,0.371039753570237,catapult,FF,168,catapult_fpga_area
Throughput,0.371039753570237,catapult,DSP,0,catapult_fpga_area
Throughput,0.371039753570237,catapult,BRAM,3,catapult_fpga_area
Throughput,0.49699492021492,catapult,CLB,176,catapult_fpga_area
Throughput,0.49699492021492,catapult,LUT,1028,catapult_fpga_area
Throughput,0.49699492021492,catapult,FF,262,catapult_fpga_area
Throughput,0.49699492021492,catapult,DSP,0,catapult_fpga_area
Throughput,0.49699492021492,catapult,BRAM,3,catapult_fpga_area
Throughput,0.474438667890086,catapult,CLB,184,catapult_fpga_area
Throughput,0.474438667890086,catapult,LUT,1060,catapult_fpga_area
Throughput,0.474438667890086,catapult,FF,265,catapult_fpga_area
Throughput,0.474438667890086,catapult,DSP,0,catapult_fpga_area
Throughput,0.474438667890086,catapult,BRAM,3,catapult_fpga_area
Throughput,0.588635912794767,catapult,CLB,166,catapult_fpga_area
Throughput,0.588635912794767,catapult,LUT,974,catapult_fpga_area
Throughput,0.588635912794767,catapult,FF,161,catapult_fpga_area
Throughput,0.588635912794767,catapult,DSP,0,catapult_fpga_area
Throughput,0.588635912794767,catapult,BRAM,3,catapult_fpga_area
Throughput,0.410442140587105,catapult,CLB,226,catapult_fpga_area
Throughput,0.410442140587105,catapult,LUT,1273,catapult_fpga_area
Throughput,0.410442140587105,catapult,FF,167,catapult_fpga_area
Throughput,0.410442140587105,catapult,DSP,0,catapult_fpga_area
Throughput,0.410442140587105,catapult,BRAM,3,catapult_fpga_area
Throughput,2.95050527402818,catapult,CLB,82,catapult_fpga_area
Throughput,2.95050527402818,catapult,LUT,462,catapult_fpga_area
Throughput,2.95050527402818,catapult,FF,213,catapult_fpga_area
Throughput,2.95050527402818,catapult,DSP,0,catapult_fpga_area
Throughput,2.95050527402818,catapult,BRAM,3,catapult_fpga_area
Throughput,1.94976622302986,catapult,CLB,115,catapult_fpga_area
Throughput,1.94976622302986,catapult,LUT,576,catapult_fpga_area
Throughput,1.94976622302986,catapult,FF,216,catapult_fpga_area
Throughput,1.94976622302986,catapult,DSP,0,catapult_fpga_area
Throughput,1.94976622302986,catapult,BRAM,3,catapult_fpga_area
Throughput,1.87661271405114,catapult,CLB,103,catapult_fpga_area
Throughput,1.87661271405114,catapult,LUT,591,catapult_fpga_area
Throughput,1.87661271405114,catapult,FF,219,catapult_fpga_area
Throughput,1.87661271405114,catapult,DSP,0,catapult_fpga_area
Throughput,1.87661271405114,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57327447189109,catapult,CLB,125,catapult_fpga_area
Throughput,1.57327447189109,catapult,LUT,703,catapult_fpga_area
Throughput,1.57327447189109,catapult,FF,223,catapult_fpga_area
Throughput,1.57327447189109,catapult,DSP,0,catapult_fpga_area
Throughput,1.57327447189109,catapult,BRAM,3,catapult_fpga_area
Throughput,2.03114146087818,catapult,CLB,107,catapult_fpga_area
Throughput,2.03114146087818,catapult,LUT,593,catapult_fpga_area
Throughput,2.03114146087818,catapult,FF,221,catapult_fpga_area
Throughput,2.03114146087818,catapult,DSP,0,catapult_fpga_area
Throughput,2.03114146087818,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6598336846648,catapult,CLB,124,catapult_fpga_area
Throughput,1.6598336846648,catapult,LUT,670,catapult_fpga_area
Throughput,1.6598336846648,catapult,FF,224,catapult_fpga_area
Throughput,1.6598336846648,catapult,DSP,0,catapult_fpga_area
Throughput,1.6598336846648,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79449449090191,catapult,CLB,123,catapult_fpga_area
Throughput,1.79449449090191,catapult,LUT,716,catapult_fpga_area
Throughput,1.79449449090191,catapult,FF,227,catapult_fpga_area
Throughput,1.79449449090191,catapult,DSP,0,catapult_fpga_area
Throughput,1.79449449090191,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33948245077067,catapult,CLB,124,catapult_fpga_area
Throughput,1.33948245077067,catapult,LUT,649,catapult_fpga_area
Throughput,1.33948245077067,catapult,FF,231,catapult_fpga_area
Throughput,1.33948245077067,catapult,DSP,0,catapult_fpga_area
Throughput,1.33948245077067,catapult,BRAM,3,catapult_fpga_area
Throughput,2.05632267815466,catapult,CLB,132,catapult_fpga_area
Throughput,2.05632267815466,catapult,LUT,704,catapult_fpga_area
Throughput,2.05632267815466,catapult,FF,237,catapult_fpga_area
Throughput,2.05632267815466,catapult,DSP,0,catapult_fpga_area
Throughput,2.05632267815466,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52998776009792,catapult,CLB,154,catapult_fpga_area
Throughput,1.52998776009792,catapult,LUT,836,catapult_fpga_area
Throughput,1.52998776009792,catapult,FF,240,catapult_fpga_area
Throughput,1.52998776009792,catapult,DSP,0,catapult_fpga_area
Throughput,1.52998776009792,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68447436819578,catapult,CLB,130,catapult_fpga_area
Throughput,1.68447436819578,catapult,LUT,709,catapult_fpga_area
Throughput,1.68447436819578,catapult,FF,243,catapult_fpga_area
Throughput,1.68447436819578,catapult,DSP,0,catapult_fpga_area
Throughput,1.68447436819578,catapult,BRAM,3,catapult_fpga_area
Throughput,1.66513197003429,catapult,CLB,133,catapult_fpga_area
Throughput,1.66513197003429,catapult,LUT,771,catapult_fpga_area
Throughput,1.66513197003429,catapult,FF,161,catapult_fpga_area
Throughput,1.66513197003429,catapult,DSP,0,catapult_fpga_area
Throughput,1.66513197003429,catapult,BRAM,3,catapult_fpga_area
Throughput,1.83768804142884,catapult,CLB,139,catapult_fpga_area
Throughput,1.83768804142884,catapult,LUT,792,catapult_fpga_area
Throughput,1.83768804142884,catapult,FF,238,catapult_fpga_area
Throughput,1.83768804142884,catapult,DSP,0,catapult_fpga_area
Throughput,1.83768804142884,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52129431720508,catapult,CLB,140,catapult_fpga_area
Throughput,1.52129431720508,catapult,LUT,815,catapult_fpga_area
Throughput,1.52129431720508,catapult,FF,241,catapult_fpga_area
Throughput,1.52129431720508,catapult,DSP,0,catapult_fpga_area
Throughput,1.52129431720508,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43355816303857,catapult,CLB,155,catapult_fpga_area
Throughput,1.43355816303857,catapult,LUT,911,catapult_fpga_area
Throughput,1.43355816303857,catapult,FF,243,catapult_fpga_area
Throughput,1.43355816303857,catapult,DSP,0,catapult_fpga_area
Throughput,1.43355816303857,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44182592835567,catapult,CLB,165,catapult_fpga_area
Throughput,1.44182592835567,catapult,LUT,898,catapult_fpga_area
Throughput,1.44182592835567,catapult,FF,247,catapult_fpga_area
Throughput,1.44182592835567,catapult,DSP,0,catapult_fpga_area
Throughput,1.44182592835567,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74133814871376,catapult,CLB,110,catapult_fpga_area
Throughput,1.74133814871376,catapult,LUT,595,catapult_fpga_area
Throughput,1.74133814871376,catapult,FF,217,catapult_fpga_area
Throughput,1.74133814871376,catapult,DSP,0,catapult_fpga_area
Throughput,1.74133814871376,catapult,BRAM,3,catapult_fpga_area
Throughput,1.94532470387295,catapult,CLB,114,catapult_fpga_area
Throughput,1.94532470387295,catapult,LUT,602,catapult_fpga_area
Throughput,1.94532470387295,catapult,FF,220,catapult_fpga_area
Throughput,1.94532470387295,catapult,DSP,0,catapult_fpga_area
Throughput,1.94532470387295,catapult,BRAM,3,catapult_fpga_area
Throughput,1.96091504139492,catapult,CLB,118,catapult_fpga_area
Throughput,1.96091504139492,catapult,LUT,627,catapult_fpga_area
Throughput,1.96091504139492,catapult,FF,224,catapult_fpga_area
Throughput,1.96091504139492,catapult,DSP,0,catapult_fpga_area
Throughput,1.96091504139492,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6284125420334,catapult,CLB,120,catapult_fpga_area
Throughput,1.6284125420334,catapult,LUT,616,catapult_fpga_area
Throughput,1.6284125420334,catapult,FF,232,catapult_fpga_area
Throughput,1.6284125420334,catapult,DSP,0,catapult_fpga_area
Throughput,1.6284125420334,catapult,BRAM,3,catapult_fpga_area
Throughput,1.63573759497501,catapult,CLB,83,catapult_fpga_area
Throughput,1.63573759497501,catapult,LUT,494,catapult_fpga_area
Throughput,1.63573759497501,catapult,FF,225,catapult_fpga_area
Throughput,1.63573759497501,catapult,DSP,0,catapult_fpga_area
Throughput,1.63573759497501,catapult,BRAM,3,catapult_fpga_area
Throughput,1.734840099788,catapult,CLB,116,catapult_fpga_area
Throughput,1.734840099788,catapult,LUT,651,catapult_fpga_area
Throughput,1.734840099788,catapult,FF,228,catapult_fpga_area
Throughput,1.734840099788,catapult,DSP,0,catapult_fpga_area
Throughput,1.734840099788,catapult,BRAM,3,catapult_fpga_area
Throughput,1.96388802696025,catapult,CLB,105,catapult_fpga_area
Throughput,1.96388802696025,catapult,LUT,589,catapult_fpga_area
Throughput,1.96388802696025,catapult,FF,232,catapult_fpga_area
Throughput,1.96388802696025,catapult,DSP,0,catapult_fpga_area
Throughput,1.96388802696025,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4702077109454,catapult,CLB,111,catapult_fpga_area
Throughput,1.4702077109454,catapult,LUT,640,catapult_fpga_area
Throughput,1.4702077109454,catapult,FF,240,catapult_fpga_area
Throughput,1.4702077109454,catapult,DSP,0,catapult_fpga_area
Throughput,1.4702077109454,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75520197986783,catapult,CLB,124,catapult_fpga_area
Throughput,1.75520197986783,catapult,LUT,720,catapult_fpga_area
Throughput,1.75520197986783,catapult,FF,241,catapult_fpga_area
Throughput,1.75520197986783,catapult,DSP,0,catapult_fpga_area
Throughput,1.75520197986783,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6498682580196,catapult,CLB,105,catapult_fpga_area
Throughput,1.6498682580196,catapult,LUT,603,catapult_fpga_area
Throughput,1.6498682580196,catapult,FF,160,catapult_fpga_area
Throughput,1.6498682580196,catapult,DSP,0,catapult_fpga_area
Throughput,1.6498682580196,catapult,BRAM,3,catapult_fpga_area
Throughput,2.00544679349112,catapult,CLB,127,catapult_fpga_area
Throughput,2.00544679349112,catapult,LUT,721,catapult_fpga_area
Throughput,2.00544679349112,catapult,FF,248,catapult_fpga_area
Throughput,2.00544679349112,catapult,DSP,0,catapult_fpga_area
Throughput,2.00544679349112,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4430264304721,catapult,CLB,135,catapult_fpga_area
Throughput,1.4430264304721,catapult,LUT,766,catapult_fpga_area
Throughput,1.4430264304721,catapult,FF,256,catapult_fpga_area
Throughput,1.4430264304721,catapult,DSP,0,catapult_fpga_area
Throughput,1.4430264304721,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44665042560456,catapult,CLB,131,catapult_fpga_area
Throughput,1.44665042560456,catapult,LUT,756,catapult_fpga_area
Throughput,1.44665042560456,catapult,FF,243,catapult_fpga_area
Throughput,1.44665042560456,catapult,DSP,0,catapult_fpga_area
Throughput,1.44665042560456,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50684787014588,catapult,CLB,119,catapult_fpga_area
Throughput,1.50684787014588,catapult,LUT,676,catapult_fpga_area
Throughput,1.50684787014588,catapult,FF,162,catapult_fpga_area
Throughput,1.50684787014588,catapult,DSP,0,catapult_fpga_area
Throughput,1.50684787014588,catapult,BRAM,3,catapult_fpga_area
Throughput,1.76022559051168,catapult,CLB,139,catapult_fpga_area
Throughput,1.76022559051168,catapult,LUT,778,catapult_fpga_area
Throughput,1.76022559051168,catapult,FF,251,catapult_fpga_area
Throughput,1.76022559051168,catapult,DSP,0,catapult_fpga_area
Throughput,1.76022559051168,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3996545652533,catapult,CLB,161,catapult_fpga_area
Throughput,1.3996545652533,catapult,LUT,888,catapult_fpga_area
Throughput,1.3996545652533,catapult,FF,256,catapult_fpga_area
Throughput,1.3996545652533,catapult,DSP,0,catapult_fpga_area
Throughput,1.3996545652533,catapult,BRAM,3,catapult_fpga_area
Throughput,2.12437808831465,catapult,CLB,118,catapult_fpga_area
Throughput,2.12437808831465,catapult,LUT,667,catapult_fpga_area
Throughput,2.12437808831465,catapult,FF,233,catapult_fpga_area
Throughput,2.12437808831465,catapult,DSP,0,catapult_fpga_area
Throughput,2.12437808831465,catapult,BRAM,3,catapult_fpga_area
Throughput,1.92242625572883,catapult,CLB,127,catapult_fpga_area
Throughput,1.92242625572883,catapult,LUT,710,catapult_fpga_area
Throughput,1.92242625572883,catapult,FF,236,catapult_fpga_area
Throughput,1.92242625572883,catapult,DSP,0,catapult_fpga_area
Throughput,1.92242625572883,catapult,BRAM,3,catapult_fpga_area
Throughput,1.96580675726415,catapult,CLB,134,catapult_fpga_area
Throughput,1.96580675726415,catapult,LUT,769,catapult_fpga_area
Throughput,1.96580675726415,catapult,FF,241,catapult_fpga_area
Throughput,1.96580675726415,catapult,DSP,0,catapult_fpga_area
Throughput,1.96580675726415,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3049310735407,catapult,CLB,129,catapult_fpga_area
Throughput,1.3049310735407,catapult,LUT,713,catapult_fpga_area
Throughput,1.3049310735407,catapult,FF,246,catapult_fpga_area
Throughput,1.3049310735407,catapult,DSP,0,catapult_fpga_area
Throughput,1.3049310735407,catapult,BRAM,3,catapult_fpga_area
Throughput,2.02027140326031,catapult,CLB,137,catapult_fpga_area
Throughput,2.02027140326031,catapult,LUT,735,catapult_fpga_area
Throughput,2.02027140326031,catapult,FF,241,catapult_fpga_area
Throughput,2.02027140326031,catapult,DSP,0,catapult_fpga_area
Throughput,2.02027140326031,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54487872701993,catapult,CLB,149,catapult_fpga_area
Throughput,1.54487872701993,catapult,LUT,857,catapult_fpga_area
Throughput,1.54487872701993,catapult,FF,244,catapult_fpga_area
Throughput,1.54487872701993,catapult,DSP,0,catapult_fpga_area
Throughput,1.54487872701993,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75330937143859,catapult,CLB,140,catapult_fpga_area
Throughput,1.75330937143859,catapult,LUT,785,catapult_fpga_area
Throughput,1.75330937143859,catapult,FF,249,catapult_fpga_area
Throughput,1.75330937143859,catapult,DSP,0,catapult_fpga_area
Throughput,1.75330937143859,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41877982097836,catapult,CLB,166,catapult_fpga_area
Throughput,1.41877982097836,catapult,LUT,910,catapult_fpga_area
Throughput,1.41877982097836,catapult,FF,254,catapult_fpga_area
Throughput,1.41877982097836,catapult,DSP,0,catapult_fpga_area
Throughput,1.41877982097836,catapult,BRAM,3,catapult_fpga_area
Throughput,1.93242689629051,catapult,CLB,147,catapult_fpga_area
Throughput,1.93242689629051,catapult,LUT,833,catapult_fpga_area
Throughput,1.93242689629051,catapult,FF,257,catapult_fpga_area
Throughput,1.93242689629051,catapult,DSP,0,catapult_fpga_area
Throughput,1.93242689629051,catapult,BRAM,3,catapult_fpga_area
Throughput,1.98620382820926,catapult,CLB,143,catapult_fpga_area
Throughput,1.98620382820926,catapult,LUT,843,catapult_fpga_area
Throughput,1.98620382820926,catapult,FF,172,catapult_fpga_area
Throughput,1.98620382820926,catapult,DSP,0,catapult_fpga_area
Throughput,1.98620382820926,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65191506513501,catapult,CLB,158,catapult_fpga_area
Throughput,1.65191506513501,catapult,LUT,941,catapult_fpga_area
Throughput,1.65191506513501,catapult,FF,265,catapult_fpga_area
Throughput,1.65191506513501,catapult,DSP,0,catapult_fpga_area
Throughput,1.65191506513501,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32718052442211,catapult,CLB,161,catapult_fpga_area
Throughput,1.32718052442211,catapult,LUT,936,catapult_fpga_area
Throughput,1.32718052442211,catapult,FF,270,catapult_fpga_area
Throughput,1.32718052442211,catapult,DSP,0,catapult_fpga_area
Throughput,1.32718052442211,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71910214733049,catapult,CLB,172,catapult_fpga_area
Throughput,1.71910214733049,catapult,LUT,995,catapult_fpga_area
Throughput,1.71910214733049,catapult,FF,258,catapult_fpga_area
Throughput,1.71910214733049,catapult,DSP,0,catapult_fpga_area
Throughput,1.71910214733049,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31096993421553,catapult,CLB,153,catapult_fpga_area
Throughput,1.31096993421553,catapult,LUT,899,catapult_fpga_area
Throughput,1.31096993421553,catapult,FF,173,catapult_fpga_area
Throughput,1.31096993421553,catapult,DSP,0,catapult_fpga_area
Throughput,1.31096993421553,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64894327470241,catapult,CLB,183,catapult_fpga_area
Throughput,1.64894327470241,catapult,LUT,1022,catapult_fpga_area
Throughput,1.64894327470241,catapult,FF,265,catapult_fpga_area
Throughput,1.64894327470241,catapult,DSP,0,catapult_fpga_area
Throughput,1.64894327470241,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32662943260059,catapult,CLB,184,catapult_fpga_area
Throughput,1.32662943260059,catapult,LUT,1039,catapult_fpga_area
Throughput,1.32662943260059,catapult,FF,270,catapult_fpga_area
Throughput,1.32662943260059,catapult,DSP,0,catapult_fpga_area
Throughput,1.32662943260059,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72883559465029,catapult,CLB,113,catapult_fpga_area
Throughput,1.72883559465029,catapult,LUT,596,catapult_fpga_area
Throughput,1.72883559465029,catapult,FF,233,catapult_fpga_area
Throughput,1.72883559465029,catapult,DSP,0,catapult_fpga_area
Throughput,1.72883559465029,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75475846627091,catapult,CLB,105,catapult_fpga_area
Throughput,1.75475846627091,catapult,LUT,561,catapult_fpga_area
Throughput,1.75475846627091,catapult,FF,234,catapult_fpga_area
Throughput,1.75475846627091,catapult,DSP,0,catapult_fpga_area
Throughput,1.75475846627091,catapult,BRAM,3,catapult_fpga_area
Throughput,2.12969411203469,catapult,CLB,115,catapult_fpga_area
Throughput,2.12969411203469,catapult,LUT,627,catapult_fpga_area
Throughput,2.12969411203469,catapult,FF,240,catapult_fpga_area
Throughput,2.12969411203469,catapult,DSP,0,catapult_fpga_area
Throughput,2.12969411203469,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35668458847008,catapult,CLB,111,catapult_fpga_area
Throughput,1.35668458847008,catapult,LUT,601,catapult_fpga_area
Throughput,1.35668458847008,catapult,FF,241,catapult_fpga_area
Throughput,1.35668458847008,catapult,DSP,0,catapult_fpga_area
Throughput,1.35668458847008,catapult,BRAM,3,catapult_fpga_area
Throughput,1.86155607472286,catapult,CLB,132,catapult_fpga_area
Throughput,1.86155607472286,catapult,LUT,754,catapult_fpga_area
Throughput,1.86155607472286,catapult,FF,240,catapult_fpga_area
Throughput,1.86155607472286,catapult,DSP,0,catapult_fpga_area
Throughput,1.86155607472286,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54469259072752,catapult,CLB,139,catapult_fpga_area
Throughput,1.54469259072752,catapult,LUT,824,catapult_fpga_area
Throughput,1.54469259072752,catapult,FF,245,catapult_fpga_area
Throughput,1.54469259072752,catapult,DSP,0,catapult_fpga_area
Throughput,1.54469259072752,catapult,BRAM,3,catapult_fpga_area
Throughput,1.67084656783052,catapult,CLB,131,catapult_fpga_area
Throughput,1.67084656783052,catapult,LUT,759,catapult_fpga_area
Throughput,1.67084656783052,catapult,FF,248,catapult_fpga_area
Throughput,1.67084656783052,catapult,DSP,0,catapult_fpga_area
Throughput,1.67084656783052,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34695372944549,catapult,CLB,134,catapult_fpga_area
Throughput,1.34695372944549,catapult,LUT,784,catapult_fpga_area
Throughput,1.34695372944549,catapult,FF,249,catapult_fpga_area
Throughput,1.34695372944549,catapult,DSP,0,catapult_fpga_area
Throughput,1.34695372944549,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81839671961232,catapult,CLB,154,catapult_fpga_area
Throughput,1.81839671961232,catapult,LUT,809,catapult_fpga_area
Throughput,1.81839671961232,catapult,FF,255,catapult_fpga_area
Throughput,1.81839671961232,catapult,DSP,0,catapult_fpga_area
Throughput,1.81839671961232,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74450046229262,catapult,CLB,147,catapult_fpga_area
Throughput,1.74450046229262,catapult,LUT,805,catapult_fpga_area
Throughput,1.74450046229262,catapult,FF,258,catapult_fpga_area
Throughput,1.74450046229262,catapult,DSP,0,catapult_fpga_area
Throughput,1.74450046229262,catapult,BRAM,3,catapult_fpga_area
Throughput,1.87691210420616,catapult,CLB,161,catapult_fpga_area
Throughput,1.87691210420616,catapult,LUT,873,catapult_fpga_area
Throughput,1.87691210420616,catapult,FF,264,catapult_fpga_area
Throughput,1.87691210420616,catapult,DSP,0,catapult_fpga_area
Throughput,1.87691210420616,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51274258718314,catapult,CLB,156,catapult_fpga_area
Throughput,1.51274258718314,catapult,LUT,832,catapult_fpga_area
Throughput,1.51274258718314,catapult,FF,265,catapult_fpga_area
Throughput,1.51274258718314,catapult,DSP,0,catapult_fpga_area
Throughput,1.51274258718314,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51263732856147,catapult,CLB,159,catapult_fpga_area
Throughput,1.51263732856147,catapult,LUT,883,catapult_fpga_area
Throughput,1.51263732856147,catapult,FF,258,catapult_fpga_area
Throughput,1.51263732856147,catapult,DSP,0,catapult_fpga_area
Throughput,1.51263732856147,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42881432700702,catapult,CLB,159,catapult_fpga_area
Throughput,1.42881432700702,catapult,LUT,936,catapult_fpga_area
Throughput,1.42881432700702,catapult,FF,261,catapult_fpga_area
Throughput,1.42881432700702,catapult,DSP,0,catapult_fpga_area
Throughput,1.42881432700702,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64389056291745,catapult,CLB,161,catapult_fpga_area
Throughput,1.64389056291745,catapult,LUT,936,catapult_fpga_area
Throughput,1.64389056291745,catapult,FF,264,catapult_fpga_area
Throughput,1.64389056291745,catapult,DSP,0,catapult_fpga_area
Throughput,1.64389056291745,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23004407247912,catapult,CLB,167,catapult_fpga_area
Throughput,1.23004407247912,catapult,LUT,975,catapult_fpga_area
Throughput,1.23004407247912,catapult,FF,265,catapult_fpga_area
Throughput,1.23004407247912,catapult,DSP,0,catapult_fpga_area
Throughput,1.23004407247912,catapult,BRAM,3,catapult_fpga_area
Throughput,2.11023442594238,catapult,CLB,105,catapult_fpga_area
Throughput,2.11023442594238,catapult,LUT,542,catapult_fpga_area
Throughput,2.11023442594238,catapult,FF,227,catapult_fpga_area
Throughput,2.11023442594238,catapult,DSP,0,catapult_fpga_area
Throughput,2.11023442594238,catapult,BRAM,3,catapult_fpga_area
Throughput,1.58213829154379,catapult,CLB,113,catapult_fpga_area
Throughput,1.58213829154379,catapult,LUT,588,catapult_fpga_area
Throughput,1.58213829154379,catapult,FF,228,catapult_fpga_area
Throughput,1.58213829154379,catapult,DSP,0,catapult_fpga_area
Throughput,1.58213829154379,catapult,BRAM,3,catapult_fpga_area
Throughput,2.02478334818174,catapult,CLB,113,catapult_fpga_area
Throughput,2.02478334818174,catapult,LUT,608,catapult_fpga_area
Throughput,2.02478334818174,catapult,FF,233,catapult_fpga_area
Throughput,2.02478334818174,catapult,DSP,0,catapult_fpga_area
Throughput,2.02478334818174,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80873037979721,catapult,CLB,135,catapult_fpga_area
Throughput,1.80873037979721,catapult,LUT,686,catapult_fpga_area
Throughput,1.80873037979721,catapult,FF,235,catapult_fpga_area
Throughput,1.80873037979721,catapult,DSP,0,catapult_fpga_area
Throughput,1.80873037979721,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54589610959785,catapult,CLB,131,catapult_fpga_area
Throughput,1.54589610959785,catapult,LUT,734,catapult_fpga_area
Throughput,1.54589610959785,catapult,FF,236,catapult_fpga_area
Throughput,1.54589610959785,catapult,DSP,0,catapult_fpga_area
Throughput,1.54589610959785,catapult,BRAM,3,catapult_fpga_area
Throughput,1.63817337116422,catapult,CLB,139,catapult_fpga_area
Throughput,1.63817337116422,catapult,LUT,776,catapult_fpga_area
Throughput,1.63817337116422,catapult,FF,241,catapult_fpga_area
Throughput,1.63817337116422,catapult,DSP,0,catapult_fpga_area
Throughput,1.63817337116422,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31612543201817,catapult,CLB,161,catapult_fpga_area
Throughput,1.31612543201817,catapult,LUT,831,catapult_fpga_area
Throughput,1.31612543201817,catapult,FF,245,catapult_fpga_area
Throughput,1.31612543201817,catapult,DSP,0,catapult_fpga_area
Throughput,1.31612543201817,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82895603189699,catapult,CLB,140,catapult_fpga_area
Throughput,1.82895603189699,catapult,LUT,747,catapult_fpga_area
Throughput,1.82895603189699,catapult,FF,251,catapult_fpga_area
Throughput,1.82895603189699,catapult,DSP,0,catapult_fpga_area
Throughput,1.82895603189699,catapult,BRAM,3,catapult_fpga_area
Throughput,1.77964125991483,catapult,CLB,127,catapult_fpga_area
Throughput,1.77964125991483,catapult,LUT,684,catapult_fpga_area
Throughput,1.77964125991483,catapult,FF,160,catapult_fpga_area
Throughput,1.77964125991483,catapult,DSP,0,catapult_fpga_area
Throughput,1.77964125991483,catapult,BRAM,3,catapult_fpga_area
Throughput,1.62151293643021,catapult,CLB,159,catapult_fpga_area
Throughput,1.62151293643021,catapult,LUT,857,catapult_fpga_area
Throughput,1.62151293643021,catapult,FF,257,catapult_fpga_area
Throughput,1.62151293643021,catapult,DSP,0,catapult_fpga_area
Throughput,1.62151293643021,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41553034967846,catapult,CLB,156,catapult_fpga_area
Throughput,1.41553034967846,catapult,LUT,846,catapult_fpga_area
Throughput,1.41553034967846,catapult,FF,261,catapult_fpga_area
Throughput,1.41553034967846,catapult,DSP,0,catapult_fpga_area
Throughput,1.41553034967846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52041537748113,catapult,CLB,158,catapult_fpga_area
Throughput,1.52041537748113,catapult,LUT,864,catapult_fpga_area
Throughput,1.52041537748113,catapult,FF,252,catapult_fpga_area
Throughput,1.52041537748113,catapult,DSP,0,catapult_fpga_area
Throughput,1.52041537748113,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48190080452395,catapult,CLB,145,catapult_fpga_area
Throughput,1.48190080452395,catapult,LUT,802,catapult_fpga_area
Throughput,1.48190080452395,catapult,FF,160,catapult_fpga_area
Throughput,1.48190080452395,catapult,DSP,0,catapult_fpga_area
Throughput,1.48190080452395,catapult,BRAM,3,catapult_fpga_area
Throughput,1.62048027794478,catapult,CLB,170,catapult_fpga_area
Throughput,1.62048027794478,catapult,LUT,968,catapult_fpga_area
Throughput,1.62048027794478,catapult,FF,257,catapult_fpga_area
Throughput,1.62048027794478,catapult,DSP,0,catapult_fpga_area
Throughput,1.62048027794478,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21730619876663,catapult,CLB,180,catapult_fpga_area
Throughput,1.21730619876663,catapult,LUT,1014,catapult_fpga_area
Throughput,1.21730619876663,catapult,FF,261,catapult_fpga_area
Throughput,1.21730619876663,catapult,DSP,0,catapult_fpga_area
Throughput,1.21730619876663,catapult,BRAM,3,catapult_fpga_area
Throughput,1.83287480915191,catapult,CLB,126,catapult_fpga_area
Throughput,1.83287480915191,catapult,LUT,699,catapult_fpga_area
Throughput,1.83287480915191,catapult,FF,231,catapult_fpga_area
Throughput,1.83287480915191,catapult,DSP,0,catapult_fpga_area
Throughput,1.83287480915191,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41642457609953,catapult,CLB,148,catapult_fpga_area
Throughput,1.41642457609953,catapult,LUT,823,catapult_fpga_area
Throughput,1.41642457609953,catapult,FF,234,catapult_fpga_area
Throughput,1.41642457609953,catapult,DSP,0,catapult_fpga_area
Throughput,1.41642457609953,catapult,BRAM,3,catapult_fpga_area
Throughput,1.90744686329901,catapult,CLB,129,catapult_fpga_area
Throughput,1.90744686329901,catapult,LUT,744,catapult_fpga_area
Throughput,1.90744686329901,catapult,FF,238,catapult_fpga_area
Throughput,1.90744686329901,catapult,DSP,0,catapult_fpga_area
Throughput,1.90744686329901,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33275758205788,catapult,CLB,145,catapult_fpga_area
Throughput,1.33275758205788,catapult,LUT,793,catapult_fpga_area
Throughput,1.33275758205788,catapult,FF,246,catapult_fpga_area
Throughput,1.33275758205788,catapult,DSP,0,catapult_fpga_area
Throughput,1.33275758205788,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82056841787143,catapult,CLB,135,catapult_fpga_area
Throughput,1.82056841787143,catapult,LUT,741,catapult_fpga_area
Throughput,1.82056841787143,catapult,FF,236,catapult_fpga_area
Throughput,1.82056841787143,catapult,DSP,0,catapult_fpga_area
Throughput,1.82056841787143,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54315034142201,catapult,CLB,151,catapult_fpga_area
Throughput,1.54315034142201,catapult,LUT,853,catapult_fpga_area
Throughput,1.54315034142201,catapult,FF,239,catapult_fpga_area
Throughput,1.54315034142201,catapult,DSP,0,catapult_fpga_area
Throughput,1.54315034142201,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80249681859312,catapult,CLB,129,catapult_fpga_area
Throughput,1.80249681859312,catapult,LUT,741,catapult_fpga_area
Throughput,1.80249681859312,catapult,FF,158,catapult_fpga_area
Throughput,1.80249681859312,catapult,DSP,0,catapult_fpga_area
Throughput,1.80249681859312,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20772946859903,catapult,CLB,160,catapult_fpga_area
Throughput,1.20772946859903,catapult,LUT,928,catapult_fpga_area
Throughput,1.20772946859903,catapult,FF,250,catapult_fpga_area
Throughput,1.20772946859903,catapult,DSP,0,catapult_fpga_area
Throughput,1.20772946859903,catapult,BRAM,3,catapult_fpga_area
Throughput,1.59807974737555,catapult,CLB,164,catapult_fpga_area
Throughput,1.59807974737555,catapult,LUT,913,catapult_fpga_area
Throughput,1.59807974737555,catapult,FF,255,catapult_fpga_area
Throughput,1.59807974737555,catapult,DSP,0,catapult_fpga_area
Throughput,1.59807974737555,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37639618187699,catapult,CLB,186,catapult_fpga_area
Throughput,1.37639618187699,catapult,LUT,1039,catapult_fpga_area
Throughput,1.37639618187699,catapult,FF,258,catapult_fpga_area
Throughput,1.37639618187699,catapult,DSP,0,catapult_fpga_area
Throughput,1.37639618187699,catapult,BRAM,3,catapult_fpga_area
Throughput,1.67811983453738,catapult,CLB,187,catapult_fpga_area
Throughput,1.67811983453738,catapult,LUT,982,catapult_fpga_area
Throughput,1.67811983453738,catapult,FF,262,catapult_fpga_area
Throughput,1.67811983453738,catapult,DSP,0,catapult_fpga_area
Throughput,1.67811983453738,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26751869273192,catapult,CLB,190,catapult_fpga_area
Throughput,1.26751869273192,catapult,LUT,1041,catapult_fpga_area
Throughput,1.26751869273192,catapult,FF,270,catapult_fpga_area
Throughput,1.26751869273192,catapult,DSP,0,catapult_fpga_area
Throughput,1.26751869273192,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40945518919117,catapult,CLB,165,catapult_fpga_area
Throughput,1.40945518919117,catapult,LUT,1006,catapult_fpga_area
Throughput,1.40945518919117,catapult,FF,254,catapult_fpga_area
Throughput,1.40945518919117,catapult,DSP,0,catapult_fpga_area
Throughput,1.40945518919117,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33745268761118,catapult,CLB,197,catapult_fpga_area
Throughput,1.33745268761118,catapult,LUT,1119,catapult_fpga_area
Throughput,1.33745268761118,catapult,FF,257,catapult_fpga_area
Throughput,1.33745268761118,catapult,DSP,0,catapult_fpga_area
Throughput,1.33745268761118,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36331536483682,catapult,CLB,183,catapult_fpga_area
Throughput,1.36331536483682,catapult,LUT,1101,catapult_fpga_area
Throughput,1.36331536483682,catapult,FF,262,catapult_fpga_area
Throughput,1.36331536483682,catapult,DSP,0,catapult_fpga_area
Throughput,1.36331536483682,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17487000063443,catapult,CLB,198,catapult_fpga_area
Throughput,1.17487000063443,catapult,LUT,1129,catapult_fpga_area
Throughput,1.17487000063443,catapult,FF,267,catapult_fpga_area
Throughput,1.17487000063443,catapult,DSP,0,catapult_fpga_area
Throughput,1.17487000063443,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74851463681602,catapult,CLB,152,catapult_fpga_area
Throughput,1.74851463681602,catapult,LUT,846,catapult_fpga_area
Throughput,1.74851463681602,catapult,FF,245,catapult_fpga_area
Throughput,1.74851463681602,catapult,DSP,0,catapult_fpga_area
Throughput,1.74851463681602,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50885319612828,catapult,CLB,144,catapult_fpga_area
Throughput,1.50885319612828,catapult,LUT,873,catapult_fpga_area
Throughput,1.50885319612828,catapult,FF,248,catapult_fpga_area
Throughput,1.50885319612828,catapult,DSP,0,catapult_fpga_area
Throughput,1.50885319612828,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72052482889381,catapult,CLB,154,catapult_fpga_area
Throughput,1.72052482889381,catapult,LUT,875,catapult_fpga_area
Throughput,1.72052482889381,catapult,FF,253,catapult_fpga_area
Throughput,1.72052482889381,catapult,DSP,0,catapult_fpga_area
Throughput,1.72052482889381,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34839581350068,catapult,CLB,155,catapult_fpga_area
Throughput,1.34839581350068,catapult,LUT,906,catapult_fpga_area
Throughput,1.34839581350068,catapult,FF,258,catapult_fpga_area
Throughput,1.34839581350068,catapult,DSP,0,catapult_fpga_area
Throughput,1.34839581350068,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55874440021074,catapult,CLB,154,catapult_fpga_area
Throughput,1.55874440021074,catapult,LUT,872,catapult_fpga_area
Throughput,1.55874440021074,catapult,FF,252,catapult_fpga_area
Throughput,1.55874440021074,catapult,DSP,0,catapult_fpga_area
Throughput,1.55874440021074,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53084265233798,catapult,CLB,142,catapult_fpga_area
Throughput,1.53084265233798,catapult,LUT,854,catapult_fpga_area
Throughput,1.53084265233798,catapult,FF,171,catapult_fpga_area
Throughput,1.53084265233798,catapult,DSP,0,catapult_fpga_area
Throughput,1.53084265233798,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71571024399115,catapult,CLB,163,catapult_fpga_area
Throughput,1.71571024399115,catapult,LUT,912,catapult_fpga_area
Throughput,1.71571024399115,catapult,FF,260,catapult_fpga_area
Throughput,1.71571024399115,catapult,DSP,0,catapult_fpga_area
Throughput,1.71571024399115,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29742241089627,catapult,CLB,169,catapult_fpga_area
Throughput,1.29742241089627,catapult,LUT,958,catapult_fpga_area
Throughput,1.29742241089627,catapult,FF,265,catapult_fpga_area
Throughput,1.29742241089627,catapult,DSP,0,catapult_fpga_area
Throughput,1.29742241089627,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68555613239032,catapult,CLB,143,catapult_fpga_area
Throughput,1.68555613239032,catapult,LUT,765,catapult_fpga_area
Throughput,1.68555613239032,catapult,FF,269,catapult_fpga_area
Throughput,1.68555613239032,catapult,DSP,0,catapult_fpga_area
Throughput,1.68555613239032,catapult,BRAM,3,catapult_fpga_area
Throughput,1.58768716847107,catapult,CLB,167,catapult_fpga_area
Throughput,1.58768716847107,catapult,LUT,921,catapult_fpga_area
Throughput,1.58768716847107,catapult,FF,272,catapult_fpga_area
Throughput,1.58768716847107,catapult,DSP,0,catapult_fpga_area
Throughput,1.58768716847107,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50702272590271,catapult,CLB,141,catapult_fpga_area
Throughput,1.50702272590271,catapult,LUT,855,catapult_fpga_area
Throughput,1.50702272590271,catapult,FF,277,catapult_fpga_area
Throughput,1.50702272590271,catapult,DSP,0,catapult_fpga_area
Throughput,1.50702272590271,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28568085801198,catapult,CLB,154,catapult_fpga_area
Throughput,1.28568085801198,catapult,LUT,922,catapult_fpga_area
Throughput,1.28568085801198,catapult,FF,282,catapult_fpga_area
Throughput,1.28568085801198,catapult,DSP,0,catapult_fpga_area
Throughput,1.28568085801198,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57633977057951,catapult,CLB,159,catapult_fpga_area
Throughput,1.57633977057951,catapult,LUT,918,catapult_fpga_area
Throughput,1.57633977057951,catapult,FF,269,catapult_fpga_area
Throughput,1.57633977057951,catapult,DSP,0,catapult_fpga_area
Throughput,1.57633977057951,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46144133189917,catapult,CLB,158,catapult_fpga_area
Throughput,1.46144133189917,catapult,LUT,965,catapult_fpga_area
Throughput,1.46144133189917,catapult,FF,271,catapult_fpga_area
Throughput,1.46144133189917,catapult,DSP,0,catapult_fpga_area
Throughput,1.46144133189917,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37195289262548,catapult,CLB,156,catapult_fpga_area
Throughput,1.37195289262548,catapult,LUT,959,catapult_fpga_area
Throughput,1.37195289262548,catapult,FF,276,catapult_fpga_area
Throughput,1.37195289262548,catapult,DSP,0,catapult_fpga_area
Throughput,1.37195289262548,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30607468396258,catapult,CLB,166,catapult_fpga_area
Throughput,1.30607468396258,catapult,LUT,985,catapult_fpga_area
Throughput,1.30607468396258,catapult,FF,281,catapult_fpga_area
Throughput,1.30607468396258,catapult,DSP,0,catapult_fpga_area
Throughput,1.30607468396258,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49171798176524,catapult,CLB,153,catapult_fpga_area
Throughput,1.49171798176524,catapult,LUT,883,catapult_fpga_area
Throughput,1.49171798176524,catapult,FF,247,catapult_fpga_area
Throughput,1.49171798176524,catapult,DSP,0,catapult_fpga_area
Throughput,1.49171798176524,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57310370214225,catapult,CLB,186,catapult_fpga_area
Throughput,1.57310370214225,catapult,LUT,1026,catapult_fpga_area
Throughput,1.57310370214225,catapult,FF,250,catapult_fpga_area
Throughput,1.57310370214225,catapult,DSP,0,catapult_fpga_area
Throughput,1.57310370214225,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49666766943401,catapult,CLB,157,catapult_fpga_area
Throughput,1.49666766943401,catapult,LUT,885,catapult_fpga_area
Throughput,1.49666766943401,catapult,FF,169,catapult_fpga_area
Throughput,1.49666766943401,catapult,DSP,0,catapult_fpga_area
Throughput,1.49666766943401,catapult,BRAM,3,catapult_fpga_area
Throughput,1.69558486656595,catapult,CLB,151,catapult_fpga_area
Throughput,1.69558486656595,catapult,LUT,877,catapult_fpga_area
Throughput,1.69558486656595,catapult,FF,168,catapult_fpga_area
Throughput,1.69558486656595,catapult,DSP,0,catapult_fpga_area
Throughput,1.69558486656595,catapult,BRAM,3,catapult_fpga_area
Throughput,1.308480919077,catapult,CLB,149,catapult_fpga_area
Throughput,1.308480919077,catapult,LUT,908,catapult_fpga_area
Throughput,1.308480919077,catapult,FF,164,catapult_fpga_area
Throughput,1.308480919077,catapult,DSP,0,catapult_fpga_area
Throughput,1.308480919077,catapult,BRAM,3,catapult_fpga_area
Throughput,1.70714594219945,catapult,CLB,188,catapult_fpga_area
Throughput,1.70714594219945,catapult,LUT,1071,catapult_fpga_area
Throughput,1.70714594219945,catapult,FF,257,catapult_fpga_area
Throughput,1.70714594219945,catapult,DSP,0,catapult_fpga_area
Throughput,1.70714594219945,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25123872633908,catapult,CLB,191,catapult_fpga_area
Throughput,1.25123872633908,catapult,LUT,1083,catapult_fpga_area
Throughput,1.25123872633908,catapult,FF,260,catapult_fpga_area
Throughput,1.25123872633908,catapult,DSP,0,catapult_fpga_area
Throughput,1.25123872633908,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53124349221516,catapult,CLB,173,catapult_fpga_area
Throughput,1.53124349221516,catapult,LUT,1042,catapult_fpga_area
Throughput,1.53124349221516,catapult,FF,271,catapult_fpga_area
Throughput,1.53124349221516,catapult,DSP,0,catapult_fpga_area
Throughput,1.53124349221516,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51719743290194,catapult,CLB,199,catapult_fpga_area
Throughput,1.51719743290194,catapult,LUT,1094,catapult_fpga_area
Throughput,1.51719743290194,catapult,FF,269,catapult_fpga_area
Throughput,1.51719743290194,catapult,DSP,0,catapult_fpga_area
Throughput,1.51719743290194,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61914214610815,catapult,CLB,167,catapult_fpga_area
Throughput,1.61914214610815,catapult,LUT,986,catapult_fpga_area
Throughput,1.61914214610815,catapult,FF,165,catapult_fpga_area
Throughput,1.61914214610815,catapult,DSP,0,catapult_fpga_area
Throughput,1.61914214610815,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26339674321588,catapult,CLB,189,catapult_fpga_area
Throughput,1.26339674321588,catapult,LUT,1041,catapult_fpga_area
Throughput,1.26339674321588,catapult,FF,279,catapult_fpga_area
Throughput,1.26339674321588,catapult,DSP,0,catapult_fpga_area
Throughput,1.26339674321588,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51494034164935,catapult,CLB,193,catapult_fpga_area
Throughput,1.51494034164935,catapult,LUT,1119,catapult_fpga_area
Throughput,1.51494034164935,catapult,FF,269,catapult_fpga_area
Throughput,1.51494034164935,catapult,DSP,0,catapult_fpga_area
Throughput,1.51494034164935,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54583875665097,catapult,CLB,176,catapult_fpga_area
Throughput,1.54583875665097,catapult,LUT,1045,catapult_fpga_area
Throughput,1.54583875665097,catapult,FF,164,catapult_fpga_area
Throughput,1.54583875665097,catapult,DSP,0,catapult_fpga_area
Throughput,1.54583875665097,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54480713082972,catapult,CLB,190,catapult_fpga_area
Throughput,1.54480713082972,catapult,LUT,1135,catapult_fpga_area
Throughput,1.54480713082972,catapult,FF,273,catapult_fpga_area
Throughput,1.54480713082972,catapult,DSP,0,catapult_fpga_area
Throughput,1.54480713082972,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13682224079032,catapult,CLB,210,catapult_fpga_area
Throughput,1.13682224079032,catapult,LUT,1206,catapult_fpga_area
Throughput,1.13682224079032,catapult,FF,276,catapult_fpga_area
Throughput,1.13682224079032,catapult,DSP,0,catapult_fpga_area
Throughput,1.13682224079032,catapult,BRAM,3,catapult_fpga_area
Throughput,1.98915908299766,catapult,CLB,142,catapult_fpga_area
Throughput,1.98915908299766,catapult,LUT,787,catapult_fpga_area
Throughput,1.98915908299766,catapult,FF,248,catapult_fpga_area
Throughput,1.98915908299766,catapult,DSP,0,catapult_fpga_area
Throughput,1.98915908299766,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81483592068441,catapult,CLB,136,catapult_fpga_area
Throughput,1.81483592068441,catapult,LUT,750,catapult_fpga_area
Throughput,1.81483592068441,catapult,FF,162,catapult_fpga_area
Throughput,1.81483592068441,catapult,DSP,0,catapult_fpga_area
Throughput,1.81483592068441,catapult,BRAM,3,catapult_fpga_area
Throughput,1.67778197223271,catapult,CLB,144,catapult_fpga_area
Throughput,1.67778197223271,catapult,LUT,782,catapult_fpga_area
Throughput,1.67778197223271,catapult,FF,255,catapult_fpga_area
Throughput,1.67778197223271,catapult,DSP,0,catapult_fpga_area
Throughput,1.67778197223271,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36960597805617,catapult,CLB,171,catapult_fpga_area
Throughput,1.36960597805617,catapult,LUT,890,catapult_fpga_area
Throughput,1.36960597805617,catapult,FF,259,catapult_fpga_area
Throughput,1.36960597805617,catapult,DSP,0,catapult_fpga_area
Throughput,1.36960597805617,catapult,BRAM,3,catapult_fpga_area
Throughput,1.92914631417305,catapult,CLB,144,catapult_fpga_area
Throughput,1.92914631417305,catapult,LUT,805,catapult_fpga_area
Throughput,1.92914631417305,catapult,FF,256,catapult_fpga_area
Throughput,1.92914631417305,catapult,DSP,0,catapult_fpga_area
Throughput,1.92914631417305,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46139220990269,catapult,CLB,144,catapult_fpga_area
Throughput,1.46139220990269,catapult,LUT,800,catapult_fpga_area
Throughput,1.46139220990269,catapult,FF,258,catapult_fpga_area
Throughput,1.46139220990269,catapult,DSP,0,catapult_fpga_area
Throughput,1.46139220990269,catapult,BRAM,3,catapult_fpga_area
Throughput,1.76464879077442,catapult,CLB,130,catapult_fpga_area
Throughput,1.76464879077442,catapult,LUT,799,catapult_fpga_area
Throughput,1.76464879077442,catapult,FF,263,catapult_fpga_area
Throughput,1.76464879077442,catapult,DSP,0,catapult_fpga_area
Throughput,1.76464879077442,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3500487367594,catapult,CLB,151,catapult_fpga_area
Throughput,1.3500487367594,catapult,LUT,868,catapult_fpga_area
Throughput,1.3500487367594,catapult,FF,267,catapult_fpga_area
Throughput,1.3500487367594,catapult,DSP,0,catapult_fpga_area
Throughput,1.3500487367594,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80751419802403,catapult,CLB,143,catapult_fpga_area
Throughput,1.80751419802403,catapult,LUT,798,catapult_fpga_area
Throughput,1.80751419802403,catapult,FF,272,catapult_fpga_area
Throughput,1.80751419802403,catapult,DSP,0,catapult_fpga_area
Throughput,1.80751419802403,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64478553641391,catapult,CLB,168,catapult_fpga_area
Throughput,1.64478553641391,catapult,LUT,917,catapult_fpga_area
Throughput,1.64478553641391,catapult,FF,274,catapult_fpga_area
Throughput,1.64478553641391,catapult,DSP,0,catapult_fpga_area
Throughput,1.64478553641391,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60724675416518,catapult,CLB,171,catapult_fpga_area
Throughput,1.60724675416518,catapult,LUT,954,catapult_fpga_area
Throughput,1.60724675416518,catapult,FF,279,catapult_fpga_area
Throughput,1.60724675416518,catapult,DSP,0,catapult_fpga_area
Throughput,1.60724675416518,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38568065326529,catapult,CLB,170,catapult_fpga_area
Throughput,1.38568065326529,catapult,LUT,969,catapult_fpga_area
Throughput,1.38568065326529,catapult,FF,283,catapult_fpga_area
Throughput,1.38568065326529,catapult,DSP,0,catapult_fpga_area
Throughput,1.38568065326529,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60199672872268,catapult,CLB,176,catapult_fpga_area
Throughput,1.60199672872268,catapult,LUT,896,catapult_fpga_area
Throughput,1.60199672872268,catapult,FF,273,catapult_fpga_area
Throughput,1.60199672872268,catapult,DSP,0,catapult_fpga_area
Throughput,1.60199672872268,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50192998002433,catapult,CLB,178,catapult_fpga_area
Throughput,1.50192998002433,catapult,LUT,956,catapult_fpga_area
Throughput,1.50192998002433,catapult,FF,274,catapult_fpga_area
Throughput,1.50192998002433,catapult,DSP,0,catapult_fpga_area
Throughput,1.50192998002433,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51529156482645,catapult,CLB,179,catapult_fpga_area
Throughput,1.51529156482645,catapult,LUT,1034,catapult_fpga_area
Throughput,1.51529156482645,catapult,FF,279,catapult_fpga_area
Throughput,1.51529156482645,catapult,DSP,0,catapult_fpga_area
Throughput,1.51529156482645,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14345304524415,catapult,CLB,163,catapult_fpga_area
Throughput,1.14345304524415,catapult,LUT,917,catapult_fpga_area
Throughput,1.14345304524415,catapult,FF,283,catapult_fpga_area
Throughput,1.14345304524415,catapult,DSP,0,catapult_fpga_area
Throughput,1.14345304524415,catapult,BRAM,3,catapult_fpga_area
Throughput,1.63873175272193,catapult,CLB,131,catapult_fpga_area
Throughput,1.63873175272193,catapult,LUT,747,catapult_fpga_area
Throughput,1.63873175272193,catapult,FF,252,catapult_fpga_area
Throughput,1.63873175272193,catapult,DSP,0,catapult_fpga_area
Throughput,1.63873175272193,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36422856285342,catapult,CLB,152,catapult_fpga_area
Throughput,1.36422856285342,catapult,LUT,869,catapult_fpga_area
Throughput,1.36422856285342,catapult,FF,255,catapult_fpga_area
Throughput,1.36422856285342,catapult,DSP,0,catapult_fpga_area
Throughput,1.36422856285342,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79617056435679,catapult,CLB,134,catapult_fpga_area
Throughput,1.79617056435679,catapult,LUT,788,catapult_fpga_area
Throughput,1.79617056435679,catapult,FF,259,catapult_fpga_area
Throughput,1.79617056435679,catapult,DSP,0,catapult_fpga_area
Throughput,1.79617056435679,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51494952188193,catapult,CLB,151,catapult_fpga_area
Throughput,1.51494952188193,catapult,LUT,830,catapult_fpga_area
Throughput,1.51494952188193,catapult,FF,267,catapult_fpga_area
Throughput,1.51494952188193,catapult,DSP,0,catapult_fpga_area
Throughput,1.51494952188193,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64394190966868,catapult,CLB,114,catapult_fpga_area
Throughput,1.64394190966868,catapult,LUT,672,catapult_fpga_area
Throughput,1.64394190966868,catapult,FF,260,catapult_fpga_area
Throughput,1.64394190966868,catapult,DSP,0,catapult_fpga_area
Throughput,1.64394190966868,catapult,BRAM,3,catapult_fpga_area
Throughput,1.58300485982492,catapult,CLB,124,catapult_fpga_area
Throughput,1.58300485982492,catapult,LUT,721,catapult_fpga_area
Throughput,1.58300485982492,catapult,FF,263,catapult_fpga_area
Throughput,1.58300485982492,catapult,DSP,0,catapult_fpga_area
Throughput,1.58300485982492,catapult,BRAM,3,catapult_fpga_area
Throughput,1.89574897250406,catapult,CLB,136,catapult_fpga_area
Throughput,1.89574897250406,catapult,LUT,778,catapult_fpga_area
Throughput,1.89574897250406,catapult,FF,267,catapult_fpga_area
Throughput,1.89574897250406,catapult,DSP,0,catapult_fpga_area
Throughput,1.89574897250406,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20932876207061,catapult,CLB,148,catapult_fpga_area
Throughput,1.20932876207061,catapult,LUT,862,catapult_fpga_area
Throughput,1.20932876207061,catapult,FF,275,catapult_fpga_area
Throughput,1.20932876207061,catapult,DSP,0,catapult_fpga_area
Throughput,1.20932876207061,catapult,BRAM,3,catapult_fpga_area
Throughput,1.76655348947311,catapult,CLB,144,catapult_fpga_area
Throughput,1.76655348947311,catapult,LUT,815,catapult_fpga_area
Throughput,1.76655348947311,catapult,FF,276,catapult_fpga_area
Throughput,1.76655348947311,catapult,DSP,0,catapult_fpga_area
Throughput,1.76655348947311,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54230543816898,catapult,CLB,133,catapult_fpga_area
Throughput,1.54230543816898,catapult,LUT,774,catapult_fpga_area
Throughput,1.54230543816898,catapult,FF,279,catapult_fpga_area
Throughput,1.54230543816898,catapult,DSP,0,catapult_fpga_area
Throughput,1.54230543816898,catapult,BRAM,3,catapult_fpga_area
Throughput,2.10427082807266,catapult,CLB,144,catapult_fpga_area
Throughput,2.10427082807266,catapult,LUT,806,catapult_fpga_area
Throughput,2.10427082807266,catapult,FF,171,catapult_fpga_area
Throughput,2.10427082807266,catapult,DSP,0,catapult_fpga_area
Throughput,2.10427082807266,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79645451736453,catapult,CLB,138,catapult_fpga_area
Throughput,1.79645451736453,catapult,LUT,793,catapult_fpga_area
Throughput,1.79645451736453,catapult,FF,178,catapult_fpga_area
Throughput,1.79645451736453,catapult,DSP,0,catapult_fpga_area
Throughput,1.79645451736453,catapult,BRAM,3,catapult_fpga_area
Throughput,1.645234742093,catapult,CLB,151,catapult_fpga_area
Throughput,1.645234742093,catapult,LUT,854,catapult_fpga_area
Throughput,1.645234742093,catapult,FF,278,catapult_fpga_area
Throughput,1.645234742093,catapult,DSP,0,catapult_fpga_area
Throughput,1.645234742093,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51638760080187,catapult,CLB,142,catapult_fpga_area
Throughput,1.51638760080187,catapult,LUT,847,catapult_fpga_area
Throughput,1.51638760080187,catapult,FF,281,catapult_fpga_area
Throughput,1.51638760080187,catapult,DSP,0,catapult_fpga_area
Throughput,1.51638760080187,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82890251218049,catapult,CLB,161,catapult_fpga_area
Throughput,1.82890251218049,catapult,LUT,832,catapult_fpga_area
Throughput,1.82890251218049,catapult,FF,294,catapult_fpga_area
Throughput,1.82890251218049,catapult,DSP,0,catapult_fpga_area
Throughput,1.82890251218049,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48036298500392,catapult,CLB,154,catapult_fpga_area
Throughput,1.48036298500392,catapult,LUT,909,catapult_fpga_area
Throughput,1.48036298500392,catapult,FF,178,catapult_fpga_area
Throughput,1.48036298500392,catapult,DSP,0,catapult_fpga_area
Throughput,1.48036298500392,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48744226864695,catapult,CLB,162,catapult_fpga_area
Throughput,1.48744226864695,catapult,LUT,917,catapult_fpga_area
Throughput,1.48744226864695,catapult,FF,268,catapult_fpga_area
Throughput,1.48744226864695,catapult,DSP,0,catapult_fpga_area
Throughput,1.48744226864695,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43239182218861,catapult,CLB,174,catapult_fpga_area
Throughput,1.43239182218861,catapult,LUT,1026,catapult_fpga_area
Throughput,1.43239182218861,catapult,FF,269,catapult_fpga_area
Throughput,1.43239182218861,catapult,DSP,0,catapult_fpga_area
Throughput,1.43239182218861,catapult,BRAM,3,catapult_fpga_area
Throughput,1.63095686608376,catapult,CLB,174,catapult_fpga_area
Throughput,1.63095686608376,catapult,LUT,1012,catapult_fpga_area
Throughput,1.63095686608376,catapult,FF,274,catapult_fpga_area
Throughput,1.63095686608376,catapult,DSP,0,catapult_fpga_area
Throughput,1.63095686608376,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30635108708006,catapult,CLB,177,catapult_fpga_area
Throughput,1.30635108708006,catapult,LUT,1029,catapult_fpga_area
Throughput,1.30635108708006,catapult,FF,281,catapult_fpga_area
Throughput,1.30635108708006,catapult,DSP,0,catapult_fpga_area
Throughput,1.30635108708006,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65691022694699,catapult,CLB,164,catapult_fpga_area
Throughput,1.65691022694699,catapult,LUT,922,catapult_fpga_area
Throughput,1.65691022694699,catapult,FF,276,catapult_fpga_area
Throughput,1.65691022694699,catapult,DSP,0,catapult_fpga_area
Throughput,1.65691022694699,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50344288420483,catapult,CLB,170,catapult_fpga_area
Throughput,1.50344288420483,catapult,LUT,1034,catapult_fpga_area
Throughput,1.50344288420483,catapult,FF,277,catapult_fpga_area
Throughput,1.50344288420483,catapult,DSP,0,catapult_fpga_area
Throughput,1.50344288420483,catapult,BRAM,3,catapult_fpga_area
Throughput,1.66018640572964,catapult,CLB,161,catapult_fpga_area
Throughput,1.66018640572964,catapult,LUT,926,catapult_fpga_area
Throughput,1.66018640572964,catapult,FF,282,catapult_fpga_area
Throughput,1.66018640572964,catapult,DSP,0,catapult_fpga_area
Throughput,1.66018640572964,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31634199091461,catapult,CLB,181,catapult_fpga_area
Throughput,1.31634199091461,catapult,LUT,1007,catapult_fpga_area
Throughput,1.31634199091461,catapult,FF,289,catapult_fpga_area
Throughput,1.31634199091461,catapult,DSP,0,catapult_fpga_area
Throughput,1.31634199091461,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5766206083233,catapult,CLB,174,catapult_fpga_area
Throughput,1.5766206083233,catapult,LUT,966,catapult_fpga_area
Throughput,1.5766206083233,catapult,FF,292,catapult_fpga_area
Throughput,1.5766206083233,catapult,DSP,0,catapult_fpga_area
Throughput,1.5766206083233,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40119017093119,catapult,CLB,189,catapult_fpga_area
Throughput,1.40119017093119,catapult,LUT,1072,catapult_fpga_area
Throughput,1.40119017093119,catapult,FF,293,catapult_fpga_area
Throughput,1.40119017093119,catapult,DSP,0,catapult_fpga_area
Throughput,1.40119017093119,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64734875691063,catapult,CLB,184,catapult_fpga_area
Throughput,1.64734875691063,catapult,LUT,1071,catapult_fpga_area
Throughput,1.64734875691063,catapult,FF,182,catapult_fpga_area
Throughput,1.64734875691063,catapult,DSP,0,catapult_fpga_area
Throughput,1.64734875691063,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47327262467938,catapult,CLB,187,catapult_fpga_area
Throughput,1.47327262467938,catapult,LUT,1053,catapult_fpga_area
Throughput,1.47327262467938,catapult,FF,188,catapult_fpga_area
Throughput,1.47327262467938,catapult,DSP,0,catapult_fpga_area
Throughput,1.47327262467938,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34364536361731,catapult,CLB,179,catapult_fpga_area
Throughput,1.34364536361731,catapult,LUT,1049,catapult_fpga_area
Throughput,1.34364536361731,catapult,FF,293,catapult_fpga_area
Throughput,1.34364536361731,catapult,DSP,0,catapult_fpga_area
Throughput,1.34364536361731,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43109833935349,catapult,CLB,180,catapult_fpga_area
Throughput,1.43109833935349,catapult,LUT,1106,catapult_fpga_area
Throughput,1.43109833935349,catapult,FF,293,catapult_fpga_area
Throughput,1.43109833935349,catapult,DSP,0,catapult_fpga_area
Throughput,1.43109833935349,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61339505107202,catapult,CLB,183,catapult_fpga_area
Throughput,1.61339505107202,catapult,LUT,1042,catapult_fpga_area
Throughput,1.61339505107202,catapult,FF,182,catapult_fpga_area
Throughput,1.61339505107202,catapult,DSP,0,catapult_fpga_area
Throughput,1.61339505107202,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39891835632689,catapult,CLB,194,catapult_fpga_area
Throughput,1.39891835632689,catapult,LUT,1113,catapult_fpga_area
Throughput,1.39891835632689,catapult,FF,188,catapult_fpga_area
Throughput,1.39891835632689,catapult,DSP,0,catapult_fpga_area
Throughput,1.39891835632689,catapult,BRAM,3,catapult_fpga_area
Throughput,1.527340152398,catapult,CLB,122,catapult_fpga_area
Throughput,1.527340152398,catapult,LUT,738,catapult_fpga_area
Throughput,1.527340152398,catapult,FF,268,catapult_fpga_area
Throughput,1.527340152398,catapult,DSP,0,catapult_fpga_area
Throughput,1.527340152398,catapult,BRAM,3,catapult_fpga_area
Throughput,1.87384173157967,catapult,CLB,130,catapult_fpga_area
Throughput,1.87384173157967,catapult,LUT,734,catapult_fpga_area
Throughput,1.87384173157967,catapult,FF,267,catapult_fpga_area
Throughput,1.87384173157967,catapult,DSP,0,catapult_fpga_area
Throughput,1.87384173157967,catapult,BRAM,3,catapult_fpga_area
Throughput,1.94594173850435,catapult,CLB,122,catapult_fpga_area
Throughput,1.94594173850435,catapult,LUT,728,catapult_fpga_area
Throughput,1.94594173850435,catapult,FF,276,catapult_fpga_area
Throughput,1.94594173850435,catapult,DSP,0,catapult_fpga_area
Throughput,1.94594173850435,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37899840587784,catapult,CLB,145,catapult_fpga_area
Throughput,1.37899840587784,catapult,LUT,781,catapult_fpga_area
Throughput,1.37899840587784,catapult,FF,277,catapult_fpga_area
Throughput,1.37899840587784,catapult,DSP,0,catapult_fpga_area
Throughput,1.37899840587784,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5297092481632,catapult,CLB,145,catapult_fpga_area
Throughput,1.5297092481632,catapult,LUT,868,catapult_fpga_area
Throughput,1.5297092481632,catapult,FF,277,catapult_fpga_area
Throughput,1.5297092481632,catapult,DSP,0,catapult_fpga_area
Throughput,1.5297092481632,catapult,BRAM,3,catapult_fpga_area
Throughput,1.73874942186582,catapult,CLB,146,catapult_fpga_area
Throughput,1.73874942186582,catapult,LUT,871,catapult_fpga_area
Throughput,1.73874942186582,catapult,FF,277,catapult_fpga_area
Throughput,1.73874942186582,catapult,DSP,0,catapult_fpga_area
Throughput,1.73874942186582,catapult,BRAM,3,catapult_fpga_area
Throughput,1.58372438127848,catapult,CLB,161,catapult_fpga_area
Throughput,1.58372438127848,catapult,LUT,950,catapult_fpga_area
Throughput,1.58372438127848,catapult,FF,284,catapult_fpga_area
Throughput,1.58372438127848,catapult,DSP,0,catapult_fpga_area
Throughput,1.58372438127848,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22737337188922,catapult,CLB,149,catapult_fpga_area
Throughput,1.22737337188922,catapult,LUT,919,catapult_fpga_area
Throughput,1.22737337188922,catapult,FF,285,catapult_fpga_area
Throughput,1.22737337188922,catapult,DSP,0,catapult_fpga_area
Throughput,1.22737337188922,catapult,BRAM,3,catapult_fpga_area
Throughput,2.08704653696368,catapult,CLB,145,catapult_fpga_area
Throughput,2.08704653696368,catapult,LUT,838,catapult_fpga_area
Throughput,2.08704653696368,catapult,FF,180,catapult_fpga_area
Throughput,2.08704653696368,catapult,DSP,0,catapult_fpga_area
Throughput,2.08704653696368,catapult,BRAM,3,catapult_fpga_area
Throughput,1.59582786762289,catapult,CLB,154,catapult_fpga_area
Throughput,1.59582786762289,catapult,LUT,861,catapult_fpga_area
Throughput,1.59582786762289,catapult,FF,176,catapult_fpga_area
Throughput,1.59582786762289,catapult,DSP,0,catapult_fpga_area
Throughput,1.59582786762289,catapult,BRAM,3,catapult_fpga_area
Throughput,2.11701145726601,catapult,CLB,148,catapult_fpga_area
Throughput,2.11701145726601,catapult,LUT,864,catapult_fpga_area
Throughput,2.11701145726601,catapult,FF,180,catapult_fpga_area
Throughput,2.11701145726601,catapult,DSP,0,catapult_fpga_area
Throughput,2.11701145726601,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55754748572897,catapult,CLB,171,catapult_fpga_area
Throughput,1.55754748572897,catapult,LUT,920,catapult_fpga_area
Throughput,1.55754748572897,catapult,FF,179,catapult_fpga_area
Throughput,1.55754748572897,catapult,DSP,0,catapult_fpga_area
Throughput,1.55754748572897,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75341082240228,catapult,CLB,156,catapult_fpga_area
Throughput,1.75341082240228,catapult,LUT,900,catapult_fpga_area
Throughput,1.75341082240228,catapult,FF,181,catapult_fpga_area
Throughput,1.75341082240228,catapult,DSP,0,catapult_fpga_area
Throughput,1.75341082240228,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61620079678699,catapult,CLB,165,catapult_fpga_area
Throughput,1.61620079678699,catapult,LUT,907,catapult_fpga_area
Throughput,1.61620079678699,catapult,FF,178,catapult_fpga_area
Throughput,1.61620079678699,catapult,DSP,0,catapult_fpga_area
Throughput,1.61620079678699,catapult,BRAM,3,catapult_fpga_area
Throughput,1.86343274125864,catapult,CLB,166,catapult_fpga_area
Throughput,1.86343274125864,catapult,LUT,939,catapult_fpga_area
Throughput,1.86343274125864,catapult,FF,180,catapult_fpga_area
Throughput,1.86343274125864,catapult,DSP,0,catapult_fpga_area
Throughput,1.86343274125864,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46594034209184,catapult,CLB,165,catapult_fpga_area
Throughput,1.46594034209184,catapult,LUT,909,catapult_fpga_area
Throughput,1.46594034209184,catapult,FF,180,catapult_fpga_area
Throughput,1.46594034209184,catapult,DSP,0,catapult_fpga_area
Throughput,1.46594034209184,catapult,BRAM,3,catapult_fpga_area
Throughput,1.70609742157497,catapult,CLB,156,catapult_fpga_area
Throughput,1.70609742157497,catapult,LUT,871,catapult_fpga_area
Throughput,1.70609742157497,catapult,FF,248,catapult_fpga_area
Throughput,1.70609742157497,catapult,DSP,0,catapult_fpga_area
Throughput,1.70609742157497,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48078167503062,catapult,CLB,144,catapult_fpga_area
Throughput,1.48078167503062,catapult,LUT,832,catapult_fpga_area
Throughput,1.48078167503062,catapult,FF,251,catapult_fpga_area
Throughput,1.48078167503062,catapult,DSP,0,catapult_fpga_area
Throughput,1.48078167503062,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60543536196146,catapult,CLB,157,catapult_fpga_area
Throughput,1.60543536196146,catapult,LUT,886,catapult_fpga_area
Throughput,1.60543536196146,catapult,FF,256,catapult_fpga_area
Throughput,1.60543536196146,catapult,DSP,0,catapult_fpga_area
Throughput,1.60543536196146,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41957739181046,catapult,CLB,182,catapult_fpga_area
Throughput,1.41957739181046,catapult,LUT,966,catapult_fpga_area
Throughput,1.41957739181046,catapult,FF,260,catapult_fpga_area
Throughput,1.41957739181046,catapult,DSP,0,catapult_fpga_area
Throughput,1.41957739181046,catapult,BRAM,3,catapult_fpga_area
Throughput,1.85504665442336,catapult,CLB,118,catapult_fpga_area
Throughput,1.85504665442336,catapult,LUT,662,catapult_fpga_area
Throughput,1.85504665442336,catapult,FF,256,catapult_fpga_area
Throughput,1.85504665442336,catapult,DSP,0,catapult_fpga_area
Throughput,1.85504665442336,catapult,BRAM,3,catapult_fpga_area
Throughput,1.45185292729846,catapult,CLB,130,catapult_fpga_area
Throughput,1.45185292729846,catapult,LUT,746,catapult_fpga_area
Throughput,1.45185292729846,catapult,FF,259,catapult_fpga_area
Throughput,1.45185292729846,catapult,DSP,0,catapult_fpga_area
Throughput,1.45185292729846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6283913284905,catapult,CLB,151,catapult_fpga_area
Throughput,1.6283913284905,catapult,LUT,834,catapult_fpga_area
Throughput,1.6283913284905,catapult,FF,264,catapult_fpga_area
Throughput,1.6283913284905,catapult,DSP,0,catapult_fpga_area
Throughput,1.6283913284905,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42741114722461,catapult,CLB,136,catapult_fpga_area
Throughput,1.42741114722461,catapult,LUT,704,catapult_fpga_area
Throughput,1.42741114722461,catapult,FF,268,catapult_fpga_area
Throughput,1.42741114722461,catapult,DSP,0,catapult_fpga_area
Throughput,1.42741114722461,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56386838483673,catapult,CLB,136,catapult_fpga_area
Throughput,1.56386838483673,catapult,LUT,786,catapult_fpga_area
Throughput,1.56386838483673,catapult,FF,272,catapult_fpga_area
Throughput,1.56386838483673,catapult,DSP,0,catapult_fpga_area
Throughput,1.56386838483673,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52777650463069,catapult,CLB,157,catapult_fpga_area
Throughput,1.52777650463069,catapult,LUT,873,catapult_fpga_area
Throughput,1.52777650463069,catapult,FF,275,catapult_fpga_area
Throughput,1.52777650463069,catapult,DSP,0,catapult_fpga_area
Throughput,1.52777650463069,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74908959886379,catapult,CLB,165,catapult_fpga_area
Throughput,1.74908959886379,catapult,LUT,836,catapult_fpga_area
Throughput,1.74908959886379,catapult,FF,168,catapult_fpga_area
Throughput,1.74908959886379,catapult,DSP,0,catapult_fpga_area
Throughput,1.74908959886379,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57235671113291,catapult,CLB,151,catapult_fpga_area
Throughput,1.57235671113291,catapult,LUT,866,catapult_fpga_area
Throughput,1.57235671113291,catapult,FF,171,catapult_fpga_area
Throughput,1.57235671113291,catapult,DSP,0,catapult_fpga_area
Throughput,1.57235671113291,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44921445330559,catapult,CLB,175,catapult_fpga_area
Throughput,1.44921445330559,catapult,LUT,913,catapult_fpga_area
Throughput,1.44921445330559,catapult,FF,273,catapult_fpga_area
Throughput,1.44921445330559,catapult,DSP,0,catapult_fpga_area
Throughput,1.44921445330559,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40228066928052,catapult,CLB,147,catapult_fpga_area
Throughput,1.40228066928052,catapult,LUT,892,catapult_fpga_area
Throughput,1.40228066928052,catapult,FF,276,catapult_fpga_area
Throughput,1.40228066928052,catapult,DSP,0,catapult_fpga_area
Throughput,1.40228066928052,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6309542060678,catapult,CLB,196,catapult_fpga_area
Throughput,1.6309542060678,catapult,LUT,1012,catapult_fpga_area
Throughput,1.6309542060678,catapult,FF,169,catapult_fpga_area
Throughput,1.6309542060678,catapult,DSP,0,catapult_fpga_area
Throughput,1.6309542060678,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33958472873409,catapult,CLB,168,catapult_fpga_area
Throughput,1.33958472873409,catapult,LUT,954,catapult_fpga_area
Throughput,1.33958472873409,catapult,FF,171,catapult_fpga_area
Throughput,1.33958472873409,catapult,DSP,0,catapult_fpga_area
Throughput,1.33958472873409,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40895078253126,catapult,CLB,170,catapult_fpga_area
Throughput,1.40895078253126,catapult,LUT,937,catapult_fpga_area
Throughput,1.40895078253126,catapult,FF,253,catapult_fpga_area
Throughput,1.40895078253126,catapult,DSP,0,catapult_fpga_area
Throughput,1.40895078253126,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37933888287344,catapult,CLB,154,catapult_fpga_area
Throughput,1.37933888287344,catapult,LUT,883,catapult_fpga_area
Throughput,1.37933888287344,catapult,FF,256,catapult_fpga_area
Throughput,1.37933888287344,catapult,DSP,0,catapult_fpga_area
Throughput,1.37933888287344,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49954263949495,catapult,CLB,186,catapult_fpga_area
Throughput,1.49954263949495,catapult,LUT,1079,catapult_fpga_area
Throughput,1.49954263949495,catapult,FF,261,catapult_fpga_area
Throughput,1.49954263949495,catapult,DSP,0,catapult_fpga_area
Throughput,1.49954263949495,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36058494267856,catapult,CLB,179,catapult_fpga_area
Throughput,1.36058494267856,catapult,LUT,1031,catapult_fpga_area
Throughput,1.36058494267856,catapult,FF,269,catapult_fpga_area
Throughput,1.36058494267856,catapult,DSP,0,catapult_fpga_area
Throughput,1.36058494267856,catapult,BRAM,3,catapult_fpga_area
Throughput,1.694346642991,catapult,CLB,176,catapult_fpga_area
Throughput,1.694346642991,catapult,LUT,1052,catapult_fpga_area
Throughput,1.694346642991,catapult,FF,261,catapult_fpga_area
Throughput,1.694346642991,catapult,DSP,0,catapult_fpga_area
Throughput,1.694346642991,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32879946954325,catapult,CLB,193,catapult_fpga_area
Throughput,1.32879946954325,catapult,LUT,1110,catapult_fpga_area
Throughput,1.32879946954325,catapult,FF,264,catapult_fpga_area
Throughput,1.32879946954325,catapult,DSP,0,catapult_fpga_area
Throughput,1.32879946954325,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56486686112746,catapult,CLB,203,catapult_fpga_area
Throughput,1.56486686112746,catapult,LUT,1135,catapult_fpga_area
Throughput,1.56486686112746,catapult,FF,269,catapult_fpga_area
Throughput,1.56486686112746,catapult,DSP,0,catapult_fpga_area
Throughput,1.56486686112746,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31042363375232,catapult,CLB,175,catapult_fpga_area
Throughput,1.31042363375232,catapult,LUT,1016,catapult_fpga_area
Throughput,1.31042363375232,catapult,FF,277,catapult_fpga_area
Throughput,1.31042363375232,catapult,DSP,0,catapult_fpga_area
Throughput,1.31042363375232,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40014449491188,catapult,CLB,193,catapult_fpga_area
Throughput,1.40014449491188,catapult,LUT,1072,catapult_fpga_area
Throughput,1.40014449491188,catapult,FF,277,catapult_fpga_area
Throughput,1.40014449491188,catapult,DSP,0,catapult_fpga_area
Throughput,1.40014449491188,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43147118019073,catapult,CLB,182,catapult_fpga_area
Throughput,1.43147118019073,catapult,LUT,1019,catapult_fpga_area
Throughput,1.43147118019073,catapult,FF,280,catapult_fpga_area
Throughput,1.43147118019073,catapult,DSP,0,catapult_fpga_area
Throughput,1.43147118019073,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82136755561546,catapult,CLB,190,catapult_fpga_area
Throughput,1.82136755561546,catapult,LUT,1063,catapult_fpga_area
Throughput,1.82136755561546,catapult,FF,169,catapult_fpga_area
Throughput,1.82136755561546,catapult,DSP,0,catapult_fpga_area
Throughput,1.82136755561546,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41273866453814,catapult,CLB,180,catapult_fpga_area
Throughput,1.41273866453814,catapult,LUT,1002,catapult_fpga_area
Throughput,1.41273866453814,catapult,FF,176,catapult_fpga_area
Throughput,1.41273866453814,catapult,DSP,0,catapult_fpga_area
Throughput,1.41273866453814,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39068519059341,catapult,CLB,192,catapult_fpga_area
Throughput,1.39068519059341,catapult,LUT,1091,catapult_fpga_area
Throughput,1.39068519059341,catapult,FF,278,catapult_fpga_area
Throughput,1.39068519059341,catapult,DSP,0,catapult_fpga_area
Throughput,1.39068519059341,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26595258501188,catapult,CLB,180,catapult_fpga_area
Throughput,1.26595258501188,catapult,LUT,990,catapult_fpga_area
Throughput,1.26595258501188,catapult,FF,281,catapult_fpga_area
Throughput,1.26595258501188,catapult,DSP,0,catapult_fpga_area
Throughput,1.26595258501188,catapult,BRAM,3,catapult_fpga_area
Throughput,1.62881305135322,catapult,CLB,186,catapult_fpga_area
Throughput,1.62881305135322,catapult,LUT,1096,catapult_fpga_area
Throughput,1.62881305135322,catapult,FF,173,catapult_fpga_area
Throughput,1.62881305135322,catapult,DSP,0,catapult_fpga_area
Throughput,1.62881305135322,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23763142098652,catapult,CLB,206,catapult_fpga_area
Throughput,1.23763142098652,catapult,LUT,1116,catapult_fpga_area
Throughput,1.23763142098652,catapult,FF,177,catapult_fpga_area
Throughput,1.23763142098652,catapult,DSP,0,catapult_fpga_area
Throughput,1.23763142098652,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38720690052201,catapult,CLB,157,catapult_fpga_area
Throughput,1.38720690052201,catapult,LUT,886,catapult_fpga_area
Throughput,1.38720690052201,catapult,FF,272,catapult_fpga_area
Throughput,1.38720690052201,catapult,DSP,0,catapult_fpga_area
Throughput,1.38720690052201,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48187225668398,catapult,CLB,149,catapult_fpga_area
Throughput,1.48187225668398,catapult,LUT,900,catapult_fpga_area
Throughput,1.48187225668398,catapult,FF,277,catapult_fpga_area
Throughput,1.48187225668398,catapult,DSP,0,catapult_fpga_area
Throughput,1.48187225668398,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3879308310791,catapult,CLB,144,catapult_fpga_area
Throughput,1.3879308310791,catapult,LUT,817,catapult_fpga_area
Throughput,1.3879308310791,catapult,FF,281,catapult_fpga_area
Throughput,1.3879308310791,catapult,DSP,0,catapult_fpga_area
Throughput,1.3879308310791,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57811844094523,catapult,CLB,184,catapult_fpga_area
Throughput,1.57811844094523,catapult,LUT,970,catapult_fpga_area
Throughput,1.57811844094523,catapult,FF,277,catapult_fpga_area
Throughput,1.57811844094523,catapult,DSP,0,catapult_fpga_area
Throughput,1.57811844094523,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37753190363889,catapult,CLB,168,catapult_fpga_area
Throughput,1.37753190363889,catapult,LUT,958,catapult_fpga_area
Throughput,1.37753190363889,catapult,FF,172,catapult_fpga_area
Throughput,1.37753190363889,catapult,DSP,0,catapult_fpga_area
Throughput,1.37753190363889,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16232711837023,catapult,CLB,180,catapult_fpga_area
Throughput,1.16232711837023,catapult,LUT,1053,catapult_fpga_area
Throughput,1.16232711837023,catapult,FF,289,catapult_fpga_area
Throughput,1.16232711837023,catapult,DSP,0,catapult_fpga_area
Throughput,1.16232711837023,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80877291036988,catapult,CLB,192,catapult_fpga_area
Throughput,1.80877291036988,catapult,LUT,1041,catapult_fpga_area
Throughput,1.80877291036988,catapult,FF,181,catapult_fpga_area
Throughput,1.80877291036988,catapult,DSP,0,catapult_fpga_area
Throughput,1.80877291036988,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5458841607163,catapult,CLB,180,catapult_fpga_area
Throughput,1.5458841607163,catapult,LUT,1050,catapult_fpga_area
Throughput,1.5458841607163,catapult,FF,181,catapult_fpga_area
Throughput,1.5458841607163,catapult,DSP,0,catapult_fpga_area
Throughput,1.5458841607163,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75689184749476,catapult,CLB,178,catapult_fpga_area
Throughput,1.75689184749476,catapult,LUT,1044,catapult_fpga_area
Throughput,1.75689184749476,catapult,FF,181,catapult_fpga_area
Throughput,1.75689184749476,catapult,DSP,0,catapult_fpga_area
Throughput,1.75689184749476,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48285449490269,catapult,CLB,182,catapult_fpga_area
Throughput,1.48285449490269,catapult,LUT,1019,catapult_fpga_area
Throughput,1.48285449490269,catapult,FF,184,catapult_fpga_area
Throughput,1.48285449490269,catapult,DSP,0,catapult_fpga_area
Throughput,1.48285449490269,catapult,BRAM,3,catapult_fpga_area
Throughput,1.45619121538087,catapult,CLB,168,catapult_fpga_area
Throughput,1.45619121538087,catapult,LUT,972,catapult_fpga_area
Throughput,1.45619121538087,catapult,FF,182,catapult_fpga_area
Throughput,1.45619121538087,catapult,DSP,0,catapult_fpga_area
Throughput,1.45619121538087,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54079168958594,catapult,CLB,207,catapult_fpga_area
Throughput,1.54079168958594,catapult,LUT,1149,catapult_fpga_area
Throughput,1.54079168958594,catapult,FF,182,catapult_fpga_area
Throughput,1.54079168958594,catapult,DSP,0,catapult_fpga_area
Throughput,1.54079168958594,catapult,BRAM,3,catapult_fpga_area
Throughput,1.7133291870767,catapult,CLB,187,catapult_fpga_area
Throughput,1.7133291870767,catapult,LUT,1057,catapult_fpga_area
Throughput,1.7133291870767,catapult,FF,181,catapult_fpga_area
Throughput,1.7133291870767,catapult,DSP,0,catapult_fpga_area
Throughput,1.7133291870767,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43618319952893,catapult,CLB,188,catapult_fpga_area
Throughput,1.43618319952893,catapult,LUT,1049,catapult_fpga_area
Throughput,1.43618319952893,catapult,FF,184,catapult_fpga_area
Throughput,1.43618319952893,catapult,DSP,0,catapult_fpga_area
Throughput,1.43618319952893,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53665301606571,catapult,CLB,185,catapult_fpga_area
Throughput,1.53665301606571,catapult,LUT,1117,catapult_fpga_area
Throughput,1.53665301606571,catapult,FF,268,catapult_fpga_area
Throughput,1.53665301606571,catapult,DSP,0,catapult_fpga_area
Throughput,1.53665301606571,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41673360732961,catapult,CLB,193,catapult_fpga_area
Throughput,1.41673360732961,catapult,LUT,1069,catapult_fpga_area
Throughput,1.41673360732961,catapult,FF,271,catapult_fpga_area
Throughput,1.41673360732961,catapult,DSP,0,catapult_fpga_area
Throughput,1.41673360732961,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53867695323499,catapult,CLB,196,catapult_fpga_area
Throughput,1.53867695323499,catapult,LUT,1145,catapult_fpga_area
Throughput,1.53867695323499,catapult,FF,277,catapult_fpga_area
Throughput,1.53867695323499,catapult,DSP,0,catapult_fpga_area
Throughput,1.53867695323499,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32322040088285,catapult,CLB,200,catapult_fpga_area
Throughput,1.32322040088285,catapult,LUT,1110,catapult_fpga_area
Throughput,1.32322040088285,catapult,FF,278,catapult_fpga_area
Throughput,1.32322040088285,catapult,DSP,0,catapult_fpga_area
Throughput,1.32322040088285,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64979204371289,catapult,CLB,215,catapult_fpga_area
Throughput,1.64979204371289,catapult,LUT,1213,catapult_fpga_area
Throughput,1.64979204371289,catapult,FF,277,catapult_fpga_area
Throughput,1.64979204371289,catapult,DSP,0,catapult_fpga_area
Throughput,1.64979204371289,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39803631818747,catapult,CLB,204,catapult_fpga_area
Throughput,1.39803631818747,catapult,LUT,1206,catapult_fpga_area
Throughput,1.39803631818747,catapult,FF,279,catapult_fpga_area
Throughput,1.39803631818747,catapult,DSP,0,catapult_fpga_area
Throughput,1.39803631818747,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47393276213526,catapult,CLB,191,catapult_fpga_area
Throughput,1.47393276213526,catapult,LUT,1184,catapult_fpga_area
Throughput,1.47393276213526,catapult,FF,285,catapult_fpga_area
Throughput,1.47393276213526,catapult,DSP,0,catapult_fpga_area
Throughput,1.47393276213526,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26152720483417,catapult,CLB,202,catapult_fpga_area
Throughput,1.26152720483417,catapult,LUT,1123,catapult_fpga_area
Throughput,1.26152720483417,catapult,FF,286,catapult_fpga_area
Throughput,1.26152720483417,catapult,DSP,0,catapult_fpga_area
Throughput,1.26152720483417,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56410320578593,catapult,CLB,176,catapult_fpga_area
Throughput,1.56410320578593,catapult,LUT,1004,catapult_fpga_area
Throughput,1.56410320578593,catapult,FF,176,catapult_fpga_area
Throughput,1.56410320578593,catapult,DSP,0,catapult_fpga_area
Throughput,1.56410320578593,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71831934621386,catapult,CLB,155,catapult_fpga_area
Throughput,1.71831934621386,catapult,LUT,845,catapult_fpga_area
Throughput,1.71831934621386,catapult,FF,176,catapult_fpga_area
Throughput,1.71831934621386,catapult,DSP,0,catapult_fpga_area
Throughput,1.71831934621386,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64066486302909,catapult,CLB,164,catapult_fpga_area
Throughput,1.64066486302909,catapult,LUT,966,catapult_fpga_area
Throughput,1.64066486302909,catapult,FF,177,catapult_fpga_area
Throughput,1.64066486302909,catapult,DSP,0,catapult_fpga_area
Throughput,1.64066486302909,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40594969793171,catapult,CLB,163,catapult_fpga_area
Throughput,1.40594969793171,catapult,LUT,899,catapult_fpga_area
Throughput,1.40594969793171,catapult,FF,177,catapult_fpga_area
Throughput,1.40594969793171,catapult,DSP,0,catapult_fpga_area
Throughput,1.40594969793171,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64361766823249,catapult,CLB,196,catapult_fpga_area
Throughput,1.64361766823249,catapult,LUT,1078,catapult_fpga_area
Throughput,1.64361766823249,catapult,FF,177,catapult_fpga_area
Throughput,1.64361766823249,catapult,DSP,0,catapult_fpga_area
Throughput,1.64361766823249,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41494149924371,catapult,CLB,177,catapult_fpga_area
Throughput,1.41494149924371,catapult,LUT,981,catapult_fpga_area
Throughput,1.41494149924371,catapult,FF,176,catapult_fpga_area
Throughput,1.41494149924371,catapult,DSP,0,catapult_fpga_area
Throughput,1.41494149924371,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75218804482097,catapult,CLB,181,catapult_fpga_area
Throughput,1.75218804482097,catapult,LUT,979,catapult_fpga_area
Throughput,1.75218804482097,catapult,FF,177,catapult_fpga_area
Throughput,1.75218804482097,catapult,DSP,0,catapult_fpga_area
Throughput,1.75218804482097,catapult,BRAM,3,catapult_fpga_area
Throughput,0.740293274583659,catapult,CLB,77,catapult_fpga_area
Throughput,0.740293274583659,catapult,LUT,467,catapult_fpga_area
Throughput,0.740293274583659,catapult,FF,166,catapult_fpga_area
Throughput,0.740293274583659,catapult,DSP,0,catapult_fpga_area
Throughput,0.740293274583659,catapult,BRAM,3,catapult_fpga_area
Throughput,0.672844274229795,catapult,CLB,86,catapult_fpga_area
Throughput,0.672844274229795,catapult,LUT,446,catapult_fpga_area
Throughput,0.672844274229795,catapult,FF,174,catapult_fpga_area
Throughput,0.672844274229795,catapult,DSP,0,catapult_fpga_area
Throughput,0.672844274229795,catapult,BRAM,3,catapult_fpga_area
Throughput,0.734869946391237,catapult,CLB,80,catapult_fpga_area
Throughput,0.734869946391237,catapult,LUT,466,catapult_fpga_area
Throughput,0.734869946391237,catapult,FF,175,catapult_fpga_area
Throughput,0.734869946391237,catapult,DSP,0,catapult_fpga_area
Throughput,0.734869946391237,catapult,BRAM,3,catapult_fpga_area
Throughput,0.539434553911898,catapult,CLB,86,catapult_fpga_area
Throughput,0.539434553911898,catapult,LUT,460,catapult_fpga_area
Throughput,0.539434553911898,catapult,FF,180,catapult_fpga_area
Throughput,0.539434553911898,catapult,DSP,0,catapult_fpga_area
Throughput,0.539434553911898,catapult,BRAM,3,catapult_fpga_area
Throughput,0.646315484684908,catapult,CLB,102,catapult_fpga_area
Throughput,0.646315484684908,catapult,LUT,575,catapult_fpga_area
Throughput,0.646315484684908,catapult,FF,152,catapult_fpga_area
Throughput,0.646315484684908,catapult,DSP,0,catapult_fpga_area
Throughput,0.646315484684908,catapult,BRAM,3,catapult_fpga_area
Throughput,0.588182011747171,catapult,CLB,89,catapult_fpga_area
Throughput,0.588182011747171,catapult,LUT,527,catapult_fpga_area
Throughput,0.588182011747171,catapult,FF,176,catapult_fpga_area
Throughput,0.588182011747171,catapult,DSP,0,catapult_fpga_area
Throughput,0.588182011747171,catapult,BRAM,3,catapult_fpga_area
Throughput,0.814480153969328,catapult,CLB,88,catapult_fpga_area
Throughput,0.814480153969328,catapult,LUT,485,catapult_fpga_area
Throughput,0.814480153969328,catapult,FF,179,catapult_fpga_area
Throughput,0.814480153969328,catapult,DSP,0,catapult_fpga_area
Throughput,0.814480153969328,catapult,BRAM,3,catapult_fpga_area
Throughput,0.527814226282404,catapult,CLB,85,catapult_fpga_area
Throughput,0.527814226282404,catapult,LUT,480,catapult_fpga_area
Throughput,0.527814226282404,catapult,FF,183,catapult_fpga_area
Throughput,0.527814226282404,catapult,DSP,0,catapult_fpga_area
Throughput,0.527814226282404,catapult,BRAM,3,catapult_fpga_area
Throughput,0.756902573014607,catapult,CLB,93,catapult_fpga_area
Throughput,0.756902573014607,catapult,LUT,544,catapult_fpga_area
Throughput,0.756902573014607,catapult,FF,173,catapult_fpga_area
Throughput,0.756902573014607,catapult,DSP,0,catapult_fpga_area
Throughput,0.756902573014607,catapult,BRAM,3,catapult_fpga_area
Throughput,0.67482985852192,catapult,CLB,86,catapult_fpga_area
Throughput,0.67482985852192,catapult,LUT,482,catapult_fpga_area
Throughput,0.67482985852192,catapult,FF,180,catapult_fpga_area
Throughput,0.67482985852192,catapult,DSP,0,catapult_fpga_area
Throughput,0.67482985852192,catapult,BRAM,3,catapult_fpga_area
Throughput,0.793512873556104,catapult,CLB,104,catapult_fpga_area
Throughput,0.793512873556104,catapult,LUT,574,catapult_fpga_area
Throughput,0.793512873556104,catapult,FF,180,catapult_fpga_area
Throughput,0.793512873556104,catapult,DSP,0,catapult_fpga_area
Throughput,0.793512873556104,catapult,BRAM,3,catapult_fpga_area
Throughput,0.574656829307958,catapult,CLB,91,catapult_fpga_area
Throughput,0.574656829307958,catapult,LUT,499,catapult_fpga_area
Throughput,0.574656829307958,catapult,FF,187,catapult_fpga_area
Throughput,0.574656829307958,catapult,DSP,0,catapult_fpga_area
Throughput,0.574656829307958,catapult,BRAM,3,catapult_fpga_area
Throughput,0.642199713835808,catapult,CLB,92,catapult_fpga_area
Throughput,0.642199713835808,catapult,LUT,530,catapult_fpga_area
Throughput,0.642199713835808,catapult,FF,173,catapult_fpga_area
Throughput,0.642199713835808,catapult,DSP,0,catapult_fpga_area
Throughput,0.642199713835808,catapult,BRAM,3,catapult_fpga_area
Throughput,0.672534304293526,catapult,CLB,100,catapult_fpga_area
Throughput,0.672534304293526,catapult,LUT,545,catapult_fpga_area
Throughput,0.672534304293526,catapult,FF,180,catapult_fpga_area
Throughput,0.672534304293526,catapult,DSP,0,catapult_fpga_area
Throughput,0.672534304293526,catapult,BRAM,3,catapult_fpga_area
Throughput,0.647559348814319,catapult,CLB,94,catapult_fpga_area
Throughput,0.647559348814319,catapult,LUT,527,catapult_fpga_area
Throughput,0.647559348814319,catapult,FF,181,catapult_fpga_area
Throughput,0.647559348814319,catapult,DSP,0,catapult_fpga_area
Throughput,0.647559348814319,catapult,BRAM,3,catapult_fpga_area
Throughput,0.552148492607008,catapult,CLB,93,catapult_fpga_area
Throughput,0.552148492607008,catapult,LUT,516,catapult_fpga_area
Throughput,0.552148492607008,catapult,FF,188,catapult_fpga_area
Throughput,0.552148492607008,catapult,DSP,0,catapult_fpga_area
Throughput,0.552148492607008,catapult,BRAM,3,catapult_fpga_area
Throughput,0.734828906111645,catapult,CLB,88,catapult_fpga_area
Throughput,0.734828906111645,catapult,LUT,479,catapult_fpga_area
Throughput,0.734828906111645,catapult,FF,145,catapult_fpga_area
Throughput,0.734828906111645,catapult,DSP,0,catapult_fpga_area
Throughput,0.734828906111645,catapult,BRAM,3,catapult_fpga_area
Throughput,0.635879905177589,catapult,CLB,92,catapult_fpga_area
Throughput,0.635879905177589,catapult,LUT,504,catapult_fpga_area
Throughput,0.635879905177589,catapult,FF,164,catapult_fpga_area
Throughput,0.635879905177589,catapult,DSP,0,catapult_fpga_area
Throughput,0.635879905177589,catapult,BRAM,3,catapult_fpga_area
Throughput,0.71105650197176,catapult,CLB,95,catapult_fpga_area
Throughput,0.71105650197176,catapult,LUT,527,catapult_fpga_area
Throughput,0.71105650197176,catapult,FF,169,catapult_fpga_area
Throughput,0.71105650197176,catapult,DSP,0,catapult_fpga_area
Throughput,0.71105650197176,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532935408228523,catapult,CLB,92,catapult_fpga_area
Throughput,0.532935408228523,catapult,LUT,541,catapult_fpga_area
Throughput,0.532935408228523,catapult,FF,173,catapult_fpga_area
Throughput,0.532935408228523,catapult,DSP,0,catapult_fpga_area
Throughput,0.532935408228523,catapult,BRAM,3,catapult_fpga_area
Throughput,0.656667804890862,catapult,CLB,90,catapult_fpga_area
Throughput,0.656667804890862,catapult,LUT,474,catapult_fpga_area
Throughput,0.656667804890862,catapult,FF,164,catapult_fpga_area
Throughput,0.656667804890862,catapult,DSP,0,catapult_fpga_area
Throughput,0.656667804890862,catapult,BRAM,3,catapult_fpga_area
Throughput,0.695793026623129,catapult,CLB,84,catapult_fpga_area
Throughput,0.695793026623129,catapult,LUT,504,catapult_fpga_area
Throughput,0.695793026623129,catapult,FF,165,catapult_fpga_area
Throughput,0.695793026623129,catapult,DSP,0,catapult_fpga_area
Throughput,0.695793026623129,catapult,BRAM,3,catapult_fpga_area
Throughput,0.770745580737527,catapult,CLB,91,catapult_fpga_area
Throughput,0.770745580737527,catapult,LUT,487,catapult_fpga_area
Throughput,0.770745580737527,catapult,FF,172,catapult_fpga_area
Throughput,0.770745580737527,catapult,DSP,0,catapult_fpga_area
Throughput,0.770745580737527,catapult,BRAM,3,catapult_fpga_area
Throughput,0.520353361560769,catapult,CLB,95,catapult_fpga_area
Throughput,0.520353361560769,catapult,LUT,535,catapult_fpga_area
Throughput,0.520353361560769,catapult,FF,175,catapult_fpga_area
Throughput,0.520353361560769,catapult,DSP,0,catapult_fpga_area
Throughput,0.520353361560769,catapult,BRAM,3,catapult_fpga_area
Throughput,0.705337997968627,catapult,CLB,102,catapult_fpga_area
Throughput,0.705337997968627,catapult,LUT,540,catapult_fpga_area
Throughput,0.705337997968627,catapult,FF,168,catapult_fpga_area
Throughput,0.705337997968627,catapult,DSP,0,catapult_fpga_area
Throughput,0.705337997968627,catapult,BRAM,3,catapult_fpga_area
Throughput,0.718697490164625,catapult,CLB,92,catapult_fpga_area
Throughput,0.718697490164625,catapult,LUT,500,catapult_fpga_area
Throughput,0.718697490164625,catapult,FF,170,catapult_fpga_area
Throughput,0.718697490164625,catapult,DSP,0,catapult_fpga_area
Throughput,0.718697490164625,catapult,BRAM,3,catapult_fpga_area
Throughput,0.732717752725344,catapult,CLB,98,catapult_fpga_area
Throughput,0.732717752725344,catapult,LUT,508,catapult_fpga_area
Throughput,0.732717752725344,catapult,FF,177,catapult_fpga_area
Throughput,0.732717752725344,catapult,DSP,0,catapult_fpga_area
Throughput,0.732717752725344,catapult,BRAM,3,catapult_fpga_area
Throughput,0.569799920455931,catapult,CLB,100,catapult_fpga_area
Throughput,0.569799920455931,catapult,LUT,529,catapult_fpga_area
Throughput,0.569799920455931,catapult,FF,180,catapult_fpga_area
Throughput,0.569799920455931,catapult,DSP,0,catapult_fpga_area
Throughput,0.569799920455931,catapult,BRAM,3,catapult_fpga_area
Throughput,0.753184463913426,catapult,CLB,101,catapult_fpga_area
Throughput,0.753184463913426,catapult,LUT,576,catapult_fpga_area
Throughput,0.753184463913426,catapult,FF,169,catapult_fpga_area
Throughput,0.753184463913426,catapult,DSP,0,catapult_fpga_area
Throughput,0.753184463913426,catapult,BRAM,3,catapult_fpga_area
Throughput,0.52635845221139,catapult,CLB,103,catapult_fpga_area
Throughput,0.52635845221139,catapult,LUT,581,catapult_fpga_area
Throughput,0.52635845221139,catapult,FF,173,catapult_fpga_area
Throughput,0.52635845221139,catapult,DSP,0,catapult_fpga_area
Throughput,0.52635845221139,catapult,BRAM,3,catapult_fpga_area
Throughput,0.608488289947104,catapult,CLB,105,catapult_fpga_area
Throughput,0.608488289947104,catapult,LUT,621,catapult_fpga_area
Throughput,0.608488289947104,catapult,FF,178,catapult_fpga_area
Throughput,0.608488289947104,catapult,DSP,0,catapult_fpga_area
Throughput,0.608488289947104,catapult,BRAM,3,catapult_fpga_area
Throughput,0.49859172766521,catapult,CLB,112,catapult_fpga_area
Throughput,0.49859172766521,catapult,LUT,642,catapult_fpga_area
Throughput,0.49859172766521,catapult,FF,180,catapult_fpga_area
Throughput,0.49859172766521,catapult,DSP,0,catapult_fpga_area
Throughput,0.49859172766521,catapult,BRAM,3,catapult_fpga_area
Throughput,0.757244176413661,catapult,CLB,100,catapult_fpga_area
Throughput,0.757244176413661,catapult,LUT,579,catapult_fpga_area
Throughput,0.757244176413661,catapult,FF,154,catapult_fpga_area
Throughput,0.757244176413661,catapult,DSP,0,catapult_fpga_area
Throughput,0.757244176413661,catapult,BRAM,3,catapult_fpga_area
Throughput,0.600525579987605,catapult,CLB,101,catapult_fpga_area
Throughput,0.600525579987605,catapult,LUT,561,catapult_fpga_area
Throughput,0.600525579987605,catapult,FF,177,catapult_fpga_area
Throughput,0.600525579987605,catapult,DSP,0,catapult_fpga_area
Throughput,0.600525579987605,catapult,BRAM,3,catapult_fpga_area
Throughput,0.760108300230617,catapult,CLB,96,catapult_fpga_area
Throughput,0.760108300230617,catapult,LUT,528,catapult_fpga_area
Throughput,0.760108300230617,catapult,FF,181,catapult_fpga_area
Throughput,0.760108300230617,catapult,DSP,0,catapult_fpga_area
Throughput,0.760108300230617,catapult,BRAM,3,catapult_fpga_area
Throughput,0.642312324367724,catapult,CLB,96,catapult_fpga_area
Throughput,0.642312324367724,catapult,LUT,581,catapult_fpga_area
Throughput,0.642312324367724,catapult,FF,181,catapult_fpga_area
Throughput,0.642312324367724,catapult,DSP,0,catapult_fpga_area
Throughput,0.642312324367724,catapult,BRAM,3,catapult_fpga_area
Throughput,0.68311283589512,catapult,CLB,97,catapult_fpga_area
Throughput,0.68311283589512,catapult,LUT,506,catapult_fpga_area
Throughput,0.68311283589512,catapult,FF,174,catapult_fpga_area
Throughput,0.68311283589512,catapult,DSP,0,catapult_fpga_area
Throughput,0.68311283589512,catapult,BRAM,3,catapult_fpga_area
Throughput,0.614262688210088,catapult,CLB,112,catapult_fpga_area
Throughput,0.614262688210088,catapult,LUT,565,catapult_fpga_area
Throughput,0.614262688210088,catapult,FF,178,catapult_fpga_area
Throughput,0.614262688210088,catapult,DSP,0,catapult_fpga_area
Throughput,0.614262688210088,catapult,BRAM,3,catapult_fpga_area
Throughput,0.565495713542491,catapult,CLB,104,catapult_fpga_area
Throughput,0.565495713542491,catapult,LUT,576,catapult_fpga_area
Throughput,0.565495713542491,catapult,FF,183,catapult_fpga_area
Throughput,0.565495713542491,catapult,DSP,0,catapult_fpga_area
Throughput,0.565495713542491,catapult,BRAM,3,catapult_fpga_area
Throughput,0.569745380789325,catapult,CLB,102,catapult_fpga_area
Throughput,0.569745380789325,catapult,LUT,587,catapult_fpga_area
Throughput,0.569745380789325,catapult,FF,184,catapult_fpga_area
Throughput,0.569745380789325,catapult,DSP,0,catapult_fpga_area
Throughput,0.569745380789325,catapult,BRAM,3,catapult_fpga_area
Throughput,0.67478477739525,catapult,CLB,112,catapult_fpga_area
Throughput,0.67478477739525,catapult,LUT,578,catapult_fpga_area
Throughput,0.67478477739525,catapult,FF,178,catapult_fpga_area
Throughput,0.67478477739525,catapult,DSP,0,catapult_fpga_area
Throughput,0.67478477739525,catapult,BRAM,3,catapult_fpga_area
Throughput,0.638801710199939,catapult,CLB,99,catapult_fpga_area
Throughput,0.638801710199939,catapult,LUT,574,catapult_fpga_area
Throughput,0.638801710199939,catapult,FF,183,catapult_fpga_area
Throughput,0.638801710199939,catapult,DSP,0,catapult_fpga_area
Throughput,0.638801710199939,catapult,BRAM,3,catapult_fpga_area
Throughput,0.565431443981859,catapult,CLB,99,catapult_fpga_area
Throughput,0.565431443981859,catapult,LUT,593,catapult_fpga_area
Throughput,0.565431443981859,catapult,FF,187,catapult_fpga_area
Throughput,0.565431443981859,catapult,DSP,0,catapult_fpga_area
Throughput,0.565431443981859,catapult,BRAM,3,catapult_fpga_area
Throughput,0.567791461552001,catapult,CLB,105,catapult_fpga_area
Throughput,0.567791461552001,catapult,LUT,636,catapult_fpga_area
Throughput,0.567791461552001,catapult,FF,188,catapult_fpga_area
Throughput,0.567791461552001,catapult,DSP,0,catapult_fpga_area
Throughput,0.567791461552001,catapult,BRAM,3,catapult_fpga_area
Throughput,0.617168136349722,catapult,CLB,106,catapult_fpga_area
Throughput,0.617168136349722,catapult,LUT,624,catapult_fpga_area
Throughput,0.617168136349722,catapult,FF,178,catapult_fpga_area
Throughput,0.617168136349722,catapult,DSP,0,catapult_fpga_area
Throughput,0.617168136349722,catapult,BRAM,3,catapult_fpga_area
Throughput,0.588106602555206,catapult,CLB,117,catapult_fpga_area
Throughput,0.588106602555206,catapult,LUT,632,catapult_fpga_area
Throughput,0.588106602555206,catapult,FF,183,catapult_fpga_area
Throughput,0.588106602555206,catapult,DSP,0,catapult_fpga_area
Throughput,0.588106602555206,catapult,BRAM,3,catapult_fpga_area
Throughput,0.586710881198674,catapult,CLB,111,catapult_fpga_area
Throughput,0.586710881198674,catapult,LUT,636,catapult_fpga_area
Throughput,0.586710881198674,catapult,FF,187,catapult_fpga_area
Throughput,0.586710881198674,catapult,DSP,0,catapult_fpga_area
Throughput,0.586710881198674,catapult,BRAM,3,catapult_fpga_area
Throughput,0.578649120482269,catapult,CLB,111,catapult_fpga_area
Throughput,0.578649120482269,catapult,LUT,623,catapult_fpga_area
Throughput,0.578649120482269,catapult,FF,189,catapult_fpga_area
Throughput,0.578649120482269,catapult,DSP,0,catapult_fpga_area
Throughput,0.578649120482269,catapult,BRAM,3,catapult_fpga_area
Throughput,0.771904527760389,catapult,CLB,86,catapult_fpga_area
Throughput,0.771904527760389,catapult,LUT,493,catapult_fpga_area
Throughput,0.771904527760389,catapult,FF,172,catapult_fpga_area
Throughput,0.771904527760389,catapult,DSP,0,catapult_fpga_area
Throughput,0.771904527760389,catapult,BRAM,3,catapult_fpga_area
Throughput,0.69233426729226,catapult,CLB,92,catapult_fpga_area
Throughput,0.69233426729226,catapult,LUT,511,catapult_fpga_area
Throughput,0.69233426729226,catapult,FF,174,catapult_fpga_area
Throughput,0.69233426729226,catapult,DSP,0,catapult_fpga_area
Throughput,0.69233426729226,catapult,BRAM,3,catapult_fpga_area
Throughput,0.744540655642501,catapult,CLB,99,catapult_fpga_area
Throughput,0.744540655642501,catapult,LUT,562,catapult_fpga_area
Throughput,0.744540655642501,catapult,FF,179,catapult_fpga_area
Throughput,0.744540655642501,catapult,DSP,0,catapult_fpga_area
Throughput,0.744540655642501,catapult,BRAM,3,catapult_fpga_area
Throughput,0.568624117282136,catapult,CLB,107,catapult_fpga_area
Throughput,0.568624117282136,catapult,LUT,526,catapult_fpga_area
Throughput,0.568624117282136,catapult,FF,187,catapult_fpga_area
Throughput,0.568624117282136,catapult,DSP,0,catapult_fpga_area
Throughput,0.568624117282136,catapult,BRAM,3,catapult_fpga_area
Throughput,0.810962263492993,catapult,CLB,87,catapult_fpga_area
Throughput,0.810962263492993,catapult,LUT,484,catapult_fpga_area
Throughput,0.810962263492993,catapult,FF,177,catapult_fpga_area
Throughput,0.810962263492993,catapult,DSP,0,catapult_fpga_area
Throughput,0.810962263492993,catapult,BRAM,3,catapult_fpga_area
Throughput,0.635088782236313,catapult,CLB,93,catapult_fpga_area
Throughput,0.635088782236313,catapult,LUT,544,catapult_fpga_area
Throughput,0.635088782236313,catapult,FF,179,catapult_fpga_area
Throughput,0.635088782236313,catapult,DSP,0,catapult_fpga_area
Throughput,0.635088782236313,catapult,BRAM,3,catapult_fpga_area
Throughput,0.747410968405444,catapult,CLB,98,catapult_fpga_area
Throughput,0.747410968405444,catapult,LUT,553,catapult_fpga_area
Throughput,0.747410968405444,catapult,FF,183,catapult_fpga_area
Throughput,0.747410968405444,catapult,DSP,0,catapult_fpga_area
Throughput,0.747410968405444,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48636689281106,catapult,CLB,102,catapult_fpga_area
Throughput,0.48636689281106,catapult,LUT,526,catapult_fpga_area
Throughput,0.48636689281106,catapult,FF,186,catapult_fpga_area
Throughput,0.48636689281106,catapult,DSP,0,catapult_fpga_area
Throughput,0.48636689281106,catapult,BRAM,3,catapult_fpga_area
Throughput,0.774112441380335,catapult,CLB,92,catapult_fpga_area
Throughput,0.774112441380335,catapult,LUT,512,catapult_fpga_area
Throughput,0.774112441380335,catapult,FF,180,catapult_fpga_area
Throughput,0.774112441380335,catapult,DSP,0,catapult_fpga_area
Throughput,0.774112441380335,catapult,BRAM,3,catapult_fpga_area
Throughput,0.694166777733351,catapult,CLB,102,catapult_fpga_area
Throughput,0.694166777733351,catapult,LUT,583,catapult_fpga_area
Throughput,0.694166777733351,catapult,FF,179,catapult_fpga_area
Throughput,0.694166777733351,catapult,DSP,0,catapult_fpga_area
Throughput,0.694166777733351,catapult,BRAM,3,catapult_fpga_area
Throughput,0.776982061815139,catapult,CLB,103,catapult_fpga_area
Throughput,0.776982061815139,catapult,LUT,566,catapult_fpga_area
Throughput,0.776982061815139,catapult,FF,185,catapult_fpga_area
Throughput,0.776982061815139,catapult,DSP,0,catapult_fpga_area
Throughput,0.776982061815139,catapult,BRAM,3,catapult_fpga_area
Throughput,0.435705736545298,catapult,CLB,114,catapult_fpga_area
Throughput,0.435705736545298,catapult,LUT,602,catapult_fpga_area
Throughput,0.435705736545298,catapult,FF,193,catapult_fpga_area
Throughput,0.435705736545298,catapult,DSP,0,catapult_fpga_area
Throughput,0.435705736545298,catapult,BRAM,3,catapult_fpga_area
Throughput,0.668495670822036,catapult,CLB,96,catapult_fpga_area
Throughput,0.668495670822036,catapult,LUT,588,catapult_fpga_area
Throughput,0.668495670822036,catapult,FF,179,catapult_fpga_area
Throughput,0.668495670822036,catapult,DSP,0,catapult_fpga_area
Throughput,0.668495670822036,catapult,BRAM,3,catapult_fpga_area
Throughput,0.566708055244968,catapult,CLB,112,catapult_fpga_area
Throughput,0.566708055244968,catapult,LUT,620,catapult_fpga_area
Throughput,0.566708055244968,catapult,FF,179,catapult_fpga_area
Throughput,0.566708055244968,catapult,DSP,0,catapult_fpga_area
Throughput,0.566708055244968,catapult,BRAM,3,catapult_fpga_area
Throughput,0.711310404479548,catapult,CLB,110,catapult_fpga_area
Throughput,0.711310404479548,catapult,LUT,614,catapult_fpga_area
Throughput,0.711310404479548,catapult,FF,186,catapult_fpga_area
Throughput,0.711310404479548,catapult,DSP,0,catapult_fpga_area
Throughput,0.711310404479548,catapult,BRAM,3,catapult_fpga_area
Throughput,0.461152512358887,catapult,CLB,96,catapult_fpga_area
Throughput,0.461152512358887,catapult,LUT,571,catapult_fpga_area
Throughput,0.461152512358887,catapult,FF,188,catapult_fpga_area
Throughput,0.461152512358887,catapult,DSP,0,catapult_fpga_area
Throughput,0.461152512358887,catapult,BRAM,3,catapult_fpga_area
Throughput,0.726468592583337,catapult,CLB,89,catapult_fpga_area
Throughput,0.726468592583337,catapult,LUT,457,catapult_fpga_area
Throughput,0.726468592583337,catapult,FF,172,catapult_fpga_area
Throughput,0.726468592583337,catapult,DSP,0,catapult_fpga_area
Throughput,0.726468592583337,catapult,BRAM,3,catapult_fpga_area
Throughput,0.664106756489319,catapult,CLB,87,catapult_fpga_area
Throughput,0.664106756489319,catapult,LUT,529,catapult_fpga_area
Throughput,0.664106756489319,catapult,FF,178,catapult_fpga_area
Throughput,0.664106756489319,catapult,DSP,0,catapult_fpga_area
Throughput,0.664106756489319,catapult,BRAM,3,catapult_fpga_area
Throughput,0.734225711262802,catapult,CLB,93,catapult_fpga_area
Throughput,0.734225711262802,catapult,LUT,521,catapult_fpga_area
Throughput,0.734225711262802,catapult,FF,181,catapult_fpga_area
Throughput,0.734225711262802,catapult,DSP,0,catapult_fpga_area
Throughput,0.734225711262802,catapult,BRAM,3,catapult_fpga_area
Throughput,0.541054395985809,catapult,CLB,105,catapult_fpga_area
Throughput,0.541054395985809,catapult,LUT,532,catapult_fpga_area
Throughput,0.541054395985809,catapult,FF,185,catapult_fpga_area
Throughput,0.541054395985809,catapult,DSP,0,catapult_fpga_area
Throughput,0.541054395985809,catapult,BRAM,3,catapult_fpga_area
Throughput,0.605008258362727,catapult,CLB,102,catapult_fpga_area
Throughput,0.605008258362727,catapult,LUT,546,catapult_fpga_area
Throughput,0.605008258362727,catapult,FF,175,catapult_fpga_area
Throughput,0.605008258362727,catapult,DSP,0,catapult_fpga_area
Throughput,0.605008258362727,catapult,BRAM,3,catapult_fpga_area
Throughput,0.626635518703817,catapult,CLB,97,catapult_fpga_area
Throughput,0.626635518703817,catapult,LUT,508,catapult_fpga_area
Throughput,0.626635518703817,catapult,FF,181,catapult_fpga_area
Throughput,0.626635518703817,catapult,DSP,0,catapult_fpga_area
Throughput,0.626635518703817,catapult,BRAM,3,catapult_fpga_area
Throughput,0.802859464267936,catapult,CLB,105,catapult_fpga_area
Throughput,0.802859464267936,catapult,LUT,531,catapult_fpga_area
Throughput,0.802859464267936,catapult,FF,182,catapult_fpga_area
Throughput,0.802859464267936,catapult,DSP,0,catapult_fpga_area
Throughput,0.802859464267936,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501044176062915,catapult,CLB,106,catapult_fpga_area
Throughput,0.501044176062915,catapult,LUT,539,catapult_fpga_area
Throughput,0.501044176062915,catapult,FF,187,catapult_fpga_area
Throughput,0.501044176062915,catapult,DSP,0,catapult_fpga_area
Throughput,0.501044176062915,catapult,BRAM,3,catapult_fpga_area
Throughput,0.613443115113214,catapult,CLB,96,catapult_fpga_area
Throughput,0.613443115113214,catapult,LUT,530,catapult_fpga_area
Throughput,0.613443115113214,catapult,FF,178,catapult_fpga_area
Throughput,0.613443115113214,catapult,DSP,0,catapult_fpga_area
Throughput,0.613443115113214,catapult,BRAM,3,catapult_fpga_area
Throughput,0.660915381021022,catapult,CLB,101,catapult_fpga_area
Throughput,0.660915381021022,catapult,LUT,545,catapult_fpga_area
Throughput,0.660915381021022,catapult,FF,184,catapult_fpga_area
Throughput,0.660915381021022,catapult,DSP,0,catapult_fpga_area
Throughput,0.660915381021022,catapult,BRAM,3,catapult_fpga_area
Throughput,0.657918110248653,catapult,CLB,106,catapult_fpga_area
Throughput,0.657918110248653,catapult,LUT,557,catapult_fpga_area
Throughput,0.657918110248653,catapult,FF,186,catapult_fpga_area
Throughput,0.657918110248653,catapult,DSP,0,catapult_fpga_area
Throughput,0.657918110248653,catapult,BRAM,3,catapult_fpga_area
Throughput,0.503576146000825,catapult,CLB,106,catapult_fpga_area
Throughput,0.503576146000825,catapult,LUT,542,catapult_fpga_area
Throughput,0.503576146000825,catapult,FF,192,catapult_fpga_area
Throughput,0.503576146000825,catapult,DSP,0,catapult_fpga_area
Throughput,0.503576146000825,catapult,BRAM,3,catapult_fpga_area
Throughput,0.694329687176703,catapult,CLB,116,catapult_fpga_area
Throughput,0.694329687176703,catapult,LUT,600,catapult_fpga_area
Throughput,0.694329687176703,catapult,FF,179,catapult_fpga_area
Throughput,0.694329687176703,catapult,DSP,0,catapult_fpga_area
Throughput,0.694329687176703,catapult,BRAM,3,catapult_fpga_area
Throughput,0.553413537712642,catapult,CLB,98,catapult_fpga_area
Throughput,0.553413537712642,catapult,LUT,575,catapult_fpga_area
Throughput,0.553413537712642,catapult,FF,185,catapult_fpga_area
Throughput,0.553413537712642,catapult,DSP,0,catapult_fpga_area
Throughput,0.553413537712642,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531202573570228,catapult,CLB,105,catapult_fpga_area
Throughput,0.531202573570228,catapult,LUT,617,catapult_fpga_area
Throughput,0.531202573570228,catapult,FF,187,catapult_fpga_area
Throughput,0.531202573570228,catapult,DSP,0,catapult_fpga_area
Throughput,0.531202573570228,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485186527534578,catapult,CLB,116,catapult_fpga_area
Throughput,0.485186527534578,catapult,LUT,618,catapult_fpga_area
Throughput,0.485186527534578,catapult,FF,193,catapult_fpga_area
Throughput,0.485186527534578,catapult,DSP,0,catapult_fpga_area
Throughput,0.485186527534578,catapult,BRAM,3,catapult_fpga_area
Throughput,0.71022323736797,catapult,CLB,98,catapult_fpga_area
Throughput,0.71022323736797,catapult,LUT,569,catapult_fpga_area
Throughput,0.71022323736797,catapult,FF,168,catapult_fpga_area
Throughput,0.71022323736797,catapult,DSP,0,catapult_fpga_area
Throughput,0.71022323736797,catapult,BRAM,3,catapult_fpga_area
Throughput,0.681378537802541,catapult,CLB,97,catapult_fpga_area
Throughput,0.681378537802541,catapult,LUT,540,catapult_fpga_area
Throughput,0.681378537802541,catapult,FF,170,catapult_fpga_area
Throughput,0.681378537802541,catapult,DSP,0,catapult_fpga_area
Throughput,0.681378537802541,catapult,BRAM,3,catapult_fpga_area
Throughput,0.658467430225499,catapult,CLB,101,catapult_fpga_area
Throughput,0.658467430225499,catapult,LUT,538,catapult_fpga_area
Throughput,0.658467430225499,catapult,FF,173,catapult_fpga_area
Throughput,0.658467430225499,catapult,DSP,0,catapult_fpga_area
Throughput,0.658467430225499,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517025387497602,catapult,CLB,116,catapult_fpga_area
Throughput,0.517025387497602,catapult,LUT,620,catapult_fpga_area
Throughput,0.517025387497602,catapult,FF,178,catapult_fpga_area
Throughput,0.517025387497602,catapult,DSP,0,catapult_fpga_area
Throughput,0.517025387497602,catapult,BRAM,3,catapult_fpga_area
Throughput,0.843573614029642,catapult,CLB,104,catapult_fpga_area
Throughput,0.843573614029642,catapult,LUT,510,catapult_fpga_area
Throughput,0.843573614029642,catapult,FF,167,catapult_fpga_area
Throughput,0.843573614029642,catapult,DSP,0,catapult_fpga_area
Throughput,0.843573614029642,catapult,BRAM,3,catapult_fpga_area
Throughput,0.598129052324329,catapult,CLB,111,catapult_fpga_area
Throughput,0.598129052324329,catapult,LUT,578,catapult_fpga_area
Throughput,0.598129052324329,catapult,FF,168,catapult_fpga_area
Throughput,0.598129052324329,catapult,DSP,0,catapult_fpga_area
Throughput,0.598129052324329,catapult,BRAM,3,catapult_fpga_area
Throughput,0.722794032612467,catapult,CLB,93,catapult_fpga_area
Throughput,0.722794032612467,catapult,LUT,530,catapult_fpga_area
Throughput,0.722794032612467,catapult,FF,174,catapult_fpga_area
Throughput,0.722794032612467,catapult,DSP,0,catapult_fpga_area
Throughput,0.722794032612467,catapult,BRAM,3,catapult_fpga_area
Throughput,0.529225415097954,catapult,CLB,105,catapult_fpga_area
Throughput,0.529225415097954,catapult,LUT,564,catapult_fpga_area
Throughput,0.529225415097954,catapult,FF,178,catapult_fpga_area
Throughput,0.529225415097954,catapult,DSP,0,catapult_fpga_area
Throughput,0.529225415097954,catapult,BRAM,3,catapult_fpga_area
Throughput,0.781023625183638,catapult,CLB,110,catapult_fpga_area
Throughput,0.781023625183638,catapult,LUT,609,catapult_fpga_area
Throughput,0.781023625183638,catapult,FF,175,catapult_fpga_area
Throughput,0.781023625183638,catapult,DSP,0,catapult_fpga_area
Throughput,0.781023625183638,catapult,BRAM,3,catapult_fpga_area
Throughput,0.67909408848596,catapult,CLB,115,catapult_fpga_area
Throughput,0.67909408848596,catapult,LUT,582,catapult_fpga_area
Throughput,0.67909408848596,catapult,FF,175,catapult_fpga_area
Throughput,0.67909408848596,catapult,DSP,0,catapult_fpga_area
Throughput,0.67909408848596,catapult,BRAM,3,catapult_fpga_area
Throughput,0.694099322836701,catapult,CLB,102,catapult_fpga_area
Throughput,0.694099322836701,catapult,LUT,534,catapult_fpga_area
Throughput,0.694099322836701,catapult,FF,181,catapult_fpga_area
Throughput,0.694099322836701,catapult,DSP,0,catapult_fpga_area
Throughput,0.694099322836701,catapult,BRAM,3,catapult_fpga_area
Throughput,0.490362176600015,catapult,CLB,113,catapult_fpga_area
Throughput,0.490362176600015,catapult,LUT,621,catapult_fpga_area
Throughput,0.490362176600015,catapult,FF,184,catapult_fpga_area
Throughput,0.490362176600015,catapult,DSP,0,catapult_fpga_area
Throughput,0.490362176600015,catapult,BRAM,3,catapult_fpga_area
Throughput,0.60400479338204,catapult,CLB,115,catapult_fpga_area
Throughput,0.60400479338204,catapult,LUT,638,catapult_fpga_area
Throughput,0.60400479338204,catapult,FF,171,catapult_fpga_area
Throughput,0.60400479338204,catapult,DSP,0,catapult_fpga_area
Throughput,0.60400479338204,catapult,BRAM,3,catapult_fpga_area
Throughput,0.545894139116754,catapult,CLB,117,catapult_fpga_area
Throughput,0.545894139116754,catapult,LUT,616,catapult_fpga_area
Throughput,0.545894139116754,catapult,FF,174,catapult_fpga_area
Throughput,0.545894139116754,catapult,DSP,0,catapult_fpga_area
Throughput,0.545894139116754,catapult,BRAM,3,catapult_fpga_area
Throughput,0.595483377676996,catapult,CLB,114,catapult_fpga_area
Throughput,0.595483377676996,catapult,LUT,672,catapult_fpga_area
Throughput,0.595483377676996,catapult,FF,178,catapult_fpga_area
Throughput,0.595483377676996,catapult,DSP,0,catapult_fpga_area
Throughput,0.595483377676996,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485443491464932,catapult,CLB,110,catapult_fpga_area
Throughput,0.485443491464932,catapult,LUT,663,catapult_fpga_area
Throughput,0.485443491464932,catapult,FF,182,catapult_fpga_area
Throughput,0.485443491464932,catapult,DSP,0,catapult_fpga_area
Throughput,0.485443491464932,catapult,BRAM,3,catapult_fpga_area
Throughput,0.704979978568609,catapult,CLB,105,catapult_fpga_area
Throughput,0.704979978568609,catapult,LUT,577,catapult_fpga_area
Throughput,0.704979978568609,catapult,FF,175,catapult_fpga_area
Throughput,0.704979978568609,catapult,DSP,0,catapult_fpga_area
Throughput,0.704979978568609,catapult,BRAM,3,catapult_fpga_area
Throughput,0.595435865007544,catapult,CLB,100,catapult_fpga_area
Throughput,0.595435865007544,catapult,LUT,582,catapult_fpga_area
Throughput,0.595435865007544,catapult,FF,176,catapult_fpga_area
Throughput,0.595435865007544,catapult,DSP,0,catapult_fpga_area
Throughput,0.595435865007544,catapult,BRAM,3,catapult_fpga_area
Throughput,0.766730049684107,catapult,CLB,113,catapult_fpga_area
Throughput,0.766730049684107,catapult,LUT,600,catapult_fpga_area
Throughput,0.766730049684107,catapult,FF,182,catapult_fpga_area
Throughput,0.766730049684107,catapult,DSP,0,catapult_fpga_area
Throughput,0.766730049684107,catapult,BRAM,3,catapult_fpga_area
Throughput,0.543852159229035,catapult,CLB,115,catapult_fpga_area
Throughput,0.543852159229035,catapult,LUT,612,catapult_fpga_area
Throughput,0.543852159229035,catapult,FF,185,catapult_fpga_area
Throughput,0.543852159229035,catapult,DSP,0,catapult_fpga_area
Throughput,0.543852159229035,catapult,BRAM,3,catapult_fpga_area
Throughput,0.818931736307257,catapult,CLB,108,catapult_fpga_area
Throughput,0.818931736307257,catapult,LUT,569,catapult_fpga_area
Throughput,0.818931736307257,catapult,FF,177,catapult_fpga_area
Throughput,0.818931736307257,catapult,DSP,0,catapult_fpga_area
Throughput,0.818931736307257,catapult,BRAM,3,catapult_fpga_area
Throughput,0.575695958844647,catapult,CLB,108,catapult_fpga_area
Throughput,0.575695958844647,catapult,LUT,630,catapult_fpga_area
Throughput,0.575695958844647,catapult,FF,178,catapult_fpga_area
Throughput,0.575695958844647,catapult,DSP,0,catapult_fpga_area
Throughput,0.575695958844647,catapult,BRAM,3,catapult_fpga_area
Throughput,0.727797800303928,catapult,CLB,120,catapult_fpga_area
Throughput,0.727797800303928,catapult,LUT,655,catapult_fpga_area
Throughput,0.727797800303928,catapult,FF,183,catapult_fpga_area
Throughput,0.727797800303928,catapult,DSP,0,catapult_fpga_area
Throughput,0.727797800303928,catapult,BRAM,3,catapult_fpga_area
Throughput,0.536253699480209,catapult,CLB,120,catapult_fpga_area
Throughput,0.536253699480209,catapult,LUT,686,catapult_fpga_area
Throughput,0.536253699480209,catapult,FF,188,catapult_fpga_area
Throughput,0.536253699480209,catapult,DSP,0,catapult_fpga_area
Throughput,0.536253699480209,catapult,BRAM,3,catapult_fpga_area
Throughput,0.649879837218098,catapult,CLB,123,catapult_fpga_area
Throughput,0.649879837218098,catapult,LUT,625,catapult_fpga_area
Throughput,0.649879837218098,catapult,FF,182,catapult_fpga_area
Throughput,0.649879837218098,catapult,DSP,0,catapult_fpga_area
Throughput,0.649879837218098,catapult,BRAM,3,catapult_fpga_area
Throughput,0.637563588998458,catapult,CLB,104,catapult_fpga_area
Throughput,0.637563588998458,catapult,LUT,624,catapult_fpga_area
Throughput,0.637563588998458,catapult,FF,183,catapult_fpga_area
Throughput,0.637563588998458,catapult,DSP,0,catapult_fpga_area
Throughput,0.637563588998458,catapult,BRAM,3,catapult_fpga_area
Throughput,0.616555121569256,catapult,CLB,109,catapult_fpga_area
Throughput,0.616555121569256,catapult,LUT,608,catapult_fpga_area
Throughput,0.616555121569256,catapult,FF,188,catapult_fpga_area
Throughput,0.616555121569256,catapult,DSP,0,catapult_fpga_area
Throughput,0.616555121569256,catapult,BRAM,3,catapult_fpga_area
Throughput,0.465144404080247,catapult,CLB,133,catapult_fpga_area
Throughput,0.465144404080247,catapult,LUT,698,catapult_fpga_area
Throughput,0.465144404080247,catapult,FF,192,catapult_fpga_area
Throughput,0.465144404080247,catapult,DSP,0,catapult_fpga_area
Throughput,0.465144404080247,catapult,BRAM,3,catapult_fpga_area
Throughput,0.680538305799888,catapult,CLB,112,catapult_fpga_area
Throughput,0.680538305799888,catapult,LUT,647,catapult_fpga_area
Throughput,0.680538305799888,catapult,FF,180,catapult_fpga_area
Throughput,0.680538305799888,catapult,DSP,0,catapult_fpga_area
Throughput,0.680538305799888,catapult,BRAM,3,catapult_fpga_area
Throughput,0.527773555589333,catapult,CLB,111,catapult_fpga_area
Throughput,0.527773555589333,catapult,LUT,688,catapult_fpga_area
Throughput,0.527773555589333,catapult,FF,182,catapult_fpga_area
Throughput,0.527773555589333,catapult,DSP,0,catapult_fpga_area
Throughput,0.527773555589333,catapult,BRAM,3,catapult_fpga_area
Throughput,0.662728732537926,catapult,CLB,115,catapult_fpga_area
Throughput,0.662728732537926,catapult,LUT,696,catapult_fpga_area
Throughput,0.662728732537926,catapult,FF,187,catapult_fpga_area
Throughput,0.662728732537926,catapult,DSP,0,catapult_fpga_area
Throughput,0.662728732537926,catapult,BRAM,3,catapult_fpga_area
Throughput,0.484492368276215,catapult,CLB,122,catapult_fpga_area
Throughput,0.484492368276215,catapult,LUT,697,catapult_fpga_area
Throughput,0.484492368276215,catapult,FF,192,catapult_fpga_area
Throughput,0.484492368276215,catapult,DSP,0,catapult_fpga_area
Throughput,0.484492368276215,catapult,BRAM,3,catapult_fpga_area
Throughput,0.803343838392927,catapult,CLB,105,catapult_fpga_area
Throughput,0.803343838392927,catapult,LUT,552,catapult_fpga_area
Throughput,0.803343838392927,catapult,FF,182,catapult_fpga_area
Throughput,0.803343838392927,catapult,DSP,0,catapult_fpga_area
Throughput,0.803343838392927,catapult,BRAM,3,catapult_fpga_area
Throughput,0.68574641783215,catapult,CLB,105,catapult_fpga_area
Throughput,0.68574641783215,catapult,LUT,585,catapult_fpga_area
Throughput,0.68574641783215,catapult,FF,179,catapult_fpga_area
Throughput,0.68574641783215,catapult,DSP,0,catapult_fpga_area
Throughput,0.68574641783215,catapult,BRAM,3,catapult_fpga_area
Throughput,0.584493504231441,catapult,CLB,117,catapult_fpga_area
Throughput,0.584493504231441,catapult,LUT,604,catapult_fpga_area
Throughput,0.584493504231441,catapult,FF,184,catapult_fpga_area
Throughput,0.584493504231441,catapult,DSP,0,catapult_fpga_area
Throughput,0.584493504231441,catapult,BRAM,3,catapult_fpga_area
Throughput,0.537652330346495,catapult,CLB,109,catapult_fpga_area
Throughput,0.537652330346495,catapult,LUT,622,catapult_fpga_area
Throughput,0.537652330346495,catapult,FF,192,catapult_fpga_area
Throughput,0.537652330346495,catapult,DSP,0,catapult_fpga_area
Throughput,0.537652330346495,catapult,BRAM,3,catapult_fpga_area
Throughput,0.680464212685894,catapult,CLB,97,catapult_fpga_area
Throughput,0.680464212685894,catapult,LUT,556,catapult_fpga_area
Throughput,0.680464212685894,catapult,FF,180,catapult_fpga_area
Throughput,0.680464212685894,catapult,DSP,0,catapult_fpga_area
Throughput,0.680464212685894,catapult,BRAM,3,catapult_fpga_area
Throughput,0.620349703534877,catapult,CLB,107,catapult_fpga_area
Throughput,0.620349703534877,catapult,LUT,608,catapult_fpga_area
Throughput,0.620349703534877,catapult,FF,180,catapult_fpga_area
Throughput,0.620349703534877,catapult,DSP,0,catapult_fpga_area
Throughput,0.620349703534877,catapult,BRAM,3,catapult_fpga_area
Throughput,0.716144108246614,catapult,CLB,120,catapult_fpga_area
Throughput,0.716144108246614,catapult,LUT,616,catapult_fpga_area
Throughput,0.716144108246614,catapult,FF,184,catapult_fpga_area
Throughput,0.716144108246614,catapult,DSP,0,catapult_fpga_area
Throughput,0.716144108246614,catapult,BRAM,3,catapult_fpga_area
Throughput,0.626328207254509,catapult,CLB,106,catapult_fpga_area
Throughput,0.626328207254509,catapult,LUT,555,catapult_fpga_area
Throughput,0.626328207254509,catapult,FF,190,catapult_fpga_area
Throughput,0.626328207254509,catapult,DSP,0,catapult_fpga_area
Throughput,0.626328207254509,catapult,BRAM,3,catapult_fpga_area
Throughput,0.689171326613453,catapult,CLB,112,catapult_fpga_area
Throughput,0.689171326613453,catapult,LUT,600,catapult_fpga_area
Throughput,0.689171326613453,catapult,FF,187,catapult_fpga_area
Throughput,0.689171326613453,catapult,DSP,0,catapult_fpga_area
Throughput,0.689171326613453,catapult,BRAM,3,catapult_fpga_area
Throughput,0.569275733255608,catapult,CLB,109,catapult_fpga_area
Throughput,0.569275733255608,catapult,LUT,604,catapult_fpga_area
Throughput,0.569275733255608,catapult,FF,185,catapult_fpga_area
Throughput,0.569275733255608,catapult,DSP,0,catapult_fpga_area
Throughput,0.569275733255608,catapult,BRAM,3,catapult_fpga_area
Throughput,0.705957931966834,catapult,CLB,110,catapult_fpga_area
Throughput,0.705957931966834,catapult,LUT,629,catapult_fpga_area
Throughput,0.705957931966834,catapult,FF,190,catapult_fpga_area
Throughput,0.705957931966834,catapult,DSP,0,catapult_fpga_area
Throughput,0.705957931966834,catapult,BRAM,3,catapult_fpga_area
Throughput,0.563656870498143,catapult,CLB,121,catapult_fpga_area
Throughput,0.563656870498143,catapult,LUT,640,catapult_fpga_area
Throughput,0.563656870498143,catapult,FF,198,catapult_fpga_area
Throughput,0.563656870498143,catapult,DSP,0,catapult_fpga_area
Throughput,0.563656870498143,catapult,BRAM,3,catapult_fpga_area
Throughput,0.611007545332177,catapult,CLB,110,catapult_fpga_area
Throughput,0.611007545332177,catapult,LUT,626,catapult_fpga_area
Throughput,0.611007545332177,catapult,FF,184,catapult_fpga_area
Throughput,0.611007545332177,catapult,DSP,0,catapult_fpga_area
Throughput,0.611007545332177,catapult,BRAM,3,catapult_fpga_area
Throughput,0.649099439437724,catapult,CLB,126,catapult_fpga_area
Throughput,0.649099439437724,catapult,LUT,669,catapult_fpga_area
Throughput,0.649099439437724,catapult,FF,183,catapult_fpga_area
Throughput,0.649099439437724,catapult,DSP,0,catapult_fpga_area
Throughput,0.649099439437724,catapult,BRAM,3,catapult_fpga_area
Throughput,0.625921277880881,catapult,CLB,119,catapult_fpga_area
Throughput,0.625921277880881,catapult,LUT,660,catapult_fpga_area
Throughput,0.625921277880881,catapult,FF,188,catapult_fpga_area
Throughput,0.625921277880881,catapult,DSP,0,catapult_fpga_area
Throughput,0.625921277880881,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516867719595127,catapult,CLB,115,catapult_fpga_area
Throughput,0.516867719595127,catapult,LUT,652,catapult_fpga_area
Throughput,0.516867719595127,catapult,FF,193,catapult_fpga_area
Throughput,0.516867719595127,catapult,DSP,0,catapult_fpga_area
Throughput,0.516867719595127,catapult,BRAM,3,catapult_fpga_area
Throughput,0.804931331308126,catapult,CLB,81,catapult_fpga_area
Throughput,0.804931331308126,catapult,LUT,470,catapult_fpga_area
Throughput,0.804931331308126,catapult,FF,177,catapult_fpga_area
Throughput,0.804931331308126,catapult,DSP,0,catapult_fpga_area
Throughput,0.804931331308126,catapult,BRAM,3,catapult_fpga_area
Throughput,0.598668322184134,catapult,CLB,90,catapult_fpga_area
Throughput,0.598668322184134,catapult,LUT,492,catapult_fpga_area
Throughput,0.598668322184134,catapult,FF,183,catapult_fpga_area
Throughput,0.598668322184134,catapult,DSP,0,catapult_fpga_area
Throughput,0.598668322184134,catapult,BRAM,3,catapult_fpga_area
Throughput,0.854912756153234,catapult,CLB,89,catapult_fpga_area
Throughput,0.854912756153234,catapult,LUT,523,catapult_fpga_area
Throughput,0.854912756153234,catapult,FF,187,catapult_fpga_area
Throughput,0.854912756153234,catapult,DSP,0,catapult_fpga_area
Throughput,0.854912756153234,catapult,BRAM,3,catapult_fpga_area
Throughput,0.51397999898232,catapult,CLB,88,catapult_fpga_area
Throughput,0.51397999898232,catapult,LUT,480,catapult_fpga_area
Throughput,0.51397999898232,catapult,FF,191,catapult_fpga_area
Throughput,0.51397999898232,catapult,DSP,0,catapult_fpga_area
Throughput,0.51397999898232,catapult,BRAM,3,catapult_fpga_area
Throughput,0.839952861845393,catapult,CLB,91,catapult_fpga_area
Throughput,0.839952861845393,catapult,LUT,530,catapult_fpga_area
Throughput,0.839952861845393,catapult,FF,180,catapult_fpga_area
Throughput,0.839952861845393,catapult,DSP,0,catapult_fpga_area
Throughput,0.839952861845393,catapult,BRAM,3,catapult_fpga_area
Throughput,0.687249798120372,catapult,CLB,95,catapult_fpga_area
Throughput,0.687249798120372,catapult,LUT,493,catapult_fpga_area
Throughput,0.687249798120372,catapult,FF,185,catapult_fpga_area
Throughput,0.687249798120372,catapult,DSP,0,catapult_fpga_area
Throughput,0.687249798120372,catapult,BRAM,3,catapult_fpga_area
Throughput,0.811814169242147,catapult,CLB,95,catapult_fpga_area
Throughput,0.811814169242147,catapult,LUT,492,catapult_fpga_area
Throughput,0.811814169242147,catapult,FF,190,catapult_fpga_area
Throughput,0.811814169242147,catapult,DSP,0,catapult_fpga_area
Throughput,0.811814169242147,catapult,BRAM,3,catapult_fpga_area
Throughput,0.583153284756665,catapult,CLB,97,catapult_fpga_area
Throughput,0.583153284756665,catapult,LUT,511,catapult_fpga_area
Throughput,0.583153284756665,catapult,FF,194,catapult_fpga_area
Throughput,0.583153284756665,catapult,DSP,0,catapult_fpga_area
Throughput,0.583153284756665,catapult,BRAM,3,catapult_fpga_area
Throughput,0.697233377956269,catapult,CLB,89,catapult_fpga_area
Throughput,0.697233377956269,catapult,LUT,542,catapult_fpga_area
Throughput,0.697233377956269,catapult,FF,183,catapult_fpga_area
Throughput,0.697233377956269,catapult,DSP,0,catapult_fpga_area
Throughput,0.697233377956269,catapult,BRAM,3,catapult_fpga_area
Throughput,0.600665898214761,catapult,CLB,89,catapult_fpga_area
Throughput,0.600665898214761,catapult,LUT,505,catapult_fpga_area
Throughput,0.600665898214761,catapult,FF,189,catapult_fpga_area
Throughput,0.600665898214761,catapult,DSP,0,catapult_fpga_area
Throughput,0.600665898214761,catapult,BRAM,3,catapult_fpga_area
Throughput,0.828068199696927,catapult,CLB,94,catapult_fpga_area
Throughput,0.828068199696927,catapult,LUT,566,catapult_fpga_area
Throughput,0.828068199696927,catapult,FF,191,catapult_fpga_area
Throughput,0.828068199696927,catapult,DSP,0,catapult_fpga_area
Throughput,0.828068199696927,catapult,BRAM,3,catapult_fpga_area
Throughput,0.626827201291766,catapult,CLB,94,catapult_fpga_area
Throughput,0.626827201291766,catapult,LUT,541,catapult_fpga_area
Throughput,0.626827201291766,catapult,FF,197,catapult_fpga_area
Throughput,0.626827201291766,catapult,DSP,0,catapult_fpga_area
Throughput,0.626827201291766,catapult,BRAM,3,catapult_fpga_area
Throughput,0.673261940637148,catapult,CLB,98,catapult_fpga_area
Throughput,0.673261940637148,catapult,LUT,538,catapult_fpga_area
Throughput,0.673261940637148,catapult,FF,185,catapult_fpga_area
Throughput,0.673261940637148,catapult,DSP,0,catapult_fpga_area
Throughput,0.673261940637148,catapult,BRAM,3,catapult_fpga_area
Throughput,0.674917305757112,catapult,CLB,91,catapult_fpga_area
Throughput,0.674917305757112,catapult,LUT,506,catapult_fpga_area
Throughput,0.674917305757112,catapult,FF,190,catapult_fpga_area
Throughput,0.674917305757112,catapult,DSP,0,catapult_fpga_area
Throughput,0.674917305757112,catapult,BRAM,3,catapult_fpga_area
Throughput,0.551713179765809,catapult,CLB,102,catapult_fpga_area
Throughput,0.551713179765809,catapult,LUT,587,catapult_fpga_area
Throughput,0.551713179765809,catapult,FF,193,catapult_fpga_area
Throughput,0.551713179765809,catapult,DSP,0,catapult_fpga_area
Throughput,0.551713179765809,catapult,BRAM,3,catapult_fpga_area
Throughput,0.526001572744702,catapult,CLB,89,catapult_fpga_area
Throughput,0.526001572744702,catapult,LUT,529,catapult_fpga_area
Throughput,0.526001572744702,catapult,FF,198,catapult_fpga_area
Throughput,0.526001572744702,catapult,DSP,0,catapult_fpga_area
Throughput,0.526001572744702,catapult,BRAM,3,catapult_fpga_area
Throughput,0.798357937394367,catapult,CLB,86,catapult_fpga_area
Throughput,0.798357937394367,catapult,LUT,474,catapult_fpga_area
Throughput,0.798357937394367,catapult,FF,174,catapult_fpga_area
Throughput,0.798357937394367,catapult,DSP,0,catapult_fpga_area
Throughput,0.798357937394367,catapult,BRAM,3,catapult_fpga_area
Throughput,0.49171025678093,catapult,CLB,89,catapult_fpga_area
Throughput,0.49171025678093,catapult,LUT,520,catapult_fpga_area
Throughput,0.49171025678093,catapult,FF,175,catapult_fpga_area
Throughput,0.49171025678093,catapult,DSP,0,catapult_fpga_area
Throughput,0.49171025678093,catapult,BRAM,3,catapult_fpga_area
Throughput,0.716124620006374,catapult,CLB,100,catapult_fpga_area
Throughput,0.716124620006374,catapult,LUT,565,catapult_fpga_area
Throughput,0.716124620006374,catapult,FF,181,catapult_fpga_area
Throughput,0.716124620006374,catapult,DSP,0,catapult_fpga_area
Throughput,0.716124620006374,catapult,BRAM,3,catapult_fpga_area
Throughput,0.528759493215751,catapult,CLB,94,catapult_fpga_area
Throughput,0.528759493215751,catapult,LUT,555,catapult_fpga_area
Throughput,0.528759493215751,catapult,FF,184,catapult_fpga_area
Throughput,0.528759493215751,catapult,DSP,0,catapult_fpga_area
Throughput,0.528759493215751,catapult,BRAM,3,catapult_fpga_area
Throughput,0.828986679842028,catapult,CLB,87,catapult_fpga_area
Throughput,0.828986679842028,catapult,LUT,479,catapult_fpga_area
Throughput,0.828986679842028,catapult,FF,176,catapult_fpga_area
Throughput,0.828986679842028,catapult,DSP,0,catapult_fpga_area
Throughput,0.828986679842028,catapult,BRAM,3,catapult_fpga_area
Throughput,0.706554494075187,catapult,CLB,91,catapult_fpga_area
Throughput,0.706554494075187,catapult,LUT,527,catapult_fpga_area
Throughput,0.706554494075187,catapult,FF,176,catapult_fpga_area
Throughput,0.706554494075187,catapult,DSP,0,catapult_fpga_area
Throughput,0.706554494075187,catapult,BRAM,3,catapult_fpga_area
Throughput,0.639758427217882,catapult,CLB,100,catapult_fpga_area
Throughput,0.639758427217882,catapult,LUT,603,catapult_fpga_area
Throughput,0.639758427217882,catapult,FF,184,catapult_fpga_area
Throughput,0.639758427217882,catapult,DSP,0,catapult_fpga_area
Throughput,0.639758427217882,catapult,BRAM,3,catapult_fpga_area
Throughput,0.533632167347048,catapult,CLB,111,catapult_fpga_area
Throughput,0.533632167347048,catapult,LUT,601,catapult_fpga_area
Throughput,0.533632167347048,catapult,FF,187,catapult_fpga_area
Throughput,0.533632167347048,catapult,DSP,0,catapult_fpga_area
Throughput,0.533632167347048,catapult,BRAM,3,catapult_fpga_area
Throughput,0.602937026845168,catapult,CLB,109,catapult_fpga_area
Throughput,0.602937026845168,catapult,LUT,603,catapult_fpga_area
Throughput,0.602937026845168,catapult,FF,181,catapult_fpga_area
Throughput,0.602937026845168,catapult,DSP,0,catapult_fpga_area
Throughput,0.602937026845168,catapult,BRAM,3,catapult_fpga_area
Throughput,0.565758059223554,catapult,CLB,99,catapult_fpga_area
Throughput,0.565758059223554,catapult,LUT,590,catapult_fpga_area
Throughput,0.565758059223554,catapult,FF,181,catapult_fpga_area
Throughput,0.565758059223554,catapult,DSP,0,catapult_fpga_area
Throughput,0.565758059223554,catapult,BRAM,3,catapult_fpga_area
Throughput,0.697472151680664,catapult,CLB,109,catapult_fpga_area
Throughput,0.697472151680664,catapult,LUT,641,catapult_fpga_area
Throughput,0.697472151680664,catapult,FF,188,catapult_fpga_area
Throughput,0.697472151680664,catapult,DSP,0,catapult_fpga_area
Throughput,0.697472151680664,catapult,BRAM,3,catapult_fpga_area
Throughput,0.498398645153123,catapult,CLB,107,catapult_fpga_area
Throughput,0.498398645153123,catapult,LUT,642,catapult_fpga_area
Throughput,0.498398645153123,catapult,FF,191,catapult_fpga_area
Throughput,0.498398645153123,catapult,DSP,0,catapult_fpga_area
Throughput,0.498398645153123,catapult,BRAM,3,catapult_fpga_area
Throughput,0.727590750575342,catapult,CLB,99,catapult_fpga_area
Throughput,0.727590750575342,catapult,LUT,553,catapult_fpga_area
Throughput,0.727590750575342,catapult,FF,180,catapult_fpga_area
Throughput,0.727590750575342,catapult,DSP,0,catapult_fpga_area
Throughput,0.727590750575342,catapult,BRAM,3,catapult_fpga_area
Throughput,0.670011812308251,catapult,CLB,106,catapult_fpga_area
Throughput,0.670011812308251,catapult,LUT,623,catapult_fpga_area
Throughput,0.670011812308251,catapult,FF,183,catapult_fpga_area
Throughput,0.670011812308251,catapult,DSP,0,catapult_fpga_area
Throughput,0.670011812308251,catapult,BRAM,3,catapult_fpga_area
Throughput,0.682508135496975,catapult,CLB,107,catapult_fpga_area
Throughput,0.682508135496975,catapult,LUT,600,catapult_fpga_area
Throughput,0.682508135496975,catapult,FF,189,catapult_fpga_area
Throughput,0.682508135496975,catapult,DSP,0,catapult_fpga_area
Throughput,0.682508135496975,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48854747020349,catapult,CLB,104,catapult_fpga_area
Throughput,0.48854747020349,catapult,LUT,658,catapult_fpga_area
Throughput,0.48854747020349,catapult,FF,190,catapult_fpga_area
Throughput,0.48854747020349,catapult,DSP,0,catapult_fpga_area
Throughput,0.48854747020349,catapult,BRAM,3,catapult_fpga_area
Throughput,0.511158069499096,catapult,CLB,95,catapult_fpga_area
Throughput,0.511158069499096,catapult,LUT,548,catapult_fpga_area
Throughput,0.511158069499096,catapult,FF,179,catapult_fpga_area
Throughput,0.511158069499096,catapult,DSP,0,catapult_fpga_area
Throughput,0.511158069499096,catapult,BRAM,3,catapult_fpga_area
Throughput,0.59930552475791,catapult,CLB,102,catapult_fpga_area
Throughput,0.59930552475791,catapult,LUT,593,catapult_fpga_area
Throughput,0.59930552475791,catapult,FF,182,catapult_fpga_area
Throughput,0.59930552475791,catapult,DSP,0,catapult_fpga_area
Throughput,0.59930552475791,catapult,BRAM,3,catapult_fpga_area
Throughput,0.615536889741339,catapult,CLB,94,catapult_fpga_area
Throughput,0.615536889741339,catapult,LUT,543,catapult_fpga_area
Throughput,0.615536889741339,catapult,FF,187,catapult_fpga_area
Throughput,0.615536889741339,catapult,DSP,0,catapult_fpga_area
Throughput,0.615536889741339,catapult,BRAM,3,catapult_fpga_area
Throughput,0.566488468277495,catapult,CLB,99,catapult_fpga_area
Throughput,0.566488468277495,catapult,LUT,593,catapult_fpga_area
Throughput,0.566488468277495,catapult,FF,191,catapult_fpga_area
Throughput,0.566488468277495,catapult,DSP,0,catapult_fpga_area
Throughput,0.566488468277495,catapult,BRAM,3,catapult_fpga_area
Throughput,0.830453735007196,catapult,CLB,104,catapult_fpga_area
Throughput,0.830453735007196,catapult,LUT,533,catapult_fpga_area
Throughput,0.830453735007196,catapult,FF,182,catapult_fpga_area
Throughput,0.830453735007196,catapult,DSP,0,catapult_fpga_area
Throughput,0.830453735007196,catapult,BRAM,3,catapult_fpga_area
Throughput,0.616136491484686,catapult,CLB,100,catapult_fpga_area
Throughput,0.616136491484686,catapult,LUT,550,catapult_fpga_area
Throughput,0.616136491484686,catapult,FF,186,catapult_fpga_area
Throughput,0.616136491484686,catapult,DSP,0,catapult_fpga_area
Throughput,0.616136491484686,catapult,BRAM,3,catapult_fpga_area
Throughput,0.70032915470271,catapult,CLB,108,catapult_fpga_area
Throughput,0.70032915470271,catapult,LUT,597,catapult_fpga_area
Throughput,0.70032915470271,catapult,FF,190,catapult_fpga_area
Throughput,0.70032915470271,catapult,DSP,0,catapult_fpga_area
Throughput,0.70032915470271,catapult,BRAM,3,catapult_fpga_area
Throughput,0.584225104269575,catapult,CLB,114,catapult_fpga_area
Throughput,0.584225104269575,catapult,LUT,602,catapult_fpga_area
Throughput,0.584225104269575,catapult,FF,194,catapult_fpga_area
Throughput,0.584225104269575,catapult,DSP,0,catapult_fpga_area
Throughput,0.584225104269575,catapult,BRAM,3,catapult_fpga_area
Throughput,0.649877725505946,catapult,CLB,120,catapult_fpga_area
Throughput,0.649877725505946,catapult,LUT,602,catapult_fpga_area
Throughput,0.649877725505946,catapult,FF,185,catapult_fpga_area
Throughput,0.649877725505946,catapult,DSP,0,catapult_fpga_area
Throughput,0.649877725505946,catapult,BRAM,3,catapult_fpga_area
Throughput,0.619784129187804,catapult,CLB,112,catapult_fpga_area
Throughput,0.619784129187804,catapult,LUT,621,catapult_fpga_area
Throughput,0.619784129187804,catapult,FF,189,catapult_fpga_area
Throughput,0.619784129187804,catapult,DSP,0,catapult_fpga_area
Throughput,0.619784129187804,catapult,BRAM,3,catapult_fpga_area
Throughput,0.76565164228449,catapult,CLB,107,catapult_fpga_area
Throughput,0.76565164228449,catapult,LUT,580,catapult_fpga_area
Throughput,0.76565164228449,catapult,FF,194,catapult_fpga_area
Throughput,0.76565164228449,catapult,DSP,0,catapult_fpga_area
Throughput,0.76565164228449,catapult,BRAM,3,catapult_fpga_area
Throughput,0.589613602621658,catapult,CLB,107,catapult_fpga_area
Throughput,0.589613602621658,catapult,LUT,630,catapult_fpga_area
Throughput,0.589613602621658,catapult,FF,197,catapult_fpga_area
Throughput,0.589613602621658,catapult,DSP,0,catapult_fpga_area
Throughput,0.589613602621658,catapult,BRAM,3,catapult_fpga_area
Throughput,0.629479929976653,catapult,CLB,107,catapult_fpga_area
Throughput,0.629479929976653,catapult,LUT,664,catapult_fpga_area
Throughput,0.629479929976653,catapult,FF,185,catapult_fpga_area
Throughput,0.629479929976653,catapult,DSP,0,catapult_fpga_area
Throughput,0.629479929976653,catapult,BRAM,3,catapult_fpga_area
Throughput,0.559144955533997,catapult,CLB,112,catapult_fpga_area
Throughput,0.559144955533997,catapult,LUT,642,catapult_fpga_area
Throughput,0.559144955533997,catapult,FF,188,catapult_fpga_area
Throughput,0.559144955533997,catapult,DSP,0,catapult_fpga_area
Throughput,0.559144955533997,catapult,BRAM,3,catapult_fpga_area
Throughput,0.594523605262485,catapult,CLB,115,catapult_fpga_area
Throughput,0.594523605262485,catapult,LUT,651,catapult_fpga_area
Throughput,0.594523605262485,catapult,FF,193,catapult_fpga_area
Throughput,0.594523605262485,catapult,DSP,0,catapult_fpga_area
Throughput,0.594523605262485,catapult,BRAM,3,catapult_fpga_area
Throughput,0.520728102862547,catapult,CLB,114,catapult_fpga_area
Throughput,0.520728102862547,catapult,LUT,659,catapult_fpga_area
Throughput,0.520728102862547,catapult,FF,197,catapult_fpga_area
Throughput,0.520728102862547,catapult,DSP,0,catapult_fpga_area
Throughput,0.520728102862547,catapult,BRAM,3,catapult_fpga_area
Throughput,0.746516009782346,catapult,CLB,93,catapult_fpga_area
Throughput,0.746516009782346,catapult,LUT,525,catapult_fpga_area
Throughput,0.746516009782346,catapult,FF,184,catapult_fpga_area
Throughput,0.746516009782346,catapult,DSP,0,catapult_fpga_area
Throughput,0.746516009782346,catapult,BRAM,3,catapult_fpga_area
Throughput,0.605546808768318,catapult,CLB,100,catapult_fpga_area
Throughput,0.605546808768318,catapult,LUT,561,catapult_fpga_area
Throughput,0.605546808768318,catapult,FF,182,catapult_fpga_area
Throughput,0.605546808768318,catapult,DSP,0,catapult_fpga_area
Throughput,0.605546808768318,catapult,BRAM,3,catapult_fpga_area
Throughput,0.754386759003606,catapult,CLB,109,catapult_fpga_area
Throughput,0.754386759003606,catapult,LUT,601,catapult_fpga_area
Throughput,0.754386759003606,catapult,FF,191,catapult_fpga_area
Throughput,0.754386759003606,catapult,DSP,0,catapult_fpga_area
Throughput,0.754386759003606,catapult,BRAM,3,catapult_fpga_area
Throughput,0.54665450178182,catapult,CLB,99,catapult_fpga_area
Throughput,0.54665450178182,catapult,LUT,558,catapult_fpga_area
Throughput,0.54665450178182,catapult,FF,197,catapult_fpga_area
Throughput,0.54665450178182,catapult,DSP,0,catapult_fpga_area
Throughput,0.54665450178182,catapult,BRAM,3,catapult_fpga_area
Throughput,0.774397789558949,catapult,CLB,93,catapult_fpga_area
Throughput,0.774397789558949,catapult,LUT,528,catapult_fpga_area
Throughput,0.774397789558949,catapult,FF,185,catapult_fpga_area
Throughput,0.774397789558949,catapult,DSP,0,catapult_fpga_area
Throughput,0.774397789558949,catapult,BRAM,3,catapult_fpga_area
Throughput,0.649378479856929,catapult,CLB,98,catapult_fpga_area
Throughput,0.649378479856929,catapult,LUT,560,catapult_fpga_area
Throughput,0.649378479856929,catapult,FF,189,catapult_fpga_area
Throughput,0.649378479856929,catapult,DSP,0,catapult_fpga_area
Throughput,0.649378479856929,catapult,BRAM,3,catapult_fpga_area
Throughput,0.735057926239877,catapult,CLB,96,catapult_fpga_area
Throughput,0.735057926239877,catapult,LUT,560,catapult_fpga_area
Throughput,0.735057926239877,catapult,FF,192,catapult_fpga_area
Throughput,0.735057926239877,catapult,DSP,0,catapult_fpga_area
Throughput,0.735057926239877,catapult,BRAM,3,catapult_fpga_area
Throughput,0.462499606875334,catapult,CLB,89,catapult_fpga_area
Throughput,0.462499606875334,catapult,LUT,547,catapult_fpga_area
Throughput,0.462499606875334,catapult,FF,199,catapult_fpga_area
Throughput,0.462499606875334,catapult,DSP,0,catapult_fpga_area
Throughput,0.462499606875334,catapult,BRAM,3,catapult_fpga_area
Throughput,0.707360153129326,catapult,CLB,99,catapult_fpga_area
Throughput,0.707360153129326,catapult,LUT,582,catapult_fpga_area
Throughput,0.707360153129326,catapult,FF,190,catapult_fpga_area
Throughput,0.707360153129326,catapult,DSP,0,catapult_fpga_area
Throughput,0.707360153129326,catapult,BRAM,3,catapult_fpga_area
Throughput,0.549686431375222,catapult,CLB,107,catapult_fpga_area
Throughput,0.549686431375222,catapult,LUT,648,catapult_fpga_area
Throughput,0.549686431375222,catapult,FF,191,catapult_fpga_area
Throughput,0.549686431375222,catapult,DSP,0,catapult_fpga_area
Throughput,0.549686431375222,catapult,BRAM,3,catapult_fpga_area
Throughput,0.717654074947486,catapult,CLB,104,catapult_fpga_area
Throughput,0.717654074947486,catapult,LUT,610,catapult_fpga_area
Throughput,0.717654074947486,catapult,FF,197,catapult_fpga_area
Throughput,0.717654074947486,catapult,DSP,0,catapult_fpga_area
Throughput,0.717654074947486,catapult,BRAM,3,catapult_fpga_area
Throughput,0.488624814322571,catapult,CLB,108,catapult_fpga_area
Throughput,0.488624814322571,catapult,LUT,628,catapult_fpga_area
Throughput,0.488624814322571,catapult,FF,201,catapult_fpga_area
Throughput,0.488624814322571,catapult,DSP,0,catapult_fpga_area
Throughput,0.488624814322571,catapult,BRAM,3,catapult_fpga_area
Throughput,0.639474914358322,catapult,CLB,107,catapult_fpga_area
Throughput,0.639474914358322,catapult,LUT,612,catapult_fpga_area
Throughput,0.639474914358322,catapult,FF,187,catapult_fpga_area
Throughput,0.639474914358322,catapult,DSP,0,catapult_fpga_area
Throughput,0.639474914358322,catapult,BRAM,3,catapult_fpga_area
Throughput,0.565113508699357,catapult,CLB,115,catapult_fpga_area
Throughput,0.565113508699357,catapult,LUT,676,catapult_fpga_area
Throughput,0.565113508699357,catapult,FF,191,catapult_fpga_area
Throughput,0.565113508699357,catapult,DSP,0,catapult_fpga_area
Throughput,0.565113508699357,catapult,BRAM,3,catapult_fpga_area
Throughput,0.58633419172659,catapult,CLB,110,catapult_fpga_area
Throughput,0.58633419172659,catapult,LUT,629,catapult_fpga_area
Throughput,0.58633419172659,catapult,FF,195,catapult_fpga_area
Throughput,0.58633419172659,catapult,DSP,0,catapult_fpga_area
Throughput,0.58633419172659,catapult,BRAM,3,catapult_fpga_area
Throughput,0.484272288874231,catapult,CLB,116,catapult_fpga_area
Throughput,0.484272288874231,catapult,LUT,654,catapult_fpga_area
Throughput,0.484272288874231,catapult,FF,202,catapult_fpga_area
Throughput,0.484272288874231,catapult,DSP,0,catapult_fpga_area
Throughput,0.484272288874231,catapult,BRAM,3,catapult_fpga_area
Throughput,0.760703864071348,catapult,CLB,93,catapult_fpga_area
Throughput,0.760703864071348,catapult,LUT,522,catapult_fpga_area
Throughput,0.760703864071348,catapult,FF,178,catapult_fpga_area
Throughput,0.760703864071348,catapult,DSP,0,catapult_fpga_area
Throughput,0.760703864071348,catapult,BRAM,3,catapult_fpga_area
Throughput,0.663599069368665,catapult,CLB,100,catapult_fpga_area
Throughput,0.663599069368665,catapult,LUT,496,catapult_fpga_area
Throughput,0.663599069368665,catapult,FF,183,catapult_fpga_area
Throughput,0.663599069368665,catapult,DSP,0,catapult_fpga_area
Throughput,0.663599069368665,catapult,BRAM,3,catapult_fpga_area
Throughput,0.767024099897219,catapult,CLB,116,catapult_fpga_area
Throughput,0.767024099897219,catapult,LUT,614,catapult_fpga_area
Throughput,0.767024099897219,catapult,FF,186,catapult_fpga_area
Throughput,0.767024099897219,catapult,DSP,0,catapult_fpga_area
Throughput,0.767024099897219,catapult,BRAM,3,catapult_fpga_area
Throughput,0.637744933913681,catapult,CLB,105,catapult_fpga_area
Throughput,0.637744933913681,catapult,LUT,551,catapult_fpga_area
Throughput,0.637744933913681,catapult,FF,191,catapult_fpga_area
Throughput,0.637744933913681,catapult,DSP,0,catapult_fpga_area
Throughput,0.637744933913681,catapult,BRAM,3,catapult_fpga_area
Throughput,0.636603693829273,catapult,CLB,101,catapult_fpga_area
Throughput,0.636603693829273,catapult,LUT,584,catapult_fpga_area
Throughput,0.636603693829273,catapult,FF,179,catapult_fpga_area
Throughput,0.636603693829273,catapult,DSP,0,catapult_fpga_area
Throughput,0.636603693829273,catapult,BRAM,3,catapult_fpga_area
Throughput,0.593367926683459,catapult,CLB,107,catapult_fpga_area
Throughput,0.593367926683459,catapult,LUT,591,catapult_fpga_area
Throughput,0.593367926683459,catapult,FF,185,catapult_fpga_area
Throughput,0.593367926683459,catapult,DSP,0,catapult_fpga_area
Throughput,0.593367926683459,catapult,BRAM,3,catapult_fpga_area
Throughput,0.636408821389955,catapult,CLB,109,catapult_fpga_area
Throughput,0.636408821389955,catapult,LUT,582,catapult_fpga_area
Throughput,0.636408821389955,catapult,FF,188,catapult_fpga_area
Throughput,0.636408821389955,catapult,DSP,0,catapult_fpga_area
Throughput,0.636408821389955,catapult,BRAM,3,catapult_fpga_area
Throughput,0.591367454446965,catapult,CLB,107,catapult_fpga_area
Throughput,0.591367454446965,catapult,LUT,555,catapult_fpga_area
Throughput,0.591367454446965,catapult,FF,193,catapult_fpga_area
Throughput,0.591367454446965,catapult,DSP,0,catapult_fpga_area
Throughput,0.591367454446965,catapult,BRAM,3,catapult_fpga_area
Throughput,0.686882063723423,catapult,CLB,101,catapult_fpga_area
Throughput,0.686882063723423,catapult,LUT,589,catapult_fpga_area
Throughput,0.686882063723423,catapult,FF,183,catapult_fpga_area
Throughput,0.686882063723423,catapult,DSP,0,catapult_fpga_area
Throughput,0.686882063723423,catapult,BRAM,3,catapult_fpga_area
Throughput,0.699182864985691,catapult,CLB,97,catapult_fpga_area
Throughput,0.699182864985691,catapult,LUT,535,catapult_fpga_area
Throughput,0.699182864985691,catapult,FF,189,catapult_fpga_area
Throughput,0.699182864985691,catapult,DSP,0,catapult_fpga_area
Throughput,0.699182864985691,catapult,BRAM,3,catapult_fpga_area
Throughput,0.743183888962381,catapult,CLB,102,catapult_fpga_area
Throughput,0.743183888962381,catapult,LUT,611,catapult_fpga_area
Throughput,0.743183888962381,catapult,FF,191,catapult_fpga_area
Throughput,0.743183888962381,catapult,DSP,0,catapult_fpga_area
Throughput,0.743183888962381,catapult,BRAM,3,catapult_fpga_area
Throughput,0.554835502370257,catapult,CLB,96,catapult_fpga_area
Throughput,0.554835502370257,catapult,LUT,556,catapult_fpga_area
Throughput,0.554835502370257,catapult,FF,196,catapult_fpga_area
Throughput,0.554835502370257,catapult,DSP,0,catapult_fpga_area
Throughput,0.554835502370257,catapult,BRAM,3,catapult_fpga_area
Throughput,0.629905388210691,catapult,CLB,96,catapult_fpga_area
Throughput,0.629905388210691,catapult,LUT,558,catapult_fpga_area
Throughput,0.629905388210691,catapult,FF,183,catapult_fpga_area
Throughput,0.629905388210691,catapult,DSP,0,catapult_fpga_area
Throughput,0.629905388210691,catapult,BRAM,3,catapult_fpga_area
Throughput,0.618194451828434,catapult,CLB,106,catapult_fpga_area
Throughput,0.618194451828434,catapult,LUT,589,catapult_fpga_area
Throughput,0.618194451828434,catapult,FF,189,catapult_fpga_area
Throughput,0.618194451828434,catapult,DSP,0,catapult_fpga_area
Throughput,0.618194451828434,catapult,BRAM,3,catapult_fpga_area
Throughput,0.687217210118036,catapult,CLB,113,catapult_fpga_area
Throughput,0.687217210118036,catapult,LUT,640,catapult_fpga_area
Throughput,0.687217210118036,catapult,FF,191,catapult_fpga_area
Throughput,0.687217210118036,catapult,DSP,0,catapult_fpga_area
Throughput,0.687217210118036,catapult,BRAM,3,catapult_fpga_area
Throughput,0.52491233963928,catapult,CLB,97,catapult_fpga_area
Throughput,0.52491233963928,catapult,LUT,547,catapult_fpga_area
Throughput,0.52491233963928,catapult,FF,197,catapult_fpga_area
Throughput,0.52491233963928,catapult,DSP,0,catapult_fpga_area
Throughput,0.52491233963928,catapult,BRAM,3,catapult_fpga_area
Throughput,0.544862923385735,catapult,CLB,118,catapult_fpga_area
Throughput,0.544862923385735,catapult,LUT,631,catapult_fpga_area
Throughput,0.544862923385735,catapult,FF,175,catapult_fpga_area
Throughput,0.544862923385735,catapult,DSP,0,catapult_fpga_area
Throughput,0.544862923385735,catapult,BRAM,3,catapult_fpga_area
Throughput,0.590667105335437,catapult,CLB,104,catapult_fpga_area
Throughput,0.590667105335437,catapult,LUT,584,catapult_fpga_area
Throughput,0.590667105335437,catapult,FF,177,catapult_fpga_area
Throughput,0.590667105335437,catapult,DSP,0,catapult_fpga_area
Throughput,0.590667105335437,catapult,BRAM,3,catapult_fpga_area
Throughput,0.633254873054562,catapult,CLB,127,catapult_fpga_area
Throughput,0.633254873054562,catapult,LUT,641,catapult_fpga_area
Throughput,0.633254873054562,catapult,FF,182,catapult_fpga_area
Throughput,0.633254873054562,catapult,DSP,0,catapult_fpga_area
Throughput,0.633254873054562,catapult,BRAM,3,catapult_fpga_area
Throughput,0.443686824542271,catapult,CLB,117,catapult_fpga_area
Throughput,0.443686824542271,catapult,LUT,629,catapult_fpga_area
Throughput,0.443686824542271,catapult,FF,183,catapult_fpga_area
Throughput,0.443686824542271,catapult,DSP,0,catapult_fpga_area
Throughput,0.443686824542271,catapult,BRAM,3,catapult_fpga_area
Throughput,0.721264983378448,catapult,CLB,103,catapult_fpga_area
Throughput,0.721264983378448,catapult,LUT,544,catapult_fpga_area
Throughput,0.721264983378448,catapult,FF,177,catapult_fpga_area
Throughput,0.721264983378448,catapult,DSP,0,catapult_fpga_area
Throughput,0.721264983378448,catapult,BRAM,3,catapult_fpga_area
Throughput,0.579717202354348,catapult,CLB,112,catapult_fpga_area
Throughput,0.579717202354348,catapult,LUT,568,catapult_fpga_area
Throughput,0.579717202354348,catapult,FF,178,catapult_fpga_area
Throughput,0.579717202354348,catapult,DSP,0,catapult_fpga_area
Throughput,0.579717202354348,catapult,BRAM,3,catapult_fpga_area
Throughput,0.673227492995068,catapult,CLB,110,catapult_fpga_area
Throughput,0.673227492995068,catapult,LUT,624,catapult_fpga_area
Throughput,0.673227492995068,catapult,FF,182,catapult_fpga_area
Throughput,0.673227492995068,catapult,DSP,0,catapult_fpga_area
Throughput,0.673227492995068,catapult,BRAM,3,catapult_fpga_area
Throughput,0.478632871356886,catapult,CLB,114,catapult_fpga_area
Throughput,0.478632871356886,catapult,LUT,638,catapult_fpga_area
Throughput,0.478632871356886,catapult,FF,186,catapult_fpga_area
Throughput,0.478632871356886,catapult,DSP,0,catapult_fpga_area
Throughput,0.478632871356886,catapult,BRAM,3,catapult_fpga_area
Throughput,0.580532650317319,catapult,CLB,113,catapult_fpga_area
Throughput,0.580532650317319,catapult,LUT,607,catapult_fpga_area
Throughput,0.580532650317319,catapult,FF,181,catapult_fpga_area
Throughput,0.580532650317319,catapult,DSP,0,catapult_fpga_area
Throughput,0.580532650317319,catapult,BRAM,3,catapult_fpga_area
Throughput,0.621351501651241,catapult,CLB,108,catapult_fpga_area
Throughput,0.621351501651241,catapult,LUT,609,catapult_fpga_area
Throughput,0.621351501651241,catapult,FF,182,catapult_fpga_area
Throughput,0.621351501651241,catapult,DSP,0,catapult_fpga_area
Throughput,0.621351501651241,catapult,BRAM,3,catapult_fpga_area
Throughput,0.648193161562145,catapult,CLB,114,catapult_fpga_area
Throughput,0.648193161562145,catapult,LUT,632,catapult_fpga_area
Throughput,0.648193161562145,catapult,FF,187,catapult_fpga_area
Throughput,0.648193161562145,catapult,DSP,0,catapult_fpga_area
Throughput,0.648193161562145,catapult,BRAM,3,catapult_fpga_area
Throughput,0.455827988750165,catapult,CLB,123,catapult_fpga_area
Throughput,0.455827988750165,catapult,LUT,658,catapult_fpga_area
Throughput,0.455827988750165,catapult,FF,190,catapult_fpga_area
Throughput,0.455827988750165,catapult,DSP,0,catapult_fpga_area
Throughput,0.455827988750165,catapult,BRAM,3,catapult_fpga_area
Throughput,0.609662417726057,catapult,CLB,123,catapult_fpga_area
Throughput,0.609662417726057,catapult,LUT,637,catapult_fpga_area
Throughput,0.609662417726057,catapult,FF,180,catapult_fpga_area
Throughput,0.609662417726057,catapult,DSP,0,catapult_fpga_area
Throughput,0.609662417726057,catapult,BRAM,3,catapult_fpga_area
Throughput,0.596384004503892,catapult,CLB,120,catapult_fpga_area
Throughput,0.596384004503892,catapult,LUT,659,catapult_fpga_area
Throughput,0.596384004503892,catapult,FF,181,catapult_fpga_area
Throughput,0.596384004503892,catapult,DSP,0,catapult_fpga_area
Throughput,0.596384004503892,catapult,BRAM,3,catapult_fpga_area
Throughput,0.600201187438029,catapult,CLB,115,catapult_fpga_area
Throughput,0.600201187438029,catapult,LUT,681,catapult_fpga_area
Throughput,0.600201187438029,catapult,FF,187,catapult_fpga_area
Throughput,0.600201187438029,catapult,DSP,0,catapult_fpga_area
Throughput,0.600201187438029,catapult,BRAM,3,catapult_fpga_area
Throughput,0.490365783452509,catapult,CLB,118,catapult_fpga_area
Throughput,0.490365783452509,catapult,LUT,629,catapult_fpga_area
Throughput,0.490365783452509,catapult,FF,190,catapult_fpga_area
Throughput,0.490365783452509,catapult,DSP,0,catapult_fpga_area
Throughput,0.490365783452509,catapult,BRAM,3,catapult_fpga_area
Throughput,0.665353259332744,catapult,CLB,108,catapult_fpga_area
Throughput,0.665353259332744,catapult,LUT,582,catapult_fpga_area
Throughput,0.665353259332744,catapult,FF,180,catapult_fpga_area
Throughput,0.665353259332744,catapult,DSP,0,catapult_fpga_area
Throughput,0.665353259332744,catapult,BRAM,3,catapult_fpga_area
Throughput,0.564591210556952,catapult,CLB,120,catapult_fpga_area
Throughput,0.564591210556952,catapult,LUT,673,catapult_fpga_area
Throughput,0.564591210556952,catapult,FF,184,catapult_fpga_area
Throughput,0.564591210556952,catapult,DSP,0,catapult_fpga_area
Throughput,0.564591210556952,catapult,BRAM,3,catapult_fpga_area
Throughput,0.780112133318043,catapult,CLB,116,catapult_fpga_area
Throughput,0.780112133318043,catapult,LUT,629,catapult_fpga_area
Throughput,0.780112133318043,catapult,FF,187,catapult_fpga_area
Throughput,0.780112133318043,catapult,DSP,0,catapult_fpga_area
Throughput,0.780112133318043,catapult,BRAM,3,catapult_fpga_area
Throughput,0.488015081618082,catapult,CLB,120,catapult_fpga_area
Throughput,0.488015081618082,catapult,LUT,670,catapult_fpga_area
Throughput,0.488015081618082,catapult,FF,190,catapult_fpga_area
Throughput,0.488015081618082,catapult,DSP,0,catapult_fpga_area
Throughput,0.488015081618082,catapult,BRAM,3,catapult_fpga_area
Throughput,0.641989448261428,catapult,CLB,121,catapult_fpga_area
Throughput,0.641989448261428,catapult,LUT,647,catapult_fpga_area
Throughput,0.641989448261428,catapult,FF,181,catapult_fpga_area
Throughput,0.641989448261428,catapult,DSP,0,catapult_fpga_area
Throughput,0.641989448261428,catapult,BRAM,3,catapult_fpga_area
Throughput,0.696790790655478,catapult,CLB,124,catapult_fpga_area
Throughput,0.696790790655478,catapult,LUT,669,catapult_fpga_area
Throughput,0.696790790655478,catapult,FF,185,catapult_fpga_area
Throughput,0.696790790655478,catapult,DSP,0,catapult_fpga_area
Throughput,0.696790790655478,catapult,BRAM,3,catapult_fpga_area
Throughput,0.652961014962602,catapult,CLB,112,catapult_fpga_area
Throughput,0.652961014962602,catapult,LUT,657,catapult_fpga_area
Throughput,0.652961014962602,catapult,FF,190,catapult_fpga_area
Throughput,0.652961014962602,catapult,DSP,0,catapult_fpga_area
Throughput,0.652961014962602,catapult,BRAM,3,catapult_fpga_area
Throughput,0.454674003286384,catapult,CLB,129,catapult_fpga_area
Throughput,0.454674003286384,catapult,LUT,677,catapult_fpga_area
Throughput,0.454674003286384,catapult,FF,192,catapult_fpga_area
Throughput,0.454674003286384,catapult,DSP,0,catapult_fpga_area
Throughput,0.454674003286384,catapult,BRAM,3,catapult_fpga_area
Throughput,0.555631491859443,catapult,CLB,119,catapult_fpga_area
Throughput,0.555631491859443,catapult,LUT,687,catapult_fpga_area
Throughput,0.555631491859443,catapult,FF,186,catapult_fpga_area
Throughput,0.555631491859443,catapult,DSP,0,catapult_fpga_area
Throughput,0.555631491859443,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496195914025126,catapult,CLB,118,catapult_fpga_area
Throughput,0.496195914025126,catapult,LUT,685,catapult_fpga_area
Throughput,0.496195914025126,catapult,FF,190,catapult_fpga_area
Throughput,0.496195914025126,catapult,DSP,0,catapult_fpga_area
Throughput,0.496195914025126,catapult,BRAM,3,catapult_fpga_area
Throughput,0.637100124107104,catapult,CLB,112,catapult_fpga_area
Throughput,0.637100124107104,catapult,LUT,655,catapult_fpga_area
Throughput,0.637100124107104,catapult,FF,193,catapult_fpga_area
Throughput,0.637100124107104,catapult,DSP,0,catapult_fpga_area
Throughput,0.637100124107104,catapult,BRAM,3,catapult_fpga_area
Throughput,0.551409872332072,catapult,CLB,113,catapult_fpga_area
Throughput,0.551409872332072,catapult,LUT,694,catapult_fpga_area
Throughput,0.551409872332072,catapult,FF,197,catapult_fpga_area
Throughput,0.551409872332072,catapult,DSP,0,catapult_fpga_area
Throughput,0.551409872332072,catapult,BRAM,3,catapult_fpga_area
Throughput,0.563966807169597,catapult,CLB,120,catapult_fpga_area
Throughput,0.563966807169597,catapult,LUT,655,catapult_fpga_area
Throughput,0.563966807169597,catapult,FF,185,catapult_fpga_area
Throughput,0.563966807169597,catapult,DSP,0,catapult_fpga_area
Throughput,0.563966807169597,catapult,BRAM,3,catapult_fpga_area
Throughput,0.597329816255375,catapult,CLB,120,catapult_fpga_area
Throughput,0.597329816255375,catapult,LUT,653,catapult_fpga_area
Throughput,0.597329816255375,catapult,FF,188,catapult_fpga_area
Throughput,0.597329816255375,catapult,DSP,0,catapult_fpga_area
Throughput,0.597329816255375,catapult,BRAM,3,catapult_fpga_area
Throughput,0.653464078426145,catapult,CLB,120,catapult_fpga_area
Throughput,0.653464078426145,catapult,LUT,661,catapult_fpga_area
Throughput,0.653464078426145,catapult,FF,193,catapult_fpga_area
Throughput,0.653464078426145,catapult,DSP,0,catapult_fpga_area
Throughput,0.653464078426145,catapult,BRAM,3,catapult_fpga_area
Throughput,0.553287690787428,catapult,CLB,116,catapult_fpga_area
Throughput,0.553287690787428,catapult,LUT,660,catapult_fpga_area
Throughput,0.553287690787428,catapult,FF,196,catapult_fpga_area
Throughput,0.553287690787428,catapult,DSP,0,catapult_fpga_area
Throughput,0.553287690787428,catapult,BRAM,3,catapult_fpga_area
Throughput,0.693286559600112,catapult,CLB,114,catapult_fpga_area
Throughput,0.693286559600112,catapult,LUT,604,catapult_fpga_area
Throughput,0.693286559600112,catapult,FF,191,catapult_fpga_area
Throughput,0.693286559600112,catapult,DSP,0,catapult_fpga_area
Throughput,0.693286559600112,catapult,BRAM,3,catapult_fpga_area
Throughput,0.62972847367672,catapult,CLB,129,catapult_fpga_area
Throughput,0.62972847367672,catapult,LUT,660,catapult_fpga_area
Throughput,0.62972847367672,catapult,FF,196,catapult_fpga_area
Throughput,0.62972847367672,catapult,DSP,0,catapult_fpga_area
Throughput,0.62972847367672,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531530382276651,catapult,CLB,112,catapult_fpga_area
Throughput,0.531530382276651,catapult,LUT,614,catapult_fpga_area
Throughput,0.531530382276651,catapult,FF,196,catapult_fpga_area
Throughput,0.531530382276651,catapult,DSP,0,catapult_fpga_area
Throughput,0.531530382276651,catapult,BRAM,3,catapult_fpga_area
Throughput,0.595223923239923,catapult,CLB,112,catapult_fpga_area
Throughput,0.595223923239923,catapult,LUT,604,catapult_fpga_area
Throughput,0.595223923239923,catapult,FF,189,catapult_fpga_area
Throughput,0.595223923239923,catapult,DSP,0,catapult_fpga_area
Throughput,0.595223923239923,catapult,BRAM,3,catapult_fpga_area
Throughput,0.565443273599906,catapult,CLB,119,catapult_fpga_area
Throughput,0.565443273599906,catapult,LUT,629,catapult_fpga_area
Throughput,0.565443273599906,catapult,FF,187,catapult_fpga_area
Throughput,0.565443273599906,catapult,DSP,0,catapult_fpga_area
Throughput,0.565443273599906,catapult,BRAM,3,catapult_fpga_area
Throughput,0.669770382619726,catapult,CLB,111,catapult_fpga_area
Throughput,0.669770382619726,catapult,LUT,664,catapult_fpga_area
Throughput,0.669770382619726,catapult,FF,192,catapult_fpga_area
Throughput,0.669770382619726,catapult,DSP,0,catapult_fpga_area
Throughput,0.669770382619726,catapult,BRAM,3,catapult_fpga_area
Throughput,0.500418850577934,catapult,CLB,122,catapult_fpga_area
Throughput,0.500418850577934,catapult,LUT,659,catapult_fpga_area
Throughput,0.500418850577934,catapult,FF,199,catapult_fpga_area
Throughput,0.500418850577934,catapult,DSP,0,catapult_fpga_area
Throughput,0.500418850577934,catapult,BRAM,3,catapult_fpga_area
Throughput,0.520801054517975,catapult,CLB,113,catapult_fpga_area
Throughput,0.520801054517975,catapult,LUT,592,catapult_fpga_area
Throughput,0.520801054517975,catapult,FF,194,catapult_fpga_area
Throughput,0.520801054517975,catapult,DSP,0,catapult_fpga_area
Throughput,0.520801054517975,catapult,BRAM,3,catapult_fpga_area
Throughput,0.561024925215378,catapult,CLB,113,catapult_fpga_area
Throughput,0.561024925215378,catapult,LUT,676,catapult_fpga_area
Throughput,0.561024925215378,catapult,FF,196,catapult_fpga_area
Throughput,0.561024925215378,catapult,DSP,0,catapult_fpga_area
Throughput,0.561024925215378,catapult,BRAM,3,catapult_fpga_area
Throughput,0.79446417363809,catapult,CLB,115,catapult_fpga_area
Throughput,0.79446417363809,catapult,LUT,668,catapult_fpga_area
Throughput,0.79446417363809,catapult,FF,201,catapult_fpga_area
Throughput,0.79446417363809,catapult,DSP,0,catapult_fpga_area
Throughput,0.79446417363809,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524249693838179,catapult,CLB,131,catapult_fpga_area
Throughput,0.524249693838179,catapult,LUT,660,catapult_fpga_area
Throughput,0.524249693838179,catapult,FF,202,catapult_fpga_area
Throughput,0.524249693838179,catapult,DSP,0,catapult_fpga_area
Throughput,0.524249693838179,catapult,BRAM,3,catapult_fpga_area
Throughput,0.622520035807353,catapult,CLB,114,catapult_fpga_area
Throughput,0.622520035807353,catapult,LUT,683,catapult_fpga_area
Throughput,0.622520035807353,catapult,FF,193,catapult_fpga_area
Throughput,0.622520035807353,catapult,DSP,0,catapult_fpga_area
Throughput,0.622520035807353,catapult,BRAM,3,catapult_fpga_area
Throughput,0.575251528730938,catapult,CLB,120,catapult_fpga_area
Throughput,0.575251528730938,catapult,LUT,698,catapult_fpga_area
Throughput,0.575251528730938,catapult,FF,195,catapult_fpga_area
Throughput,0.575251528730938,catapult,DSP,0,catapult_fpga_area
Throughput,0.575251528730938,catapult,BRAM,3,catapult_fpga_area
Throughput,0.616769595232618,catapult,CLB,123,catapult_fpga_area
Throughput,0.616769595232618,catapult,LUT,729,catapult_fpga_area
Throughput,0.616769595232618,catapult,FF,201,catapult_fpga_area
Throughput,0.616769595232618,catapult,DSP,0,catapult_fpga_area
Throughput,0.616769595232618,catapult,BRAM,3,catapult_fpga_area
Throughput,0.508139634739068,catapult,CLB,122,catapult_fpga_area
Throughput,0.508139634739068,catapult,LUT,667,catapult_fpga_area
Throughput,0.508139634739068,catapult,FF,202,catapult_fpga_area
Throughput,0.508139634739068,catapult,DSP,0,catapult_fpga_area
Throughput,0.508139634739068,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36063492668219,catapult,CLB,82,catapult_fpga_area
Throughput,1.36063492668219,catapult,LUT,483,catapult_fpga_area
Throughput,1.36063492668219,catapult,FF,191,catapult_fpga_area
Throughput,1.36063492668219,catapult,DSP,0,catapult_fpga_area
Throughput,1.36063492668219,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41070186649964,catapult,CLB,95,catapult_fpga_area
Throughput,1.41070186649964,catapult,LUT,530,catapult_fpga_area
Throughput,1.41070186649964,catapult,FF,193,catapult_fpga_area
Throughput,1.41070186649964,catapult,DSP,0,catapult_fpga_area
Throughput,1.41070186649964,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32456471492056,catapult,CLB,96,catapult_fpga_area
Throughput,1.32456471492056,catapult,LUT,528,catapult_fpga_area
Throughput,1.32456471492056,catapult,FF,199,catapult_fpga_area
Throughput,1.32456471492056,catapult,DSP,0,catapult_fpga_area
Throughput,1.32456471492056,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17727390454663,catapult,CLB,94,catapult_fpga_area
Throughput,1.17727390454663,catapult,LUT,516,catapult_fpga_area
Throughput,1.17727390454663,catapult,FF,198,catapult_fpga_area
Throughput,1.17727390454663,catapult,DSP,0,catapult_fpga_area
Throughput,1.17727390454663,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20408956981492,catapult,CLB,94,catapult_fpga_area
Throughput,1.20408956981492,catapult,LUT,548,catapult_fpga_area
Throughput,1.20408956981492,catapult,FF,194,catapult_fpga_area
Throughput,1.20408956981492,catapult,DSP,0,catapult_fpga_area
Throughput,1.20408956981492,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24391260270053,catapult,CLB,96,catapult_fpga_area
Throughput,1.24391260270053,catapult,LUT,504,catapult_fpga_area
Throughput,1.24391260270053,catapult,FF,197,catapult_fpga_area
Throughput,1.24391260270053,catapult,DSP,0,catapult_fpga_area
Throughput,1.24391260270053,catapult,BRAM,3,catapult_fpga_area
Throughput,1.084101328783,catapult,CLB,96,catapult_fpga_area
Throughput,1.084101328783,catapult,LUT,526,catapult_fpga_area
Throughput,1.084101328783,catapult,FF,203,catapult_fpga_area
Throughput,1.084101328783,catapult,DSP,0,catapult_fpga_area
Throughput,1.084101328783,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01572855670051,catapult,CLB,106,catapult_fpga_area
Throughput,1.01572855670051,catapult,LUT,575,catapult_fpga_area
Throughput,1.01572855670051,catapult,FF,203,catapult_fpga_area
Throughput,1.01572855670051,catapult,DSP,0,catapult_fpga_area
Throughput,1.01572855670051,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19177863426936,catapult,CLB,104,catapult_fpga_area
Throughput,1.19177863426936,catapult,LUT,568,catapult_fpga_area
Throughput,1.19177863426936,catapult,FF,202,catapult_fpga_area
Throughput,1.19177863426936,catapult,DSP,0,catapult_fpga_area
Throughput,1.19177863426936,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32502454607972,catapult,CLB,109,catapult_fpga_area
Throughput,1.32502454607972,catapult,LUT,583,catapult_fpga_area
Throughput,1.32502454607972,catapult,FF,205,catapult_fpga_area
Throughput,1.32502454607972,catapult,DSP,0,catapult_fpga_area
Throughput,1.32502454607972,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24698385779396,catapult,CLB,98,catapult_fpga_area
Throughput,1.24698385779396,catapult,LUT,578,catapult_fpga_area
Throughput,1.24698385779396,catapult,FF,210,catapult_fpga_area
Throughput,1.24698385779396,catapult,DSP,0,catapult_fpga_area
Throughput,1.24698385779396,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10325836325002,catapult,CLB,101,catapult_fpga_area
Throughput,1.10325836325002,catapult,LUT,546,catapult_fpga_area
Throughput,1.10325836325002,catapult,FF,210,catapult_fpga_area
Throughput,1.10325836325002,catapult,DSP,0,catapult_fpga_area
Throughput,1.10325836325002,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17636402349434,catapult,CLB,101,catapult_fpga_area
Throughput,1.17636402349434,catapult,LUT,518,catapult_fpga_area
Throughput,1.17636402349434,catapult,FF,202,catapult_fpga_area
Throughput,1.17636402349434,catapult,DSP,0,catapult_fpga_area
Throughput,1.17636402349434,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30784602990259,catapult,CLB,98,catapult_fpga_area
Throughput,1.30784602990259,catapult,LUT,532,catapult_fpga_area
Throughput,1.30784602990259,catapult,FF,205,catapult_fpga_area
Throughput,1.30784602990259,catapult,DSP,0,catapult_fpga_area
Throughput,1.30784602990259,catapult,BRAM,3,catapult_fpga_area
Throughput,1.12740588415679,catapult,CLB,107,catapult_fpga_area
Throughput,1.12740588415679,catapult,LUT,612,catapult_fpga_area
Throughput,1.12740588415679,catapult,FF,210,catapult_fpga_area
Throughput,1.12740588415679,catapult,DSP,0,catapult_fpga_area
Throughput,1.12740588415679,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04238982460749,catapult,CLB,108,catapult_fpga_area
Throughput,1.04238982460749,catapult,LUT,589,catapult_fpga_area
Throughput,1.04238982460749,catapult,FF,210,catapult_fpga_area
Throughput,1.04238982460749,catapult,DSP,0,catapult_fpga_area
Throughput,1.04238982460749,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42285763882466,catapult,CLB,94,catapult_fpga_area
Throughput,1.42285763882466,catapult,LUT,517,catapult_fpga_area
Throughput,1.42285763882466,catapult,FF,194,catapult_fpga_area
Throughput,1.42285763882466,catapult,DSP,0,catapult_fpga_area
Throughput,1.42285763882466,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16563158581846,catapult,CLB,97,catapult_fpga_area
Throughput,1.16563158581846,catapult,LUT,531,catapult_fpga_area
Throughput,1.16563158581846,catapult,FF,197,catapult_fpga_area
Throughput,1.16563158581846,catapult,DSP,0,catapult_fpga_area
Throughput,1.16563158581846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16160343091189,catapult,CLB,101,catapult_fpga_area
Throughput,1.16160343091189,catapult,LUT,560,catapult_fpga_area
Throughput,1.16160343091189,catapult,FF,202,catapult_fpga_area
Throughput,1.16160343091189,catapult,DSP,0,catapult_fpga_area
Throughput,1.16160343091189,catapult,BRAM,3,catapult_fpga_area
Throughput,1.102802109881,catapult,CLB,107,catapult_fpga_area
Throughput,1.102802109881,catapult,LUT,572,catapult_fpga_area
Throughput,1.102802109881,catapult,FF,206,catapult_fpga_area
Throughput,1.102802109881,catapult,DSP,0,catapult_fpga_area
Throughput,1.102802109881,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18071142586254,catapult,CLB,92,catapult_fpga_area
Throughput,1.18071142586254,catapult,LUT,506,catapult_fpga_area
Throughput,1.18071142586254,catapult,FF,198,catapult_fpga_area
Throughput,1.18071142586254,catapult,DSP,0,catapult_fpga_area
Throughput,1.18071142586254,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02364518001312,catapult,CLB,99,catapult_fpga_area
Throughput,1.02364518001312,catapult,LUT,538,catapult_fpga_area
Throughput,1.02364518001312,catapult,FF,200,catapult_fpga_area
Throughput,1.02364518001312,catapult,DSP,0,catapult_fpga_area
Throughput,1.02364518001312,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17164479010569,catapult,CLB,98,catapult_fpga_area
Throughput,1.17164479010569,catapult,LUT,572,catapult_fpga_area
Throughput,1.17164479010569,catapult,FF,206,catapult_fpga_area
Throughput,1.17164479010569,catapult,DSP,0,catapult_fpga_area
Throughput,1.17164479010569,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1247645024323,catapult,CLB,107,catapult_fpga_area
Throughput,1.1247645024323,catapult,LUT,585,catapult_fpga_area
Throughput,1.1247645024323,catapult,FF,209,catapult_fpga_area
Throughput,1.1247645024323,catapult,DSP,0,catapult_fpga_area
Throughput,1.1247645024323,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20577227302543,catapult,CLB,103,catapult_fpga_area
Throughput,1.20577227302543,catapult,LUT,527,catapult_fpga_area
Throughput,1.20577227302543,catapult,FF,205,catapult_fpga_area
Throughput,1.20577227302543,catapult,DSP,0,catapult_fpga_area
Throughput,1.20577227302543,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13311109247773,catapult,CLB,103,catapult_fpga_area
Throughput,1.13311109247773,catapult,LUT,569,catapult_fpga_area
Throughput,1.13311109247773,catapult,FF,209,catapult_fpga_area
Throughput,1.13311109247773,catapult,DSP,0,catapult_fpga_area
Throughput,1.13311109247773,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22699386503067,catapult,CLB,112,catapult_fpga_area
Throughput,1.22699386503067,catapult,LUT,592,catapult_fpga_area
Throughput,1.22699386503067,catapult,FF,213,catapult_fpga_area
Throughput,1.22699386503067,catapult,DSP,0,catapult_fpga_area
Throughput,1.22699386503067,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04336430734174,catapult,CLB,114,catapult_fpga_area
Throughput,1.04336430734174,catapult,LUT,600,catapult_fpga_area
Throughput,1.04336430734174,catapult,FF,217,catapult_fpga_area
Throughput,1.04336430734174,catapult,DSP,0,catapult_fpga_area
Throughput,1.04336430734174,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05936692232722,catapult,CLB,123,catapult_fpga_area
Throughput,1.05936692232722,catapult,LUT,628,catapult_fpga_area
Throughput,1.05936692232722,catapult,FF,205,catapult_fpga_area
Throughput,1.05936692232722,catapult,DSP,0,catapult_fpga_area
Throughput,1.05936692232722,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07250912437138,catapult,CLB,105,catapult_fpga_area
Throughput,1.07250912437138,catapult,LUT,590,catapult_fpga_area
Throughput,1.07250912437138,catapult,FF,209,catapult_fpga_area
Throughput,1.07250912437138,catapult,DSP,0,catapult_fpga_area
Throughput,1.07250912437138,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17278390752833,catapult,CLB,108,catapult_fpga_area
Throughput,1.17278390752833,catapult,LUT,614,catapult_fpga_area
Throughput,1.17278390752833,catapult,FF,214,catapult_fpga_area
Throughput,1.17278390752833,catapult,DSP,0,catapult_fpga_area
Throughput,1.17278390752833,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00166175685462,catapult,CLB,117,catapult_fpga_area
Throughput,1.00166175685462,catapult,LUT,625,catapult_fpga_area
Throughput,1.00166175685462,catapult,FF,217,catapult_fpga_area
Throughput,1.00166175685462,catapult,DSP,0,catapult_fpga_area
Throughput,1.00166175685462,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34037297218324,catapult,CLB,101,catapult_fpga_area
Throughput,1.34037297218324,catapult,LUT,561,catapult_fpga_area
Throughput,1.34037297218324,catapult,FF,206,catapult_fpga_area
Throughput,1.34037297218324,catapult,DSP,0,catapult_fpga_area
Throughput,1.34037297218324,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49439973698565,catapult,CLB,107,catapult_fpga_area
Throughput,1.49439973698565,catapult,LUT,571,catapult_fpga_area
Throughput,1.49439973698565,catapult,FF,208,catapult_fpga_area
Throughput,1.49439973698565,catapult,DSP,0,catapult_fpga_area
Throughput,1.49439973698565,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28409925573607,catapult,CLB,108,catapult_fpga_area
Throughput,1.28409925573607,catapult,LUT,591,catapult_fpga_area
Throughput,1.28409925573607,catapult,FF,214,catapult_fpga_area
Throughput,1.28409925573607,catapult,DSP,0,catapult_fpga_area
Throughput,1.28409925573607,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25783315597886,catapult,CLB,115,catapult_fpga_area
Throughput,1.25783315597886,catapult,LUT,602,catapult_fpga_area
Throughput,1.25783315597886,catapult,FF,214,catapult_fpga_area
Throughput,1.25783315597886,catapult,DSP,0,catapult_fpga_area
Throughput,1.25783315597886,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25255835043075,catapult,CLB,115,catapult_fpga_area
Throughput,1.25255835043075,catapult,LUT,615,catapult_fpga_area
Throughput,1.25255835043075,catapult,FF,210,catapult_fpga_area
Throughput,1.25255835043075,catapult,DSP,0,catapult_fpga_area
Throughput,1.25255835043075,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27790301227298,catapult,CLB,120,catapult_fpga_area
Throughput,1.27790301227298,catapult,LUT,637,catapult_fpga_area
Throughput,1.27790301227298,catapult,FF,213,catapult_fpga_area
Throughput,1.27790301227298,catapult,DSP,0,catapult_fpga_area
Throughput,1.27790301227298,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17146773192132,catapult,CLB,119,catapult_fpga_area
Throughput,1.17146773192132,catapult,LUT,667,catapult_fpga_area
Throughput,1.17146773192132,catapult,FF,218,catapult_fpga_area
Throughput,1.17146773192132,catapult,DSP,0,catapult_fpga_area
Throughput,1.17146773192132,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0115959240777,catapult,CLB,133,catapult_fpga_area
Throughput,1.0115959240777,catapult,LUT,682,catapult_fpga_area
Throughput,1.0115959240777,catapult,FF,218,catapult_fpga_area
Throughput,1.0115959240777,catapult,DSP,0,catapult_fpga_area
Throughput,1.0115959240777,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27514262470257,catapult,CLB,119,catapult_fpga_area
Throughput,1.27514262470257,catapult,LUT,605,catapult_fpga_area
Throughput,1.27514262470257,catapult,FF,218,catapult_fpga_area
Throughput,1.27514262470257,catapult,DSP,0,catapult_fpga_area
Throughput,1.27514262470257,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04840595117154,catapult,CLB,107,catapult_fpga_area
Throughput,1.04840595117154,catapult,LUT,613,catapult_fpga_area
Throughput,1.04840595117154,catapult,FF,220,catapult_fpga_area
Throughput,1.04840595117154,catapult,DSP,0,catapult_fpga_area
Throughput,1.04840595117154,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18052882969455,catapult,CLB,110,catapult_fpga_area
Throughput,1.18052882969455,catapult,LUT,583,catapult_fpga_area
Throughput,1.18052882969455,catapult,FF,225,catapult_fpga_area
Throughput,1.18052882969455,catapult,DSP,0,catapult_fpga_area
Throughput,1.18052882969455,catapult,BRAM,3,catapult_fpga_area
Throughput,0.895466788927732,catapult,CLB,133,catapult_fpga_area
Throughput,0.895466788927732,catapult,LUT,691,catapult_fpga_area
Throughput,0.895466788927732,catapult,FF,227,catapult_fpga_area
Throughput,0.895466788927732,catapult,DSP,0,catapult_fpga_area
Throughput,0.895466788927732,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14912413758233,catapult,CLB,119,catapult_fpga_area
Throughput,1.14912413758233,catapult,LUT,661,catapult_fpga_area
Throughput,1.14912413758233,catapult,FF,218,catapult_fpga_area
Throughput,1.14912413758233,catapult,DSP,0,catapult_fpga_area
Throughput,1.14912413758233,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0496549784086,catapult,CLB,115,catapult_fpga_area
Throughput,1.0496549784086,catapult,LUT,635,catapult_fpga_area
Throughput,1.0496549784086,catapult,FF,220,catapult_fpga_area
Throughput,1.0496549784086,catapult,DSP,0,catapult_fpga_area
Throughput,1.0496549784086,catapult,BRAM,3,catapult_fpga_area
Throughput,1.29809945259146,catapult,CLB,120,catapult_fpga_area
Throughput,1.29809945259146,catapult,LUT,720,catapult_fpga_area
Throughput,1.29809945259146,catapult,FF,225,catapult_fpga_area
Throughput,1.29809945259146,catapult,DSP,0,catapult_fpga_area
Throughput,1.29809945259146,catapult,BRAM,3,catapult_fpga_area
Throughput,0.999834027551426,catapult,CLB,142,catapult_fpga_area
Throughput,0.999834027551426,catapult,LUT,712,catapult_fpga_area
Throughput,0.999834027551426,catapult,FF,226,catapult_fpga_area
Throughput,0.999834027551426,catapult,DSP,0,catapult_fpga_area
Throughput,0.999834027551426,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10452324358714,catapult,CLB,92,catapult_fpga_area
Throughput,1.10452324358714,catapult,LUT,514,catapult_fpga_area
Throughput,1.10452324358714,catapult,FF,203,catapult_fpga_area
Throughput,1.10452324358714,catapult,DSP,0,catapult_fpga_area
Throughput,1.10452324358714,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44984689616776,catapult,CLB,106,catapult_fpga_area
Throughput,1.44984689616776,catapult,LUT,551,catapult_fpga_area
Throughput,1.44984689616776,catapult,FF,206,catapult_fpga_area
Throughput,1.44984689616776,catapult,DSP,0,catapult_fpga_area
Throughput,1.44984689616776,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22689902498335,catapult,CLB,114,catapult_fpga_area
Throughput,1.22689902498335,catapult,LUT,627,catapult_fpga_area
Throughput,1.22689902498335,catapult,FF,211,catapult_fpga_area
Throughput,1.22689902498335,catapult,DSP,0,catapult_fpga_area
Throughput,1.22689902498335,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02569783352104,catapult,CLB,108,catapult_fpga_area
Throughput,1.02569783352104,catapult,LUT,603,catapult_fpga_area
Throughput,1.02569783352104,catapult,FF,212,catapult_fpga_area
Throughput,1.02569783352104,catapult,DSP,0,catapult_fpga_area
Throughput,1.02569783352104,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2222503339799,catapult,CLB,100,catapult_fpga_area
Throughput,1.2222503339799,catapult,LUT,541,catapult_fpga_area
Throughput,1.2222503339799,catapult,FF,207,catapult_fpga_area
Throughput,1.2222503339799,catapult,DSP,0,catapult_fpga_area
Throughput,1.2222503339799,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19279077257058,catapult,CLB,103,catapult_fpga_area
Throughput,1.19279077257058,catapult,LUT,546,catapult_fpga_area
Throughput,1.19279077257058,catapult,FF,209,catapult_fpga_area
Throughput,1.19279077257058,catapult,DSP,0,catapult_fpga_area
Throughput,1.19279077257058,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36735868689811,catapult,CLB,106,catapult_fpga_area
Throughput,1.36735868689811,catapult,LUT,568,catapult_fpga_area
Throughput,1.36735868689811,catapult,FF,215,catapult_fpga_area
Throughput,1.36735868689811,catapult,DSP,0,catapult_fpga_area
Throughput,1.36735868689811,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00407251813355,catapult,CLB,110,catapult_fpga_area
Throughput,1.00407251813355,catapult,LUT,611,catapult_fpga_area
Throughput,1.00407251813355,catapult,FF,216,catapult_fpga_area
Throughput,1.00407251813355,catapult,DSP,0,catapult_fpga_area
Throughput,1.00407251813355,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13781434965945,catapult,CLB,105,catapult_fpga_area
Throughput,1.13781434965945,catapult,LUT,588,catapult_fpga_area
Throughput,1.13781434965945,catapult,FF,215,catapult_fpga_area
Throughput,1.13781434965945,catapult,DSP,0,catapult_fpga_area
Throughput,1.13781434965945,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24762639079152,catapult,CLB,113,catapult_fpga_area
Throughput,1.24762639079152,catapult,LUT,605,catapult_fpga_area
Throughput,1.24762639079152,catapult,FF,218,catapult_fpga_area
Throughput,1.24762639079152,catapult,DSP,0,catapult_fpga_area
Throughput,1.24762639079152,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2944363829823,catapult,CLB,106,catapult_fpga_area
Throughput,1.2944363829823,catapult,LUT,633,catapult_fpga_area
Throughput,1.2944363829823,catapult,FF,223,catapult_fpga_area
Throughput,1.2944363829823,catapult,DSP,0,catapult_fpga_area
Throughput,1.2944363829823,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10360415043449,catapult,CLB,109,catapult_fpga_area
Throughput,1.10360415043449,catapult,LUT,626,catapult_fpga_area
Throughput,1.10360415043449,catapult,FF,223,catapult_fpga_area
Throughput,1.10360415043449,catapult,DSP,0,catapult_fpga_area
Throughput,1.10360415043449,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14384935046515,catapult,CLB,114,catapult_fpga_area
Throughput,1.14384935046515,catapult,LUT,635,catapult_fpga_area
Throughput,1.14384935046515,catapult,FF,215,catapult_fpga_area
Throughput,1.14384935046515,catapult,DSP,0,catapult_fpga_area
Throughput,1.14384935046515,catapult,BRAM,3,catapult_fpga_area
Throughput,1.23913741166499,catapult,CLB,110,catapult_fpga_area
Throughput,1.23913741166499,catapult,LUT,603,catapult_fpga_area
Throughput,1.23913741166499,catapult,FF,218,catapult_fpga_area
Throughput,1.23913741166499,catapult,DSP,0,catapult_fpga_area
Throughput,1.23913741166499,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15258761682916,catapult,CLB,125,catapult_fpga_area
Throughput,1.15258761682916,catapult,LUT,647,catapult_fpga_area
Throughput,1.15258761682916,catapult,FF,223,catapult_fpga_area
Throughput,1.15258761682916,catapult,DSP,0,catapult_fpga_area
Throughput,1.15258761682916,catapult,BRAM,3,catapult_fpga_area
Throughput,0.846778051851607,catapult,CLB,120,catapult_fpga_area
Throughput,0.846778051851607,catapult,LUT,675,catapult_fpga_area
Throughput,0.846778051851607,catapult,FF,224,catapult_fpga_area
Throughput,0.846778051851607,catapult,DSP,0,catapult_fpga_area
Throughput,0.846778051851607,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24499356960821,catapult,CLB,93,catapult_fpga_area
Throughput,1.24499356960821,catapult,LUT,513,catapult_fpga_area
Throughput,1.24499356960821,catapult,FF,197,catapult_fpga_area
Throughput,1.24499356960821,catapult,DSP,0,catapult_fpga_area
Throughput,1.24499356960821,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26021244661425,catapult,CLB,113,catapult_fpga_area
Throughput,1.26021244661425,catapult,LUT,551,catapult_fpga_area
Throughput,1.26021244661425,catapult,FF,201,catapult_fpga_area
Throughput,1.26021244661425,catapult,DSP,0,catapult_fpga_area
Throughput,1.26021244661425,catapult,BRAM,3,catapult_fpga_area
Throughput,1.45923197702585,catapult,CLB,105,catapult_fpga_area
Throughput,1.45923197702585,catapult,LUT,610,catapult_fpga_area
Throughput,1.45923197702585,catapult,FF,207,catapult_fpga_area
Throughput,1.45923197702585,catapult,DSP,0,catapult_fpga_area
Throughput,1.45923197702585,catapult,BRAM,3,catapult_fpga_area
Throughput,0.991545094975147,catapult,CLB,108,catapult_fpga_area
Throughput,0.991545094975147,catapult,LUT,529,catapult_fpga_area
Throughput,0.991545094975147,catapult,FF,206,catapult_fpga_area
Throughput,0.991545094975147,catapult,DSP,0,catapult_fpga_area
Throughput,0.991545094975147,catapult,BRAM,3,catapult_fpga_area
Throughput,1.07257814536223,catapult,CLB,93,catapult_fpga_area
Throughput,1.07257814536223,catapult,LUT,540,catapult_fpga_area
Throughput,1.07257814536223,catapult,FF,202,catapult_fpga_area
Throughput,1.07257814536223,catapult,DSP,0,catapult_fpga_area
Throughput,1.07257814536223,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02728573644574,catapult,CLB,111,catapult_fpga_area
Throughput,1.02728573644574,catapult,LUT,594,catapult_fpga_area
Throughput,1.02728573644574,catapult,FF,206,catapult_fpga_area
Throughput,1.02728573644574,catapult,DSP,0,catapult_fpga_area
Throughput,1.02728573644574,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25259286723518,catapult,CLB,116,catapult_fpga_area
Throughput,1.25259286723518,catapult,LUT,617,catapult_fpga_area
Throughput,1.25259286723518,catapult,FF,211,catapult_fpga_area
Throughput,1.25259286723518,catapult,DSP,0,catapult_fpga_area
Throughput,1.25259286723518,catapult,BRAM,3,catapult_fpga_area
Throughput,0.888711936467761,catapult,CLB,115,catapult_fpga_area
Throughput,0.888711936467761,catapult,LUT,609,catapult_fpga_area
Throughput,0.888711936467761,catapult,FF,210,catapult_fpga_area
Throughput,0.888711936467761,catapult,DSP,0,catapult_fpga_area
Throughput,0.888711936467761,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38159330866729,catapult,CLB,108,catapult_fpga_area
Throughput,1.38159330866729,catapult,LUT,541,catapult_fpga_area
Throughput,1.38159330866729,catapult,FF,210,catapult_fpga_area
Throughput,1.38159330866729,catapult,DSP,0,catapult_fpga_area
Throughput,1.38159330866729,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10203402419846,catapult,CLB,117,catapult_fpga_area
Throughput,1.10203402419846,catapult,LUT,601,catapult_fpga_area
Throughput,1.10203402419846,catapult,FF,214,catapult_fpga_area
Throughput,1.10203402419846,catapult,DSP,0,catapult_fpga_area
Throughput,1.10203402419846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35736410749238,catapult,CLB,110,catapult_fpga_area
Throughput,1.35736410749238,catapult,LUT,591,catapult_fpga_area
Throughput,1.35736410749238,catapult,FF,219,catapult_fpga_area
Throughput,1.35736410749238,catapult,DSP,0,catapult_fpga_area
Throughput,1.35736410749238,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02869545985259,catapult,CLB,111,catapult_fpga_area
Throughput,1.02869545985259,catapult,LUT,577,catapult_fpga_area
Throughput,1.02869545985259,catapult,FF,217,catapult_fpga_area
Throughput,1.02869545985259,catapult,DSP,0,catapult_fpga_area
Throughput,1.02869545985259,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2919512727658,catapult,CLB,110,catapult_fpga_area
Throughput,1.2919512727658,catapult,LUT,604,catapult_fpga_area
Throughput,1.2919512727658,catapult,FF,210,catapult_fpga_area
Throughput,1.2919512727658,catapult,DSP,0,catapult_fpga_area
Throughput,1.2919512727658,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05117542435952,catapult,CLB,113,catapult_fpga_area
Throughput,1.05117542435952,catapult,LUT,590,catapult_fpga_area
Throughput,1.05117542435952,catapult,FF,214,catapult_fpga_area
Throughput,1.05117542435952,catapult,DSP,0,catapult_fpga_area
Throughput,1.05117542435952,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02365041928721,catapult,CLB,119,catapult_fpga_area
Throughput,1.02365041928721,catapult,LUT,649,catapult_fpga_area
Throughput,1.02365041928721,catapult,FF,219,catapult_fpga_area
Throughput,1.02365041928721,catapult,DSP,0,catapult_fpga_area
Throughput,1.02365041928721,catapult,BRAM,3,catapult_fpga_area
Throughput,0.873431099387725,catapult,CLB,104,catapult_fpga_area
Throughput,0.873431099387725,catapult,LUT,623,catapult_fpga_area
Throughput,0.873431099387725,catapult,FF,218,catapult_fpga_area
Throughput,0.873431099387725,catapult,DSP,0,catapult_fpga_area
Throughput,0.873431099387725,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31600592202665,catapult,CLB,119,catapult_fpga_area
Throughput,1.31600592202665,catapult,LUT,652,catapult_fpga_area
Throughput,1.31600592202665,catapult,FF,202,catapult_fpga_area
Throughput,1.31600592202665,catapult,DSP,0,catapult_fpga_area
Throughput,1.31600592202665,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16279340184512,catapult,CLB,115,catapult_fpga_area
Throughput,1.16279340184512,catapult,LUT,591,catapult_fpga_area
Throughput,1.16279340184512,catapult,FF,205,catapult_fpga_area
Throughput,1.16279340184512,catapult,DSP,0,catapult_fpga_area
Throughput,1.16279340184512,catapult,BRAM,3,catapult_fpga_area
Throughput,1.31175066243408,catapult,CLB,104,catapult_fpga_area
Throughput,1.31175066243408,catapult,LUT,577,catapult_fpga_area
Throughput,1.31175066243408,catapult,FF,210,catapult_fpga_area
Throughput,1.31175066243408,catapult,DSP,0,catapult_fpga_area
Throughput,1.31175066243408,catapult,BRAM,3,catapult_fpga_area
Throughput,0.934115873337624,catapult,CLB,114,catapult_fpga_area
Throughput,0.934115873337624,catapult,LUT,626,catapult_fpga_area
Throughput,0.934115873337624,catapult,FF,214,catapult_fpga_area
Throughput,0.934115873337624,catapult,DSP,0,catapult_fpga_area
Throughput,0.934115873337624,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46431965512343,catapult,CLB,103,catapult_fpga_area
Throughput,1.46431965512343,catapult,LUT,558,catapult_fpga_area
Throughput,1.46431965512343,catapult,FF,203,catapult_fpga_area
Throughput,1.46431965512343,catapult,DSP,0,catapult_fpga_area
Throughput,1.46431965512343,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2063730274293,catapult,CLB,115,catapult_fpga_area
Throughput,1.2063730274293,catapult,LUT,578,catapult_fpga_area
Throughput,1.2063730274293,catapult,FF,205,catapult_fpga_area
Throughput,1.2063730274293,catapult,DSP,0,catapult_fpga_area
Throughput,1.2063730274293,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42933918790665,catapult,CLB,113,catapult_fpga_area
Throughput,1.42933918790665,catapult,LUT,586,catapult_fpga_area
Throughput,1.42933918790665,catapult,FF,211,catapult_fpga_area
Throughput,1.42933918790665,catapult,DSP,0,catapult_fpga_area
Throughput,1.42933918790665,catapult,BRAM,3,catapult_fpga_area
Throughput,1.0039011599074,catapult,CLB,110,catapult_fpga_area
Throughput,1.0039011599074,catapult,LUT,630,catapult_fpga_area
Throughput,1.0039011599074,catapult,FF,215,catapult_fpga_area
Throughput,1.0039011599074,catapult,DSP,0,catapult_fpga_area
Throughput,1.0039011599074,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25648819089574,catapult,CLB,111,catapult_fpga_area
Throughput,1.25648819089574,catapult,LUT,662,catapult_fpga_area
Throughput,1.25648819089574,catapult,FF,214,catapult_fpga_area
Throughput,1.25648819089574,catapult,DSP,0,catapult_fpga_area
Throughput,1.25648819089574,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05432960452097,catapult,CLB,121,catapult_fpga_area
Throughput,1.05432960452097,catapult,LUT,619,catapult_fpga_area
Throughput,1.05432960452097,catapult,FF,217,catapult_fpga_area
Throughput,1.05432960452097,catapult,DSP,0,catapult_fpga_area
Throughput,1.05432960452097,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17771480929264,catapult,CLB,120,catapult_fpga_area
Throughput,1.17771480929264,catapult,LUT,636,catapult_fpga_area
Throughput,1.17771480929264,catapult,FF,222,catapult_fpga_area
Throughput,1.17771480929264,catapult,DSP,0,catapult_fpga_area
Throughput,1.17771480929264,catapult,BRAM,3,catapult_fpga_area
Throughput,0.849306668501169,catapult,CLB,120,catapult_fpga_area
Throughput,0.849306668501169,catapult,LUT,652,catapult_fpga_area
Throughput,0.849306668501169,catapult,FF,224,catapult_fpga_area
Throughput,0.849306668501169,catapult,DSP,0,catapult_fpga_area
Throughput,0.849306668501169,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20046145738422,catapult,CLB,125,catapult_fpga_area
Throughput,1.20046145738422,catapult,LUT,692,catapult_fpga_area
Throughput,1.20046145738422,catapult,FF,211,catapult_fpga_area
Throughput,1.20046145738422,catapult,DSP,0,catapult_fpga_area
Throughput,1.20046145738422,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04795549123438,catapult,CLB,128,catapult_fpga_area
Throughput,1.04795549123438,catapult,LUT,704,catapult_fpga_area
Throughput,1.04795549123438,catapult,FF,214,catapult_fpga_area
Throughput,1.04795549123438,catapult,DSP,0,catapult_fpga_area
Throughput,1.04795549123438,catapult,BRAM,3,catapult_fpga_area
Throughput,1.09062552827174,catapult,CLB,127,catapult_fpga_area
Throughput,1.09062552827174,catapult,LUT,700,catapult_fpga_area
Throughput,1.09062552827174,catapult,FF,219,catapult_fpga_area
Throughput,1.09062552827174,catapult,DSP,0,catapult_fpga_area
Throughput,1.09062552827174,catapult,BRAM,3,catapult_fpga_area
Throughput,0.719540932884819,catapult,CLB,135,catapult_fpga_area
Throughput,0.719540932884819,catapult,LUT,760,catapult_fpga_area
Throughput,0.719540932884819,catapult,FF,221,catapult_fpga_area
Throughput,0.719540932884819,catapult,DSP,0,catapult_fpga_area
Throughput,0.719540932884819,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25329931043472,catapult,CLB,114,catapult_fpga_area
Throughput,1.25329931043472,catapult,LUT,603,catapult_fpga_area
Throughput,1.25329931043472,catapult,FF,214,catapult_fpga_area
Throughput,1.25329931043472,catapult,DSP,0,catapult_fpga_area
Throughput,1.25329931043472,catapult,BRAM,3,catapult_fpga_area
Throughput,1.06650967644229,catapult,CLB,122,catapult_fpga_area
Throughput,1.06650967644229,catapult,LUT,694,catapult_fpga_area
Throughput,1.06650967644229,catapult,FF,213,catapult_fpga_area
Throughput,1.06650967644229,catapult,DSP,0,catapult_fpga_area
Throughput,1.06650967644229,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19555302098315,catapult,CLB,117,catapult_fpga_area
Throughput,1.19555302098315,catapult,LUT,656,catapult_fpga_area
Throughput,1.19555302098315,catapult,FF,219,catapult_fpga_area
Throughput,1.19555302098315,catapult,DSP,0,catapult_fpga_area
Throughput,1.19555302098315,catapult,BRAM,3,catapult_fpga_area
Throughput,0.914033336623853,catapult,CLB,121,catapult_fpga_area
Throughput,0.914033336623853,catapult,LUT,646,catapult_fpga_area
Throughput,0.914033336623853,catapult,FF,222,catapult_fpga_area
Throughput,0.914033336623853,catapult,DSP,0,catapult_fpga_area
Throughput,0.914033336623853,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20393590726804,catapult,CLB,124,catapult_fpga_area
Throughput,1.20393590726804,catapult,LUT,632,catapult_fpga_area
Throughput,1.20393590726804,catapult,FF,217,catapult_fpga_area
Throughput,1.20393590726804,catapult,DSP,0,catapult_fpga_area
Throughput,1.20393590726804,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01045517974482,catapult,CLB,131,catapult_fpga_area
Throughput,1.01045517974482,catapult,LUT,725,catapult_fpga_area
Throughput,1.01045517974482,catapult,FF,217,catapult_fpga_area
Throughput,1.01045517974482,catapult,DSP,0,catapult_fpga_area
Throughput,1.01045517974482,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19517436398796,catapult,CLB,120,catapult_fpga_area
Throughput,1.19517436398796,catapult,LUT,723,catapult_fpga_area
Throughput,1.19517436398796,catapult,FF,222,catapult_fpga_area
Throughput,1.19517436398796,catapult,DSP,0,catapult_fpga_area
Throughput,1.19517436398796,catapult,BRAM,3,catapult_fpga_area
Throughput,0.928064771496532,catapult,CLB,139,catapult_fpga_area
Throughput,0.928064771496532,catapult,LUT,804,catapult_fpga_area
Throughput,0.928064771496532,catapult,FF,226,catapult_fpga_area
Throughput,0.928064771496532,catapult,DSP,0,catapult_fpga_area
Throughput,0.928064771496532,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28840576535812,catapult,CLB,115,catapult_fpga_area
Throughput,1.28840576535812,catapult,LUT,630,catapult_fpga_area
Throughput,1.28840576535812,catapult,FF,226,catapult_fpga_area
Throughput,1.28840576535812,catapult,DSP,0,catapult_fpga_area
Throughput,1.28840576535812,catapult,BRAM,3,catapult_fpga_area
Throughput,0.975313831608166,catapult,CLB,127,catapult_fpga_area
Throughput,0.975313831608166,catapult,LUT,696,catapult_fpga_area
Throughput,0.975313831608166,catapult,FF,226,catapult_fpga_area
Throughput,0.975313831608166,catapult,DSP,0,catapult_fpga_area
Throughput,0.975313831608166,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02465105508319,catapult,CLB,134,catapult_fpga_area
Throughput,1.02465105508319,catapult,LUT,704,catapult_fpga_area
Throughput,1.02465105508319,catapult,FF,229,catapult_fpga_area
Throughput,1.02465105508319,catapult,DSP,0,catapult_fpga_area
Throughput,1.02465105508319,catapult,BRAM,3,catapult_fpga_area
Throughput,0.716357522577798,catapult,CLB,140,catapult_fpga_area
Throughput,0.716357522577798,catapult,LUT,762,catapult_fpga_area
Throughput,0.716357522577798,catapult,FF,233,catapult_fpga_area
Throughput,0.716357522577798,catapult,DSP,0,catapult_fpga_area
Throughput,0.716357522577798,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05532320856247,catapult,CLB,133,catapult_fpga_area
Throughput,1.05532320856247,catapult,LUT,689,catapult_fpga_area
Throughput,1.05532320856247,catapult,FF,226,catapult_fpga_area
Throughput,1.05532320856247,catapult,DSP,0,catapult_fpga_area
Throughput,1.05532320856247,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05173815506196,catapult,CLB,134,catapult_fpga_area
Throughput,1.05173815506196,catapult,LUT,699,catapult_fpga_area
Throughput,1.05173815506196,catapult,FF,225,catapult_fpga_area
Throughput,1.05173815506196,catapult,DSP,0,catapult_fpga_area
Throughput,1.05173815506196,catapult,BRAM,3,catapult_fpga_area
Throughput,0.929336936682416,catapult,CLB,147,catapult_fpga_area
Throughput,0.929336936682416,catapult,LUT,885,catapult_fpga_area
Throughput,0.929336936682416,catapult,FF,228,catapult_fpga_area
Throughput,0.929336936682416,catapult,DSP,0,catapult_fpga_area
Throughput,0.929336936682416,catapult,BRAM,3,catapult_fpga_area
Throughput,0.742556428719409,catapult,CLB,157,catapult_fpga_area
Throughput,0.742556428719409,catapult,LUT,896,catapult_fpga_area
Throughput,0.742556428719409,catapult,FF,232,catapult_fpga_area
Throughput,0.742556428719409,catapult,DSP,0,catapult_fpga_area
Throughput,0.742556428719409,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20999309093945,catapult,CLB,112,catapult_fpga_area
Throughput,1.20999309093945,catapult,LUT,632,catapult_fpga_area
Throughput,1.20999309093945,catapult,FF,212,catapult_fpga_area
Throughput,1.20999309093945,catapult,DSP,0,catapult_fpga_area
Throughput,1.20999309093945,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2490538417149,catapult,CLB,122,catapult_fpga_area
Throughput,1.2490538417149,catapult,LUT,704,catapult_fpga_area
Throughput,1.2490538417149,catapult,FF,213,catapult_fpga_area
Throughput,1.2490538417149,catapult,DSP,0,catapult_fpga_area
Throughput,1.2490538417149,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1922219440371,catapult,CLB,126,catapult_fpga_area
Throughput,1.1922219440371,catapult,LUT,699,catapult_fpga_area
Throughput,1.1922219440371,catapult,FF,219,catapult_fpga_area
Throughput,1.1922219440371,catapult,DSP,0,catapult_fpga_area
Throughput,1.1922219440371,catapult,BRAM,3,catapult_fpga_area
Throughput,0.937905057746814,catapult,CLB,125,catapult_fpga_area
Throughput,0.937905057746814,catapult,LUT,677,catapult_fpga_area
Throughput,0.937905057746814,catapult,FF,220,catapult_fpga_area
Throughput,0.937905057746814,catapult,DSP,0,catapult_fpga_area
Throughput,0.937905057746814,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26051903131633,catapult,CLB,124,catapult_fpga_area
Throughput,1.26051903131633,catapult,LUT,668,catapult_fpga_area
Throughput,1.26051903131633,catapult,FF,216,catapult_fpga_area
Throughput,1.26051903131633,catapult,DSP,0,catapult_fpga_area
Throughput,1.26051903131633,catapult,BRAM,3,catapult_fpga_area
Throughput,1.13773149991695,catapult,CLB,141,catapult_fpga_area
Throughput,1.13773149991695,catapult,LUT,755,catapult_fpga_area
Throughput,1.13773149991695,catapult,FF,216,catapult_fpga_area
Throughput,1.13773149991695,catapult,DSP,0,catapult_fpga_area
Throughput,1.13773149991695,catapult,BRAM,3,catapult_fpga_area
Throughput,0.977867915469186,catapult,CLB,113,catapult_fpga_area
Throughput,0.977867915469186,catapult,LUT,696,catapult_fpga_area
Throughput,0.977867915469186,catapult,FF,221,catapult_fpga_area
Throughput,0.977867915469186,catapult,DSP,0,catapult_fpga_area
Throughput,0.977867915469186,catapult,BRAM,3,catapult_fpga_area
Throughput,0.941524723968489,catapult,CLB,130,catapult_fpga_area
Throughput,0.941524723968489,catapult,LUT,679,catapult_fpga_area
Throughput,0.941524723968489,catapult,FF,224,catapult_fpga_area
Throughput,0.941524723968489,catapult,DSP,0,catapult_fpga_area
Throughput,0.941524723968489,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17244290203067,catapult,CLB,121,catapult_fpga_area
Throughput,1.17244290203067,catapult,LUT,654,catapult_fpga_area
Throughput,1.17244290203067,catapult,FF,223,catapult_fpga_area
Throughput,1.17244290203067,catapult,DSP,0,catapult_fpga_area
Throughput,1.17244290203067,catapult,BRAM,3,catapult_fpga_area
Throughput,1.06069059443222,catapult,CLB,118,catapult_fpga_area
Throughput,1.06069059443222,catapult,LUT,700,catapult_fpga_area
Throughput,1.06069059443222,catapult,FF,225,catapult_fpga_area
Throughput,1.06069059443222,catapult,DSP,0,catapult_fpga_area
Throughput,1.06069059443222,catapult,BRAM,3,catapult_fpga_area
Throughput,0.882833046559732,catapult,CLB,153,catapult_fpga_area
Throughput,0.882833046559732,catapult,LUT,868,catapult_fpga_area
Throughput,0.882833046559732,catapult,FF,229,catapult_fpga_area
Throughput,0.882833046559732,catapult,DSP,0,catapult_fpga_area
Throughput,0.882833046559732,catapult,BRAM,3,catapult_fpga_area
Throughput,0.799710185028945,catapult,CLB,166,catapult_fpga_area
Throughput,0.799710185028945,catapult,LUT,867,catapult_fpga_area
Throughput,0.799710185028945,catapult,FF,231,catapult_fpga_area
Throughput,0.799710185028945,catapult,DSP,0,catapult_fpga_area
Throughput,0.799710185028945,catapult,BRAM,3,catapult_fpga_area
Throughput,1.09348055955587,catapult,CLB,123,catapult_fpga_area
Throughput,1.09348055955587,catapult,LUT,707,catapult_fpga_area
Throughput,1.09348055955587,catapult,FF,223,catapult_fpga_area
Throughput,1.09348055955587,catapult,DSP,0,catapult_fpga_area
Throughput,1.09348055955587,catapult,BRAM,3,catapult_fpga_area
Throughput,0.976814334945728,catapult,CLB,121,catapult_fpga_area
Throughput,0.976814334945728,catapult,LUT,728,catapult_fpga_area
Throughput,0.976814334945728,catapult,FF,224,catapult_fpga_area
Throughput,0.976814334945728,catapult,DSP,0,catapult_fpga_area
Throughput,0.976814334945728,catapult,BRAM,3,catapult_fpga_area
Throughput,0.965055345924089,catapult,CLB,170,catapult_fpga_area
Throughput,0.965055345924089,catapult,LUT,960,catapult_fpga_area
Throughput,0.965055345924089,catapult,FF,228,catapult_fpga_area
Throughput,0.965055345924089,catapult,DSP,0,catapult_fpga_area
Throughput,0.965055345924089,catapult,BRAM,3,catapult_fpga_area
Throughput,0.795265940906969,catapult,CLB,151,catapult_fpga_area
Throughput,0.795265940906969,catapult,LUT,887,catapult_fpga_area
Throughput,0.795265940906969,catapult,FF,231,catapult_fpga_area
Throughput,0.795265940906969,catapult,DSP,0,catapult_fpga_area
Throughput,0.795265940906969,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42157322665848,catapult,CLB,91,catapult_fpga_area
Throughput,1.42157322665848,catapult,LUT,526,catapult_fpga_area
Throughput,1.42157322665848,catapult,FF,210,catapult_fpga_area
Throughput,1.42157322665848,catapult,DSP,0,catapult_fpga_area
Throughput,1.42157322665848,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28655256660804,catapult,CLB,94,catapult_fpga_area
Throughput,1.28655256660804,catapult,LUT,515,catapult_fpga_area
Throughput,1.28655256660804,catapult,FF,214,catapult_fpga_area
Throughput,1.28655256660804,catapult,DSP,0,catapult_fpga_area
Throughput,1.28655256660804,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28756967361396,catapult,CLB,99,catapult_fpga_area
Throughput,1.28756967361396,catapult,LUT,575,catapult_fpga_area
Throughput,1.28756967361396,catapult,FF,218,catapult_fpga_area
Throughput,1.28756967361396,catapult,DSP,0,catapult_fpga_area
Throughput,1.28756967361396,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26262626262626,catapult,CLB,101,catapult_fpga_area
Throughput,1.26262626262626,catapult,LUT,550,catapult_fpga_area
Throughput,1.26262626262626,catapult,FF,217,catapult_fpga_area
Throughput,1.26262626262626,catapult,DSP,0,catapult_fpga_area
Throughput,1.26262626262626,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43537098598504,catapult,CLB,100,catapult_fpga_area
Throughput,1.43537098598504,catapult,LUT,581,catapult_fpga_area
Throughput,1.43537098598504,catapult,FF,213,catapult_fpga_area
Throughput,1.43537098598504,catapult,DSP,0,catapult_fpga_area
Throughput,1.43537098598504,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11534073101662,catapult,CLB,107,catapult_fpga_area
Throughput,1.11534073101662,catapult,LUT,568,catapult_fpga_area
Throughput,1.11534073101662,catapult,FF,218,catapult_fpga_area
Throughput,1.11534073101662,catapult,DSP,0,catapult_fpga_area
Throughput,1.11534073101662,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3371397244155,catapult,CLB,88,catapult_fpga_area
Throughput,1.3371397244155,catapult,LUT,520,catapult_fpga_area
Throughput,1.3371397244155,catapult,FF,222,catapult_fpga_area
Throughput,1.3371397244155,catapult,DSP,0,catapult_fpga_area
Throughput,1.3371397244155,catapult,BRAM,3,catapult_fpga_area
Throughput,0.86315237056167,catapult,CLB,125,catapult_fpga_area
Throughput,0.86315237056167,catapult,LUT,689,catapult_fpga_area
Throughput,0.86315237056167,catapult,FF,220,catapult_fpga_area
Throughput,0.86315237056167,catapult,DSP,0,catapult_fpga_area
Throughput,0.86315237056167,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40641239668143,catapult,CLB,101,catapult_fpga_area
Throughput,1.40641239668143,catapult,LUT,571,catapult_fpga_area
Throughput,1.40641239668143,catapult,FF,221,catapult_fpga_area
Throughput,1.40641239668143,catapult,DSP,0,catapult_fpga_area
Throughput,1.40641239668143,catapult,BRAM,3,catapult_fpga_area
Throughput,0.917832007372027,catapult,CLB,122,catapult_fpga_area
Throughput,0.917832007372027,catapult,LUT,706,catapult_fpga_area
Throughput,0.917832007372027,catapult,FF,224,catapult_fpga_area
Throughput,0.917832007372027,catapult,DSP,0,catapult_fpga_area
Throughput,0.917832007372027,catapult,BRAM,3,catapult_fpga_area
Throughput,0.953630662658875,catapult,CLB,120,catapult_fpga_area
Throughput,0.953630662658875,catapult,LUT,683,catapult_fpga_area
Throughput,0.953630662658875,catapult,FF,228,catapult_fpga_area
Throughput,0.953630662658875,catapult,DSP,0,catapult_fpga_area
Throughput,0.953630662658875,catapult,BRAM,3,catapult_fpga_area
Throughput,0.890004361021369,catapult,CLB,119,catapult_fpga_area
Throughput,0.890004361021369,catapult,LUT,677,catapult_fpga_area
Throughput,0.890004361021369,catapult,FF,228,catapult_fpga_area
Throughput,0.890004361021369,catapult,DSP,0,catapult_fpga_area
Throughput,0.890004361021369,catapult,BRAM,3,catapult_fpga_area
Throughput,1.1591111935368,catapult,CLB,106,catapult_fpga_area
Throughput,1.1591111935368,catapult,LUT,578,catapult_fpga_area
Throughput,1.1591111935368,catapult,FF,221,catapult_fpga_area
Throughput,1.1591111935368,catapult,DSP,0,catapult_fpga_area
Throughput,1.1591111935368,catapult,BRAM,3,catapult_fpga_area
Throughput,0.879044373280919,catapult,CLB,133,catapult_fpga_area
Throughput,0.879044373280919,catapult,LUT,718,catapult_fpga_area
Throughput,0.879044373280919,catapult,FF,224,catapult_fpga_area
Throughput,0.879044373280919,catapult,DSP,0,catapult_fpga_area
Throughput,0.879044373280919,catapult,BRAM,3,catapult_fpga_area
Throughput,0.968708769333005,catapult,CLB,148,catapult_fpga_area
Throughput,0.968708769333005,catapult,LUT,864,catapult_fpga_area
Throughput,0.968708769333005,catapult,FF,228,catapult_fpga_area
Throughput,0.968708769333005,catapult,DSP,0,catapult_fpga_area
Throughput,0.968708769333005,catapult,BRAM,3,catapult_fpga_area
Throughput,0.802845283685381,catapult,CLB,141,catapult_fpga_area
Throughput,0.802845283685381,catapult,LUT,833,catapult_fpga_area
Throughput,0.802845283685381,catapult,FF,228,catapult_fpga_area
Throughput,0.802845283685381,catapult,DSP,0,catapult_fpga_area
Throughput,0.802845283685381,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17566560308118,catapult,CLB,110,catapult_fpga_area
Throughput,1.17566560308118,catapult,LUT,548,catapult_fpga_area
Throughput,1.17566560308118,catapult,FF,212,catapult_fpga_area
Throughput,1.17566560308118,catapult,DSP,0,catapult_fpga_area
Throughput,1.17566560308118,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17799088941846,catapult,CLB,106,catapult_fpga_area
Throughput,1.17799088941846,catapult,LUT,609,catapult_fpga_area
Throughput,1.17799088941846,catapult,FF,216,catapult_fpga_area
Throughput,1.17799088941846,catapult,DSP,0,catapult_fpga_area
Throughput,1.17799088941846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26610164770468,catapult,CLB,104,catapult_fpga_area
Throughput,1.26610164770468,catapult,LUT,561,catapult_fpga_area
Throughput,1.26610164770468,catapult,FF,221,catapult_fpga_area
Throughput,1.26610164770468,catapult,DSP,0,catapult_fpga_area
Throughput,1.26610164770468,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02157985281078,catapult,CLB,115,catapult_fpga_area
Throughput,1.02157985281078,catapult,LUT,607,catapult_fpga_area
Throughput,1.02157985281078,catapult,FF,224,catapult_fpga_area
Throughput,1.02157985281078,catapult,DSP,0,catapult_fpga_area
Throughput,1.02157985281078,catapult,BRAM,3,catapult_fpga_area
Throughput,1.32418059704655,catapult,CLB,108,catapult_fpga_area
Throughput,1.32418059704655,catapult,LUT,568,catapult_fpga_area
Throughput,1.32418059704655,catapult,FF,216,catapult_fpga_area
Throughput,1.32418059704655,catapult,DSP,0,catapult_fpga_area
Throughput,1.32418059704655,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20278324041833,catapult,CLB,106,catapult_fpga_area
Throughput,1.20278324041833,catapult,LUT,596,catapult_fpga_area
Throughput,1.20278324041833,catapult,FF,219,catapult_fpga_area
Throughput,1.20278324041833,catapult,DSP,0,catapult_fpga_area
Throughput,1.20278324041833,catapult,BRAM,3,catapult_fpga_area
Throughput,1.03386742924728,catapult,CLB,127,catapult_fpga_area
Throughput,1.03386742924728,catapult,LUT,671,catapult_fpga_area
Throughput,1.03386742924728,catapult,FF,223,catapult_fpga_area
Throughput,1.03386742924728,catapult,DSP,0,catapult_fpga_area
Throughput,1.03386742924728,catapult,BRAM,3,catapult_fpga_area
Throughput,0.856480430706879,catapult,CLB,133,catapult_fpga_area
Throughput,0.856480430706879,catapult,LUT,739,catapult_fpga_area
Throughput,0.856480430706879,catapult,FF,227,catapult_fpga_area
Throughput,0.856480430706879,catapult,DSP,0,catapult_fpga_area
Throughput,0.856480430706879,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08437641307801,catapult,CLB,117,catapult_fpga_area
Throughput,1.08437641307801,catapult,LUT,724,catapult_fpga_area
Throughput,1.08437641307801,catapult,FF,223,catapult_fpga_area
Throughput,1.08437641307801,catapult,DSP,0,catapult_fpga_area
Throughput,1.08437641307801,catapult,BRAM,3,catapult_fpga_area
Throughput,0.895883950776552,catapult,CLB,132,catapult_fpga_area
Throughput,0.895883950776552,catapult,LUT,748,catapult_fpga_area
Throughput,0.895883950776552,catapult,FF,226,catapult_fpga_area
Throughput,0.895883950776552,catapult,DSP,0,catapult_fpga_area
Throughput,0.895883950776552,catapult,BRAM,3,catapult_fpga_area
Throughput,0.933614413512762,catapult,CLB,116,catapult_fpga_area
Throughput,0.933614413512762,catapult,LUT,709,catapult_fpga_area
Throughput,0.933614413512762,catapult,FF,231,catapult_fpga_area
Throughput,0.933614413512762,catapult,DSP,0,catapult_fpga_area
Throughput,0.933614413512762,catapult,BRAM,3,catapult_fpga_area
Throughput,0.815451168745387,catapult,CLB,141,catapult_fpga_area
Throughput,0.815451168745387,catapult,LUT,784,catapult_fpga_area
Throughput,0.815451168745387,catapult,FF,235,catapult_fpga_area
Throughput,0.815451168745387,catapult,DSP,0,catapult_fpga_area
Throughput,0.815451168745387,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02806726438497,catapult,CLB,127,catapult_fpga_area
Throughput,1.02806726438497,catapult,LUT,719,catapult_fpga_area
Throughput,1.02806726438497,catapult,FF,223,catapult_fpga_area
Throughput,1.02806726438497,catapult,DSP,0,catapult_fpga_area
Throughput,1.02806726438497,catapult,BRAM,3,catapult_fpga_area
Throughput,0.832848892893967,catapult,CLB,127,catapult_fpga_area
Throughput,0.832848892893967,catapult,LUT,711,catapult_fpga_area
Throughput,0.832848892893967,catapult,FF,226,catapult_fpga_area
Throughput,0.832848892893967,catapult,DSP,0,catapult_fpga_area
Throughput,0.832848892893967,catapult,BRAM,3,catapult_fpga_area
Throughput,0.89511571160804,catapult,CLB,136,catapult_fpga_area
Throughput,0.89511571160804,catapult,LUT,746,catapult_fpga_area
Throughput,0.89511571160804,catapult,FF,231,catapult_fpga_area
Throughput,0.89511571160804,catapult,DSP,0,catapult_fpga_area
Throughput,0.89511571160804,catapult,BRAM,3,catapult_fpga_area
Throughput,0.746655357326854,catapult,CLB,147,catapult_fpga_area
Throughput,0.746655357326854,catapult,LUT,804,catapult_fpga_area
Throughput,0.746655357326854,catapult,FF,235,catapult_fpga_area
Throughput,0.746655357326854,catapult,DSP,0,catapult_fpga_area
Throughput,0.746655357326854,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2012993253503,catapult,CLB,112,catapult_fpga_area
Throughput,1.2012993253503,catapult,LUT,615,catapult_fpga_area
Throughput,1.2012993253503,catapult,FF,225,catapult_fpga_area
Throughput,1.2012993253503,catapult,DSP,0,catapult_fpga_area
Throughput,1.2012993253503,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15521597340231,catapult,CLB,112,catapult_fpga_area
Throughput,1.15521597340231,catapult,LUT,597,catapult_fpga_area
Throughput,1.15521597340231,catapult,FF,225,catapult_fpga_area
Throughput,1.15521597340231,catapult,DSP,0,catapult_fpga_area
Throughput,1.15521597340231,catapult,BRAM,3,catapult_fpga_area
Throughput,1.11268989443911,catapult,CLB,116,catapult_fpga_area
Throughput,1.11268989443911,catapult,LUT,642,catapult_fpga_area
Throughput,1.11268989443911,catapult,FF,233,catapult_fpga_area
Throughput,1.11268989443911,catapult,DSP,0,catapult_fpga_area
Throughput,1.11268989443911,catapult,BRAM,3,catapult_fpga_area
Throughput,0.844969978216674,catapult,CLB,140,catapult_fpga_area
Throughput,0.844969978216674,catapult,LUT,796,catapult_fpga_area
Throughput,0.844969978216674,catapult,FF,232,catapult_fpga_area
Throughput,0.844969978216674,catapult,DSP,0,catapult_fpga_area
Throughput,0.844969978216674,catapult,BRAM,3,catapult_fpga_area
Throughput,1.14139485299405,catapult,CLB,113,catapult_fpga_area
Throughput,1.14139485299405,catapult,LUT,625,catapult_fpga_area
Throughput,1.14139485299405,catapult,FF,229,catapult_fpga_area
Throughput,1.14139485299405,catapult,DSP,0,catapult_fpga_area
Throughput,1.14139485299405,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04085349986989,catapult,CLB,105,catapult_fpga_area
Throughput,1.04085349986989,catapult,LUT,588,catapult_fpga_area
Throughput,1.04085349986989,catapult,FF,229,catapult_fpga_area
Throughput,1.04085349986989,catapult,DSP,0,catapult_fpga_area
Throughput,1.04085349986989,catapult,BRAM,3,catapult_fpga_area
Throughput,0.988049540803976,catapult,CLB,149,catapult_fpga_area
Throughput,0.988049540803976,catapult,LUT,880,catapult_fpga_area
Throughput,0.988049540803976,catapult,FF,235,catapult_fpga_area
Throughput,0.988049540803976,catapult,DSP,0,catapult_fpga_area
Throughput,0.988049540803976,catapult,BRAM,3,catapult_fpga_area
Throughput,0.761006629128746,catapult,CLB,158,catapult_fpga_area
Throughput,0.761006629128746,catapult,LUT,918,catapult_fpga_area
Throughput,0.761006629128746,catapult,FF,236,catapult_fpga_area
Throughput,0.761006629128746,catapult,DSP,0,catapult_fpga_area
Throughput,0.761006629128746,catapult,BRAM,3,catapult_fpga_area
Throughput,0.991943435417539,catapult,CLB,136,catapult_fpga_area
Throughput,0.991943435417539,catapult,LUT,836,catapult_fpga_area
Throughput,0.991943435417539,catapult,FF,235,catapult_fpga_area
Throughput,0.991943435417539,catapult,DSP,0,catapult_fpga_area
Throughput,0.991943435417539,catapult,BRAM,3,catapult_fpga_area
Throughput,0.804305932238834,catapult,CLB,155,catapult_fpga_area
Throughput,0.804305932238834,catapult,LUT,779,catapult_fpga_area
Throughput,0.804305932238834,catapult,FF,235,catapult_fpga_area
Throughput,0.804305932238834,catapult,DSP,0,catapult_fpga_area
Throughput,0.804305932238834,catapult,BRAM,3,catapult_fpga_area
Throughput,0.897870789210466,catapult,CLB,131,catapult_fpga_area
Throughput,0.897870789210466,catapult,LUT,784,catapult_fpga_area
Throughput,0.897870789210466,catapult,FF,243,catapult_fpga_area
Throughput,0.897870789210466,catapult,DSP,0,catapult_fpga_area
Throughput,0.897870789210466,catapult,BRAM,3,catapult_fpga_area
Throughput,0.684414914222279,catapult,CLB,154,catapult_fpga_area
Throughput,0.684414914222279,catapult,LUT,871,catapult_fpga_area
Throughput,0.684414914222279,catapult,FF,244,catapult_fpga_area
Throughput,0.684414914222279,catapult,DSP,0,catapult_fpga_area
Throughput,0.684414914222279,catapult,BRAM,3,catapult_fpga_area
Throughput,0.994689353541442,catapult,CLB,138,catapult_fpga_area
Throughput,0.994689353541442,catapult,LUT,856,catapult_fpga_area
Throughput,0.994689353541442,catapult,FF,235,catapult_fpga_area
Throughput,0.994689353541442,catapult,DSP,0,catapult_fpga_area
Throughput,0.994689353541442,catapult,BRAM,3,catapult_fpga_area
Throughput,0.818716514494557,catapult,CLB,146,catapult_fpga_area
Throughput,0.818716514494557,catapult,LUT,872,catapult_fpga_area
Throughput,0.818716514494557,catapult,FF,235,catapult_fpga_area
Throughput,0.818716514494557,catapult,DSP,0,catapult_fpga_area
Throughput,0.818716514494557,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05515061219839,catapult,CLB,156,catapult_fpga_area
Throughput,1.05515061219839,catapult,LUT,917,catapult_fpga_area
Throughput,1.05515061219839,catapult,FF,243,catapult_fpga_area
Throughput,1.05515061219839,catapult,DSP,0,catapult_fpga_area
Throughput,1.05515061219839,catapult,BRAM,3,catapult_fpga_area
Throughput,0.698863787254681,catapult,CLB,158,catapult_fpga_area
Throughput,0.698863787254681,catapult,LUT,926,catapult_fpga_area
Throughput,0.698863787254681,catapult,FF,244,catapult_fpga_area
Throughput,0.698863787254681,catapult,DSP,0,catapult_fpga_area
Throughput,0.698863787254681,catapult,BRAM,3,catapult_fpga_area
Throughput,1.16826387809867,catapult,CLB,104,catapult_fpga_area
Throughput,1.16826387809867,catapult,LUT,577,catapult_fpga_area
Throughput,1.16826387809867,catapult,FF,222,catapult_fpga_area
Throughput,1.16826387809867,catapult,DSP,0,catapult_fpga_area
Throughput,1.16826387809867,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33553607750383,catapult,CLB,102,catapult_fpga_area
Throughput,1.33553607750383,catapult,LUT,555,catapult_fpga_area
Throughput,1.33553607750383,catapult,FF,223,catapult_fpga_area
Throughput,1.33553607750383,catapult,DSP,0,catapult_fpga_area
Throughput,1.33553607750383,catapult,BRAM,3,catapult_fpga_area
Throughput,0.870897311627089,catapult,CLB,117,catapult_fpga_area
Throughput,0.870897311627089,catapult,LUT,683,catapult_fpga_area
Throughput,0.870897311627089,catapult,FF,228,catapult_fpga_area
Throughput,0.870897311627089,catapult,DSP,0,catapult_fpga_area
Throughput,0.870897311627089,catapult,BRAM,3,catapult_fpga_area
Throughput,0.758742611743818,catapult,CLB,132,catapult_fpga_area
Throughput,0.758742611743818,catapult,LUT,757,catapult_fpga_area
Throughput,0.758742611743818,catapult,FF,229,catapult_fpga_area
Throughput,0.758742611743818,catapult,DSP,0,catapult_fpga_area
Throughput,0.758742611743818,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2222503339799,catapult,CLB,118,catapult_fpga_area
Throughput,1.2222503339799,catapult,LUT,646,catapult_fpga_area
Throughput,1.2222503339799,catapult,FF,226,catapult_fpga_area
Throughput,1.2222503339799,catapult,DSP,0,catapult_fpga_area
Throughput,1.2222503339799,catapult,BRAM,3,catapult_fpga_area
Throughput,0.979452074920248,catapult,CLB,116,catapult_fpga_area
Throughput,0.979452074920248,catapult,LUT,666,catapult_fpga_area
Throughput,0.979452074920248,catapult,FF,227,catapult_fpga_area
Throughput,0.979452074920248,catapult,DSP,0,catapult_fpga_area
Throughput,0.979452074920248,catapult,BRAM,3,catapult_fpga_area
Throughput,0.996383129240856,catapult,CLB,130,catapult_fpga_area
Throughput,0.996383129240856,catapult,LUT,764,catapult_fpga_area
Throughput,0.996383129240856,catapult,FF,232,catapult_fpga_area
Throughput,0.996383129240856,catapult,DSP,0,catapult_fpga_area
Throughput,0.996383129240856,catapult,BRAM,3,catapult_fpga_area
Throughput,0.835257209104972,catapult,CLB,153,catapult_fpga_area
Throughput,0.835257209104972,catapult,LUT,846,catapult_fpga_area
Throughput,0.835257209104972,catapult,FF,233,catapult_fpga_area
Throughput,0.835257209104972,catapult,DSP,0,catapult_fpga_area
Throughput,0.835257209104972,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01728985843394,catapult,CLB,128,catapult_fpga_area
Throughput,1.01728985843394,catapult,LUT,696,catapult_fpga_area
Throughput,1.01728985843394,catapult,FF,232,catapult_fpga_area
Throughput,1.01728985843394,catapult,DSP,0,catapult_fpga_area
Throughput,1.01728985843394,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02468570327766,catapult,CLB,126,catapult_fpga_area
Throughput,1.02468570327766,catapult,LUT,713,catapult_fpga_area
Throughput,1.02468570327766,catapult,FF,234,catapult_fpga_area
Throughput,1.02468570327766,catapult,DSP,0,catapult_fpga_area
Throughput,1.02468570327766,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00886387803239,catapult,CLB,133,catapult_fpga_area
Throughput,1.00886387803239,catapult,LUT,717,catapult_fpga_area
Throughput,1.00886387803239,catapult,FF,240,catapult_fpga_area
Throughput,1.00886387803239,catapult,DSP,0,catapult_fpga_area
Throughput,1.00886387803239,catapult,BRAM,3,catapult_fpga_area
Throughput,0.704218905038193,catapult,CLB,133,catapult_fpga_area
Throughput,0.704218905038193,catapult,LUT,794,catapult_fpga_area
Throughput,0.704218905038193,catapult,FF,241,catapult_fpga_area
Throughput,0.704218905038193,catapult,DSP,0,catapult_fpga_area
Throughput,0.704218905038193,catapult,BRAM,3,catapult_fpga_area
Throughput,0.920305246844273,catapult,CLB,133,catapult_fpga_area
Throughput,0.920305246844273,catapult,LUT,763,catapult_fpga_area
Throughput,0.920305246844273,catapult,FF,232,catapult_fpga_area
Throughput,0.920305246844273,catapult,DSP,0,catapult_fpga_area
Throughput,0.920305246844273,catapult,BRAM,3,catapult_fpga_area
Throughput,0.890937649510474,catapult,CLB,130,catapult_fpga_area
Throughput,0.890937649510474,catapult,LUT,757,catapult_fpga_area
Throughput,0.890937649510474,catapult,FF,235,catapult_fpga_area
Throughput,0.890937649510474,catapult,DSP,0,catapult_fpga_area
Throughput,0.890937649510474,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01741095364981,catapult,CLB,140,catapult_fpga_area
Throughput,1.01741095364981,catapult,LUT,789,catapult_fpga_area
Throughput,1.01741095364981,catapult,FF,240,catapult_fpga_area
Throughput,1.01741095364981,catapult,DSP,0,catapult_fpga_area
Throughput,1.01741095364981,catapult,BRAM,3,catapult_fpga_area
Throughput,0.727897925418123,catapult,CLB,153,catapult_fpga_area
Throughput,0.727897925418123,catapult,LUT,897,catapult_fpga_area
Throughput,0.727897925418123,catapult,FF,241,catapult_fpga_area
Throughput,0.727897925418123,catapult,DSP,0,catapult_fpga_area
Throughput,0.727897925418123,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53358473899155,catapult,CLB,110,catapult_fpga_area
Throughput,1.53358473899155,catapult,LUT,589,catapult_fpga_area
Throughput,1.53358473899155,catapult,FF,210,catapult_fpga_area
Throughput,1.53358473899155,catapult,DSP,0,catapult_fpga_area
Throughput,1.53358473899155,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27865792064649,catapult,CLB,117,catapult_fpga_area
Throughput,1.27865792064649,catapult,LUT,626,catapult_fpga_area
Throughput,1.27865792064649,catapult,FF,212,catapult_fpga_area
Throughput,1.27865792064649,catapult,DSP,0,catapult_fpga_area
Throughput,1.27865792064649,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42825109225502,catapult,CLB,113,catapult_fpga_area
Throughput,1.42825109225502,catapult,LUT,595,catapult_fpga_area
Throughput,1.42825109225502,catapult,FF,218,catapult_fpga_area
Throughput,1.42825109225502,catapult,DSP,0,catapult_fpga_area
Throughput,1.42825109225502,catapult,BRAM,3,catapult_fpga_area
Throughput,1.04737266566817,catapult,CLB,105,catapult_fpga_area
Throughput,1.04737266566817,catapult,LUT,581,catapult_fpga_area
Throughput,1.04737266566817,catapult,FF,217,catapult_fpga_area
Throughput,1.04737266566817,catapult,DSP,0,catapult_fpga_area
Throughput,1.04737266566817,catapult,BRAM,3,catapult_fpga_area
Throughput,1.05361976337807,catapult,CLB,116,catapult_fpga_area
Throughput,1.05361976337807,catapult,LUT,613,catapult_fpga_area
Throughput,1.05361976337807,catapult,FF,213,catapult_fpga_area
Throughput,1.05361976337807,catapult,DSP,0,catapult_fpga_area
Throughput,1.05361976337807,catapult,BRAM,3,catapult_fpga_area
Throughput,1.24884013972023,catapult,CLB,114,catapult_fpga_area
Throughput,1.24884013972023,catapult,LUT,576,catapult_fpga_area
Throughput,1.24884013972023,catapult,FF,216,catapult_fpga_area
Throughput,1.24884013972023,catapult,DSP,0,catapult_fpga_area
Throughput,1.24884013972023,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10830095247384,catapult,CLB,118,catapult_fpga_area
Throughput,1.10830095247384,catapult,LUT,628,catapult_fpga_area
Throughput,1.10830095247384,catapult,FF,220,catapult_fpga_area
Throughput,1.10830095247384,catapult,DSP,0,catapult_fpga_area
Throughput,1.10830095247384,catapult,BRAM,3,catapult_fpga_area
Throughput,0.815400634870934,catapult,CLB,122,catapult_fpga_area
Throughput,0.815400634870934,catapult,LUT,683,catapult_fpga_area
Throughput,0.815400634870934,catapult,FF,220,catapult_fpga_area
Throughput,0.815400634870934,catapult,DSP,0,catapult_fpga_area
Throughput,0.815400634870934,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00835828179782,catapult,CLB,122,catapult_fpga_area
Throughput,1.00835828179782,catapult,LUT,700,catapult_fpga_area
Throughput,1.00835828179782,catapult,FF,220,catapult_fpga_area
Throughput,1.00835828179782,catapult,DSP,0,catapult_fpga_area
Throughput,1.00835828179782,catapult,BRAM,3,catapult_fpga_area
Throughput,0.902632165658276,catapult,CLB,127,catapult_fpga_area
Throughput,0.902632165658276,catapult,LUT,708,catapult_fpga_area
Throughput,0.902632165658276,catapult,FF,223,catapult_fpga_area
Throughput,0.902632165658276,catapult,DSP,0,catapult_fpga_area
Throughput,0.902632165658276,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01911243459846,catapult,CLB,126,catapult_fpga_area
Throughput,1.01911243459846,catapult,LUT,720,catapult_fpga_area
Throughput,1.01911243459846,catapult,FF,228,catapult_fpga_area
Throughput,1.01911243459846,catapult,DSP,0,catapult_fpga_area
Throughput,1.01911243459846,catapult,BRAM,3,catapult_fpga_area
Throughput,0.839299352900199,catapult,CLB,132,catapult_fpga_area
Throughput,0.839299352900199,catapult,LUT,758,catapult_fpga_area
Throughput,0.839299352900199,catapult,FF,228,catapult_fpga_area
Throughput,0.839299352900199,catapult,DSP,0,catapult_fpga_area
Throughput,0.839299352900199,catapult,BRAM,3,catapult_fpga_area
Throughput,0.824472317105245,catapult,CLB,129,catapult_fpga_area
Throughput,0.824472317105245,catapult,LUT,763,catapult_fpga_area
Throughput,0.824472317105245,catapult,FF,220,catapult_fpga_area
Throughput,0.824472317105245,catapult,DSP,0,catapult_fpga_area
Throughput,0.824472317105245,catapult,BRAM,3,catapult_fpga_area
Throughput,0.92138469377319,catapult,CLB,135,catapult_fpga_area
Throughput,0.92138469377319,catapult,LUT,770,catapult_fpga_area
Throughput,0.92138469377319,catapult,FF,223,catapult_fpga_area
Throughput,0.92138469377319,catapult,DSP,0,catapult_fpga_area
Throughput,0.92138469377319,catapult,BRAM,3,catapult_fpga_area
Throughput,0.966111699902519,catapult,CLB,154,catapult_fpga_area
Throughput,0.966111699902519,catapult,LUT,913,catapult_fpga_area
Throughput,0.966111699902519,catapult,FF,228,catapult_fpga_area
Throughput,0.966111699902519,catapult,DSP,0,catapult_fpga_area
Throughput,0.966111699902519,catapult,BRAM,3,catapult_fpga_area
Throughput,0.791385296219473,catapult,CLB,150,catapult_fpga_area
Throughput,0.791385296219473,catapult,LUT,849,catapult_fpga_area
Throughput,0.791385296219473,catapult,FF,228,catapult_fpga_area
Throughput,0.791385296219473,catapult,DSP,0,catapult_fpga_area
Throughput,0.791385296219473,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30672492917551,catapult,CLB,114,catapult_fpga_area
Throughput,1.30672492917551,catapult,LUT,615,catapult_fpga_area
Throughput,1.30672492917551,catapult,FF,212,catapult_fpga_area
Throughput,1.30672492917551,catapult,DSP,0,catapult_fpga_area
Throughput,1.30672492917551,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08405314462136,catapult,CLB,115,catapult_fpga_area
Throughput,1.08405314462136,catapult,LUT,643,catapult_fpga_area
Throughput,1.08405314462136,catapult,FF,216,catapult_fpga_area
Throughput,1.08405314462136,catapult,DSP,0,catapult_fpga_area
Throughput,1.08405314462136,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21938579537487,catapult,CLB,113,catapult_fpga_area
Throughput,1.21938579537487,catapult,LUT,640,catapult_fpga_area
Throughput,1.21938579537487,catapult,FF,221,catapult_fpga_area
Throughput,1.21938579537487,catapult,DSP,0,catapult_fpga_area
Throughput,1.21938579537487,catapult,BRAM,3,catapult_fpga_area
Throughput,0.836442809477566,catapult,CLB,122,catapult_fpga_area
Throughput,0.836442809477566,catapult,LUT,705,catapult_fpga_area
Throughput,0.836442809477566,catapult,FF,223,catapult_fpga_area
Throughput,0.836442809477566,catapult,DSP,0,catapult_fpga_area
Throughput,0.836442809477566,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25333072640542,catapult,CLB,121,catapult_fpga_area
Throughput,1.25333072640542,catapult,LUT,622,catapult_fpga_area
Throughput,1.25333072640542,catapult,FF,217,catapult_fpga_area
Throughput,1.25333072640542,catapult,DSP,0,catapult_fpga_area
Throughput,1.25333072640542,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00232137630753,catapult,CLB,117,catapult_fpga_area
Throughput,1.00232137630753,catapult,LUT,618,catapult_fpga_area
Throughput,1.00232137630753,catapult,FF,219,catapult_fpga_area
Throughput,1.00232137630753,catapult,DSP,0,catapult_fpga_area
Throughput,1.00232137630753,catapult,BRAM,3,catapult_fpga_area
Throughput,0.953073519138193,catapult,CLB,166,catapult_fpga_area
Throughput,0.953073519138193,catapult,LUT,937,catapult_fpga_area
Throughput,0.953073519138193,catapult,FF,223,catapult_fpga_area
Throughput,0.953073519138193,catapult,DSP,0,catapult_fpga_area
Throughput,0.953073519138193,catapult,BRAM,3,catapult_fpga_area
Throughput,0.811447907072986,catapult,CLB,148,catapult_fpga_area
Throughput,0.811447907072986,catapult,LUT,846,catapult_fpga_area
Throughput,0.811447907072986,catapult,FF,227,catapult_fpga_area
Throughput,0.811447907072986,catapult,DSP,0,catapult_fpga_area
Throughput,0.811447907072986,catapult,BRAM,3,catapult_fpga_area
Throughput,0.971423631045533,catapult,CLB,159,catapult_fpga_area
Throughput,0.971423631045533,catapult,LUT,838,catapult_fpga_area
Throughput,0.971423631045533,catapult,FF,223,catapult_fpga_area
Throughput,0.971423631045533,catapult,DSP,0,catapult_fpga_area
Throughput,0.971423631045533,catapult,BRAM,3,catapult_fpga_area
Throughput,0.846511399545762,catapult,CLB,145,catapult_fpga_area
Throughput,0.846511399545762,catapult,LUT,881,catapult_fpga_area
Throughput,0.846511399545762,catapult,FF,226,catapult_fpga_area
Throughput,0.846511399545762,catapult,DSP,0,catapult_fpga_area
Throughput,0.846511399545762,catapult,BRAM,3,catapult_fpga_area
Throughput,0.98563923632672,catapult,CLB,141,catapult_fpga_area
Throughput,0.98563923632672,catapult,LUT,820,catapult_fpga_area
Throughput,0.98563923632672,catapult,FF,231,catapult_fpga_area
Throughput,0.98563923632672,catapult,DSP,0,catapult_fpga_area
Throughput,0.98563923632672,catapult,BRAM,3,catapult_fpga_area
Throughput,0.793276191005041,catapult,CLB,148,catapult_fpga_area
Throughput,0.793276191005041,catapult,LUT,844,catapult_fpga_area
Throughput,0.793276191005041,catapult,FF,235,catapult_fpga_area
Throughput,0.793276191005041,catapult,DSP,0,catapult_fpga_area
Throughput,0.793276191005041,catapult,BRAM,3,catapult_fpga_area
Throughput,0.926148887695186,catapult,CLB,144,catapult_fpga_area
Throughput,0.926148887695186,catapult,LUT,887,catapult_fpga_area
Throughput,0.926148887695186,catapult,FF,223,catapult_fpga_area
Throughput,0.926148887695186,catapult,DSP,0,catapult_fpga_area
Throughput,0.926148887695186,catapult,BRAM,3,catapult_fpga_area
Throughput,0.786261804738171,catapult,CLB,160,catapult_fpga_area
Throughput,0.786261804738171,catapult,LUT,859,catapult_fpga_area
Throughput,0.786261804738171,catapult,FF,226,catapult_fpga_area
Throughput,0.786261804738171,catapult,DSP,0,catapult_fpga_area
Throughput,0.786261804738171,catapult,BRAM,3,catapult_fpga_area
Throughput,0.840669576504294,catapult,CLB,199,catapult_fpga_area
Throughput,0.840669576504294,catapult,LUT,1119,catapult_fpga_area
Throughput,0.840669576504294,catapult,FF,231,catapult_fpga_area
Throughput,0.840669576504294,catapult,DSP,0,catapult_fpga_area
Throughput,0.840669576504294,catapult,BRAM,3,catapult_fpga_area
Throughput,0.700756115849001,catapult,CLB,155,catapult_fpga_area
Throughput,0.700756115849001,catapult,LUT,904,catapult_fpga_area
Throughput,0.700756115849001,catapult,FF,235,catapult_fpga_area
Throughput,0.700756115849001,catapult,DSP,0,catapult_fpga_area
Throughput,0.700756115849001,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44322636139543,catapult,CLB,123,catapult_fpga_area
Throughput,1.44322636139543,catapult,LUT,669,catapult_fpga_area
Throughput,1.44322636139543,catapult,FF,226,catapult_fpga_area
Throughput,1.44322636139543,catapult,DSP,0,catapult_fpga_area
Throughput,1.44322636139543,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21768270111248,catapult,CLB,121,catapult_fpga_area
Throughput,1.21768270111248,catapult,LUT,652,catapult_fpga_area
Throughput,1.21768270111248,catapult,FF,228,catapult_fpga_area
Throughput,1.21768270111248,catapult,DSP,0,catapult_fpga_area
Throughput,1.21768270111248,catapult,BRAM,3,catapult_fpga_area
Throughput,1.12615909925291,catapult,CLB,131,catapult_fpga_area
Throughput,1.12615909925291,catapult,LUT,736,catapult_fpga_area
Throughput,1.12615909925291,catapult,FF,232,catapult_fpga_area
Throughput,1.12615909925291,catapult,DSP,0,catapult_fpga_area
Throughput,1.12615909925291,catapult,BRAM,3,catapult_fpga_area
Throughput,0.789000699054619,catapult,CLB,137,catapult_fpga_area
Throughput,0.789000699054619,catapult,LUT,840,catapult_fpga_area
Throughput,0.789000699054619,catapult,FF,232,catapult_fpga_area
Throughput,0.789000699054619,catapult,DSP,0,catapult_fpga_area
Throughput,0.789000699054619,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25457449224234,catapult,CLB,128,catapult_fpga_area
Throughput,1.25457449224234,catapult,LUT,716,catapult_fpga_area
Throughput,1.25457449224234,catapult,FF,230,catapult_fpga_area
Throughput,1.25457449224234,catapult,DSP,0,catapult_fpga_area
Throughput,1.25457449224234,catapult,BRAM,3,catapult_fpga_area
Throughput,0.929692903840004,catapult,CLB,131,catapult_fpga_area
Throughput,0.929692903840004,catapult,LUT,704,catapult_fpga_area
Throughput,0.929692903840004,catapult,FF,231,catapult_fpga_area
Throughput,0.929692903840004,catapult,DSP,0,catapult_fpga_area
Throughput,0.929692903840004,catapult,BRAM,3,catapult_fpga_area
Throughput,1.06065909356074,catapult,CLB,149,catapult_fpga_area
Throughput,1.06065909356074,catapult,LUT,852,catapult_fpga_area
Throughput,1.06065909356074,catapult,FF,236,catapult_fpga_area
Throughput,1.06065909356074,catapult,DSP,0,catapult_fpga_area
Throughput,1.06065909356074,catapult,BRAM,3,catapult_fpga_area
Throughput,0.813885538393422,catapult,CLB,168,catapult_fpga_area
Throughput,0.813885538393422,catapult,LUT,955,catapult_fpga_area
Throughput,0.813885538393422,catapult,FF,236,catapult_fpga_area
Throughput,0.813885538393422,catapult,DSP,0,catapult_fpga_area
Throughput,0.813885538393422,catapult,BRAM,3,catapult_fpga_area
Throughput,0.921721000583449,catapult,CLB,146,catapult_fpga_area
Throughput,0.921721000583449,catapult,LUT,839,catapult_fpga_area
Throughput,0.921721000583449,catapult,FF,236,catapult_fpga_area
Throughput,0.921721000583449,catapult,DSP,0,catapult_fpga_area
Throughput,0.921721000583449,catapult,BRAM,3,catapult_fpga_area
Throughput,0.875779443704897,catapult,CLB,138,catapult_fpga_area
Throughput,0.875779443704897,catapult,LUT,744,catapult_fpga_area
Throughput,0.875779443704897,catapult,FF,239,catapult_fpga_area
Throughput,0.875779443704897,catapult,DSP,0,catapult_fpga_area
Throughput,0.875779443704897,catapult,BRAM,3,catapult_fpga_area
Throughput,1.01535727884249,catapult,CLB,143,catapult_fpga_area
Throughput,1.01535727884249,catapult,LUT,799,catapult_fpga_area
Throughput,1.01535727884249,catapult,FF,244,catapult_fpga_area
Throughput,1.01535727884249,catapult,DSP,0,catapult_fpga_area
Throughput,1.01535727884249,catapult,BRAM,3,catapult_fpga_area
Throughput,0.660411687437715,catapult,CLB,144,catapult_fpga_area
Throughput,0.660411687437715,catapult,LUT,890,catapult_fpga_area
Throughput,0.660411687437715,catapult,FF,244,catapult_fpga_area
Throughput,0.660411687437715,catapult,DSP,0,catapult_fpga_area
Throughput,0.660411687437715,catapult,BRAM,3,catapult_fpga_area
Throughput,0.885139829964639,catapult,CLB,152,catapult_fpga_area
Throughput,0.885139829964639,catapult,LUT,924,catapult_fpga_area
Throughput,0.885139829964639,catapult,FF,236,catapult_fpga_area
Throughput,0.885139829964639,catapult,DSP,0,catapult_fpga_area
Throughput,0.885139829964639,catapult,BRAM,3,catapult_fpga_area
Throughput,0.921817011948592,catapult,CLB,155,catapult_fpga_area
Throughput,0.921817011948592,catapult,LUT,881,catapult_fpga_area
Throughput,0.921817011948592,catapult,FF,239,catapult_fpga_area
Throughput,0.921817011948592,catapult,DSP,0,catapult_fpga_area
Throughput,0.921817011948592,catapult,BRAM,3,catapult_fpga_area
Throughput,0.972276507660567,catapult,CLB,151,catapult_fpga_area
Throughput,0.972276507660567,catapult,LUT,861,catapult_fpga_area
Throughput,0.972276507660567,catapult,FF,244,catapult_fpga_area
Throughput,0.972276507660567,catapult,DSP,0,catapult_fpga_area
Throughput,0.972276507660567,catapult,BRAM,3,catapult_fpga_area
Throughput,0.699428357203657,catapult,CLB,165,catapult_fpga_area
Throughput,0.699428357203657,catapult,LUT,981,catapult_fpga_area
Throughput,0.699428357203657,catapult,FF,244,catapult_fpga_area
Throughput,0.699428357203657,catapult,DSP,0,catapult_fpga_area
Throughput,0.699428357203657,catapult,BRAM,3,catapult_fpga_area
Throughput,1.02763938900672,catapult,CLB,118,catapult_fpga_area
Throughput,1.02763938900672,catapult,LUT,649,catapult_fpga_area
Throughput,1.02763938900672,catapult,FF,223,catapult_fpga_area
Throughput,1.02763938900672,catapult,DSP,0,catapult_fpga_area
Throughput,1.02763938900672,catapult,BRAM,3,catapult_fpga_area
Throughput,1.22350799317772,catapult,CLB,120,catapult_fpga_area
Throughput,1.22350799317772,catapult,LUT,619,catapult_fpga_area
Throughput,1.22350799317772,catapult,FF,226,catapult_fpga_area
Throughput,1.22350799317772,catapult,DSP,0,catapult_fpga_area
Throughput,1.22350799317772,catapult,BRAM,3,catapult_fpga_area
Throughput,0.942141223200793,catapult,CLB,141,catapult_fpga_area
Throughput,0.942141223200793,catapult,LUT,869,catapult_fpga_area
Throughput,0.942141223200793,catapult,FF,229,catapult_fpga_area
Throughput,0.942141223200793,catapult,DSP,0,catapult_fpga_area
Throughput,0.942141223200793,catapult,BRAM,3,catapult_fpga_area
Throughput,0.71081591715867,catapult,CLB,152,catapult_fpga_area
Throughput,0.71081591715867,catapult,LUT,882,catapult_fpga_area
Throughput,0.71081591715867,catapult,FF,230,catapult_fpga_area
Throughput,0.71081591715867,catapult,DSP,0,catapult_fpga_area
Throughput,0.71081591715867,catapult,BRAM,3,catapult_fpga_area
Throughput,0.98127915625693,catapult,CLB,109,catapult_fpga_area
Throughput,0.98127915625693,catapult,LUT,630,catapult_fpga_area
Throughput,0.98127915625693,catapult,FF,227,catapult_fpga_area
Throughput,0.98127915625693,catapult,DSP,0,catapult_fpga_area
Throughput,0.98127915625693,catapult,BRAM,3,catapult_fpga_area
Throughput,0.892276366543562,catapult,CLB,148,catapult_fpga_area
Throughput,0.892276366543562,catapult,LUT,894,catapult_fpga_area
Throughput,0.892276366543562,catapult,FF,228,catapult_fpga_area
Throughput,0.892276366543562,catapult,DSP,0,catapult_fpga_area
Throughput,0.892276366543562,catapult,BRAM,3,catapult_fpga_area
Throughput,1.00533329312,catapult,CLB,161,catapult_fpga_area
Throughput,1.00533329312,catapult,LUT,912,catapult_fpga_area
Throughput,1.00533329312,catapult,FF,233,catapult_fpga_area
Throughput,1.00533329312,catapult,DSP,0,catapult_fpga_area
Throughput,1.00533329312,catapult,BRAM,3,catapult_fpga_area
Throughput,0.686829697142445,catapult,CLB,149,catapult_fpga_area
Throughput,0.686829697142445,catapult,LUT,902,catapult_fpga_area
Throughput,0.686829697142445,catapult,FF,234,catapult_fpga_area
Throughput,0.686829697142445,catapult,DSP,0,catapult_fpga_area
Throughput,0.686829697142445,catapult,BRAM,3,catapult_fpga_area
Throughput,0.900945542346693,catapult,CLB,155,catapult_fpga_area
Throughput,0.900945542346693,catapult,LUT,919,catapult_fpga_area
Throughput,0.900945542346693,catapult,FF,233,catapult_fpga_area
Throughput,0.900945542346693,catapult,DSP,0,catapult_fpga_area
Throughput,0.900945542346693,catapult,BRAM,3,catapult_fpga_area
Throughput,0.965981978640206,catapult,CLB,137,catapult_fpga_area
Throughput,0.965981978640206,catapult,LUT,808,catapult_fpga_area
Throughput,0.965981978640206,catapult,FF,236,catapult_fpga_area
Throughput,0.965981978640206,catapult,DSP,0,catapult_fpga_area
Throughput,0.965981978640206,catapult,BRAM,3,catapult_fpga_area
Throughput,0.913376304643879,catapult,CLB,146,catapult_fpga_area
Throughput,0.913376304643879,catapult,LUT,892,catapult_fpga_area
Throughput,0.913376304643879,catapult,FF,241,catapult_fpga_area
Throughput,0.913376304643879,catapult,DSP,0,catapult_fpga_area
Throughput,0.913376304643879,catapult,BRAM,3,catapult_fpga_area
Throughput,0.718083349370528,catapult,CLB,145,catapult_fpga_area
Throughput,0.718083349370528,catapult,LUT,857,catapult_fpga_area
Throughput,0.718083349370528,catapult,FF,242,catapult_fpga_area
Throughput,0.718083349370528,catapult,DSP,0,catapult_fpga_area
Throughput,0.718083349370528,catapult,BRAM,3,catapult_fpga_area
Throughput,0.970092061736659,catapult,CLB,159,catapult_fpga_area
Throughput,0.970092061736659,catapult,LUT,901,catapult_fpga_area
Throughput,0.970092061736659,catapult,FF,233,catapult_fpga_area
Throughput,0.970092061736659,catapult,DSP,0,catapult_fpga_area
Throughput,0.970092061736659,catapult,BRAM,3,catapult_fpga_area
Throughput,0.924058130648883,catapult,CLB,175,catapult_fpga_area
Throughput,0.924058130648883,catapult,LUT,983,catapult_fpga_area
Throughput,0.924058130648883,catapult,FF,236,catapult_fpga_area
Throughput,0.924058130648883,catapult,DSP,0,catapult_fpga_area
Throughput,0.924058130648883,catapult,BRAM,3,catapult_fpga_area
Throughput,0.860868943894588,catapult,CLB,164,catapult_fpga_area
Throughput,0.860868943894588,catapult,LUT,954,catapult_fpga_area
Throughput,0.860868943894588,catapult,FF,241,catapult_fpga_area
Throughput,0.860868943894588,catapult,DSP,0,catapult_fpga_area
Throughput,0.860868943894588,catapult,BRAM,3,catapult_fpga_area
Throughput,0.812393881049288,catapult,CLB,157,catapult_fpga_area
Throughput,0.812393881049288,catapult,LUT,928,catapult_fpga_area
Throughput,0.812393881049288,catapult,FF,242,catapult_fpga_area
Throughput,0.812393881049288,catapult,DSP,0,catapult_fpga_area
Throughput,0.812393881049288,catapult,BRAM,3,catapult_fpga_area
Throughput,0.642535186833169,catapult,CLB,106,catapult_fpga_area
Throughput,0.642535186833169,catapult,LUT,601,catapult_fpga_area
Throughput,0.642535186833169,catapult,FF,203,catapult_fpga_area
Throughput,0.642535186833169,catapult,DSP,0,catapult_fpga_area
Throughput,0.642535186833169,catapult,BRAM,3,catapult_fpga_area
Throughput,0.534861754282371,catapult,CLB,116,catapult_fpga_area
Throughput,0.534861754282371,catapult,LUT,642,catapult_fpga_area
Throughput,0.534861754282371,catapult,FF,214,catapult_fpga_area
Throughput,0.534861754282371,catapult,DSP,0,catapult_fpga_area
Throughput,0.534861754282371,catapult,BRAM,3,catapult_fpga_area
Throughput,0.585567860288193,catapult,CLB,144,catapult_fpga_area
Throughput,0.585567860288193,catapult,LUT,766,catapult_fpga_area
Throughput,0.585567860288193,catapult,FF,227,catapult_fpga_area
Throughput,0.585567860288193,catapult,DSP,0,catapult_fpga_area
Throughput,0.585567860288193,catapult,BRAM,3,catapult_fpga_area
Throughput,0.493876670105695,catapult,CLB,120,catapult_fpga_area
Throughput,0.493876670105695,catapult,LUT,648,catapult_fpga_area
Throughput,0.493876670105695,catapult,FF,234,catapult_fpga_area
Throughput,0.493876670105695,catapult,DSP,0,catapult_fpga_area
Throughput,0.493876670105695,catapult,BRAM,3,catapult_fpga_area
Throughput,0.505308007969718,catapult,CLB,112,catapult_fpga_area
Throughput,0.505308007969718,catapult,LUT,637,catapult_fpga_area
Throughput,0.505308007969718,catapult,FF,209,catapult_fpga_area
Throughput,0.505308007969718,catapult,DSP,0,catapult_fpga_area
Throughput,0.505308007969718,catapult,BRAM,3,catapult_fpga_area
Throughput,0.445220116825759,catapult,CLB,134,catapult_fpga_area
Throughput,0.445220116825759,catapult,LUT,783,catapult_fpga_area
Throughput,0.445220116825759,catapult,FF,220,catapult_fpga_area
Throughput,0.445220116825759,catapult,DSP,0,catapult_fpga_area
Throughput,0.445220116825759,catapult,BRAM,3,catapult_fpga_area
Throughput,0.507008890907911,catapult,CLB,123,catapult_fpga_area
Throughput,0.507008890907911,catapult,LUT,704,catapult_fpga_area
Throughput,0.507008890907911,catapult,FF,233,catapult_fpga_area
Throughput,0.507008890907911,catapult,DSP,0,catapult_fpga_area
Throughput,0.507008890907911,catapult,BRAM,3,catapult_fpga_area
Throughput,0.397920467636133,catapult,CLB,113,catapult_fpga_area
Throughput,0.397920467636133,catapult,LUT,662,catapult_fpga_area
Throughput,0.397920467636133,catapult,FF,157,catapult_fpga_area
Throughput,0.397920467636133,catapult,DSP,0,catapult_fpga_area
Throughput,0.397920467636133,catapult,BRAM,3,catapult_fpga_area
Throughput,0.620974146983339,catapult,CLB,125,catapult_fpga_area
Throughput,0.620974146983339,catapult,LUT,721,catapult_fpga_area
Throughput,0.620974146983339,catapult,FF,221,catapult_fpga_area
Throughput,0.620974146983339,catapult,DSP,0,catapult_fpga_area
Throughput,0.620974146983339,catapult,BRAM,3,catapult_fpga_area
Throughput,0.537524591750073,catapult,CLB,137,catapult_fpga_area
Throughput,0.537524591750073,catapult,LUT,780,catapult_fpga_area
Throughput,0.537524591750073,catapult,FF,232,catapult_fpga_area
Throughput,0.537524591750073,catapult,DSP,0,catapult_fpga_area
Throughput,0.537524591750073,catapult,BRAM,3,catapult_fpga_area
Throughput,0.472835818637202,catapult,CLB,123,catapult_fpga_area
Throughput,0.472835818637202,catapult,LUT,744,catapult_fpga_area
Throughput,0.472835818637202,catapult,FF,245,catapult_fpga_area
Throughput,0.472835818637202,catapult,DSP,0,catapult_fpga_area
Throughput,0.472835818637202,catapult,BRAM,3,catapult_fpga_area
Throughput,0.437392128166391,catapult,CLB,116,catapult_fpga_area
Throughput,0.437392128166391,catapult,LUT,685,catapult_fpga_area
Throughput,0.437392128166391,catapult,FF,252,catapult_fpga_area
Throughput,0.437392128166391,catapult,DSP,0,catapult_fpga_area
Throughput,0.437392128166391,catapult,BRAM,3,catapult_fpga_area
Throughput,0.477162069051077,catapult,CLB,126,catapult_fpga_area
Throughput,0.477162069051077,catapult,LUT,686,catapult_fpga_area
Throughput,0.477162069051077,catapult,FF,221,catapult_fpga_area
Throughput,0.477162069051077,catapult,DSP,0,catapult_fpga_area
Throughput,0.477162069051077,catapult,BRAM,3,catapult_fpga_area
Throughput,0.490197760482511,catapult,CLB,149,catapult_fpga_area
Throughput,0.490197760482511,catapult,LUT,836,catapult_fpga_area
Throughput,0.490197760482511,catapult,FF,232,catapult_fpga_area
Throughput,0.490197760482511,catapult,DSP,0,catapult_fpga_area
Throughput,0.490197760482511,catapult,BRAM,3,catapult_fpga_area
Throughput,0.537235525666159,catapult,CLB,141,catapult_fpga_area
Throughput,0.537235525666159,catapult,LUT,786,catapult_fpga_area
Throughput,0.537235525666159,catapult,FF,245,catapult_fpga_area
Throughput,0.537235525666159,catapult,DSP,0,catapult_fpga_area
Throughput,0.537235525666159,catapult,BRAM,3,catapult_fpga_area
Throughput,0.381754574565067,catapult,CLB,135,catapult_fpga_area
Throughput,0.381754574565067,catapult,LUT,792,catapult_fpga_area
Throughput,0.381754574565067,catapult,FF,251,catapult_fpga_area
Throughput,0.381754574565067,catapult,DSP,0,catapult_fpga_area
Throughput,0.381754574565067,catapult,BRAM,3,catapult_fpga_area
Throughput,0.684427093457151,catapult,CLB,110,catapult_fpga_area
Throughput,0.684427093457151,catapult,LUT,702,catapult_fpga_area
Throughput,0.684427093457151,catapult,FF,202,catapult_fpga_area
Throughput,0.684427093457151,catapult,DSP,0,catapult_fpga_area
Throughput,0.684427093457151,catapult,BRAM,3,catapult_fpga_area
Throughput,0.538162733952795,catapult,CLB,130,catapult_fpga_area
Throughput,0.538162733952795,catapult,LUT,716,catapult_fpga_area
Throughput,0.538162733952795,catapult,FF,209,catapult_fpga_area
Throughput,0.538162733952795,catapult,DSP,0,catapult_fpga_area
Throughput,0.538162733952795,catapult,BRAM,3,catapult_fpga_area
Throughput,0.499924261474387,catapult,CLB,127,catapult_fpga_area
Throughput,0.499924261474387,catapult,LUT,790,catapult_fpga_area
Throughput,0.499924261474387,catapult,FF,227,catapult_fpga_area
Throughput,0.499924261474387,catapult,DSP,0,catapult_fpga_area
Throughput,0.499924261474387,catapult,BRAM,3,catapult_fpga_area
Throughput,0.427949556729849,catapult,CLB,123,catapult_fpga_area
Throughput,0.427949556729849,catapult,LUT,730,catapult_fpga_area
Throughput,0.427949556729849,catapult,FF,231,catapult_fpga_area
Throughput,0.427949556729849,catapult,DSP,0,catapult_fpga_area
Throughput,0.427949556729849,catapult,BRAM,3,catapult_fpga_area
Throughput,0.595073387425504,catapult,CLB,149,catapult_fpga_area
Throughput,0.595073387425504,catapult,LUT,830,catapult_fpga_area
Throughput,0.595073387425504,catapult,FF,208,catapult_fpga_area
Throughput,0.595073387425504,catapult,DSP,0,catapult_fpga_area
Throughput,0.595073387425504,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494701254859203,catapult,CLB,120,catapult_fpga_area
Throughput,0.494701254859203,catapult,LUT,683,catapult_fpga_area
Throughput,0.494701254859203,catapult,FF,215,catapult_fpga_area
Throughput,0.494701254859203,catapult,DSP,0,catapult_fpga_area
Throughput,0.494701254859203,catapult,BRAM,3,catapult_fpga_area
Throughput,0.547063908005733,catapult,CLB,122,catapult_fpga_area
Throughput,0.547063908005733,catapult,LUT,706,catapult_fpga_area
Throughput,0.547063908005733,catapult,FF,150,catapult_fpga_area
Throughput,0.547063908005733,catapult,DSP,0,catapult_fpga_area
Throughput,0.547063908005733,catapult,BRAM,3,catapult_fpga_area
Throughput,0.431935962901884,catapult,CLB,138,catapult_fpga_area
Throughput,0.431935962901884,catapult,LUT,753,catapult_fpga_area
Throughput,0.431935962901884,catapult,FF,237,catapult_fpga_area
Throughput,0.431935962901884,catapult,DSP,0,catapult_fpga_area
Throughput,0.431935962901884,catapult,BRAM,3,catapult_fpga_area
Throughput,0.542682817630896,catapult,CLB,148,catapult_fpga_area
Throughput,0.542682817630896,catapult,LUT,853,catapult_fpga_area
Throughput,0.542682817630896,catapult,FF,220,catapult_fpga_area
Throughput,0.542682817630896,catapult,DSP,0,catapult_fpga_area
Throughput,0.542682817630896,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480080269421047,catapult,CLB,115,catapult_fpga_area
Throughput,0.480080269421047,catapult,LUT,672,catapult_fpga_area
Throughput,0.480080269421047,catapult,FF,227,catapult_fpga_area
Throughput,0.480080269421047,catapult,DSP,0,catapult_fpga_area
Throughput,0.480080269421047,catapult,BRAM,3,catapult_fpga_area
Throughput,0.479480626585283,catapult,CLB,141,catapult_fpga_area
Throughput,0.479480626585283,catapult,LUT,831,catapult_fpga_area
Throughput,0.479480626585283,catapult,FF,245,catapult_fpga_area
Throughput,0.479480626585283,catapult,DSP,0,catapult_fpga_area
Throughput,0.479480626585283,catapult,BRAM,3,catapult_fpga_area
Throughput,0.450698334534444,catapult,CLB,140,catapult_fpga_area
Throughput,0.450698334534444,catapult,LUT,801,catapult_fpga_area
Throughput,0.450698334534444,catapult,FF,249,catapult_fpga_area
Throughput,0.450698334534444,catapult,DSP,0,catapult_fpga_area
Throughput,0.450698334534444,catapult,BRAM,3,catapult_fpga_area
Throughput,0.482745703080497,catapult,CLB,156,catapult_fpga_area
Throughput,0.482745703080497,catapult,LUT,957,catapult_fpga_area
Throughput,0.482745703080497,catapult,FF,223,catapult_fpga_area
Throughput,0.482745703080497,catapult,DSP,0,catapult_fpga_area
Throughput,0.482745703080497,catapult,BRAM,3,catapult_fpga_area
Throughput,0.448212416828583,catapult,CLB,137,catapult_fpga_area
Throughput,0.448212416828583,catapult,LUT,823,catapult_fpga_area
Throughput,0.448212416828583,catapult,FF,230,catapult_fpga_area
Throughput,0.448212416828583,catapult,DSP,0,catapult_fpga_area
Throughput,0.448212416828583,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48700239312976,catapult,CLB,143,catapult_fpga_area
Throughput,0.48700239312976,catapult,LUT,851,catapult_fpga_area
Throughput,0.48700239312976,catapult,FF,245,catapult_fpga_area
Throughput,0.48700239312976,catapult,DSP,0,catapult_fpga_area
Throughput,0.48700239312976,catapult,BRAM,3,catapult_fpga_area
Throughput,0.396628971049258,catapult,CLB,163,catapult_fpga_area
Throughput,0.396628971049258,catapult,LUT,888,catapult_fpga_area
Throughput,0.396628971049258,catapult,FF,249,catapult_fpga_area
Throughput,0.396628971049258,catapult,DSP,0,catapult_fpga_area
Throughput,0.396628971049258,catapult,BRAM,3,catapult_fpga_area
Throughput,0.644406295591745,catapult,CLB,125,catapult_fpga_area
Throughput,0.644406295591745,catapult,LUT,663,catapult_fpga_area
Throughput,0.644406295591745,catapult,FF,211,catapult_fpga_area
Throughput,0.644406295591745,catapult,DSP,0,catapult_fpga_area
Throughput,0.644406295591745,catapult,BRAM,3,catapult_fpga_area
Throughput,0.526778522818202,catapult,CLB,142,catapult_fpga_area
Throughput,0.526778522818202,catapult,LUT,808,catapult_fpga_area
Throughput,0.526778522818202,catapult,FF,221,catapult_fpga_area
Throughput,0.526778522818202,catapult,DSP,0,catapult_fpga_area
Throughput,0.526778522818202,catapult,BRAM,3,catapult_fpga_area
Throughput,0.63538456650888,catapult,CLB,134,catapult_fpga_area
Throughput,0.63538456650888,catapult,LUT,765,catapult_fpga_area
Throughput,0.63538456650888,catapult,FF,235,catapult_fpga_area
Throughput,0.63538456650888,catapult,DSP,0,catapult_fpga_area
Throughput,0.63538456650888,catapult,BRAM,3,catapult_fpga_area
Throughput,0.412422495502533,catapult,CLB,128,catapult_fpga_area
Throughput,0.412422495502533,catapult,LUT,796,catapult_fpga_area
Throughput,0.412422495502533,catapult,FF,158,catapult_fpga_area
Throughput,0.412422495502533,catapult,DSP,0,catapult_fpga_area
Throughput,0.412422495502533,catapult,BRAM,3,catapult_fpga_area
Throughput,0.608619389518235,catapult,CLB,140,catapult_fpga_area
Throughput,0.608619389518235,catapult,LUT,816,catapult_fpga_area
Throughput,0.608619389518235,catapult,FF,217,catapult_fpga_area
Throughput,0.608619389518235,catapult,DSP,0,catapult_fpga_area
Throughput,0.608619389518235,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480103087734998,catapult,CLB,158,catapult_fpga_area
Throughput,0.480103087734998,catapult,LUT,903,catapult_fpga_area
Throughput,0.480103087734998,catapult,FF,241,catapult_fpga_area
Throughput,0.480103087734998,catapult,DSP,0,catapult_fpga_area
Throughput,0.480103087734998,catapult,BRAM,3,catapult_fpga_area
Throughput,0.409251205347112,catapult,CLB,161,catapult_fpga_area
Throughput,0.409251205347112,catapult,LUT,901,catapult_fpga_area
Throughput,0.409251205347112,catapult,FF,247,catapult_fpga_area
Throughput,0.409251205347112,catapult,DSP,0,catapult_fpga_area
Throughput,0.409251205347112,catapult,BRAM,3,catapult_fpga_area
Throughput,0.594741061636585,catapult,CLB,146,catapult_fpga_area
Throughput,0.594741061636585,catapult,LUT,824,catapult_fpga_area
Throughput,0.594741061636585,catapult,FF,229,catapult_fpga_area
Throughput,0.594741061636585,catapult,DSP,0,catapult_fpga_area
Throughput,0.594741061636585,catapult,BRAM,3,catapult_fpga_area
Throughput,0.506163297390678,catapult,CLB,137,catapult_fpga_area
Throughput,0.506163297390678,catapult,LUT,814,catapult_fpga_area
Throughput,0.506163297390678,catapult,FF,156,catapult_fpga_area
Throughput,0.506163297390678,catapult,DSP,0,catapult_fpga_area
Throughput,0.506163297390678,catapult,BRAM,3,catapult_fpga_area
Throughput,0.566293743360206,catapult,CLB,164,catapult_fpga_area
Throughput,0.566293743360206,catapult,LUT,899,catapult_fpga_area
Throughput,0.566293743360206,catapult,FF,253,catapult_fpga_area
Throughput,0.566293743360206,catapult,DSP,0,catapult_fpga_area
Throughput,0.566293743360206,catapult,BRAM,3,catapult_fpga_area
Throughput,0.486346077059591,catapult,CLB,178,catapult_fpga_area
Throughput,0.486346077059591,catapult,LUT,1023,catapult_fpga_area
Throughput,0.486346077059591,catapult,FF,259,catapult_fpga_area
Throughput,0.486346077059591,catapult,DSP,0,catapult_fpga_area
Throughput,0.486346077059591,catapult,BRAM,3,catapult_fpga_area
Throughput,0.582497013246565,catapult,CLB,165,catapult_fpga_area
Throughput,0.582497013246565,catapult,LUT,898,catapult_fpga_area
Throughput,0.582497013246565,catapult,FF,229,catapult_fpga_area
Throughput,0.582497013246565,catapult,DSP,0,catapult_fpga_area
Throughput,0.582497013246565,catapult,BRAM,3,catapult_fpga_area
Throughput,0.484770921501045,catapult,CLB,145,catapult_fpga_area
Throughput,0.484770921501045,catapult,LUT,841,catapult_fpga_area
Throughput,0.484770921501045,catapult,FF,156,catapult_fpga_area
Throughput,0.484770921501045,catapult,DSP,0,catapult_fpga_area
Throughput,0.484770921501045,catapult,BRAM,3,catapult_fpga_area
Throughput,0.538759140722271,catapult,CLB,174,catapult_fpga_area
Throughput,0.538759140722271,catapult,LUT,1017,catapult_fpga_area
Throughput,0.538759140722271,catapult,FF,253,catapult_fpga_area
Throughput,0.538759140722271,catapult,DSP,0,catapult_fpga_area
Throughput,0.538759140722271,catapult,BRAM,3,catapult_fpga_area
Throughput,0.394591258698764,catapult,CLB,189,catapult_fpga_area
Throughput,0.394591258698764,catapult,LUT,1089,catapult_fpga_area
Throughput,0.394591258698764,catapult,FF,258,catapult_fpga_area
Throughput,0.394591258698764,catapult,DSP,0,catapult_fpga_area
Throughput,0.394591258698764,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518135520417907,catapult,CLB,151,catapult_fpga_area
Throughput,0.518135520417907,catapult,LUT,856,catapult_fpga_area
Throughput,0.518135520417907,catapult,FF,216,catapult_fpga_area
Throughput,0.518135520417907,catapult,DSP,0,catapult_fpga_area
Throughput,0.518135520417907,catapult,BRAM,3,catapult_fpga_area
Throughput,0.500211839714119,catapult,CLB,114,catapult_fpga_area
Throughput,0.500211839714119,catapult,LUT,673,catapult_fpga_area
Throughput,0.500211839714119,catapult,FF,220,catapult_fpga_area
Throughput,0.500211839714119,catapult,DSP,0,catapult_fpga_area
Throughput,0.500211839714119,catapult,BRAM,3,catapult_fpga_area
Throughput,0.561474116604699,catapult,CLB,123,catapult_fpga_area
Throughput,0.561474116604699,catapult,LUT,739,catapult_fpga_area
Throughput,0.561474116604699,catapult,FF,152,catapult_fpga_area
Throughput,0.561474116604699,catapult,DSP,0,catapult_fpga_area
Throughput,0.561474116604699,catapult,BRAM,3,catapult_fpga_area
Throughput,0.39173332988608,catapult,CLB,152,catapult_fpga_area
Throughput,0.39173332988608,catapult,LUT,844,catapult_fpga_area
Throughput,0.39173332988608,catapult,FF,243,catapult_fpga_area
Throughput,0.39173332988608,catapult,DSP,0,catapult_fpga_area
Throughput,0.39173332988608,catapult,BRAM,3,catapult_fpga_area
Throughput,0.522355509936508,catapult,CLB,154,catapult_fpga_area
Throughput,0.522355509936508,catapult,LUT,942,catapult_fpga_area
Throughput,0.522355509936508,catapult,FF,222,catapult_fpga_area
Throughput,0.522355509936508,catapult,DSP,0,catapult_fpga_area
Throughput,0.522355509936508,catapult,BRAM,3,catapult_fpga_area
Throughput,0.52410516903964,catapult,CLB,166,catapult_fpga_area
Throughput,0.52410516903964,catapult,LUT,940,catapult_fpga_area
Throughput,0.52410516903964,catapult,FF,227,catapult_fpga_area
Throughput,0.52410516903964,catapult,DSP,0,catapult_fpga_area
Throughput,0.52410516903964,catapult,BRAM,3,catapult_fpga_area
Throughput,0.499923761626352,catapult,CLB,150,catapult_fpga_area
Throughput,0.499923761626352,catapult,LUT,903,catapult_fpga_area
Throughput,0.499923761626352,catapult,FF,242,catapult_fpga_area
Throughput,0.499923761626352,catapult,DSP,0,catapult_fpga_area
Throughput,0.499923761626352,catapult,BRAM,3,catapult_fpga_area
Throughput,0.402497577970824,catapult,CLB,141,catapult_fpga_area
Throughput,0.402497577970824,catapult,LUT,843,catapult_fpga_area
Throughput,0.402497577970824,catapult,FF,249,catapult_fpga_area
Throughput,0.402497577970824,catapult,DSP,0,catapult_fpga_area
Throughput,0.402497577970824,catapult,BRAM,3,catapult_fpga_area
Throughput,0.560425654493101,catapult,CLB,147,catapult_fpga_area
Throughput,0.560425654493101,catapult,LUT,891,catapult_fpga_area
Throughput,0.560425654493101,catapult,FF,234,catapult_fpga_area
Throughput,0.560425654493101,catapult,DSP,0,catapult_fpga_area
Throughput,0.560425654493101,catapult,BRAM,3,catapult_fpga_area
Throughput,0.467733410665257,catapult,CLB,132,catapult_fpga_area
Throughput,0.467733410665257,catapult,LUT,784,catapult_fpga_area
Throughput,0.467733410665257,catapult,FF,238,catapult_fpga_area
Throughput,0.467733410665257,catapult,DSP,0,catapult_fpga_area
Throughput,0.467733410665257,catapult,BRAM,3,catapult_fpga_area
Throughput,0.503125668213778,catapult,CLB,160,catapult_fpga_area
Throughput,0.503125668213778,catapult,LUT,902,catapult_fpga_area
Throughput,0.503125668213778,catapult,FF,253,catapult_fpga_area
Throughput,0.503125668213778,catapult,DSP,0,catapult_fpga_area
Throughput,0.503125668213778,catapult,BRAM,3,catapult_fpga_area
Throughput,0.399463600277547,catapult,CLB,147,catapult_fpga_area
Throughput,0.399463600277547,catapult,LUT,861,catapult_fpga_area
Throughput,0.399463600277547,catapult,FF,261,catapult_fpga_area
Throughput,0.399463600277547,catapult,DSP,0,catapult_fpga_area
Throughput,0.399463600277547,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480531275378058,catapult,CLB,172,catapult_fpga_area
Throughput,0.480531275378058,catapult,LUT,1077,catapult_fpga_area
Throughput,0.480531275378058,catapult,FF,234,catapult_fpga_area
Throughput,0.480531275378058,catapult,DSP,0,catapult_fpga_area
Throughput,0.480531275378058,catapult,BRAM,3,catapult_fpga_area
Throughput,0.467057936668812,catapult,CLB,155,catapult_fpga_area
Throughput,0.467057936668812,catapult,LUT,911,catapult_fpga_area
Throughput,0.467057936668812,catapult,FF,239,catapult_fpga_area
Throughput,0.467057936668812,catapult,DSP,0,catapult_fpga_area
Throughput,0.467057936668812,catapult,BRAM,3,catapult_fpga_area
Throughput,0.525978056195496,catapult,CLB,164,catapult_fpga_area
Throughput,0.525978056195496,catapult,LUT,962,catapult_fpga_area
Throughput,0.525978056195496,catapult,FF,254,catapult_fpga_area
Throughput,0.525978056195496,catapult,DSP,0,catapult_fpga_area
Throughput,0.525978056195496,catapult,BRAM,3,catapult_fpga_area
Throughput,0.408794644463122,catapult,CLB,148,catapult_fpga_area
Throughput,0.408794644463122,catapult,LUT,844,catapult_fpga_area
Throughput,0.408794644463122,catapult,FF,261,catapult_fpga_area
Throughput,0.408794644463122,catapult,DSP,0,catapult_fpga_area
Throughput,0.408794644463122,catapult,BRAM,3,catapult_fpga_area
Throughput,0.553842950077704,catapult,CLB,138,catapult_fpga_area
Throughput,0.553842950077704,catapult,LUT,816,catapult_fpga_area
Throughput,0.553842950077704,catapult,FF,213,catapult_fpga_area
Throughput,0.553842950077704,catapult,DSP,0,catapult_fpga_area
Throughput,0.553842950077704,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496599781297456,catapult,CLB,134,catapult_fpga_area
Throughput,0.496599781297456,catapult,LUT,755,catapult_fpga_area
Throughput,0.496599781297456,catapult,FF,225,catapult_fpga_area
Throughput,0.496599781297456,catapult,DSP,0,catapult_fpga_area
Throughput,0.496599781297456,catapult,BRAM,3,catapult_fpga_area
Throughput,0.587914707685868,catapult,CLB,151,catapult_fpga_area
Throughput,0.587914707685868,catapult,LUT,818,catapult_fpga_area
Throughput,0.587914707685868,catapult,FF,154,catapult_fpga_area
Throughput,0.587914707685868,catapult,DSP,0,catapult_fpga_area
Throughput,0.587914707685868,catapult,BRAM,3,catapult_fpga_area
Throughput,0.401511127278626,catapult,CLB,155,catapult_fpga_area
Throughput,0.401511127278626,catapult,LUT,842,catapult_fpga_area
Throughput,0.401511127278626,catapult,FF,245,catapult_fpga_area
Throughput,0.401511127278626,catapult,DSP,0,catapult_fpga_area
Throughput,0.401511127278626,catapult,BRAM,3,catapult_fpga_area
Throughput,0.532380159895057,catapult,CLB,141,catapult_fpga_area
Throughput,0.532380159895057,catapult,LUT,832,catapult_fpga_area
Throughput,0.532380159895057,catapult,FF,219,catapult_fpga_area
Throughput,0.532380159895057,catapult,DSP,0,catapult_fpga_area
Throughput,0.532380159895057,catapult,BRAM,3,catapult_fpga_area
Throughput,0.456227274178905,catapult,CLB,145,catapult_fpga_area
Throughput,0.456227274178905,catapult,LUT,749,catapult_fpga_area
Throughput,0.456227274178905,catapult,FF,231,catapult_fpga_area
Throughput,0.456227274178905,catapult,DSP,0,catapult_fpga_area
Throughput,0.456227274178905,catapult,BRAM,3,catapult_fpga_area
Throughput,0.56391115241447,catapult,CLB,126,catapult_fpga_area
Throughput,0.56391115241447,catapult,LUT,736,catapult_fpga_area
Throughput,0.56391115241447,catapult,FF,243,catapult_fpga_area
Throughput,0.56391115241447,catapult,DSP,0,catapult_fpga_area
Throughput,0.56391115241447,catapult,BRAM,3,catapult_fpga_area
Throughput,0.397073094803584,catapult,CLB,124,catapult_fpga_area
Throughput,0.397073094803584,catapult,LUT,720,catapult_fpga_area
Throughput,0.397073094803584,catapult,FF,159,catapult_fpga_area
Throughput,0.397073094803584,catapult,DSP,0,catapult_fpga_area
Throughput,0.397073094803584,catapult,BRAM,3,catapult_fpga_area
Throughput,0.495009071041227,catapult,CLB,160,catapult_fpga_area
Throughput,0.495009071041227,catapult,LUT,888,catapult_fpga_area
Throughput,0.495009071041227,catapult,FF,231,catapult_fpga_area
Throughput,0.495009071041227,catapult,DSP,0,catapult_fpga_area
Throughput,0.495009071041227,catapult,BRAM,3,catapult_fpga_area
Throughput,0.497976720584266,catapult,CLB,140,catapult_fpga_area
Throughput,0.497976720584266,catapult,LUT,830,catapult_fpga_area
Throughput,0.497976720584266,catapult,FF,243,catapult_fpga_area
Throughput,0.497976720584266,catapult,DSP,0,catapult_fpga_area
Throughput,0.497976720584266,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517836623580933,catapult,CLB,180,catapult_fpga_area
Throughput,0.517836623580933,catapult,LUT,1023,catapult_fpga_area
Throughput,0.517836623580933,catapult,FF,255,catapult_fpga_area
Throughput,0.517836623580933,catapult,DSP,0,catapult_fpga_area
Throughput,0.517836623580933,catapult,BRAM,3,catapult_fpga_area
Throughput,0.43118595541106,catapult,CLB,148,catapult_fpga_area
Throughput,0.43118595541106,catapult,LUT,783,catapult_fpga_area
Throughput,0.43118595541106,catapult,FF,263,catapult_fpga_area
Throughput,0.43118595541106,catapult,DSP,0,catapult_fpga_area
Throughput,0.43118595541106,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48798293230896,catapult,CLB,169,catapult_fpga_area
Throughput,0.48798293230896,catapult,LUT,1014,catapult_fpga_area
Throughput,0.48798293230896,catapult,FF,231,catapult_fpga_area
Throughput,0.48798293230896,catapult,DSP,0,catapult_fpga_area
Throughput,0.48798293230896,catapult,BRAM,3,catapult_fpga_area
Throughput,0.487385013690645,catapult,CLB,165,catapult_fpga_area
Throughput,0.487385013690645,catapult,LUT,966,catapult_fpga_area
Throughput,0.487385013690645,catapult,FF,243,catapult_fpga_area
Throughput,0.487385013690645,catapult,DSP,0,catapult_fpga_area
Throughput,0.487385013690645,catapult,BRAM,3,catapult_fpga_area
Throughput,0.501171488354028,catapult,CLB,170,catapult_fpga_area
Throughput,0.501171488354028,catapult,LUT,997,catapult_fpga_area
Throughput,0.501171488354028,catapult,FF,255,catapult_fpga_area
Throughput,0.501171488354028,catapult,DSP,0,catapult_fpga_area
Throughput,0.501171488354028,catapult,BRAM,3,catapult_fpga_area
Throughput,0.354400430667403,catapult,CLB,154,catapult_fpga_area
Throughput,0.354400430667403,catapult,LUT,877,catapult_fpga_area
Throughput,0.354400430667403,catapult,FF,262,catapult_fpga_area
Throughput,0.354400430667403,catapult,DSP,0,catapult_fpga_area
Throughput,0.354400430667403,catapult,BRAM,3,catapult_fpga_area
Throughput,0.615918664244875,catapult,CLB,128,catapult_fpga_area
Throughput,0.615918664244875,catapult,LUT,725,catapult_fpga_area
Throughput,0.615918664244875,catapult,FF,213,catapult_fpga_area
Throughput,0.615918664244875,catapult,DSP,0,catapult_fpga_area
Throughput,0.615918664244875,catapult,BRAM,3,catapult_fpga_area
Throughput,0.500224350621254,catapult,CLB,139,catapult_fpga_area
Throughput,0.500224350621254,catapult,LUT,816,catapult_fpga_area
Throughput,0.500224350621254,catapult,FF,220,catapult_fpga_area
Throughput,0.500224350621254,catapult,DSP,0,catapult_fpga_area
Throughput,0.500224350621254,catapult,BRAM,3,catapult_fpga_area
Throughput,0.561369472054466,catapult,CLB,155,catapult_fpga_area
Throughput,0.561369472054466,catapult,LUT,805,catapult_fpga_area
Throughput,0.561369472054466,catapult,FF,235,catapult_fpga_area
Throughput,0.561369472054466,catapult,DSP,0,catapult_fpga_area
Throughput,0.561369472054466,catapult,BRAM,3,catapult_fpga_area
Throughput,0.416983052557795,catapult,CLB,157,catapult_fpga_area
Throughput,0.416983052557795,catapult,LUT,819,catapult_fpga_area
Throughput,0.416983052557795,catapult,FF,242,catapult_fpga_area
Throughput,0.416983052557795,catapult,DSP,0,catapult_fpga_area
Throughput,0.416983052557795,catapult,BRAM,3,catapult_fpga_area
Throughput,0.587176649159016,catapult,CLB,125,catapult_fpga_area
Throughput,0.587176649159016,catapult,LUT,731,catapult_fpga_area
Throughput,0.587176649159016,catapult,FF,216,catapult_fpga_area
Throughput,0.587176649159016,catapult,DSP,0,catapult_fpga_area
Throughput,0.587176649159016,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494903483922566,catapult,CLB,144,catapult_fpga_area
Throughput,0.494903483922566,catapult,LUT,799,catapult_fpga_area
Throughput,0.494903483922566,catapult,FF,223,catapult_fpga_area
Throughput,0.494903483922566,catapult,DSP,0,catapult_fpga_area
Throughput,0.494903483922566,catapult,BRAM,3,catapult_fpga_area
Throughput,0.632758809426335,catapult,CLB,135,catapult_fpga_area
Throughput,0.632758809426335,catapult,LUT,725,catapult_fpga_area
Throughput,0.632758809426335,catapult,FF,241,catapult_fpga_area
Throughput,0.632758809426335,catapult,DSP,0,catapult_fpga_area
Throughput,0.632758809426335,catapult,BRAM,3,catapult_fpga_area
Throughput,0.445134501841076,catapult,CLB,150,catapult_fpga_area
Throughput,0.445134501841076,catapult,LUT,831,catapult_fpga_area
Throughput,0.445134501841076,catapult,FF,245,catapult_fpga_area
Throughput,0.445134501841076,catapult,DSP,0,catapult_fpga_area
Throughput,0.445134501841076,catapult,BRAM,3,catapult_fpga_area
Throughput,0.495658526962337,catapult,CLB,130,catapult_fpga_area
Throughput,0.495658526962337,catapult,LUT,729,catapult_fpga_area
Throughput,0.495658526962337,catapult,FF,231,catapult_fpga_area
Throughput,0.495658526962337,catapult,DSP,0,catapult_fpga_area
Throughput,0.495658526962337,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504634563834254,catapult,CLB,147,catapult_fpga_area
Throughput,0.504634563834254,catapult,LUT,830,catapult_fpga_area
Throughput,0.504634563834254,catapult,FF,238,catapult_fpga_area
Throughput,0.504634563834254,catapult,DSP,0,catapult_fpga_area
Throughput,0.504634563834254,catapult,BRAM,3,catapult_fpga_area
Throughput,0.53788976164491,catapult,CLB,149,catapult_fpga_area
Throughput,0.53788976164491,catapult,LUT,837,catapult_fpga_area
Throughput,0.53788976164491,catapult,FF,253,catapult_fpga_area
Throughput,0.53788976164491,catapult,DSP,0,catapult_fpga_area
Throughput,0.53788976164491,catapult,BRAM,3,catapult_fpga_area
Throughput,0.364297265111142,catapult,CLB,174,catapult_fpga_area
Throughput,0.364297265111142,catapult,LUT,977,catapult_fpga_area
Throughput,0.364297265111142,catapult,FF,260,catapult_fpga_area
Throughput,0.364297265111142,catapult,DSP,0,catapult_fpga_area
Throughput,0.364297265111142,catapult,BRAM,3,catapult_fpga_area
Throughput,0.542264060907099,catapult,CLB,148,catapult_fpga_area
Throughput,0.542264060907099,catapult,LUT,818,catapult_fpga_area
Throughput,0.542264060907099,catapult,FF,231,catapult_fpga_area
Throughput,0.542264060907099,catapult,DSP,0,catapult_fpga_area
Throughput,0.542264060907099,catapult,BRAM,3,catapult_fpga_area
Throughput,0.470306936415913,catapult,CLB,160,catapult_fpga_area
Throughput,0.470306936415913,catapult,LUT,889,catapult_fpga_area
Throughput,0.470306936415913,catapult,FF,238,catapult_fpga_area
Throughput,0.470306936415913,catapult,DSP,0,catapult_fpga_area
Throughput,0.470306936415913,catapult,BRAM,3,catapult_fpga_area
Throughput,0.499788089849904,catapult,CLB,155,catapult_fpga_area
Throughput,0.499788089849904,catapult,LUT,878,catapult_fpga_area
Throughput,0.499788089849904,catapult,FF,253,catapult_fpga_area
Throughput,0.499788089849904,catapult,DSP,0,catapult_fpga_area
Throughput,0.499788089849904,catapult,BRAM,3,catapult_fpga_area
Throughput,0.412020788920926,catapult,CLB,156,catapult_fpga_area
Throughput,0.412020788920926,catapult,LUT,938,catapult_fpga_area
Throughput,0.412020788920926,catapult,FF,150,catapult_fpga_area
Throughput,0.412020788920926,catapult,DSP,0,catapult_fpga_area
Throughput,0.412020788920926,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524776812421677,catapult,CLB,151,catapult_fpga_area
Throughput,0.524776812421677,catapult,LUT,893,catapult_fpga_area
Throughput,0.524776812421677,catapult,FF,220,catapult_fpga_area
Throughput,0.524776812421677,catapult,DSP,0,catapult_fpga_area
Throughput,0.524776812421677,catapult,BRAM,3,catapult_fpga_area
Throughput,0.473909841496114,catapult,CLB,160,catapult_fpga_area
Throughput,0.473909841496114,catapult,LUT,959,catapult_fpga_area
Throughput,0.473909841496114,catapult,FF,230,catapult_fpga_area
Throughput,0.473909841496114,catapult,DSP,0,catapult_fpga_area
Throughput,0.473909841496114,catapult,BRAM,3,catapult_fpga_area
Throughput,0.538356558932547,catapult,CLB,151,catapult_fpga_area
Throughput,0.538356558932547,catapult,LUT,919,catapult_fpga_area
Throughput,0.538356558932547,catapult,FF,244,catapult_fpga_area
Throughput,0.538356558932547,catapult,DSP,0,catapult_fpga_area
Throughput,0.538356558932547,catapult,BRAM,3,catapult_fpga_area
Throughput,0.429006134358715,catapult,CLB,115,catapult_fpga_area
Throughput,0.429006134358715,catapult,LUT,690,catapult_fpga_area
Throughput,0.429006134358715,catapult,FF,160,catapult_fpga_area
Throughput,0.429006134358715,catapult,DSP,0,catapult_fpga_area
Throughput,0.429006134358715,catapult,BRAM,3,catapult_fpga_area
Throughput,0.512295606860253,catapult,CLB,157,catapult_fpga_area
Throughput,0.512295606860253,catapult,LUT,896,catapult_fpga_area
Throughput,0.512295606860253,catapult,FF,225,catapult_fpga_area
Throughput,0.512295606860253,catapult,DSP,0,catapult_fpga_area
Throughput,0.512295606860253,catapult,BRAM,3,catapult_fpga_area
Throughput,0.459948596144895,catapult,CLB,152,catapult_fpga_area
Throughput,0.459948596144895,catapult,LUT,918,catapult_fpga_area
Throughput,0.459948596144895,catapult,FF,235,catapult_fpga_area
Throughput,0.459948596144895,catapult,DSP,0,catapult_fpga_area
Throughput,0.459948596144895,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524367075830296,catapult,CLB,153,catapult_fpga_area
Throughput,0.524367075830296,catapult,LUT,965,catapult_fpga_area
Throughput,0.524367075830296,catapult,FF,249,catapult_fpga_area
Throughput,0.524367075830296,catapult,DSP,0,catapult_fpga_area
Throughput,0.524367075830296,catapult,BRAM,3,catapult_fpga_area
Throughput,0.391895445430323,catapult,CLB,171,catapult_fpga_area
Throughput,0.391895445430323,catapult,LUT,1005,catapult_fpga_area
Throughput,0.391895445430323,catapult,FF,257,catapult_fpga_area
Throughput,0.391895445430323,catapult,DSP,0,catapult_fpga_area
Throughput,0.391895445430323,catapult,BRAM,3,catapult_fpga_area
Throughput,0.597843697352389,catapult,CLB,154,catapult_fpga_area
Throughput,0.597843697352389,catapult,LUT,906,catapult_fpga_area
Throughput,0.597843697352389,catapult,FF,155,catapult_fpga_area
Throughput,0.597843697352389,catapult,DSP,0,catapult_fpga_area
Throughput,0.597843697352389,catapult,BRAM,3,catapult_fpga_area
Throughput,0.508556462481247,catapult,CLB,160,catapult_fpga_area
Throughput,0.508556462481247,catapult,LUT,951,catapult_fpga_area
Throughput,0.508556462481247,catapult,FF,248,catapult_fpga_area
Throughput,0.508556462481247,catapult,DSP,0,catapult_fpga_area
Throughput,0.508556462481247,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485452446534695,catapult,CLB,178,catapult_fpga_area
Throughput,0.485452446534695,catapult,LUT,1079,catapult_fpga_area
Throughput,0.485452446534695,catapult,FF,262,catapult_fpga_area
Throughput,0.485452446534695,catapult,DSP,0,catapult_fpga_area
Throughput,0.485452446534695,catapult,BRAM,3,catapult_fpga_area
Throughput,0.413664838819632,catapult,CLB,171,catapult_fpga_area
Throughput,0.413664838819632,catapult,LUT,1015,catapult_fpga_area
Throughput,0.413664838819632,catapult,FF,270,catapult_fpga_area
Throughput,0.413664838819632,catapult,DSP,0,catapult_fpga_area
Throughput,0.413664838819632,catapult,BRAM,3,catapult_fpga_area
Throughput,0.447646609860312,catapult,CLB,156,catapult_fpga_area
Throughput,0.447646609860312,catapult,LUT,1020,catapult_fpga_area
Throughput,0.447646609860312,catapult,FF,154,catapult_fpga_area
Throughput,0.447646609860312,catapult,DSP,0,catapult_fpga_area
Throughput,0.447646609860312,catapult,BRAM,3,catapult_fpga_area
Throughput,0.407522041848439,catapult,CLB,148,catapult_fpga_area
Throughput,0.407522041848439,catapult,LUT,918,catapult_fpga_area
Throughput,0.407522041848439,catapult,FF,247,catapult_fpga_area
Throughput,0.407522041848439,catapult,DSP,0,catapult_fpga_area
Throughput,0.407522041848439,catapult,BRAM,3,catapult_fpga_area
Throughput,0.469207110364551,catapult,CLB,201,catapult_fpga_area
Throughput,0.469207110364551,catapult,LUT,1168,catapult_fpga_area
Throughput,0.469207110364551,catapult,FF,261,catapult_fpga_area
Throughput,0.469207110364551,catapult,DSP,0,catapult_fpga_area
Throughput,0.469207110364551,catapult,BRAM,3,catapult_fpga_area
Throughput,0.357221956290321,catapult,CLB,209,catapult_fpga_area
Throughput,0.357221956290321,catapult,LUT,1159,catapult_fpga_area
Throughput,0.357221956290321,catapult,FF,268,catapult_fpga_area
Throughput,0.357221956290321,catapult,DSP,0,catapult_fpga_area
Throughput,0.357221956290321,catapult,BRAM,3,catapult_fpga_area
Throughput,0.613965881915942,catapult,CLB,120,catapult_fpga_area
Throughput,0.613965881915942,catapult,LUT,677,catapult_fpga_area
Throughput,0.613965881915942,catapult,FF,227,catapult_fpga_area
Throughput,0.613965881915942,catapult,DSP,0,catapult_fpga_area
Throughput,0.613965881915942,catapult,BRAM,3,catapult_fpga_area
Throughput,0.471539079980101,catapult,CLB,170,catapult_fpga_area
Throughput,0.471539079980101,catapult,LUT,985,catapult_fpga_area
Throughput,0.471539079980101,catapult,FF,230,catapult_fpga_area
Throughput,0.471539079980101,catapult,DSP,0,catapult_fpga_area
Throughput,0.471539079980101,catapult,BRAM,3,catapult_fpga_area
Throughput,0.566706128303401,catapult,CLB,144,catapult_fpga_area
Throughput,0.566706128303401,catapult,LUT,806,catapult_fpga_area
Throughput,0.566706128303401,catapult,FF,245,catapult_fpga_area
Throughput,0.566706128303401,catapult,DSP,0,catapult_fpga_area
Throughput,0.566706128303401,catapult,BRAM,3,catapult_fpga_area
Throughput,0.421005656210991,catapult,CLB,155,catapult_fpga_area
Throughput,0.421005656210991,catapult,LUT,874,catapult_fpga_area
Throughput,0.421005656210991,catapult,FF,254,catapult_fpga_area
Throughput,0.421005656210991,catapult,DSP,0,catapult_fpga_area
Throughput,0.421005656210991,catapult,BRAM,3,catapult_fpga_area
Throughput,0.49191658078623,catapult,CLB,173,catapult_fpga_area
Throughput,0.49191658078623,catapult,LUT,959,catapult_fpga_area
Throughput,0.49191658078623,catapult,FF,230,catapult_fpga_area
Throughput,0.49191658078623,catapult,DSP,0,catapult_fpga_area
Throughput,0.49191658078623,catapult,BRAM,3,catapult_fpga_area
Throughput,0.515754494671482,catapult,CLB,134,catapult_fpga_area
Throughput,0.515754494671482,catapult,LUT,805,catapult_fpga_area
Throughput,0.515754494671482,catapult,FF,152,catapult_fpga_area
Throughput,0.515754494671482,catapult,DSP,0,catapult_fpga_area
Throughput,0.515754494671482,catapult,BRAM,3,catapult_fpga_area
Throughput,0.513970488842472,catapult,CLB,184,catapult_fpga_area
Throughput,0.513970488842472,catapult,LUT,1032,catapult_fpga_area
Throughput,0.513970488842472,catapult,FF,250,catapult_fpga_area
Throughput,0.513970488842472,catapult,DSP,0,catapult_fpga_area
Throughput,0.513970488842472,catapult,BRAM,3,catapult_fpga_area
Throughput,0.414310448619497,catapult,CLB,195,catapult_fpga_area
Throughput,0.414310448619497,catapult,LUT,1135,catapult_fpga_area
Throughput,0.414310448619497,catapult,FF,257,catapult_fpga_area
Throughput,0.414310448619497,catapult,DSP,0,catapult_fpga_area
Throughput,0.414310448619497,catapult,BRAM,3,catapult_fpga_area
Throughput,0.584151047441243,catapult,CLB,122,catapult_fpga_area
Throughput,0.584151047441243,catapult,LUT,696,catapult_fpga_area
Throughput,0.584151047441243,catapult,FF,159,catapult_fpga_area
Throughput,0.584151047441243,catapult,DSP,0,catapult_fpga_area
Throughput,0.584151047441243,catapult,BRAM,3,catapult_fpga_area
Throughput,0.487795122146338,catapult,CLB,179,catapult_fpga_area
Throughput,0.487795122146338,catapult,LUT,1008,catapult_fpga_area
Throughput,0.487795122146338,catapult,FF,248,catapult_fpga_area
Throughput,0.487795122146338,catapult,DSP,0,catapult_fpga_area
Throughput,0.487795122146338,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509314600063257,catapult,CLB,195,catapult_fpga_area
Throughput,0.509314600063257,catapult,LUT,1105,catapult_fpga_area
Throughput,0.509314600063257,catapult,FF,263,catapult_fpga_area
Throughput,0.509314600063257,catapult,DSP,0,catapult_fpga_area
Throughput,0.509314600063257,catapult,BRAM,3,catapult_fpga_area
Throughput,0.384361114954722,catapult,CLB,173,catapult_fpga_area
Throughput,0.384361114954722,catapult,LUT,995,catapult_fpga_area
Throughput,0.384361114954722,catapult,FF,272,catapult_fpga_area
Throughput,0.384361114954722,catapult,DSP,0,catapult_fpga_area
Throughput,0.384361114954722,catapult,BRAM,3,catapult_fpga_area
Throughput,0.548638443973591,catapult,CLB,166,catapult_fpga_area
Throughput,0.548638443973591,catapult,LUT,951,catapult_fpga_area
Throughput,0.548638443973591,catapult,FF,242,catapult_fpga_area
Throughput,0.548638443973591,catapult,DSP,0,catapult_fpga_area
Throughput,0.548638443973591,catapult,BRAM,3,catapult_fpga_area
Throughput,0.434729118112858,catapult,CLB,182,catapult_fpga_area
Throughput,0.434729118112858,catapult,LUT,1042,catapult_fpga_area
Throughput,0.434729118112858,catapult,FF,248,catapult_fpga_area
Throughput,0.434729118112858,catapult,DSP,0,catapult_fpga_area
Throughput,0.434729118112858,catapult,BRAM,3,catapult_fpga_area
Throughput,0.475287204175303,catapult,CLB,157,catapult_fpga_area
Throughput,0.475287204175303,catapult,LUT,959,catapult_fpga_area
Throughput,0.475287204175303,catapult,FF,262,catapult_fpga_area
Throughput,0.475287204175303,catapult,DSP,0,catapult_fpga_area
Throughput,0.475287204175303,catapult,BRAM,3,catapult_fpga_area
Throughput,0.387916103056895,catapult,CLB,183,catapult_fpga_area
Throughput,0.387916103056895,catapult,LUT,1038,catapult_fpga_area
Throughput,0.387916103056895,catapult,FF,269,catapult_fpga_area
Throughput,0.387916103056895,catapult,DSP,0,catapult_fpga_area
Throughput,0.387916103056895,catapult,BRAM,3,catapult_fpga_area
Throughput,0.589417596472925,catapult,CLB,140,catapult_fpga_area
Throughput,0.589417596472925,catapult,LUT,791,catapult_fpga_area
Throughput,0.589417596472925,catapult,FF,231,catapult_fpga_area
Throughput,0.589417596472925,catapult,DSP,0,catapult_fpga_area
Throughput,0.589417596472925,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494137796254139,catapult,CLB,116,catapult_fpga_area
Throughput,0.494137796254139,catapult,LUT,696,catapult_fpga_area
Throughput,0.494137796254139,catapult,FF,158,catapult_fpga_area
Throughput,0.494137796254139,catapult,DSP,0,catapult_fpga_area
Throughput,0.494137796254139,catapult,BRAM,3,catapult_fpga_area
Throughput,0.474948824264185,catapult,CLB,146,catapult_fpga_area
Throughput,0.474948824264185,catapult,LUT,846,catapult_fpga_area
Throughput,0.474948824264185,catapult,FF,258,catapult_fpga_area
Throughput,0.474948824264185,catapult,DSP,0,catapult_fpga_area
Throughput,0.474948824264185,catapult,BRAM,3,catapult_fpga_area
Throughput,0.452628162795866,catapult,CLB,138,catapult_fpga_area
Throughput,0.452628162795866,catapult,LUT,749,catapult_fpga_area
Throughput,0.452628162795866,catapult,FF,160,catapult_fpga_area
Throughput,0.452628162795866,catapult,DSP,0,catapult_fpga_area
Throughput,0.452628162795866,catapult,BRAM,3,catapult_fpga_area
Throughput,0.539918029644739,catapult,CLB,136,catapult_fpga_area
Throughput,0.539918029644739,catapult,LUT,766,catapult_fpga_area
Throughput,0.539918029644739,catapult,FF,237,catapult_fpga_area
Throughput,0.539918029644739,catapult,DSP,0,catapult_fpga_area
Throughput,0.539918029644739,catapult,BRAM,3,catapult_fpga_area
Throughput,0.512300593397777,catapult,CLB,137,catapult_fpga_area
Throughput,0.512300593397777,catapult,LUT,757,catapult_fpga_area
Throughput,0.512300593397777,catapult,FF,247,catapult_fpga_area
Throughput,0.512300593397777,catapult,DSP,0,catapult_fpga_area
Throughput,0.512300593397777,catapult,BRAM,3,catapult_fpga_area
Throughput,0.543186593285779,catapult,CLB,137,catapult_fpga_area
Throughput,0.543186593285779,catapult,LUT,782,catapult_fpga_area
Throughput,0.543186593285779,catapult,FF,264,catapult_fpga_area
Throughput,0.543186593285779,catapult,DSP,0,catapult_fpga_area
Throughput,0.543186593285779,catapult,BRAM,3,catapult_fpga_area
Throughput,0.401622716423437,catapult,CLB,130,catapult_fpga_area
Throughput,0.401622716423437,catapult,LUT,797,catapult_fpga_area
Throughput,0.401622716423437,catapult,FF,267,catapult_fpga_area
Throughput,0.401622716423437,catapult,DSP,0,catapult_fpga_area
Throughput,0.401622716423437,catapult,BRAM,3,catapult_fpga_area
Throughput,0.673446930361547,catapult,CLB,119,catapult_fpga_area
Throughput,0.673446930361547,catapult,LUT,706,catapult_fpga_area
Throughput,0.673446930361547,catapult,FF,249,catapult_fpga_area
Throughput,0.673446930361547,catapult,DSP,0,catapult_fpga_area
Throughput,0.673446930361547,catapult,BRAM,3,catapult_fpga_area
Throughput,0.46505311836718,catapult,CLB,143,catapult_fpga_area
Throughput,0.46505311836718,catapult,LUT,864,catapult_fpga_area
Throughput,0.46505311836718,catapult,FF,259,catapult_fpga_area
Throughput,0.46505311836718,catapult,DSP,0,catapult_fpga_area
Throughput,0.46505311836718,catapult,BRAM,3,catapult_fpga_area
Throughput,0.50716651646085,catapult,CLB,142,catapult_fpga_area
Throughput,0.50716651646085,catapult,LUT,833,catapult_fpga_area
Throughput,0.50716651646085,catapult,FF,276,catapult_fpga_area
Throughput,0.50716651646085,catapult,DSP,0,catapult_fpga_area
Throughput,0.50716651646085,catapult,BRAM,3,catapult_fpga_area
Throughput,0.413930414158076,catapult,CLB,167,catapult_fpga_area
Throughput,0.413930414158076,catapult,LUT,989,catapult_fpga_area
Throughput,0.413930414158076,catapult,FF,279,catapult_fpga_area
Throughput,0.413930414158076,catapult,DSP,0,catapult_fpga_area
Throughput,0.413930414158076,catapult,BRAM,3,catapult_fpga_area
Throughput,0.599490193539414,catapult,CLB,122,catapult_fpga_area
Throughput,0.599490193539414,catapult,LUT,685,catapult_fpga_area
Throughput,0.599490193539414,catapult,FF,158,catapult_fpga_area
Throughput,0.599490193539414,catapult,DSP,0,catapult_fpga_area
Throughput,0.599490193539414,catapult,BRAM,3,catapult_fpga_area
Throughput,0.479523851995922,catapult,CLB,154,catapult_fpga_area
Throughput,0.479523851995922,catapult,LUT,861,catapult_fpga_area
Throughput,0.479523851995922,catapult,FF,259,catapult_fpga_area
Throughput,0.479523851995922,catapult,DSP,0,catapult_fpga_area
Throughput,0.479523851995922,catapult,BRAM,3,catapult_fpga_area
Throughput,0.563913060395653,catapult,CLB,143,catapult_fpga_area
Throughput,0.563913060395653,catapult,LUT,783,catapult_fpga_area
Throughput,0.563913060395653,catapult,FF,276,catapult_fpga_area
Throughput,0.563913060395653,catapult,DSP,0,catapult_fpga_area
Throughput,0.563913060395653,catapult,BRAM,3,catapult_fpga_area
Throughput,0.377283888016105,catapult,CLB,167,catapult_fpga_area
Throughput,0.377283888016105,catapult,LUT,966,catapult_fpga_area
Throughput,0.377283888016105,catapult,FF,279,catapult_fpga_area
Throughput,0.377283888016105,catapult,DSP,0,catapult_fpga_area
Throughput,0.377283888016105,catapult,BRAM,3,catapult_fpga_area
Throughput,0.467322912655478,catapult,CLB,156,catapult_fpga_area
Throughput,0.467322912655478,catapult,LUT,948,catapult_fpga_area
Throughput,0.467322912655478,catapult,FF,229,catapult_fpga_area
Throughput,0.467322912655478,catapult,DSP,0,catapult_fpga_area
Throughput,0.467322912655478,catapult,BRAM,3,catapult_fpga_area
Throughput,0.456867796622559,catapult,CLB,108,catapult_fpga_area
Throughput,0.456867796622559,catapult,LUT,633,catapult_fpga_area
Throughput,0.456867796622559,catapult,FF,150,catapult_fpga_area
Throughput,0.456867796622559,catapult,DSP,0,catapult_fpga_area
Throughput,0.456867796622559,catapult,BRAM,3,catapult_fpga_area
Throughput,0.471341272291496,catapult,CLB,123,catapult_fpga_area
Throughput,0.471341272291496,catapult,LUT,793,catapult_fpga_area
Throughput,0.471341272291496,catapult,FF,254,catapult_fpga_area
Throughput,0.471341272291496,catapult,DSP,0,catapult_fpga_area
Throughput,0.471341272291496,catapult,BRAM,3,catapult_fpga_area
Throughput,0.395311604372146,catapult,CLB,133,catapult_fpga_area
Throughput,0.395311604372146,catapult,LUT,770,catapult_fpga_area
Throughput,0.395311604372146,catapult,FF,258,catapult_fpga_area
Throughput,0.395311604372146,catapult,DSP,0,catapult_fpga_area
Throughput,0.395311604372146,catapult,BRAM,3,catapult_fpga_area
Throughput,0.575534930941564,catapult,CLB,133,catapult_fpga_area
Throughput,0.575534930941564,catapult,LUT,761,catapult_fpga_area
Throughput,0.575534930941564,catapult,FF,152,catapult_fpga_area
Throughput,0.575534930941564,catapult,DSP,0,catapult_fpga_area
Throughput,0.575534930941564,catapult,BRAM,3,catapult_fpga_area
Throughput,0.543379920916486,catapult,CLB,128,catapult_fpga_area
Throughput,0.543379920916486,catapult,LUT,719,catapult_fpga_area
Throughput,0.543379920916486,catapult,FF,242,catapult_fpga_area
Throughput,0.543379920916486,catapult,DSP,0,catapult_fpga_area
Throughput,0.543379920916486,catapult,BRAM,3,catapult_fpga_area
Throughput,0.480157722208591,catapult,CLB,172,catapult_fpga_area
Throughput,0.480157722208591,catapult,LUT,1067,catapult_fpga_area
Throughput,0.480157722208591,catapult,FF,260,catapult_fpga_area
Throughput,0.480157722208591,catapult,DSP,0,catapult_fpga_area
Throughput,0.480157722208591,catapult,BRAM,3,catapult_fpga_area
Throughput,0.432223843541884,catapult,CLB,161,catapult_fpga_area
Throughput,0.432223843541884,catapult,LUT,938,catapult_fpga_area
Throughput,0.432223843541884,catapult,FF,264,catapult_fpga_area
Throughput,0.432223843541884,catapult,DSP,0,catapult_fpga_area
Throughput,0.432223843541884,catapult,BRAM,3,catapult_fpga_area
Throughput,0.583968204099223,catapult,CLB,161,catapult_fpga_area
Throughput,0.583968204099223,catapult,LUT,894,catapult_fpga_area
Throughput,0.583968204099223,catapult,FF,247,catapult_fpga_area
Throughput,0.583968204099223,catapult,DSP,0,catapult_fpga_area
Throughput,0.583968204099223,catapult,BRAM,3,catapult_fpga_area
Throughput,0.478152495262704,catapult,CLB,147,catapult_fpga_area
Throughput,0.478152495262704,catapult,LUT,845,catapult_fpga_area
Throughput,0.478152495262704,catapult,FF,254,catapult_fpga_area
Throughput,0.478152495262704,catapult,DSP,0,catapult_fpga_area
Throughput,0.478152495262704,catapult,BRAM,3,catapult_fpga_area
Throughput,0.503198328576432,catapult,CLB,153,catapult_fpga_area
Throughput,0.503198328576432,catapult,LUT,959,catapult_fpga_area
Throughput,0.503198328576432,catapult,FF,272,catapult_fpga_area
Throughput,0.503198328576432,catapult,DSP,0,catapult_fpga_area
Throughput,0.503198328576432,catapult,BRAM,3,catapult_fpga_area
Throughput,0.482847564541027,catapult,CLB,172,catapult_fpga_area
Throughput,0.482847564541027,catapult,LUT,957,catapult_fpga_area
Throughput,0.482847564541027,catapult,FF,163,catapult_fpga_area
Throughput,0.482847564541027,catapult,DSP,0,catapult_fpga_area
Throughput,0.482847564541027,catapult,BRAM,3,catapult_fpga_area
Throughput,0.46488794341012,catapult,CLB,184,catapult_fpga_area
Throughput,0.46488794341012,catapult,LUT,1061,catapult_fpga_area
Throughput,0.46488794341012,catapult,FF,250,catapult_fpga_area
Throughput,0.46488794341012,catapult,DSP,0,catapult_fpga_area
Throughput,0.46488794341012,catapult,BRAM,3,catapult_fpga_area
Throughput,0.451233604991005,catapult,CLB,159,catapult_fpga_area
Throughput,0.451233604991005,catapult,LUT,957,catapult_fpga_area
Throughput,0.451233604991005,catapult,FF,257,catapult_fpga_area
Throughput,0.451233604991005,catapult,DSP,0,catapult_fpga_area
Throughput,0.451233604991005,catapult,BRAM,3,catapult_fpga_area
Throughput,0.481140958423166,catapult,CLB,160,catapult_fpga_area
Throughput,0.481140958423166,catapult,LUT,983,catapult_fpga_area
Throughput,0.481140958423166,catapult,FF,272,catapult_fpga_area
Throughput,0.481140958423166,catapult,DSP,0,catapult_fpga_area
Throughput,0.481140958423166,catapult,BRAM,3,catapult_fpga_area
Throughput,0.474379926139046,catapult,CLB,183,catapult_fpga_area
Throughput,0.474379926139046,catapult,LUT,1028,catapult_fpga_area
Throughput,0.474379926139046,catapult,FF,164,catapult_fpga_area
Throughput,0.474379926139046,catapult,DSP,0,catapult_fpga_area
Throughput,0.474379926139046,catapult,BRAM,3,catapult_fpga_area
Throughput,0.563833890025327,catapult,CLB,148,catapult_fpga_area
Throughput,0.563833890025327,catapult,LUT,841,catapult_fpga_area
Throughput,0.563833890025327,catapult,FF,236,catapult_fpga_area
Throughput,0.563833890025327,catapult,DSP,0,catapult_fpga_area
Throughput,0.563833890025327,catapult,BRAM,3,catapult_fpga_area
Throughput,0.489026729222966,catapult,CLB,145,catapult_fpga_area
Throughput,0.489026729222966,catapult,LUT,848,catapult_fpga_area
Throughput,0.489026729222966,catapult,FF,246,catapult_fpga_area
Throughput,0.489026729222966,catapult,DSP,0,catapult_fpga_area
Throughput,0.489026729222966,catapult,BRAM,3,catapult_fpga_area
Throughput,0.524982609951045,catapult,CLB,145,catapult_fpga_area
Throughput,0.524982609951045,catapult,LUT,871,catapult_fpga_area
Throughput,0.524982609951045,catapult,FF,260,catapult_fpga_area
Throughput,0.524982609951045,catapult,DSP,0,catapult_fpga_area
Throughput,0.524982609951045,catapult,BRAM,3,catapult_fpga_area
Throughput,0.406522573385455,catapult,CLB,172,catapult_fpga_area
Throughput,0.406522573385455,catapult,LUT,1046,catapult_fpga_area
Throughput,0.406522573385455,catapult,FF,268,catapult_fpga_area
Throughput,0.406522573385455,catapult,DSP,0,catapult_fpga_area
Throughput,0.406522573385455,catapult,BRAM,3,catapult_fpga_area
Throughput,0.535686927417635,catapult,CLB,167,catapult_fpga_area
Throughput,0.535686927417635,catapult,LUT,975,catapult_fpga_area
Throughput,0.535686927417635,catapult,FF,242,catapult_fpga_area
Throughput,0.535686927417635,catapult,DSP,0,catapult_fpga_area
Throughput,0.535686927417635,catapult,BRAM,3,catapult_fpga_area
Throughput,0.466499504344277,catapult,CLB,153,catapult_fpga_area
Throughput,0.466499504344277,catapult,LUT,919,catapult_fpga_area
Throughput,0.466499504344277,catapult,FF,252,catapult_fpga_area
Throughput,0.466499504344277,catapult,DSP,0,catapult_fpga_area
Throughput,0.466499504344277,catapult,BRAM,3,catapult_fpga_area
Throughput,0.494431954543904,catapult,CLB,177,catapult_fpga_area
Throughput,0.494431954543904,catapult,LUT,1055,catapult_fpga_area
Throughput,0.494431954543904,catapult,FF,266,catapult_fpga_area
Throughput,0.494431954543904,catapult,DSP,0,catapult_fpga_area
Throughput,0.494431954543904,catapult,BRAM,3,catapult_fpga_area
Throughput,0.408271915628159,catapult,CLB,193,catapult_fpga_area
Throughput,0.408271915628159,catapult,LUT,1079,catapult_fpga_area
Throughput,0.408271915628159,catapult,FF,274,catapult_fpga_area
Throughput,0.408271915628159,catapult,DSP,0,catapult_fpga_area
Throughput,0.408271915628159,catapult,BRAM,3,catapult_fpga_area
Throughput,0.518192441126861,catapult,CLB,168,catapult_fpga_area
Throughput,0.518192441126861,catapult,LUT,944,catapult_fpga_area
Throughput,0.518192441126861,catapult,FF,254,catapult_fpga_area
Throughput,0.518192441126861,catapult,DSP,0,catapult_fpga_area
Throughput,0.518192441126861,catapult,BRAM,3,catapult_fpga_area
Throughput,0.461251421230942,catapult,CLB,166,catapult_fpga_area
Throughput,0.461251421230942,catapult,LUT,1008,catapult_fpga_area
Throughput,0.461251421230942,catapult,FF,264,catapult_fpga_area
Throughput,0.461251421230942,catapult,DSP,0,catapult_fpga_area
Throughput,0.461251421230942,catapult,BRAM,3,catapult_fpga_area
Throughput,0.606444687696147,catapult,CLB,170,catapult_fpga_area
Throughput,0.606444687696147,catapult,LUT,993,catapult_fpga_area
Throughput,0.606444687696147,catapult,FF,165,catapult_fpga_area
Throughput,0.606444687696147,catapult,DSP,0,catapult_fpga_area
Throughput,0.606444687696147,catapult,BRAM,3,catapult_fpga_area
Throughput,0.449880196903565,catapult,CLB,207,catapult_fpga_area
Throughput,0.449880196903565,catapult,LUT,1190,catapult_fpga_area
Throughput,0.449880196903565,catapult,FF,170,catapult_fpga_area
Throughput,0.449880196903565,catapult,DSP,0,catapult_fpga_area
Throughput,0.449880196903565,catapult,BRAM,3,catapult_fpga_area
Throughput,0.489729634960427,catapult,CLB,179,catapult_fpga_area
Throughput,0.489729634960427,catapult,LUT,1049,catapult_fpga_area
Throughput,0.489729634960427,catapult,FF,254,catapult_fpga_area
Throughput,0.489729634960427,catapult,DSP,0,catapult_fpga_area
Throughput,0.489729634960427,catapult,BRAM,3,catapult_fpga_area
Throughput,0.484524763576142,catapult,CLB,160,catapult_fpga_area
Throughput,0.484524763576142,catapult,LUT,988,catapult_fpga_area
Throughput,0.484524763576142,catapult,FF,264,catapult_fpga_area
Throughput,0.484524763576142,catapult,DSP,0,catapult_fpga_area
Throughput,0.484524763576142,catapult,BRAM,3,catapult_fpga_area
Throughput,0.58217383710776,catapult,CLB,175,catapult_fpga_area
Throughput,0.58217383710776,catapult,LUT,1037,catapult_fpga_area
Throughput,0.58217383710776,catapult,FF,165,catapult_fpga_area
Throughput,0.58217383710776,catapult,DSP,0,catapult_fpga_area
Throughput,0.58217383710776,catapult,BRAM,3,catapult_fpga_area
Throughput,0.3943018648901,catapult,CLB,194,catapult_fpga_area
Throughput,0.3943018648901,catapult,LUT,1196,catapult_fpga_area
Throughput,0.3943018648901,catapult,FF,170,catapult_fpga_area
Throughput,0.3943018648901,catapult,DSP,0,catapult_fpga_area
Throughput,0.3943018648901,catapult,BRAM,3,catapult_fpga_area
Throughput,0.559317274961491,catapult,CLB,139,catapult_fpga_area
Throughput,0.559317274961491,catapult,LUT,840,catapult_fpga_area
Throughput,0.559317274961491,catapult,FF,161,catapult_fpga_area
Throughput,0.559317274961491,catapult,DSP,0,catapult_fpga_area
Throughput,0.559317274961491,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516928370269588,catapult,CLB,128,catapult_fpga_area
Throughput,0.516928370269588,catapult,LUT,761,catapult_fpga_area
Throughput,0.516928370269588,catapult,FF,246,catapult_fpga_area
Throughput,0.516928370269588,catapult,DSP,0,catapult_fpga_area
Throughput,0.516928370269588,catapult,BRAM,3,catapult_fpga_area
Throughput,0.469195002134837,catapult,CLB,172,catapult_fpga_area
Throughput,0.469195002134837,catapult,LUT,1019,catapult_fpga_area
Throughput,0.469195002134837,catapult,FF,268,catapult_fpga_area
Throughput,0.469195002134837,catapult,DSP,0,catapult_fpga_area
Throughput,0.469195002134837,catapult,BRAM,3,catapult_fpga_area
Throughput,0.35445406984163,catapult,CLB,168,catapult_fpga_area
Throughput,0.35445406984163,catapult,LUT,1018,catapult_fpga_area
Throughput,0.35445406984163,catapult,FF,271,catapult_fpga_area
Throughput,0.35445406984163,catapult,DSP,0,catapult_fpga_area
Throughput,0.35445406984163,catapult,BRAM,3,catapult_fpga_area
Throughput,0.504760395287961,catapult,CLB,163,catapult_fpga_area
Throughput,0.504760395287961,catapult,LUT,980,catapult_fpga_area
Throughput,0.504760395287961,catapult,FF,250,catapult_fpga_area
Throughput,0.504760395287961,catapult,DSP,0,catapult_fpga_area
Throughput,0.504760395287961,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496388771685985,catapult,CLB,155,catapult_fpga_area
Throughput,0.496388771685985,catapult,LUT,914,catapult_fpga_area
Throughput,0.496388771685985,catapult,FF,253,catapult_fpga_area
Throughput,0.496388771685985,catapult,DSP,0,catapult_fpga_area
Throughput,0.496388771685985,catapult,BRAM,3,catapult_fpga_area
Throughput,0.454980167414502,catapult,CLB,179,catapult_fpga_area
Throughput,0.454980167414502,catapult,LUT,1028,catapult_fpga_area
Throughput,0.454980167414502,catapult,FF,274,catapult_fpga_area
Throughput,0.454980167414502,catapult,DSP,0,catapult_fpga_area
Throughput,0.454980167414502,catapult,BRAM,3,catapult_fpga_area
Throughput,0.374857835166013,catapult,CLB,165,catapult_fpga_area
Throughput,0.374857835166013,catapult,LUT,1022,catapult_fpga_area
Throughput,0.374857835166013,catapult,FF,277,catapult_fpga_area
Throughput,0.374857835166013,catapult,DSP,0,catapult_fpga_area
Throughput,0.374857835166013,catapult,BRAM,3,catapult_fpga_area
Throughput,0.485116386697915,catapult,CLB,182,catapult_fpga_area
Throughput,0.485116386697915,catapult,LUT,1016,catapult_fpga_area
Throughput,0.485116386697915,catapult,FF,264,catapult_fpga_area
Throughput,0.485116386697915,catapult,DSP,0,catapult_fpga_area
Throughput,0.485116386697915,catapult,BRAM,3,catapult_fpga_area
Throughput,0.50180071185449,catapult,CLB,196,catapult_fpga_area
Throughput,0.50180071185449,catapult,LUT,1157,catapult_fpga_area
Throughput,0.50180071185449,catapult,FF,170,catapult_fpga_area
Throughput,0.50180071185449,catapult,DSP,0,catapult_fpga_area
Throughput,0.50180071185449,catapult,BRAM,3,catapult_fpga_area
Throughput,0.448181481230832,catapult,CLB,174,catapult_fpga_area
Throughput,0.448181481230832,catapult,LUT,1017,catapult_fpga_area
Throughput,0.448181481230832,catapult,FF,170,catapult_fpga_area
Throughput,0.448181481230832,catapult,DSP,0,catapult_fpga_area
Throughput,0.448181481230832,catapult,BRAM,3,catapult_fpga_area
Throughput,0.510192368032367,catapult,CLB,169,catapult_fpga_area
Throughput,0.510192368032367,catapult,LUT,994,catapult_fpga_area
Throughput,0.510192368032367,catapult,FF,262,catapult_fpga_area
Throughput,0.510192368032367,catapult,DSP,0,catapult_fpga_area
Throughput,0.510192368032367,catapult,BRAM,3,catapult_fpga_area
Throughput,0.481189809169746,catapult,CLB,193,catapult_fpga_area
Throughput,0.481189809169746,catapult,LUT,1158,catapult_fpga_area
Throughput,0.481189809169746,catapult,FF,265,catapult_fpga_area
Throughput,0.481189809169746,catapult,DSP,0,catapult_fpga_area
Throughput,0.481189809169746,catapult,BRAM,3,catapult_fpga_area
Throughput,0.502258657181344,catapult,CLB,197,catapult_fpga_area
Throughput,0.502258657181344,catapult,LUT,1142,catapult_fpga_area
Throughput,0.502258657181344,catapult,FF,170,catapult_fpga_area
Throughput,0.502258657181344,catapult,DSP,0,catapult_fpga_area
Throughput,0.502258657181344,catapult,BRAM,3,catapult_fpga_area
Throughput,0.479865560864468,catapult,CLB,164,catapult_fpga_area
Throughput,0.479865560864468,catapult,LUT,931,catapult_fpga_area
Throughput,0.479865560864468,catapult,FF,170,catapult_fpga_area
Throughput,0.479865560864468,catapult,DSP,0,catapult_fpga_area
Throughput,0.479865560864468,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48533087432357,catapult,CLB,153,catapult_fpga_area
Throughput,0.48533087432357,catapult,LUT,917,catapult_fpga_area
Throughput,0.48533087432357,catapult,FF,230,catapult_fpga_area
Throughput,0.48533087432357,catapult,DSP,0,catapult_fpga_area
Throughput,0.48533087432357,catapult,BRAM,3,catapult_fpga_area
Throughput,0.552291207689661,catapult,CLB,113,catapult_fpga_area
Throughput,0.552291207689661,catapult,LUT,673,catapult_fpga_area
Throughput,0.552291207689661,catapult,FF,156,catapult_fpga_area
Throughput,0.552291207689661,catapult,DSP,0,catapult_fpga_area
Throughput,0.552291207689661,catapult,BRAM,3,catapult_fpga_area
Throughput,0.475282234472886,catapult,CLB,178,catapult_fpga_area
Throughput,0.475282234472886,catapult,LUT,1032,catapult_fpga_area
Throughput,0.475282234472886,catapult,FF,254,catapult_fpga_area
Throughput,0.475282234472886,catapult,DSP,0,catapult_fpga_area
Throughput,0.475282234472886,catapult,BRAM,3,catapult_fpga_area
Throughput,0.355858462278647,catapult,CLB,144,catapult_fpga_area
Throughput,0.355858462278647,catapult,LUT,823,catapult_fpga_area
Throughput,0.355858462278647,catapult,FF,261,catapult_fpga_area
Throughput,0.355858462278647,catapult,DSP,0,catapult_fpga_area
Throughput,0.355858462278647,catapult,BRAM,3,catapult_fpga_area
Throughput,0.573806096001203,catapult,CLB,135,catapult_fpga_area
Throughput,0.573806096001203,catapult,LUT,763,catapult_fpga_area
Throughput,0.573806096001203,catapult,FF,153,catapult_fpga_area
Throughput,0.573806096001203,catapult,DSP,0,catapult_fpga_area
Throughput,0.573806096001203,catapult,BRAM,3,catapult_fpga_area
Throughput,0.452601326121885,catapult,CLB,135,catapult_fpga_area
Throughput,0.452601326121885,catapult,LUT,759,catapult_fpga_area
Throughput,0.452601326121885,catapult,FF,156,catapult_fpga_area
Throughput,0.452601326121885,catapult,DSP,0,catapult_fpga_area
Throughput,0.452601326121885,catapult,BRAM,3,catapult_fpga_area
Throughput,0.488301039544083,catapult,CLB,182,catapult_fpga_area
Throughput,0.488301039544083,catapult,LUT,1058,catapult_fpga_area
Throughput,0.488301039544083,catapult,FF,260,catapult_fpga_area
Throughput,0.488301039544083,catapult,DSP,0,catapult_fpga_area
Throughput,0.488301039544083,catapult,BRAM,3,catapult_fpga_area
Throughput,0.370847802578431,catapult,CLB,166,catapult_fpga_area
Throughput,0.370847802578431,catapult,LUT,986,catapult_fpga_area
Throughput,0.370847802578431,catapult,FF,267,catapult_fpga_area
Throughput,0.370847802578431,catapult,DSP,0,catapult_fpga_area
Throughput,0.370847802578431,catapult,BRAM,3,catapult_fpga_area
Throughput,0.516668500839845,catapult,CLB,163,catapult_fpga_area
Throughput,0.516668500839845,catapult,LUT,924,catapult_fpga_area
Throughput,0.516668500839845,catapult,FF,248,catapult_fpga_area
Throughput,0.516668500839845,catapult,DSP,0,catapult_fpga_area
Throughput,0.516668500839845,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496376205511662,catapult,CLB,159,catapult_fpga_area
Throughput,0.496376205511662,catapult,LUT,872,catapult_fpga_area
Throughput,0.496376205511662,catapult,FF,260,catapult_fpga_area
Throughput,0.496376205511662,catapult,DSP,0,catapult_fpga_area
Throughput,0.496376205511662,catapult,BRAM,3,catapult_fpga_area
Throughput,0.486972037091686,catapult,CLB,188,catapult_fpga_area
Throughput,0.486972037091686,catapult,LUT,1130,catapult_fpga_area
Throughput,0.486972037091686,catapult,FF,272,catapult_fpga_area
Throughput,0.486972037091686,catapult,DSP,0,catapult_fpga_area
Throughput,0.486972037091686,catapult,BRAM,3,catapult_fpga_area
Throughput,0.38258298607551,catapult,CLB,192,catapult_fpga_area
Throughput,0.38258298607551,catapult,LUT,1100,catapult_fpga_area
Throughput,0.38258298607551,catapult,FF,166,catapult_fpga_area
Throughput,0.38258298607551,catapult,DSP,0,catapult_fpga_area
Throughput,0.38258298607551,catapult,BRAM,3,catapult_fpga_area
Throughput,0.508710134930276,catapult,CLB,165,catapult_fpga_area
Throughput,0.508710134930276,catapult,LUT,940,catapult_fpga_area
Throughput,0.508710134930276,catapult,FF,248,catapult_fpga_area
Throughput,0.508710134930276,catapult,DSP,0,catapult_fpga_area
Throughput,0.508710134930276,catapult,BRAM,3,catapult_fpga_area
Throughput,0.418613568605322,catapult,CLB,159,catapult_fpga_area
Throughput,0.418613568605322,catapult,LUT,965,catapult_fpga_area
Throughput,0.418613568605322,catapult,FF,260,catapult_fpga_area
Throughput,0.418613568605322,catapult,DSP,0,catapult_fpga_area
Throughput,0.418613568605322,catapult,BRAM,3,catapult_fpga_area
Throughput,0.491759100985682,catapult,CLB,167,catapult_fpga_area
Throughput,0.491759100985682,catapult,LUT,993,catapult_fpga_area
Throughput,0.491759100985682,catapult,FF,272,catapult_fpga_area
Throughput,0.491759100985682,catapult,DSP,0,catapult_fpga_area
Throughput,0.491759100985682,catapult,BRAM,3,catapult_fpga_area
Throughput,0.417217567696679,catapult,CLB,217,catapult_fpga_area
Throughput,0.417217567696679,catapult,LUT,1186,catapult_fpga_area
Throughput,0.417217567696679,catapult,FF,166,catapult_fpga_area
Throughput,0.417217567696679,catapult,DSP,0,catapult_fpga_area
Throughput,0.417217567696679,catapult,BRAM,3,catapult_fpga_area
Throughput,0.560139048917503,catapult,CLB,163,catapult_fpga_area
Throughput,0.560139048917503,catapult,LUT,902,catapult_fpga_area
Throughput,0.560139048917503,catapult,FF,230,catapult_fpga_area
Throughput,0.560139048917503,catapult,DSP,0,catapult_fpga_area
Throughput,0.560139048917503,catapult,BRAM,3,catapult_fpga_area
Throughput,0.445587723523512,catapult,CLB,141,catapult_fpga_area
Throughput,0.445587723523512,catapult,LUT,846,catapult_fpga_area
Throughput,0.445587723523512,catapult,FF,237,catapult_fpga_area
Throughput,0.445587723523512,catapult,DSP,0,catapult_fpga_area
Throughput,0.445587723523512,catapult,BRAM,3,catapult_fpga_area
Throughput,0.515206048931179,catapult,CLB,160,catapult_fpga_area
Throughput,0.515206048931179,catapult,LUT,881,catapult_fpga_area
Throughput,0.515206048931179,catapult,FF,252,catapult_fpga_area
Throughput,0.515206048931179,catapult,DSP,0,catapult_fpga_area
Throughput,0.515206048931179,catapult,BRAM,3,catapult_fpga_area
Throughput,0.398395581314928,catapult,CLB,166,catapult_fpga_area
Throughput,0.398395581314928,catapult,LUT,980,catapult_fpga_area
Throughput,0.398395581314928,catapult,FF,259,catapult_fpga_area
Throughput,0.398395581314928,catapult,DSP,0,catapult_fpga_area
Throughput,0.398395581314928,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48586284869162,catapult,CLB,162,catapult_fpga_area
Throughput,0.48586284869162,catapult,LUT,954,catapult_fpga_area
Throughput,0.48586284869162,catapult,FF,236,catapult_fpga_area
Throughput,0.48586284869162,catapult,DSP,0,catapult_fpga_area
Throughput,0.48586284869162,catapult,BRAM,3,catapult_fpga_area
Throughput,0.47565004713692,catapult,CLB,154,catapult_fpga_area
Throughput,0.47565004713692,catapult,LUT,910,catapult_fpga_area
Throughput,0.47565004713692,catapult,FF,243,catapult_fpga_area
Throughput,0.47565004713692,catapult,DSP,0,catapult_fpga_area
Throughput,0.47565004713692,catapult,BRAM,3,catapult_fpga_area
Throughput,0.528055314850341,catapult,CLB,200,catapult_fpga_area
Throughput,0.528055314850341,catapult,LUT,1152,catapult_fpga_area
Throughput,0.528055314850341,catapult,FF,258,catapult_fpga_area
Throughput,0.528055314850341,catapult,DSP,0,catapult_fpga_area
Throughput,0.528055314850341,catapult,BRAM,3,catapult_fpga_area
Throughput,0.370851103282032,catapult,CLB,170,catapult_fpga_area
Throughput,0.370851103282032,catapult,LUT,996,catapult_fpga_area
Throughput,0.370851103282032,catapult,FF,265,catapult_fpga_area
Throughput,0.370851103282032,catapult,DSP,0,catapult_fpga_area
Throughput,0.370851103282032,catapult,BRAM,3,catapult_fpga_area
Throughput,0.513727307380515,catapult,CLB,193,catapult_fpga_area
Throughput,0.513727307380515,catapult,LUT,1112,catapult_fpga_area
Throughput,0.513727307380515,catapult,FF,248,catapult_fpga_area
Throughput,0.513727307380515,catapult,DSP,0,catapult_fpga_area
Throughput,0.513727307380515,catapult,BRAM,3,catapult_fpga_area
Throughput,0.469984664400401,catapult,CLB,154,catapult_fpga_area
Throughput,0.469984664400401,catapult,LUT,901,catapult_fpga_area
Throughput,0.469984664400401,catapult,FF,255,catapult_fpga_area
Throughput,0.469984664400401,catapult,DSP,0,catapult_fpga_area
Throughput,0.469984664400401,catapult,BRAM,3,catapult_fpga_area
Throughput,0.533075751130387,catapult,CLB,228,catapult_fpga_area
Throughput,0.533075751130387,catapult,LUT,1234,catapult_fpga_area
Throughput,0.533075751130387,catapult,FF,158,catapult_fpga_area
Throughput,0.533075751130387,catapult,DSP,0,catapult_fpga_area
Throughput,0.533075751130387,catapult,BRAM,3,catapult_fpga_area
Throughput,0.417544205405026,catapult,CLB,186,catapult_fpga_area
Throughput,0.417544205405026,catapult,LUT,1084,catapult_fpga_area
Throughput,0.417544205405026,catapult,FF,161,catapult_fpga_area
Throughput,0.417544205405026,catapult,DSP,0,catapult_fpga_area
Throughput,0.417544205405026,catapult,BRAM,3,catapult_fpga_area
Throughput,0.497846316833379,catapult,CLB,196,catapult_fpga_area
Throughput,0.497846316833379,catapult,LUT,1093,catapult_fpga_area
Throughput,0.497846316833379,catapult,FF,250,catapult_fpga_area
Throughput,0.497846316833379,catapult,DSP,0,catapult_fpga_area
Throughput,0.497846316833379,catapult,BRAM,3,catapult_fpga_area
Throughput,0.434876012500076,catapult,CLB,165,catapult_fpga_area
Throughput,0.434876012500076,catapult,LUT,996,catapult_fpga_area
Throughput,0.434876012500076,catapult,FF,257,catapult_fpga_area
Throughput,0.434876012500076,catapult,DSP,0,catapult_fpga_area
Throughput,0.434876012500076,catapult,BRAM,3,catapult_fpga_area
Throughput,0.55431819416436,catapult,CLB,204,catapult_fpga_area
Throughput,0.55431819416436,catapult,LUT,1088,catapult_fpga_area
Throughput,0.55431819416436,catapult,FF,159,catapult_fpga_area
Throughput,0.55431819416436,catapult,DSP,0,catapult_fpga_area
Throughput,0.55431819416436,catapult,BRAM,3,catapult_fpga_area
Throughput,0.422395047502547,catapult,CLB,215,catapult_fpga_area
Throughput,0.422395047502547,catapult,LUT,1245,catapult_fpga_area
Throughput,0.422395047502547,catapult,FF,162,catapult_fpga_area
Throughput,0.422395047502547,catapult,DSP,0,catapult_fpga_area
Throughput,0.422395047502547,catapult,BRAM,3,catapult_fpga_area
Throughput,0.522056359116305,catapult,CLB,170,catapult_fpga_area
Throughput,0.522056359116305,catapult,LUT,975,catapult_fpga_area
Throughput,0.522056359116305,catapult,FF,155,catapult_fpga_area
Throughput,0.522056359116305,catapult,DSP,0,catapult_fpga_area
Throughput,0.522056359116305,catapult,BRAM,3,catapult_fpga_area
Throughput,0.466735743556713,catapult,CLB,129,catapult_fpga_area
Throughput,0.466735743556713,catapult,LUT,783,catapult_fpga_area
Throughput,0.466735743556713,catapult,FF,248,catapult_fpga_area
Throughput,0.466735743556713,catapult,DSP,0,catapult_fpga_area
Throughput,0.466735743556713,catapult,BRAM,3,catapult_fpga_area
Throughput,0.530440100847272,catapult,CLB,188,catapult_fpga_area
Throughput,0.530440100847272,catapult,LUT,1084,catapult_fpga_area
Throughput,0.530440100847272,catapult,FF,262,catapult_fpga_area
Throughput,0.530440100847272,catapult,DSP,0,catapult_fpga_area
Throughput,0.530440100847272,catapult,BRAM,3,catapult_fpga_area
Throughput,0.405400913125017,catapult,CLB,189,catapult_fpga_area
Throughput,0.405400913125017,catapult,LUT,1105,catapult_fpga_area
Throughput,0.405400913125017,catapult,FF,268,catapult_fpga_area
Throughput,0.405400913125017,catapult,DSP,0,catapult_fpga_area
Throughput,0.405400913125017,catapult,BRAM,3,catapult_fpga_area
Throughput,0.466700455779665,catapult,CLB,155,catapult_fpga_area
Throughput,0.466700455779665,catapult,LUT,948,catapult_fpga_area
Throughput,0.466700455779665,catapult,FF,244,catapult_fpga_area
Throughput,0.466700455779665,catapult,DSP,0,catapult_fpga_area
Throughput,0.466700455779665,catapult,BRAM,3,catapult_fpga_area
Throughput,0.461232912473675,catapult,CLB,164,catapult_fpga_area
Throughput,0.461232912473675,catapult,LUT,996,catapult_fpga_area
Throughput,0.461232912473675,catapult,FF,254,catapult_fpga_area
Throughput,0.461232912473675,catapult,DSP,0,catapult_fpga_area
Throughput,0.461232912473675,catapult,BRAM,3,catapult_fpga_area
Throughput,0.517428813437419,catapult,CLB,194,catapult_fpga_area
Throughput,0.517428813437419,catapult,LUT,1105,catapult_fpga_area
Throughput,0.517428813437419,catapult,FF,268,catapult_fpga_area
Throughput,0.517428813437419,catapult,DSP,0,catapult_fpga_area
Throughput,0.517428813437419,catapult,BRAM,3,catapult_fpga_area
Throughput,0.407154519211586,catapult,CLB,169,catapult_fpga_area
Throughput,0.407154519211586,catapult,LUT,977,catapult_fpga_area
Throughput,0.407154519211586,catapult,FF,274,catapult_fpga_area
Throughput,0.407154519211586,catapult,DSP,0,catapult_fpga_area
Throughput,0.407154519211586,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496806774457177,catapult,CLB,180,catapult_fpga_area
Throughput,0.496806774457177,catapult,LUT,1111,catapult_fpga_area
Throughput,0.496806774457177,catapult,FF,256,catapult_fpga_area
Throughput,0.496806774457177,catapult,DSP,0,catapult_fpga_area
Throughput,0.496806774457177,catapult,BRAM,3,catapult_fpga_area
Throughput,0.484199129797324,catapult,CLB,200,catapult_fpga_area
Throughput,0.484199129797324,catapult,LUT,1107,catapult_fpga_area
Throughput,0.484199129797324,catapult,FF,266,catapult_fpga_area
Throughput,0.484199129797324,catapult,DSP,0,catapult_fpga_area
Throughput,0.484199129797324,catapult,BRAM,3,catapult_fpga_area
Throughput,0.496986028231788,catapult,CLB,199,catapult_fpga_area
Throughput,0.496986028231788,catapult,LUT,1177,catapult_fpga_area
Throughput,0.496986028231788,catapult,FF,164,catapult_fpga_area
Throughput,0.496986028231788,catapult,DSP,0,catapult_fpga_area
Throughput,0.496986028231788,catapult,BRAM,3,catapult_fpga_area
Throughput,0.415259456184521,catapult,CLB,195,catapult_fpga_area
Throughput,0.415259456184521,catapult,LUT,1072,catapult_fpga_area
Throughput,0.415259456184521,catapult,FF,167,catapult_fpga_area
Throughput,0.415259456184521,catapult,DSP,0,catapult_fpga_area
Throughput,0.415259456184521,catapult,BRAM,3,catapult_fpga_area
Throughput,0.434049254173167,catapult,CLB,190,catapult_fpga_area
Throughput,0.434049254173167,catapult,LUT,1155,catapult_fpga_area
Throughput,0.434049254173167,catapult,FF,256,catapult_fpga_area
Throughput,0.434049254173167,catapult,DSP,0,catapult_fpga_area
Throughput,0.434049254173167,catapult,BRAM,3,catapult_fpga_area
Throughput,0.444680223780876,catapult,CLB,191,catapult_fpga_area
Throughput,0.444680223780876,catapult,LUT,1119,catapult_fpga_area
Throughput,0.444680223780876,catapult,FF,266,catapult_fpga_area
Throughput,0.444680223780876,catapult,DSP,0,catapult_fpga_area
Throughput,0.444680223780876,catapult,BRAM,3,catapult_fpga_area
Throughput,0.531607240065324,catapult,CLB,201,catapult_fpga_area
Throughput,0.531607240065324,catapult,LUT,1230,catapult_fpga_area
Throughput,0.531607240065324,catapult,FF,164,catapult_fpga_area
Throughput,0.531607240065324,catapult,DSP,0,catapult_fpga_area
Throughput,0.531607240065324,catapult,BRAM,3,catapult_fpga_area
Throughput,0.425322330528191,catapult,CLB,188,catapult_fpga_area
Throughput,0.425322330528191,catapult,LUT,1083,catapult_fpga_area
Throughput,0.425322330528191,catapult,FF,167,catapult_fpga_area
Throughput,0.425322330528191,catapult,DSP,0,catapult_fpga_area
Throughput,0.425322330528191,catapult,BRAM,3,catapult_fpga_area
Throughput,0.553546182911586,catapult,CLB,159,catapult_fpga_area
Throughput,0.553546182911586,catapult,LUT,896,catapult_fpga_area
Throughput,0.553546182911586,catapult,FF,244,catapult_fpga_area
Throughput,0.553546182911586,catapult,DSP,0,catapult_fpga_area
Throughput,0.553546182911586,catapult,BRAM,3,catapult_fpga_area
Throughput,0.492049706861387,catapult,CLB,168,catapult_fpga_area
Throughput,0.492049706861387,catapult,LUT,1016,catapult_fpga_area
Throughput,0.492049706861387,catapult,FF,247,catapult_fpga_area
Throughput,0.492049706861387,catapult,DSP,0,catapult_fpga_area
Throughput,0.492049706861387,catapult,BRAM,3,catapult_fpga_area
Throughput,0.520272414636304,catapult,CLB,163,catapult_fpga_area
Throughput,0.520272414636304,catapult,LUT,945,catapult_fpga_area
Throughput,0.520272414636304,catapult,FF,262,catapult_fpga_area
Throughput,0.520272414636304,catapult,DSP,0,catapult_fpga_area
Throughput,0.520272414636304,catapult,BRAM,3,catapult_fpga_area
Throughput,0.407722758309696,catapult,CLB,169,catapult_fpga_area
Throughput,0.407722758309696,catapult,LUT,1013,catapult_fpga_area
Throughput,0.407722758309696,catapult,FF,271,catapult_fpga_area
Throughput,0.407722758309696,catapult,DSP,0,catapult_fpga_area
Throughput,0.407722758309696,catapult,BRAM,3,catapult_fpga_area
Throughput,0.526962288997712,catapult,CLB,145,catapult_fpga_area
Throughput,0.526962288997712,catapult,LUT,871,catapult_fpga_area
Throughput,0.526962288997712,catapult,FF,250,catapult_fpga_area
Throughput,0.526962288997712,catapult,DSP,0,catapult_fpga_area
Throughput,0.526962288997712,catapult,BRAM,3,catapult_fpga_area
Throughput,0.455550149693779,catapult,CLB,182,catapult_fpga_area
Throughput,0.455550149693779,catapult,LUT,1050,catapult_fpga_area
Throughput,0.455550149693779,catapult,FF,253,catapult_fpga_area
Throughput,0.455550149693779,catapult,DSP,0,catapult_fpga_area
Throughput,0.455550149693779,catapult,BRAM,3,catapult_fpga_area
Throughput,0.48343065598156,catapult,CLB,169,catapult_fpga_area
Throughput,0.48343065598156,catapult,LUT,964,catapult_fpga_area
Throughput,0.48343065598156,catapult,FF,268,catapult_fpga_area
Throughput,0.48343065598156,catapult,DSP,0,catapult_fpga_area
Throughput,0.48343065598156,catapult,BRAM,3,catapult_fpga_area
Throughput,0.385896561198564,catapult,CLB,181,catapult_fpga_area
Throughput,0.385896561198564,catapult,LUT,1085,catapult_fpga_area
Throughput,0.385896561198564,catapult,FF,277,catapult_fpga_area
Throughput,0.385896561198564,catapult,DSP,0,catapult_fpga_area
Throughput,0.385896561198564,catapult,BRAM,3,catapult_fpga_area
Throughput,0.509967051028833,catapult,CLB,157,catapult_fpga_area
Throughput,0.509967051028833,catapult,LUT,954,catapult_fpga_area
Throughput,0.509967051028833,catapult,FF,262,catapult_fpga_area
Throughput,0.509967051028833,catapult,DSP,0,catapult_fpga_area
Throughput,0.509967051028833,catapult,BRAM,3,catapult_fpga_area
Throughput,0.454347606814851,catapult,CLB,185,catapult_fpga_area
Throughput,0.454347606814851,catapult,LUT,1127,catapult_fpga_area
Throughput,0.454347606814851,catapult,FF,265,catapult_fpga_area
Throughput,0.454347606814851,catapult,DSP,0,catapult_fpga_area
Throughput,0.454347606814851,catapult,BRAM,3,catapult_fpga_area
Throughput,0.553231981234371,catapult,CLB,161,catapult_fpga_area
Throughput,0.553231981234371,catapult,LUT,936,catapult_fpga_area
Throughput,0.553231981234371,catapult,FF,162,catapult_fpga_area
Throughput,0.553231981234371,catapult,DSP,0,catapult_fpga_area
Throughput,0.553231981234371,catapult,BRAM,3,catapult_fpga_area
Throughput,0.3972025816579,catapult,CLB,226,catapult_fpga_area
Throughput,0.3972025816579,catapult,LUT,1325,catapult_fpga_area
Throughput,0.3972025816579,catapult,FF,168,catapult_fpga_area
Throughput,0.3972025816579,catapult,DSP,0,catapult_fpga_area
Throughput,0.3972025816579,catapult,BRAM,3,catapult_fpga_area
Throughput,0.533221570092242,catapult,CLB,169,catapult_fpga_area
Throughput,0.533221570092242,catapult,LUT,1028,catapult_fpga_area
Throughput,0.533221570092242,catapult,FF,262,catapult_fpga_area
Throughput,0.533221570092242,catapult,DSP,0,catapult_fpga_area
Throughput,0.533221570092242,catapult,BRAM,3,catapult_fpga_area
Throughput,0.450396281167986,catapult,CLB,187,catapult_fpga_area
Throughput,0.450396281167986,catapult,LUT,1060,catapult_fpga_area
Throughput,0.450396281167986,catapult,FF,265,catapult_fpga_area
Throughput,0.450396281167986,catapult,DSP,0,catapult_fpga_area
Throughput,0.450396281167986,catapult,BRAM,3,catapult_fpga_area
Throughput,0.597556115000869,catapult,CLB,172,catapult_fpga_area
Throughput,0.597556115000869,catapult,LUT,974,catapult_fpga_area
Throughput,0.597556115000869,catapult,FF,161,catapult_fpga_area
Throughput,0.597556115000869,catapult,DSP,0,catapult_fpga_area
Throughput,0.597556115000869,catapult,BRAM,3,catapult_fpga_area
Throughput,0.40928437037125,catapult,CLB,214,catapult_fpga_area
Throughput,0.40928437037125,catapult,LUT,1273,catapult_fpga_area
Throughput,0.40928437037125,catapult,FF,167,catapult_fpga_area
Throughput,0.40928437037125,catapult,DSP,0,catapult_fpga_area
Throughput,0.40928437037125,catapult,BRAM,3,catapult_fpga_area
Throughput,2.65604249667995,catapult,CLB,78,catapult_fpga_area
Throughput,2.65604249667995,catapult,LUT,444,catapult_fpga_area
Throughput,2.65604249667995,catapult,FF,213,catapult_fpga_area
Throughput,2.65604249667995,catapult,DSP,0,catapult_fpga_area
Throughput,2.65604249667995,catapult,BRAM,3,catapult_fpga_area
Throughput,1.99447530340956,catapult,CLB,114,catapult_fpga_area
Throughput,1.99447530340956,catapult,LUT,577,catapult_fpga_area
Throughput,1.99447530340956,catapult,FF,216,catapult_fpga_area
Throughput,1.99447530340956,catapult,DSP,0,catapult_fpga_area
Throughput,1.99447530340956,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81851245681033,catapult,CLB,103,catapult_fpga_area
Throughput,1.81851245681033,catapult,LUT,587,catapult_fpga_area
Throughput,1.81851245681033,catapult,FF,219,catapult_fpga_area
Throughput,1.81851245681033,catapult,DSP,0,catapult_fpga_area
Throughput,1.81851245681033,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68752162137077,catapult,CLB,128,catapult_fpga_area
Throughput,1.68752162137077,catapult,LUT,702,catapult_fpga_area
Throughput,1.68752162137077,catapult,FF,223,catapult_fpga_area
Throughput,1.68752162137077,catapult,DSP,0,catapult_fpga_area
Throughput,1.68752162137077,catapult,BRAM,3,catapult_fpga_area
Throughput,1.97386601397497,catapult,CLB,105,catapult_fpga_area
Throughput,1.97386601397497,catapult,LUT,582,catapult_fpga_area
Throughput,1.97386601397497,catapult,FF,221,catapult_fpga_area
Throughput,1.97386601397497,catapult,DSP,0,catapult_fpga_area
Throughput,1.97386601397497,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4290103388898,catapult,CLB,122,catapult_fpga_area
Throughput,1.4290103388898,catapult,LUT,667,catapult_fpga_area
Throughput,1.4290103388898,catapult,FF,224,catapult_fpga_area
Throughput,1.4290103388898,catapult,DSP,0,catapult_fpga_area
Throughput,1.4290103388898,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75330937143859,catapult,CLB,122,catapult_fpga_area
Throughput,1.75330937143859,catapult,LUT,685,catapult_fpga_area
Throughput,1.75330937143859,catapult,FF,227,catapult_fpga_area
Throughput,1.75330937143859,catapult,DSP,0,catapult_fpga_area
Throughput,1.75330937143859,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38383405062065,catapult,CLB,115,catapult_fpga_area
Throughput,1.38383405062065,catapult,LUT,659,catapult_fpga_area
Throughput,1.38383405062065,catapult,FF,231,catapult_fpga_area
Throughput,1.38383405062065,catapult,DSP,0,catapult_fpga_area
Throughput,1.38383405062065,catapult,BRAM,3,catapult_fpga_area
Throughput,2.01036140266936,catapult,CLB,131,catapult_fpga_area
Throughput,2.01036140266936,catapult,LUT,704,catapult_fpga_area
Throughput,2.01036140266936,catapult,FF,237,catapult_fpga_area
Throughput,2.01036140266936,catapult,DSP,0,catapult_fpga_area
Throughput,2.01036140266936,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54050685756628,catapult,CLB,146,catapult_fpga_area
Throughput,1.54050685756628,catapult,LUT,834,catapult_fpga_area
Throughput,1.54050685756628,catapult,FF,240,catapult_fpga_area
Throughput,1.54050685756628,catapult,DSP,0,catapult_fpga_area
Throughput,1.54050685756628,catapult,BRAM,3,catapult_fpga_area
Throughput,1.76662214778854,catapult,CLB,133,catapult_fpga_area
Throughput,1.76662214778854,catapult,LUT,720,catapult_fpga_area
Throughput,1.76662214778854,catapult,FF,243,catapult_fpga_area
Throughput,1.76662214778854,catapult,DSP,0,catapult_fpga_area
Throughput,1.76662214778854,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61057568417255,catapult,CLB,147,catapult_fpga_area
Throughput,1.61057568417255,catapult,LUT,769,catapult_fpga_area
Throughput,1.61057568417255,catapult,FF,161,catapult_fpga_area
Throughput,1.61057568417255,catapult,DSP,0,catapult_fpga_area
Throughput,1.61057568417255,catapult,BRAM,3,catapult_fpga_area
Throughput,1.78219762789496,catapult,CLB,130,catapult_fpga_area
Throughput,1.78219762789496,catapult,LUT,753,catapult_fpga_area
Throughput,1.78219762789496,catapult,FF,238,catapult_fpga_area
Throughput,1.78219762789496,catapult,DSP,0,catapult_fpga_area
Throughput,1.78219762789496,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50007575382557,catapult,CLB,161,catapult_fpga_area
Throughput,1.50007575382557,catapult,LUT,862,catapult_fpga_area
Throughput,1.50007575382557,catapult,FF,241,catapult_fpga_area
Throughput,1.50007575382557,catapult,DSP,0,catapult_fpga_area
Throughput,1.50007575382557,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53266100603868,catapult,CLB,152,catapult_fpga_area
Throughput,1.53266100603868,catapult,LUT,906,catapult_fpga_area
Throughput,1.53266100603868,catapult,FF,243,catapult_fpga_area
Throughput,1.53266100603868,catapult,DSP,0,catapult_fpga_area
Throughput,1.53266100603868,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34580083224323,catapult,CLB,161,catapult_fpga_area
Throughput,1.34580083224323,catapult,LUT,902,catapult_fpga_area
Throughput,1.34580083224323,catapult,FF,247,catapult_fpga_area
Throughput,1.34580083224323,catapult,DSP,0,catapult_fpga_area
Throughput,1.34580083224323,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81219826898821,catapult,CLB,108,catapult_fpga_area
Throughput,1.81219826898821,catapult,LUT,589,catapult_fpga_area
Throughput,1.81219826898821,catapult,FF,217,catapult_fpga_area
Throughput,1.81219826898821,catapult,DSP,0,catapult_fpga_area
Throughput,1.81219826898821,catapult,BRAM,3,catapult_fpga_area
Throughput,1.93712855559946,catapult,CLB,114,catapult_fpga_area
Throughput,1.93712855559946,catapult,LUT,604,catapult_fpga_area
Throughput,1.93712855559946,catapult,FF,220,catapult_fpga_area
Throughput,1.93712855559946,catapult,DSP,0,catapult_fpga_area
Throughput,1.93712855559946,catapult,BRAM,3,catapult_fpga_area
Throughput,1.73368215018195,catapult,CLB,118,catapult_fpga_area
Throughput,1.73368215018195,catapult,LUT,646,catapult_fpga_area
Throughput,1.73368215018195,catapult,FF,224,catapult_fpga_area
Throughput,1.73368215018195,catapult,DSP,0,catapult_fpga_area
Throughput,1.73368215018195,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61695866245179,catapult,CLB,109,catapult_fpga_area
Throughput,1.61695866245179,catapult,LUT,613,catapult_fpga_area
Throughput,1.61695866245179,catapult,FF,232,catapult_fpga_area
Throughput,1.61695866245179,catapult,DSP,0,catapult_fpga_area
Throughput,1.61695866245179,catapult,BRAM,3,catapult_fpga_area
Throughput,1.7969064458628,catapult,CLB,91,catapult_fpga_area
Throughput,1.7969064458628,catapult,LUT,505,catapult_fpga_area
Throughput,1.7969064458628,catapult,FF,225,catapult_fpga_area
Throughput,1.7969064458628,catapult,DSP,0,catapult_fpga_area
Throughput,1.7969064458628,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80583320241043,catapult,CLB,109,catapult_fpga_area
Throughput,1.80583320241043,catapult,LUT,618,catapult_fpga_area
Throughput,1.80583320241043,catapult,FF,228,catapult_fpga_area
Throughput,1.80583320241043,catapult,DSP,0,catapult_fpga_area
Throughput,1.80583320241043,catapult,BRAM,3,catapult_fpga_area
Throughput,2.17807031682211,catapult,CLB,103,catapult_fpga_area
Throughput,2.17807031682211,catapult,LUT,581,catapult_fpga_area
Throughput,2.17807031682211,catapult,FF,232,catapult_fpga_area
Throughput,2.17807031682211,catapult,DSP,0,catapult_fpga_area
Throughput,2.17807031682211,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38911462001464,catapult,CLB,115,catapult_fpga_area
Throughput,1.38911462001464,catapult,LUT,618,catapult_fpga_area
Throughput,1.38911462001464,catapult,FF,240,catapult_fpga_area
Throughput,1.38911462001464,catapult,DSP,0,catapult_fpga_area
Throughput,1.38911462001464,catapult,BRAM,3,catapult_fpga_area
Throughput,1.76180719134459,catapult,CLB,130,catapult_fpga_area
Throughput,1.76180719134459,catapult,LUT,690,catapult_fpga_area
Throughput,1.76180719134459,catapult,FF,241,catapult_fpga_area
Throughput,1.76180719134459,catapult,DSP,0,catapult_fpga_area
Throughput,1.76180719134459,catapult,BRAM,3,catapult_fpga_area
Throughput,1.66546198249933,catapult,CLB,105,catapult_fpga_area
Throughput,1.66546198249933,catapult,LUT,591,catapult_fpga_area
Throughput,1.66546198249933,catapult,FF,160,catapult_fpga_area
Throughput,1.66546198249933,catapult,DSP,0,catapult_fpga_area
Throughput,1.66546198249933,catapult,BRAM,3,catapult_fpga_area
Throughput,1.90574200064795,catapult,CLB,137,catapult_fpga_area
Throughput,1.90574200064795,catapult,LUT,755,catapult_fpga_area
Throughput,1.90574200064795,catapult,FF,248,catapult_fpga_area
Throughput,1.90574200064795,catapult,DSP,0,catapult_fpga_area
Throughput,1.90574200064795,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40780628585507,catapult,CLB,138,catapult_fpga_area
Throughput,1.40780628585507,catapult,LUT,763,catapult_fpga_area
Throughput,1.40780628585507,catapult,FF,256,catapult_fpga_area
Throughput,1.40780628585507,catapult,DSP,0,catapult_fpga_area
Throughput,1.40780628585507,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52257058637238,catapult,CLB,139,catapult_fpga_area
Throughput,1.52257058637238,catapult,LUT,758,catapult_fpga_area
Throughput,1.52257058637238,catapult,FF,243,catapult_fpga_area
Throughput,1.52257058637238,catapult,DSP,0,catapult_fpga_area
Throughput,1.52257058637238,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57811096960716,catapult,CLB,116,catapult_fpga_area
Throughput,1.57811096960716,catapult,LUT,677,catapult_fpga_area
Throughput,1.57811096960716,catapult,FF,162,catapult_fpga_area
Throughput,1.57811096960716,catapult,DSP,0,catapult_fpga_area
Throughput,1.57811096960716,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68652550448194,catapult,CLB,144,catapult_fpga_area
Throughput,1.68652550448194,catapult,LUT,801,catapult_fpga_area
Throughput,1.68652550448194,catapult,FF,251,catapult_fpga_area
Throughput,1.68652550448194,catapult,DSP,0,catapult_fpga_area
Throughput,1.68652550448194,catapult,BRAM,3,catapult_fpga_area
Throughput,1.10543287093076,catapult,CLB,163,catapult_fpga_area
Throughput,1.10543287093076,catapult,LUT,889,catapult_fpga_area
Throughput,1.10543287093076,catapult,FF,256,catapult_fpga_area
Throughput,1.10543287093076,catapult,DSP,0,catapult_fpga_area
Throughput,1.10543287093076,catapult,BRAM,3,catapult_fpga_area
Throughput,2.09123646447198,catapult,CLB,113,catapult_fpga_area
Throughput,2.09123646447198,catapult,LUT,667,catapult_fpga_area
Throughput,2.09123646447198,catapult,FF,233,catapult_fpga_area
Throughput,2.09123646447198,catapult,DSP,0,catapult_fpga_area
Throughput,2.09123646447198,catapult,BRAM,3,catapult_fpga_area
Throughput,1.98959837967108,catapult,CLB,130,catapult_fpga_area
Throughput,1.98959837967108,catapult,LUT,716,catapult_fpga_area
Throughput,1.98959837967108,catapult,FF,236,catapult_fpga_area
Throughput,1.98959837967108,catapult,DSP,0,catapult_fpga_area
Throughput,1.98959837967108,catapult,BRAM,3,catapult_fpga_area
Throughput,1.9351567670497,catapult,CLB,134,catapult_fpga_area
Throughput,1.9351567670497,catapult,LUT,771,catapult_fpga_area
Throughput,1.9351567670497,catapult,FF,241,catapult_fpga_area
Throughput,1.9351567670497,catapult,DSP,0,catapult_fpga_area
Throughput,1.9351567670497,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43507848444231,catapult,CLB,130,catapult_fpga_area
Throughput,1.43507848444231,catapult,LUT,734,catapult_fpga_area
Throughput,1.43507848444231,catapult,FF,246,catapult_fpga_area
Throughput,1.43507848444231,catapult,DSP,0,catapult_fpga_area
Throughput,1.43507848444231,catapult,BRAM,3,catapult_fpga_area
Throughput,1.94569563483184,catapult,CLB,134,catapult_fpga_area
Throughput,1.94569563483184,catapult,LUT,759,catapult_fpga_area
Throughput,1.94569563483184,catapult,FF,241,catapult_fpga_area
Throughput,1.94569563483184,catapult,DSP,0,catapult_fpga_area
Throughput,1.94569563483184,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37048442512975,catapult,CLB,141,catapult_fpga_area
Throughput,1.37048442512975,catapult,LUT,824,catapult_fpga_area
Throughput,1.37048442512975,catapult,FF,244,catapult_fpga_area
Throughput,1.37048442512975,catapult,DSP,0,catapult_fpga_area
Throughput,1.37048442512975,catapult,BRAM,3,catapult_fpga_area
Throughput,1.90704672836599,catapult,CLB,146,catapult_fpga_area
Throughput,1.90704672836599,catapult,LUT,804,catapult_fpga_area
Throughput,1.90704672836599,catapult,FF,249,catapult_fpga_area
Throughput,1.90704672836599,catapult,DSP,0,catapult_fpga_area
Throughput,1.90704672836599,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33336000053334,catapult,CLB,150,catapult_fpga_area
Throughput,1.33336000053334,catapult,LUT,840,catapult_fpga_area
Throughput,1.33336000053334,catapult,FF,254,catapult_fpga_area
Throughput,1.33336000053334,catapult,DSP,0,catapult_fpga_area
Throughput,1.33336000053334,catapult,BRAM,3,catapult_fpga_area
Throughput,1.90352914303118,catapult,CLB,155,catapult_fpga_area
Throughput,1.90352914303118,catapult,LUT,835,catapult_fpga_area
Throughput,1.90352914303118,catapult,FF,257,catapult_fpga_area
Throughput,1.90352914303118,catapult,DSP,0,catapult_fpga_area
Throughput,1.90352914303118,catapult,BRAM,3,catapult_fpga_area
Throughput,1.89400754951409,catapult,CLB,155,catapult_fpga_area
Throughput,1.89400754951409,catapult,LUT,839,catapult_fpga_area
Throughput,1.89400754951409,catapult,FF,172,catapult_fpga_area
Throughput,1.89400754951409,catapult,DSP,0,catapult_fpga_area
Throughput,1.89400754951409,catapult,BRAM,3,catapult_fpga_area
Throughput,1.62831973686353,catapult,CLB,181,catapult_fpga_area
Throughput,1.62831973686353,catapult,LUT,969,catapult_fpga_area
Throughput,1.62831973686353,catapult,FF,265,catapult_fpga_area
Throughput,1.62831973686353,catapult,DSP,0,catapult_fpga_area
Throughput,1.62831973686353,catapult,BRAM,3,catapult_fpga_area
Throughput,1.40222757873157,catapult,CLB,157,catapult_fpga_area
Throughput,1.40222757873157,catapult,LUT,900,catapult_fpga_area
Throughput,1.40222757873157,catapult,FF,270,catapult_fpga_area
Throughput,1.40222757873157,catapult,DSP,0,catapult_fpga_area
Throughput,1.40222757873157,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71842860015088,catapult,CLB,176,catapult_fpga_area
Throughput,1.71842860015088,catapult,LUT,993,catapult_fpga_area
Throughput,1.71842860015088,catapult,FF,258,catapult_fpga_area
Throughput,1.71842860015088,catapult,DSP,0,catapult_fpga_area
Throughput,1.71842860015088,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39720809877702,catapult,CLB,147,catapult_fpga_area
Throughput,1.39720809877702,catapult,LUT,861,catapult_fpga_area
Throughput,1.39720809877702,catapult,FF,173,catapult_fpga_area
Throughput,1.39720809877702,catapult,DSP,0,catapult_fpga_area
Throughput,1.39720809877702,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60945328481368,catapult,CLB,181,catapult_fpga_area
Throughput,1.60945328481368,catapult,LUT,1022,catapult_fpga_area
Throughput,1.60945328481368,catapult,FF,265,catapult_fpga_area
Throughput,1.60945328481368,catapult,DSP,0,catapult_fpga_area
Throughput,1.60945328481368,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28533713107611,catapult,CLB,185,catapult_fpga_area
Throughput,1.28533713107611,catapult,LUT,1052,catapult_fpga_area
Throughput,1.28533713107611,catapult,FF,270,catapult_fpga_area
Throughput,1.28533713107611,catapult,DSP,0,catapult_fpga_area
Throughput,1.28533713107611,catapult,BRAM,3,catapult_fpga_area
Throughput,1.87445289406155,catapult,CLB,116,catapult_fpga_area
Throughput,1.87445289406155,catapult,LUT,613,catapult_fpga_area
Throughput,1.87445289406155,catapult,FF,233,catapult_fpga_area
Throughput,1.87445289406155,catapult,DSP,0,catapult_fpga_area
Throughput,1.87445289406155,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79792411681473,catapult,CLB,110,catapult_fpga_area
Throughput,1.79792411681473,catapult,LUT,578,catapult_fpga_area
Throughput,1.79792411681473,catapult,FF,234,catapult_fpga_area
Throughput,1.79792411681473,catapult,DSP,0,catapult_fpga_area
Throughput,1.79792411681473,catapult,BRAM,3,catapult_fpga_area
Throughput,2.13511886206705,catapult,CLB,118,catapult_fpga_area
Throughput,2.13511886206705,catapult,LUT,666,catapult_fpga_area
Throughput,2.13511886206705,catapult,FF,240,catapult_fpga_area
Throughput,2.13511886206705,catapult,DSP,0,catapult_fpga_area
Throughput,2.13511886206705,catapult,BRAM,3,catapult_fpga_area
Throughput,1.17995771031566,catapult,CLB,105,catapult_fpga_area
Throughput,1.17995771031566,catapult,LUT,590,catapult_fpga_area
Throughput,1.17995771031566,catapult,FF,241,catapult_fpga_area
Throughput,1.17995771031566,catapult,DSP,0,catapult_fpga_area
Throughput,1.17995771031566,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82370931532481,catapult,CLB,132,catapult_fpga_area
Throughput,1.82370931532481,catapult,LUT,734,catapult_fpga_area
Throughput,1.82370931532481,catapult,FF,240,catapult_fpga_area
Throughput,1.82370931532481,catapult,DSP,0,catapult_fpga_area
Throughput,1.82370931532481,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52111382038384,catapult,CLB,131,catapult_fpga_area
Throughput,1.52111382038384,catapult,LUT,770,catapult_fpga_area
Throughput,1.52111382038384,catapult,FF,245,catapult_fpga_area
Throughput,1.52111382038384,catapult,DSP,0,catapult_fpga_area
Throughput,1.52111382038384,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61800516143647,catapult,CLB,141,catapult_fpga_area
Throughput,1.61800516143647,catapult,LUT,824,catapult_fpga_area
Throughput,1.61800516143647,catapult,FF,248,catapult_fpga_area
Throughput,1.61800516143647,catapult,DSP,0,catapult_fpga_area
Throughput,1.61800516143647,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39730962005754,catapult,CLB,147,catapult_fpga_area
Throughput,1.39730962005754,catapult,LUT,805,catapult_fpga_area
Throughput,1.39730962005754,catapult,FF,249,catapult_fpga_area
Throughput,1.39730962005754,catapult,DSP,0,catapult_fpga_area
Throughput,1.39730962005754,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68421052631579,catapult,CLB,142,catapult_fpga_area
Throughput,1.68421052631579,catapult,LUT,778,catapult_fpga_area
Throughput,1.68421052631579,catapult,FF,255,catapult_fpga_area
Throughput,1.68421052631579,catapult,DSP,0,catapult_fpga_area
Throughput,1.68421052631579,catapult,BRAM,3,catapult_fpga_area
Throughput,1.73331854234844,catapult,CLB,146,catapult_fpga_area
Throughput,1.73331854234844,catapult,LUT,822,catapult_fpga_area
Throughput,1.73331854234844,catapult,FF,258,catapult_fpga_area
Throughput,1.73331854234844,catapult,DSP,0,catapult_fpga_area
Throughput,1.73331854234844,catapult,BRAM,3,catapult_fpga_area
Throughput,1.83851918310916,catapult,CLB,159,catapult_fpga_area
Throughput,1.83851918310916,catapult,LUT,876,catapult_fpga_area
Throughput,1.83851918310916,catapult,FF,264,catapult_fpga_area
Throughput,1.83851918310916,catapult,DSP,0,catapult_fpga_area
Throughput,1.83851918310916,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47329867152659,catapult,CLB,153,catapult_fpga_area
Throughput,1.47329867152659,catapult,LUT,836,catapult_fpga_area
Throughput,1.47329867152659,catapult,FF,265,catapult_fpga_area
Throughput,1.47329867152659,catapult,DSP,0,catapult_fpga_area
Throughput,1.47329867152659,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61036300802927,catapult,CLB,158,catapult_fpga_area
Throughput,1.61036300802927,catapult,LUT,883,catapult_fpga_area
Throughput,1.61036300802927,catapult,FF,258,catapult_fpga_area
Throughput,1.61036300802927,catapult,DSP,0,catapult_fpga_area
Throughput,1.61036300802927,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43048623657667,catapult,CLB,160,catapult_fpga_area
Throughput,1.43048623657667,catapult,LUT,938,catapult_fpga_area
Throughput,1.43048623657667,catapult,FF,261,catapult_fpga_area
Throughput,1.43048623657667,catapult,DSP,0,catapult_fpga_area
Throughput,1.43048623657667,catapult,BRAM,3,catapult_fpga_area
Throughput,1.69787070035469,catapult,CLB,163,catapult_fpga_area
Throughput,1.69787070035469,catapult,LUT,937,catapult_fpga_area
Throughput,1.69787070035469,catapult,FF,264,catapult_fpga_area
Throughput,1.69787070035469,catapult,DSP,0,catapult_fpga_area
Throughput,1.69787070035469,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26267090250665,catapult,CLB,166,catapult_fpga_area
Throughput,1.26267090250665,catapult,LUT,972,catapult_fpga_area
Throughput,1.26267090250665,catapult,FF,265,catapult_fpga_area
Throughput,1.26267090250665,catapult,DSP,0,catapult_fpga_area
Throughput,1.26267090250665,catapult,BRAM,3,catapult_fpga_area
Throughput,2.06031362093938,catapult,CLB,110,catapult_fpga_area
Throughput,2.06031362093938,catapult,LUT,569,catapult_fpga_area
Throughput,2.06031362093938,catapult,FF,227,catapult_fpga_area
Throughput,2.06031362093938,catapult,DSP,0,catapult_fpga_area
Throughput,2.06031362093938,catapult,BRAM,3,catapult_fpga_area
Throughput,1.58666692053337,catapult,CLB,112,catapult_fpga_area
Throughput,1.58666692053337,catapult,LUT,593,catapult_fpga_area
Throughput,1.58666692053337,catapult,FF,228,catapult_fpga_area
Throughput,1.58666692053337,catapult,DSP,0,catapult_fpga_area
Throughput,1.58666692053337,catapult,BRAM,3,catapult_fpga_area
Throughput,1.92097124306049,catapult,CLB,103,catapult_fpga_area
Throughput,1.92097124306049,catapult,LUT,572,catapult_fpga_area
Throughput,1.92097124306049,catapult,FF,233,catapult_fpga_area
Throughput,1.92097124306049,catapult,DSP,0,catapult_fpga_area
Throughput,1.92097124306049,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39183300230905,catapult,CLB,120,catapult_fpga_area
Throughput,1.39183300230905,catapult,LUT,686,catapult_fpga_area
Throughput,1.39183300230905,catapult,FF,237,catapult_fpga_area
Throughput,1.39183300230905,catapult,DSP,0,catapult_fpga_area
Throughput,1.39183300230905,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75574743924236,catapult,CLB,121,catapult_fpga_area
Throughput,1.75574743924236,catapult,LUT,703,catapult_fpga_area
Throughput,1.75574743924236,catapult,FF,235,catapult_fpga_area
Throughput,1.75574743924236,catapult,DSP,0,catapult_fpga_area
Throughput,1.75574743924236,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56669826174828,catapult,CLB,129,catapult_fpga_area
Throughput,1.56669826174828,catapult,LUT,716,catapult_fpga_area
Throughput,1.56669826174828,catapult,FF,236,catapult_fpga_area
Throughput,1.56669826174828,catapult,DSP,0,catapult_fpga_area
Throughput,1.56669826174828,catapult,BRAM,3,catapult_fpga_area
Throughput,1.59922981092306,catapult,CLB,139,catapult_fpga_area
Throughput,1.59922981092306,catapult,LUT,775,catapult_fpga_area
Throughput,1.59922981092306,catapult,FF,241,catapult_fpga_area
Throughput,1.59922981092306,catapult,DSP,0,catapult_fpga_area
Throughput,1.59922981092306,catapult,BRAM,3,catapult_fpga_area
Throughput,1.28302835749276,catapult,CLB,135,catapult_fpga_area
Throughput,1.28302835749276,catapult,LUT,785,catapult_fpga_area
Throughput,1.28302835749276,catapult,FF,245,catapult_fpga_area
Throughput,1.28302835749276,catapult,DSP,0,catapult_fpga_area
Throughput,1.28302835749276,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74440003977232,catapult,CLB,134,catapult_fpga_area
Throughput,1.74440003977232,catapult,LUT,748,catapult_fpga_area
Throughput,1.74440003977232,catapult,FF,251,catapult_fpga_area
Throughput,1.74440003977232,catapult,DSP,0,catapult_fpga_area
Throughput,1.74440003977232,catapult,BRAM,3,catapult_fpga_area
Throughput,1.67090240426147,catapult,CLB,127,catapult_fpga_area
Throughput,1.67090240426147,catapult,LUT,663,catapult_fpga_area
Throughput,1.67090240426147,catapult,FF,160,catapult_fpga_area
Throughput,1.67090240426147,catapult,DSP,0,catapult_fpga_area
Throughput,1.67090240426147,catapult,BRAM,3,catapult_fpga_area
Throughput,1.67622393681306,catapult,CLB,156,catapult_fpga_area
Throughput,1.67622393681306,catapult,LUT,856,catapult_fpga_area
Throughput,1.67622393681306,catapult,FF,257,catapult_fpga_area
Throughput,1.67622393681306,catapult,DSP,0,catapult_fpga_area
Throughput,1.67622393681306,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21738622308359,catapult,CLB,152,catapult_fpga_area
Throughput,1.21738622308359,catapult,LUT,847,catapult_fpga_area
Throughput,1.21738622308359,catapult,FF,261,catapult_fpga_area
Throughput,1.21738622308359,catapult,DSP,0,catapult_fpga_area
Throughput,1.21738622308359,catapult,BRAM,3,catapult_fpga_area
Throughput,1.62475872332959,catapult,CLB,164,catapult_fpga_area
Throughput,1.62475872332959,catapult,LUT,898,catapult_fpga_area
Throughput,1.62475872332959,catapult,FF,252,catapult_fpga_area
Throughput,1.62475872332959,catapult,DSP,0,catapult_fpga_area
Throughput,1.62475872332959,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53242144041486,catapult,CLB,136,catapult_fpga_area
Throughput,1.53242144041486,catapult,LUT,804,catapult_fpga_area
Throughput,1.53242144041486,catapult,FF,160,catapult_fpga_area
Throughput,1.53242144041486,catapult,DSP,0,catapult_fpga_area
Throughput,1.53242144041486,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44786946008948,catapult,CLB,179,catapult_fpga_area
Throughput,1.44786946008948,catapult,LUT,965,catapult_fpga_area
Throughput,1.44786946008948,catapult,FF,257,catapult_fpga_area
Throughput,1.44786946008948,catapult,DSP,0,catapult_fpga_area
Throughput,1.44786946008948,catapult,BRAM,3,catapult_fpga_area
Throughput,1.08658802666922,catapult,CLB,176,catapult_fpga_area
Throughput,1.08658802666922,catapult,LUT,1014,catapult_fpga_area
Throughput,1.08658802666922,catapult,FF,261,catapult_fpga_area
Throughput,1.08658802666922,catapult,DSP,0,catapult_fpga_area
Throughput,1.08658802666922,catapult,BRAM,3,catapult_fpga_area
Throughput,1.90004617112196,catapult,CLB,127,catapult_fpga_area
Throughput,1.90004617112196,catapult,LUT,737,catapult_fpga_area
Throughput,1.90004617112196,catapult,FF,231,catapult_fpga_area
Throughput,1.90004617112196,catapult,DSP,0,catapult_fpga_area
Throughput,1.90004617112196,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4103934715707,catapult,CLB,130,catapult_fpga_area
Throughput,1.4103934715707,catapult,LUT,758,catapult_fpga_area
Throughput,1.4103934715707,catapult,FF,234,catapult_fpga_area
Throughput,1.4103934715707,catapult,DSP,0,catapult_fpga_area
Throughput,1.4103934715707,catapult,BRAM,3,catapult_fpga_area
Throughput,1.82957508118739,catapult,CLB,130,catapult_fpga_area
Throughput,1.82957508118739,catapult,LUT,718,catapult_fpga_area
Throughput,1.82957508118739,catapult,FF,238,catapult_fpga_area
Throughput,1.82957508118739,catapult,DSP,0,catapult_fpga_area
Throughput,1.82957508118739,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35799266955557,catapult,CLB,144,catapult_fpga_area
Throughput,1.35799266955557,catapult,LUT,798,catapult_fpga_area
Throughput,1.35799266955557,catapult,FF,246,catapult_fpga_area
Throughput,1.35799266955557,catapult,DSP,0,catapult_fpga_area
Throughput,1.35799266955557,catapult,BRAM,3,catapult_fpga_area
Throughput,1.7577997971499,catapult,CLB,133,catapult_fpga_area
Throughput,1.7577997971499,catapult,LUT,723,catapult_fpga_area
Throughput,1.7577997971499,catapult,FF,236,catapult_fpga_area
Throughput,1.7577997971499,catapult,DSP,0,catapult_fpga_area
Throughput,1.7577997971499,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41499755912921,catapult,CLB,164,catapult_fpga_area
Throughput,1.41499755912921,catapult,LUT,853,catapult_fpga_area
Throughput,1.41499755912921,catapult,FF,239,catapult_fpga_area
Throughput,1.41499755912921,catapult,DSP,0,catapult_fpga_area
Throughput,1.41499755912921,catapult,BRAM,3,catapult_fpga_area
Throughput,1.69033130493577,catapult,CLB,142,catapult_fpga_area
Throughput,1.69033130493577,catapult,LUT,748,catapult_fpga_area
Throughput,1.69033130493577,catapult,FF,158,catapult_fpga_area
Throughput,1.69033130493577,catapult,DSP,0,catapult_fpga_area
Throughput,1.69033130493577,catapult,BRAM,3,catapult_fpga_area
Throughput,1.21032259938564,catapult,CLB,162,catapult_fpga_area
Throughput,1.21032259938564,catapult,LUT,938,catapult_fpga_area
Throughput,1.21032259938564,catapult,FF,250,catapult_fpga_area
Throughput,1.21032259938564,catapult,DSP,0,catapult_fpga_area
Throughput,1.21032259938564,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56368742513846,catapult,CLB,163,catapult_fpga_area
Throughput,1.56368742513846,catapult,LUT,914,catapult_fpga_area
Throughput,1.56368742513846,catapult,FF,255,catapult_fpga_area
Throughput,1.56368742513846,catapult,DSP,0,catapult_fpga_area
Throughput,1.56368742513846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38560961280525,catapult,CLB,178,catapult_fpga_area
Throughput,1.38560961280525,catapult,LUT,1035,catapult_fpga_area
Throughput,1.38560961280525,catapult,FF,258,catapult_fpga_area
Throughput,1.38560961280525,catapult,DSP,0,catapult_fpga_area
Throughput,1.38560961280525,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64503446347201,catapult,CLB,188,catapult_fpga_area
Throughput,1.64503446347201,catapult,LUT,982,catapult_fpga_area
Throughput,1.64503446347201,catapult,FF,262,catapult_fpga_area
Throughput,1.64503446347201,catapult,DSP,0,catapult_fpga_area
Throughput,1.64503446347201,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15739669077138,catapult,CLB,191,catapult_fpga_area
Throughput,1.15739669077138,catapult,LUT,1039,catapult_fpga_area
Throughput,1.15739669077138,catapult,FF,270,catapult_fpga_area
Throughput,1.15739669077138,catapult,DSP,0,catapult_fpga_area
Throughput,1.15739669077138,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46260199820685,catapult,CLB,174,catapult_fpga_area
Throughput,1.46260199820685,catapult,LUT,1008,catapult_fpga_area
Throughput,1.46260199820685,catapult,FF,254,catapult_fpga_area
Throughput,1.46260199820685,catapult,DSP,0,catapult_fpga_area
Throughput,1.46260199820685,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36392340751713,catapult,CLB,192,catapult_fpga_area
Throughput,1.36392340751713,catapult,LUT,1120,catapult_fpga_area
Throughput,1.36392340751713,catapult,FF,257,catapult_fpga_area
Throughput,1.36392340751713,catapult,DSP,0,catapult_fpga_area
Throughput,1.36392340751713,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43403098940968,catapult,CLB,189,catapult_fpga_area
Throughput,1.43403098940968,catapult,LUT,1101,catapult_fpga_area
Throughput,1.43403098940968,catapult,FF,262,catapult_fpga_area
Throughput,1.43403098940968,catapult,DSP,0,catapult_fpga_area
Throughput,1.43403098940968,catapult,BRAM,3,catapult_fpga_area
Throughput,1.19039824773378,catapult,CLB,201,catapult_fpga_area
Throughput,1.19039824773378,catapult,LUT,1122,catapult_fpga_area
Throughput,1.19039824773378,catapult,FF,267,catapult_fpga_area
Throughput,1.19039824773378,catapult,DSP,0,catapult_fpga_area
Throughput,1.19039824773378,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81825454836375,catapult,CLB,155,catapult_fpga_area
Throughput,1.81825454836375,catapult,LUT,845,catapult_fpga_area
Throughput,1.81825454836375,catapult,FF,245,catapult_fpga_area
Throughput,1.81825454836375,catapult,DSP,0,catapult_fpga_area
Throughput,1.81825454836375,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47117670597651,catapult,CLB,150,catapult_fpga_area
Throughput,1.47117670597651,catapult,LUT,851,catapult_fpga_area
Throughput,1.47117670597651,catapult,FF,248,catapult_fpga_area
Throughput,1.47117670597651,catapult,DSP,0,catapult_fpga_area
Throughput,1.47117670597651,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75082901753981,catapult,CLB,155,catapult_fpga_area
Throughput,1.75082901753981,catapult,LUT,878,catapult_fpga_area
Throughput,1.75082901753981,catapult,FF,253,catapult_fpga_area
Throughput,1.75082901753981,catapult,DSP,0,catapult_fpga_area
Throughput,1.75082901753981,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33910397874574,catapult,CLB,154,catapult_fpga_area
Throughput,1.33910397874574,catapult,LUT,914,catapult_fpga_area
Throughput,1.33910397874574,catapult,FF,258,catapult_fpga_area
Throughput,1.33910397874574,catapult,DSP,0,catapult_fpga_area
Throughput,1.33910397874574,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43241439175388,catapult,CLB,154,catapult_fpga_area
Throughput,1.43241439175388,catapult,LUT,895,catapult_fpga_area
Throughput,1.43241439175388,catapult,FF,252,catapult_fpga_area
Throughput,1.43241439175388,catapult,DSP,0,catapult_fpga_area
Throughput,1.43241439175388,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5245738434964,catapult,CLB,147,catapult_fpga_area
Throughput,1.5245738434964,catapult,LUT,840,catapult_fpga_area
Throughput,1.5245738434964,catapult,FF,171,catapult_fpga_area
Throughput,1.5245738434964,catapult,DSP,0,catapult_fpga_area
Throughput,1.5245738434964,catapult,BRAM,3,catapult_fpga_area
Throughput,1.76223874810559,catapult,CLB,159,catapult_fpga_area
Throughput,1.76223874810559,catapult,LUT,898,catapult_fpga_area
Throughput,1.76223874810559,catapult,FF,260,catapult_fpga_area
Throughput,1.76223874810559,catapult,DSP,0,catapult_fpga_area
Throughput,1.76223874810559,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2573602726963,catapult,CLB,169,catapult_fpga_area
Throughput,1.2573602726963,catapult,LUT,955,catapult_fpga_area
Throughput,1.2573602726963,catapult,FF,265,catapult_fpga_area
Throughput,1.2573602726963,catapult,DSP,0,catapult_fpga_area
Throughput,1.2573602726963,catapult,BRAM,3,catapult_fpga_area
Throughput,1.68401766197724,catapult,CLB,150,catapult_fpga_area
Throughput,1.68401766197724,catapult,LUT,865,catapult_fpga_area
Throughput,1.68401766197724,catapult,FF,269,catapult_fpga_area
Throughput,1.68401766197724,catapult,DSP,0,catapult_fpga_area
Throughput,1.68401766197724,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57045287149455,catapult,CLB,175,catapult_fpga_area
Throughput,1.57045287149455,catapult,LUT,961,catapult_fpga_area
Throughput,1.57045287149455,catapult,FF,272,catapult_fpga_area
Throughput,1.57045287149455,catapult,DSP,0,catapult_fpga_area
Throughput,1.57045287149455,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44119215414991,catapult,CLB,164,catapult_fpga_area
Throughput,1.44119215414991,catapult,LUT,958,catapult_fpga_area
Throughput,1.44119215414991,catapult,FF,277,catapult_fpga_area
Throughput,1.44119215414991,catapult,DSP,0,catapult_fpga_area
Throughput,1.44119215414991,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27074006630722,catapult,CLB,160,catapult_fpga_area
Throughput,1.27074006630722,catapult,LUT,920,catapult_fpga_area
Throughput,1.27074006630722,catapult,FF,282,catapult_fpga_area
Throughput,1.27074006630722,catapult,DSP,0,catapult_fpga_area
Throughput,1.27074006630722,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6205748178879,catapult,CLB,152,catapult_fpga_area
Throughput,1.6205748178879,catapult,LUT,905,catapult_fpga_area
Throughput,1.6205748178879,catapult,FF,269,catapult_fpga_area
Throughput,1.6205748178879,catapult,DSP,0,catapult_fpga_area
Throughput,1.6205748178879,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37355467709103,catapult,CLB,165,catapult_fpga_area
Throughput,1.37355467709103,catapult,LUT,967,catapult_fpga_area
Throughput,1.37355467709103,catapult,FF,271,catapult_fpga_area
Throughput,1.37355467709103,catapult,DSP,0,catapult_fpga_area
Throughput,1.37355467709103,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33201020319816,catapult,CLB,154,catapult_fpga_area
Throughput,1.33201020319816,catapult,LUT,937,catapult_fpga_area
Throughput,1.33201020319816,catapult,FF,276,catapult_fpga_area
Throughput,1.33201020319816,catapult,DSP,0,catapult_fpga_area
Throughput,1.33201020319816,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37546095135132,catapult,CLB,161,catapult_fpga_area
Throughput,1.37546095135132,catapult,LUT,957,catapult_fpga_area
Throughput,1.37546095135132,catapult,FF,281,catapult_fpga_area
Throughput,1.37546095135132,catapult,DSP,0,catapult_fpga_area
Throughput,1.37546095135132,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65638603070277,catapult,CLB,153,catapult_fpga_area
Throughput,1.65638603070277,catapult,LUT,867,catapult_fpga_area
Throughput,1.65638603070277,catapult,FF,247,catapult_fpga_area
Throughput,1.65638603070277,catapult,DSP,0,catapult_fpga_area
Throughput,1.65638603070277,catapult,BRAM,3,catapult_fpga_area
Throughput,1.410640176725,catapult,CLB,172,catapult_fpga_area
Throughput,1.410640176725,catapult,LUT,990,catapult_fpga_area
Throughput,1.410640176725,catapult,FF,245,catapult_fpga_area
Throughput,1.410640176725,catapult,DSP,0,catapult_fpga_area
Throughput,1.410640176725,catapult,BRAM,3,catapult_fpga_area
Throughput,1.54266470645405,catapult,CLB,178,catapult_fpga_area
Throughput,1.54266470645405,catapult,LUT,1033,catapult_fpga_area
Throughput,1.54266470645405,catapult,FF,250,catapult_fpga_area
Throughput,1.54266470645405,catapult,DSP,0,catapult_fpga_area
Throughput,1.54266470645405,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5209310531535,catapult,CLB,158,catapult_fpga_area
Throughput,1.5209310531535,catapult,LUT,884,catapult_fpga_area
Throughput,1.5209310531535,catapult,FF,169,catapult_fpga_area
Throughput,1.5209310531535,catapult,DSP,0,catapult_fpga_area
Throughput,1.5209310531535,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64942740127765,catapult,CLB,145,catapult_fpga_area
Throughput,1.64942740127765,catapult,LUT,860,catapult_fpga_area
Throughput,1.64942740127765,catapult,FF,168,catapult_fpga_area
Throughput,1.64942740127765,catapult,DSP,0,catapult_fpga_area
Throughput,1.64942740127765,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26669664515394,catapult,CLB,152,catapult_fpga_area
Throughput,1.26669664515394,catapult,LUT,908,catapult_fpga_area
Throughput,1.26669664515394,catapult,FF,164,catapult_fpga_area
Throughput,1.26669664515394,catapult,DSP,0,catapult_fpga_area
Throughput,1.26669664515394,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61785333512376,catapult,CLB,184,catapult_fpga_area
Throughput,1.61785333512376,catapult,LUT,1072,catapult_fpga_area
Throughput,1.61785333512376,catapult,FF,257,catapult_fpga_area
Throughput,1.61785333512376,catapult,DSP,0,catapult_fpga_area
Throughput,1.61785333512376,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20726726603462,catapult,CLB,184,catapult_fpga_area
Throughput,1.20726726603462,catapult,LUT,1074,catapult_fpga_area
Throughput,1.20726726603462,catapult,FF,260,catapult_fpga_area
Throughput,1.20726726603462,catapult,DSP,0,catapult_fpga_area
Throughput,1.20726726603462,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47456305010418,catapult,CLB,171,catapult_fpga_area
Throughput,1.47456305010418,catapult,LUT,1018,catapult_fpga_area
Throughput,1.47456305010418,catapult,FF,271,catapult_fpga_area
Throughput,1.47456305010418,catapult,DSP,0,catapult_fpga_area
Throughput,1.47456305010418,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43239592569303,catapult,CLB,189,catapult_fpga_area
Throughput,1.43239592569303,catapult,LUT,1082,catapult_fpga_area
Throughput,1.43239592569303,catapult,FF,269,catapult_fpga_area
Throughput,1.43239592569303,catapult,DSP,0,catapult_fpga_area
Throughput,1.43239592569303,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65855357542687,catapult,CLB,183,catapult_fpga_area
Throughput,1.65855357542687,catapult,LUT,1030,catapult_fpga_area
Throughput,1.65855357542687,catapult,FF,165,catapult_fpga_area
Throughput,1.65855357542687,catapult,DSP,0,catapult_fpga_area
Throughput,1.65855357542687,catapult,BRAM,3,catapult_fpga_area
Throughput,1.18891079126769,catapult,CLB,179,catapult_fpga_area
Throughput,1.18891079126769,catapult,LUT,1046,catapult_fpga_area
Throughput,1.18891079126769,catapult,FF,279,catapult_fpga_area
Throughput,1.18891079126769,catapult,DSP,0,catapult_fpga_area
Throughput,1.18891079126769,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52954780448708,catapult,CLB,196,catapult_fpga_area
Throughput,1.52954780448708,catapult,LUT,1118,catapult_fpga_area
Throughput,1.52954780448708,catapult,FF,269,catapult_fpga_area
Throughput,1.52954780448708,catapult,DSP,0,catapult_fpga_area
Throughput,1.52954780448708,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52668026429889,catapult,CLB,176,catapult_fpga_area
Throughput,1.52668026429889,catapult,LUT,990,catapult_fpga_area
Throughput,1.52668026429889,catapult,FF,164,catapult_fpga_area
Throughput,1.52668026429889,catapult,DSP,0,catapult_fpga_area
Throughput,1.52668026429889,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46330185283281,catapult,CLB,206,catapult_fpga_area
Throughput,1.46330185283281,catapult,LUT,1162,catapult_fpga_area
Throughput,1.46330185283281,catapult,FF,273,catapult_fpga_area
Throughput,1.46330185283281,catapult,DSP,0,catapult_fpga_area
Throughput,1.46330185283281,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20846797680708,catapult,CLB,205,catapult_fpga_area
Throughput,1.20846797680708,catapult,LUT,1173,catapult_fpga_area
Throughput,1.20846797680708,catapult,FF,276,catapult_fpga_area
Throughput,1.20846797680708,catapult,DSP,0,catapult_fpga_area
Throughput,1.20846797680708,catapult,BRAM,3,catapult_fpga_area
Throughput,1.94618790444217,catapult,CLB,139,catapult_fpga_area
Throughput,1.94618790444217,catapult,LUT,787,catapult_fpga_area
Throughput,1.94618790444217,catapult,FF,248,catapult_fpga_area
Throughput,1.94618790444217,catapult,DSP,0,catapult_fpga_area
Throughput,1.94618790444217,catapult,BRAM,3,catapult_fpga_area
Throughput,1.87063090768624,catapult,CLB,124,catapult_fpga_area
Throughput,1.87063090768624,catapult,LUT,726,catapult_fpga_area
Throughput,1.87063090768624,catapult,FF,162,catapult_fpga_area
Throughput,1.87063090768624,catapult,DSP,0,catapult_fpga_area
Throughput,1.87063090768624,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60875160875161,catapult,CLB,147,catapult_fpga_area
Throughput,1.60875160875161,catapult,LUT,789,catapult_fpga_area
Throughput,1.60875160875161,catapult,FF,255,catapult_fpga_area
Throughput,1.60875160875161,catapult,DSP,0,catapult_fpga_area
Throughput,1.60875160875161,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37450620864454,catapult,CLB,140,catapult_fpga_area
Throughput,1.37450620864454,catapult,LUT,821,catapult_fpga_area
Throughput,1.37450620864454,catapult,FF,259,catapult_fpga_area
Throughput,1.37450620864454,catapult,DSP,0,catapult_fpga_area
Throughput,1.37450620864454,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80053655989485,catapult,CLB,142,catapult_fpga_area
Throughput,1.80053655989485,catapult,LUT,805,catapult_fpga_area
Throughput,1.80053655989485,catapult,FF,256,catapult_fpga_area
Throughput,1.80053655989485,catapult,DSP,0,catapult_fpga_area
Throughput,1.80053655989485,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38381490091885,catapult,CLB,159,catapult_fpga_area
Throughput,1.38381490091885,catapult,LUT,895,catapult_fpga_area
Throughput,1.38381490091885,catapult,FF,258,catapult_fpga_area
Throughput,1.38381490091885,catapult,DSP,0,catapult_fpga_area
Throughput,1.38381490091885,catapult,BRAM,3,catapult_fpga_area
Throughput,1.77826462711569,catapult,CLB,130,catapult_fpga_area
Throughput,1.77826462711569,catapult,LUT,766,catapult_fpga_area
Throughput,1.77826462711569,catapult,FF,263,catapult_fpga_area
Throughput,1.77826462711569,catapult,DSP,0,catapult_fpga_area
Throughput,1.77826462711569,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3403154834585,catapult,CLB,164,catapult_fpga_area
Throughput,1.3403154834585,catapult,LUT,935,catapult_fpga_area
Throughput,1.3403154834585,catapult,FF,267,catapult_fpga_area
Throughput,1.3403154834585,catapult,DSP,0,catapult_fpga_area
Throughput,1.3403154834585,catapult,BRAM,3,catapult_fpga_area
Throughput,1.77552089344211,catapult,CLB,140,catapult_fpga_area
Throughput,1.77552089344211,catapult,LUT,799,catapult_fpga_area
Throughput,1.77552089344211,catapult,FF,272,catapult_fpga_area
Throughput,1.77552089344211,catapult,DSP,0,catapult_fpga_area
Throughput,1.77552089344211,catapult,BRAM,3,catapult_fpga_area
Throughput,1.67692385088793,catapult,CLB,157,catapult_fpga_area
Throughput,1.67692385088793,catapult,LUT,916,catapult_fpga_area
Throughput,1.67692385088793,catapult,FF,274,catapult_fpga_area
Throughput,1.67692385088793,catapult,DSP,0,catapult_fpga_area
Throughput,1.67692385088793,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64807364911523,catapult,CLB,169,catapult_fpga_area
Throughput,1.64807364911523,catapult,LUT,954,catapult_fpga_area
Throughput,1.64807364911523,catapult,FF,279,catapult_fpga_area
Throughput,1.64807364911523,catapult,DSP,0,catapult_fpga_area
Throughput,1.64807364911523,catapult,BRAM,3,catapult_fpga_area
Throughput,1.45432545476757,catapult,CLB,179,catapult_fpga_area
Throughput,1.45432545476757,catapult,LUT,968,catapult_fpga_area
Throughput,1.45432545476757,catapult,FF,283,catapult_fpga_area
Throughput,1.45432545476757,catapult,DSP,0,catapult_fpga_area
Throughput,1.45432545476757,catapult,BRAM,3,catapult_fpga_area
Throughput,1.55706729489142,catapult,CLB,152,catapult_fpga_area
Throughput,1.55706729489142,catapult,LUT,822,catapult_fpga_area
Throughput,1.55706729489142,catapult,FF,273,catapult_fpga_area
Throughput,1.55706729489142,catapult,DSP,0,catapult_fpga_area
Throughput,1.55706729489142,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3576423725615,catapult,CLB,176,catapult_fpga_area
Throughput,1.3576423725615,catapult,LUT,957,catapult_fpga_area
Throughput,1.3576423725615,catapult,FF,274,catapult_fpga_area
Throughput,1.3576423725615,catapult,DSP,0,catapult_fpga_area
Throughput,1.3576423725615,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46366381398589,catapult,CLB,187,catapult_fpga_area
Throughput,1.46366381398589,catapult,LUT,1029,catapult_fpga_area
Throughput,1.46366381398589,catapult,FF,279,catapult_fpga_area
Throughput,1.46366381398589,catapult,DSP,0,catapult_fpga_area
Throughput,1.46366381398589,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2620685303212,catapult,CLB,183,catapult_fpga_area
Throughput,1.2620685303212,catapult,LUT,994,catapult_fpga_area
Throughput,1.2620685303212,catapult,FF,283,catapult_fpga_area
Throughput,1.2620685303212,catapult,DSP,0,catapult_fpga_area
Throughput,1.2620685303212,catapult,BRAM,3,catapult_fpga_area
Throughput,1.8107282024539,catapult,CLB,136,catapult_fpga_area
Throughput,1.8107282024539,catapult,LUT,748,catapult_fpga_area
Throughput,1.8107282024539,catapult,FF,252,catapult_fpga_area
Throughput,1.8107282024539,catapult,DSP,0,catapult_fpga_area
Throughput,1.8107282024539,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43720079275996,catapult,CLB,153,catapult_fpga_area
Throughput,1.43720079275996,catapult,LUT,869,catapult_fpga_area
Throughput,1.43720079275996,catapult,FF,255,catapult_fpga_area
Throughput,1.43720079275996,catapult,DSP,0,catapult_fpga_area
Throughput,1.43720079275996,catapult,BRAM,3,catapult_fpga_area
Throughput,1.75295284907427,catapult,CLB,141,catapult_fpga_area
Throughput,1.75295284907427,catapult,LUT,789,catapult_fpga_area
Throughput,1.75295284907427,catapult,FF,259,catapult_fpga_area
Throughput,1.75295284907427,catapult,DSP,0,catapult_fpga_area
Throughput,1.75295284907427,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48537867501251,catapult,CLB,152,catapult_fpga_area
Throughput,1.48537867501251,catapult,LUT,830,catapult_fpga_area
Throughput,1.48537867501251,catapult,FF,267,catapult_fpga_area
Throughput,1.48537867501251,catapult,DSP,0,catapult_fpga_area
Throughput,1.48537867501251,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56836175204828,catapult,CLB,123,catapult_fpga_area
Throughput,1.56836175204828,catapult,LUT,720,catapult_fpga_area
Throughput,1.56836175204828,catapult,FF,260,catapult_fpga_area
Throughput,1.56836175204828,catapult,DSP,0,catapult_fpga_area
Throughput,1.56836175204828,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44950434199026,catapult,CLB,134,catapult_fpga_area
Throughput,1.44950434199026,catapult,LUT,748,catapult_fpga_area
Throughput,1.44950434199026,catapult,FF,263,catapult_fpga_area
Throughput,1.44950434199026,catapult,DSP,0,catapult_fpga_area
Throughput,1.44950434199026,catapult,BRAM,3,catapult_fpga_area
Throughput,1.84373939849846,catapult,CLB,133,catapult_fpga_area
Throughput,1.84373939849846,catapult,LUT,776,catapult_fpga_area
Throughput,1.84373939849846,catapult,FF,267,catapult_fpga_area
Throughput,1.84373939849846,catapult,DSP,0,catapult_fpga_area
Throughput,1.84373939849846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.15601457040765,catapult,CLB,131,catapult_fpga_area
Throughput,1.15601457040765,catapult,LUT,802,catapult_fpga_area
Throughput,1.15601457040765,catapult,FF,275,catapult_fpga_area
Throughput,1.15601457040765,catapult,DSP,0,catapult_fpga_area
Throughput,1.15601457040765,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6792103681165,catapult,CLB,150,catapult_fpga_area
Throughput,1.6792103681165,catapult,LUT,861,catapult_fpga_area
Throughput,1.6792103681165,catapult,FF,276,catapult_fpga_area
Throughput,1.6792103681165,catapult,DSP,0,catapult_fpga_area
Throughput,1.6792103681165,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42067248952964,catapult,CLB,140,catapult_fpga_area
Throughput,1.42067248952964,catapult,LUT,789,catapult_fpga_area
Throughput,1.42067248952964,catapult,FF,279,catapult_fpga_area
Throughput,1.42067248952964,catapult,DSP,0,catapult_fpga_area
Throughput,1.42067248952964,catapult,BRAM,3,catapult_fpga_area
Throughput,2.01314584235055,catapult,CLB,144,catapult_fpga_area
Throughput,2.01314584235055,catapult,LUT,808,catapult_fpga_area
Throughput,2.01314584235055,catapult,FF,171,catapult_fpga_area
Throughput,2.01314584235055,catapult,DSP,0,catapult_fpga_area
Throughput,2.01314584235055,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57469651661384,catapult,CLB,140,catapult_fpga_area
Throughput,1.57469651661384,catapult,LUT,787,catapult_fpga_area
Throughput,1.57469651661384,catapult,FF,178,catapult_fpga_area
Throughput,1.57469651661384,catapult,DSP,0,catapult_fpga_area
Throughput,1.57469651661384,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71574262488033,catapult,CLB,144,catapult_fpga_area
Throughput,1.71574262488033,catapult,LUT,799,catapult_fpga_area
Throughput,1.71574262488033,catapult,FF,278,catapult_fpga_area
Throughput,1.71574262488033,catapult,DSP,0,catapult_fpga_area
Throughput,1.71574262488033,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42243059249924,catapult,CLB,164,catapult_fpga_area
Throughput,1.42243059249924,catapult,LUT,927,catapult_fpga_area
Throughput,1.42243059249924,catapult,FF,281,catapult_fpga_area
Throughput,1.42243059249924,catapult,DSP,0,catapult_fpga_area
Throughput,1.42243059249924,catapult,BRAM,3,catapult_fpga_area
Throughput,1.89222277517177,catapult,CLB,145,catapult_fpga_area
Throughput,1.89222277517177,catapult,LUT,814,catapult_fpga_area
Throughput,1.89222277517177,catapult,FF,294,catapult_fpga_area
Throughput,1.89222277517177,catapult,DSP,0,catapult_fpga_area
Throughput,1.89222277517177,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34948213623022,catapult,CLB,158,catapult_fpga_area
Throughput,1.34948213623022,catapult,LUT,904,catapult_fpga_area
Throughput,1.34948213623022,catapult,FF,178,catapult_fpga_area
Throughput,1.34948213623022,catapult,DSP,0,catapult_fpga_area
Throughput,1.34948213623022,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61193086750895,catapult,CLB,162,catapult_fpga_area
Throughput,1.61193086750895,catapult,LUT,920,catapult_fpga_area
Throughput,1.61193086750895,catapult,FF,268,catapult_fpga_area
Throughput,1.61193086750895,catapult,DSP,0,catapult_fpga_area
Throughput,1.61193086750895,catapult,BRAM,3,catapult_fpga_area
Throughput,1.41637442141105,catapult,CLB,156,catapult_fpga_area
Throughput,1.41637442141105,catapult,LUT,960,catapult_fpga_area
Throughput,1.41637442141105,catapult,FF,269,catapult_fpga_area
Throughput,1.41637442141105,catapult,DSP,0,catapult_fpga_area
Throughput,1.41637442141105,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61096227609638,catapult,CLB,172,catapult_fpga_area
Throughput,1.61096227609638,catapult,LUT,1012,catapult_fpga_area
Throughput,1.61096227609638,catapult,FF,274,catapult_fpga_area
Throughput,1.61096227609638,catapult,DSP,0,catapult_fpga_area
Throughput,1.61096227609638,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39506009221347,catapult,CLB,181,catapult_fpga_area
Throughput,1.39506009221347,catapult,LUT,1005,catapult_fpga_area
Throughput,1.39506009221347,catapult,FF,281,catapult_fpga_area
Throughput,1.39506009221347,catapult,DSP,0,catapult_fpga_area
Throughput,1.39506009221347,catapult,BRAM,3,catapult_fpga_area
Throughput,1.81731611486892,catapult,CLB,165,catapult_fpga_area
Throughput,1.81731611486892,catapult,LUT,925,catapult_fpga_area
Throughput,1.81731611486892,catapult,FF,276,catapult_fpga_area
Throughput,1.81731611486892,catapult,DSP,0,catapult_fpga_area
Throughput,1.81731611486892,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37807293037562,catapult,CLB,169,catapult_fpga_area
Throughput,1.37807293037562,catapult,LUT,999,catapult_fpga_area
Throughput,1.37807293037562,catapult,FF,277,catapult_fpga_area
Throughput,1.37807293037562,catapult,DSP,0,catapult_fpga_area
Throughput,1.37807293037562,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60602838815779,catapult,CLB,172,catapult_fpga_area
Throughput,1.60602838815779,catapult,LUT,986,catapult_fpga_area
Throughput,1.60602838815779,catapult,FF,282,catapult_fpga_area
Throughput,1.60602838815779,catapult,DSP,0,catapult_fpga_area
Throughput,1.60602838815779,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26661321558897,catapult,CLB,178,catapult_fpga_area
Throughput,1.26661321558897,catapult,LUT,1016,catapult_fpga_area
Throughput,1.26661321558897,catapult,FF,289,catapult_fpga_area
Throughput,1.26661321558897,catapult,DSP,0,catapult_fpga_area
Throughput,1.26661321558897,catapult,BRAM,3,catapult_fpga_area
Throughput,1.63624612414199,catapult,CLB,171,catapult_fpga_area
Throughput,1.63624612414199,catapult,LUT,1001,catapult_fpga_area
Throughput,1.63624612414199,catapult,FF,292,catapult_fpga_area
Throughput,1.63624612414199,catapult,DSP,0,catapult_fpga_area
Throughput,1.63624612414199,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47299050952215,catapult,CLB,181,catapult_fpga_area
Throughput,1.47299050952215,catapult,LUT,1050,catapult_fpga_area
Throughput,1.47299050952215,catapult,FF,293,catapult_fpga_area
Throughput,1.47299050952215,catapult,DSP,0,catapult_fpga_area
Throughput,1.47299050952215,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65776447145495,catapult,CLB,182,catapult_fpga_area
Throughput,1.65776447145495,catapult,LUT,1087,catapult_fpga_area
Throughput,1.65776447145495,catapult,FF,182,catapult_fpga_area
Throughput,1.65776447145495,catapult,DSP,0,catapult_fpga_area
Throughput,1.65776447145495,catapult,BRAM,3,catapult_fpga_area
Throughput,1.51620826636747,catapult,CLB,186,catapult_fpga_area
Throughput,1.51620826636747,catapult,LUT,1030,catapult_fpga_area
Throughput,1.51620826636747,catapult,FF,188,catapult_fpga_area
Throughput,1.51620826636747,catapult,DSP,0,catapult_fpga_area
Throughput,1.51620826636747,catapult,BRAM,3,catapult_fpga_area
Throughput,1.43062539789269,catapult,CLB,187,catapult_fpga_area
Throughput,1.43062539789269,catapult,LUT,1050,catapult_fpga_area
Throughput,1.43062539789269,catapult,FF,293,catapult_fpga_area
Throughput,1.43062539789269,catapult,DSP,0,catapult_fpga_area
Throughput,1.43062539789269,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3848497438028,catapult,CLB,193,catapult_fpga_area
Throughput,1.3848497438028,catapult,LUT,1079,catapult_fpga_area
Throughput,1.3848497438028,catapult,FF,293,catapult_fpga_area
Throughput,1.3848497438028,catapult,DSP,0,catapult_fpga_area
Throughput,1.3848497438028,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64935666843148,catapult,CLB,174,catapult_fpga_area
Throughput,1.64935666843148,catapult,LUT,1044,catapult_fpga_area
Throughput,1.64935666843148,catapult,FF,182,catapult_fpga_area
Throughput,1.64935666843148,catapult,DSP,0,catapult_fpga_area
Throughput,1.64935666843148,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34200267058531,catapult,CLB,198,catapult_fpga_area
Throughput,1.34200267058531,catapult,LUT,1123,catapult_fpga_area
Throughput,1.34200267058531,catapult,FF,188,catapult_fpga_area
Throughput,1.34200267058531,catapult,DSP,0,catapult_fpga_area
Throughput,1.34200267058531,catapult,BRAM,3,catapult_fpga_area
Throughput,1.80778867673484,catapult,CLB,116,catapult_fpga_area
Throughput,1.80778867673484,catapult,LUT,713,catapult_fpga_area
Throughput,1.80778867673484,catapult,FF,268,catapult_fpga_area
Throughput,1.80778867673484,catapult,DSP,0,catapult_fpga_area
Throughput,1.80778867673484,catapult,BRAM,3,catapult_fpga_area
Throughput,1.7932523500572,catapult,CLB,133,catapult_fpga_area
Throughput,1.7932523500572,catapult,LUT,743,catapult_fpga_area
Throughput,1.7932523500572,catapult,FF,267,catapult_fpga_area
Throughput,1.7932523500572,catapult,DSP,0,catapult_fpga_area
Throughput,1.7932523500572,catapult,BRAM,3,catapult_fpga_area
Throughput,1.94003356258063,catapult,CLB,130,catapult_fpga_area
Throughput,1.94003356258063,catapult,LUT,709,catapult_fpga_area
Throughput,1.94003356258063,catapult,FF,276,catapult_fpga_area
Throughput,1.94003356258063,catapult,DSP,0,catapult_fpga_area
Throughput,1.94003356258063,catapult,BRAM,3,catapult_fpga_area
Throughput,1.39825330197517,catapult,CLB,140,catapult_fpga_area
Throughput,1.39825330197517,catapult,LUT,792,catapult_fpga_area
Throughput,1.39825330197517,catapult,FF,277,catapult_fpga_area
Throughput,1.39825330197517,catapult,DSP,0,catapult_fpga_area
Throughput,1.39825330197517,catapult,BRAM,3,catapult_fpga_area
Throughput,1.56767086436668,catapult,CLB,158,catapult_fpga_area
Throughput,1.56767086436668,catapult,LUT,874,catapult_fpga_area
Throughput,1.56767086436668,catapult,FF,277,catapult_fpga_area
Throughput,1.56767086436668,catapult,DSP,0,catapult_fpga_area
Throughput,1.56767086436668,catapult,BRAM,3,catapult_fpga_area
Throughput,1.59390998871512,catapult,CLB,162,catapult_fpga_area
Throughput,1.59390998871512,catapult,LUT,947,catapult_fpga_area
Throughput,1.59390998871512,catapult,FF,277,catapult_fpga_area
Throughput,1.59390998871512,catapult,DSP,0,catapult_fpga_area
Throughput,1.59390998871512,catapult,BRAM,3,catapult_fpga_area
Throughput,1.53284660344185,catapult,CLB,171,catapult_fpga_area
Throughput,1.53284660344185,catapult,LUT,949,catapult_fpga_area
Throughput,1.53284660344185,catapult,FF,284,catapult_fpga_area
Throughput,1.53284660344185,catapult,DSP,0,catapult_fpga_area
Throughput,1.53284660344185,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37567287599547,catapult,CLB,166,catapult_fpga_area
Throughput,1.37567287599547,catapult,LUT,912,catapult_fpga_area
Throughput,1.37567287599547,catapult,FF,285,catapult_fpga_area
Throughput,1.37567287599547,catapult,DSP,0,catapult_fpga_area
Throughput,1.37567287599547,catapult,BRAM,3,catapult_fpga_area
Throughput,1.97165936824091,catapult,CLB,146,catapult_fpga_area
Throughput,1.97165936824091,catapult,LUT,824,catapult_fpga_area
Throughput,1.97165936824091,catapult,FF,180,catapult_fpga_area
Throughput,1.97165936824091,catapult,DSP,0,catapult_fpga_area
Throughput,1.97165936824091,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46273036174785,catapult,CLB,142,catapult_fpga_area
Throughput,1.46273036174785,catapult,LUT,864,catapult_fpga_area
Throughput,1.46273036174785,catapult,FF,176,catapult_fpga_area
Throughput,1.46273036174785,catapult,DSP,0,catapult_fpga_area
Throughput,1.46273036174785,catapult,BRAM,3,catapult_fpga_area
Throughput,1.78427730524167,catapult,CLB,145,catapult_fpga_area
Throughput,1.78427730524167,catapult,LUT,849,catapult_fpga_area
Throughput,1.78427730524167,catapult,FF,180,catapult_fpga_area
Throughput,1.78427730524167,catapult,DSP,0,catapult_fpga_area
Throughput,1.78427730524167,catapult,BRAM,3,catapult_fpga_area
Throughput,1.48358707617626,catapult,CLB,161,catapult_fpga_area
Throughput,1.48358707617626,catapult,LUT,897,catapult_fpga_area
Throughput,1.48358707617626,catapult,FF,179,catapult_fpga_area
Throughput,1.48358707617626,catapult,DSP,0,catapult_fpga_area
Throughput,1.48358707617626,catapult,BRAM,3,catapult_fpga_area
Throughput,1.66233628065556,catapult,CLB,158,catapult_fpga_area
Throughput,1.66233628065556,catapult,LUT,905,catapult_fpga_area
Throughput,1.66233628065556,catapult,FF,181,catapult_fpga_area
Throughput,1.66233628065556,catapult,DSP,0,catapult_fpga_area
Throughput,1.66233628065556,catapult,BRAM,3,catapult_fpga_area
Throughput,1.66303017401948,catapult,CLB,163,catapult_fpga_area
Throughput,1.66303017401948,catapult,LUT,930,catapult_fpga_area
Throughput,1.66303017401948,catapult,FF,178,catapult_fpga_area
Throughput,1.66303017401948,catapult,DSP,0,catapult_fpga_area
Throughput,1.66303017401948,catapult,BRAM,3,catapult_fpga_area
Throughput,1.91624110145539,catapult,CLB,170,catapult_fpga_area
Throughput,1.91624110145539,catapult,LUT,931,catapult_fpga_area
Throughput,1.91624110145539,catapult,FF,180,catapult_fpga_area
Throughput,1.91624110145539,catapult,DSP,0,catapult_fpga_area
Throughput,1.91624110145539,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37590379680653,catapult,CLB,163,catapult_fpga_area
Throughput,1.37590379680653,catapult,LUT,928,catapult_fpga_area
Throughput,1.37590379680653,catapult,FF,180,catapult_fpga_area
Throughput,1.37590379680653,catapult,DSP,0,catapult_fpga_area
Throughput,1.37590379680653,catapult,BRAM,3,catapult_fpga_area
Throughput,1.6419983777056,catapult,CLB,165,catapult_fpga_area
Throughput,1.6419983777056,catapult,LUT,870,catapult_fpga_area
Throughput,1.6419983777056,catapult,FF,248,catapult_fpga_area
Throughput,1.6419983777056,catapult,DSP,0,catapult_fpga_area
Throughput,1.6419983777056,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37821917543903,catapult,CLB,173,catapult_fpga_area
Throughput,1.37821917543903,catapult,LUT,922,catapult_fpga_area
Throughput,1.37821917543903,catapult,FF,251,catapult_fpga_area
Throughput,1.37821917543903,catapult,DSP,0,catapult_fpga_area
Throughput,1.37821917543903,catapult,BRAM,3,catapult_fpga_area
Throughput,1.7360387761621,catapult,CLB,151,catapult_fpga_area
Throughput,1.7360387761621,catapult,LUT,843,catapult_fpga_area
Throughput,1.7360387761621,catapult,FF,256,catapult_fpga_area
Throughput,1.7360387761621,catapult,DSP,0,catapult_fpga_area
Throughput,1.7360387761621,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44085160093021,catapult,CLB,179,catapult_fpga_area
Throughput,1.44085160093021,catapult,LUT,952,catapult_fpga_area
Throughput,1.44085160093021,catapult,FF,260,catapult_fpga_area
Throughput,1.44085160093021,catapult,DSP,0,catapult_fpga_area
Throughput,1.44085160093021,catapult,BRAM,3,catapult_fpga_area
Throughput,1.70431207999359,catapult,CLB,125,catapult_fpga_area
Throughput,1.70431207999359,catapult,LUT,660,catapult_fpga_area
Throughput,1.70431207999359,catapult,FF,256,catapult_fpga_area
Throughput,1.70431207999359,catapult,DSP,0,catapult_fpga_area
Throughput,1.70431207999359,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44006935374008,catapult,CLB,122,catapult_fpga_area
Throughput,1.44006935374008,catapult,LUT,709,catapult_fpga_area
Throughput,1.44006935374008,catapult,FF,259,catapult_fpga_area
Throughput,1.44006935374008,catapult,DSP,0,catapult_fpga_area
Throughput,1.44006935374008,catapult,BRAM,3,catapult_fpga_area
Throughput,1.69482907648764,catapult,CLB,160,catapult_fpga_area
Throughput,1.69482907648764,catapult,LUT,892,catapult_fpga_area
Throughput,1.69482907648764,catapult,FF,264,catapult_fpga_area
Throughput,1.69482907648764,catapult,DSP,0,catapult_fpga_area
Throughput,1.69482907648764,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44344926636691,catapult,CLB,130,catapult_fpga_area
Throughput,1.44344926636691,catapult,LUT,682,catapult_fpga_area
Throughput,1.44344926636691,catapult,FF,268,catapult_fpga_area
Throughput,1.44344926636691,catapult,DSP,0,catapult_fpga_area
Throughput,1.44344926636691,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60732683866135,catapult,CLB,142,catapult_fpga_area
Throughput,1.60732683866135,catapult,LUT,777,catapult_fpga_area
Throughput,1.60732683866135,catapult,FF,272,catapult_fpga_area
Throughput,1.60732683866135,catapult,DSP,0,catapult_fpga_area
Throughput,1.60732683866135,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5140503875969,catapult,CLB,162,catapult_fpga_area
Throughput,1.5140503875969,catapult,LUT,873,catapult_fpga_area
Throughput,1.5140503875969,catapult,FF,275,catapult_fpga_area
Throughput,1.5140503875969,catapult,DSP,0,catapult_fpga_area
Throughput,1.5140503875969,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72708887081203,catapult,CLB,158,catapult_fpga_area
Throughput,1.72708887081203,catapult,LUT,861,catapult_fpga_area
Throughput,1.72708887081203,catapult,FF,168,catapult_fpga_area
Throughput,1.72708887081203,catapult,DSP,0,catapult_fpga_area
Throughput,1.72708887081203,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30730916554456,catapult,CLB,162,catapult_fpga_area
Throughput,1.30730916554456,catapult,LUT,878,catapult_fpga_area
Throughput,1.30730916554456,catapult,FF,171,catapult_fpga_area
Throughput,1.30730916554456,catapult,DSP,0,catapult_fpga_area
Throughput,1.30730916554456,catapult,BRAM,3,catapult_fpga_area
Throughput,1.44620898009004,catapult,CLB,166,catapult_fpga_area
Throughput,1.44620898009004,catapult,LUT,910,catapult_fpga_area
Throughput,1.44620898009004,catapult,FF,273,catapult_fpga_area
Throughput,1.44620898009004,catapult,DSP,0,catapult_fpga_area
Throughput,1.44620898009004,catapult,BRAM,3,catapult_fpga_area
Throughput,1.46398951783505,catapult,CLB,152,catapult_fpga_area
Throughput,1.46398951783505,catapult,LUT,903,catapult_fpga_area
Throughput,1.46398951783505,catapult,FF,276,catapult_fpga_area
Throughput,1.46398951783505,catapult,DSP,0,catapult_fpga_area
Throughput,1.46398951783505,catapult,BRAM,3,catapult_fpga_area
Throughput,1.74574910093921,catapult,CLB,183,catapult_fpga_area
Throughput,1.74574910093921,catapult,LUT,1011,catapult_fpga_area
Throughput,1.74574910093921,catapult,FF,169,catapult_fpga_area
Throughput,1.74574910093921,catapult,DSP,0,catapult_fpga_area
Throughput,1.74574910093921,catapult,BRAM,3,catapult_fpga_area
Throughput,1.35017815600769,catapult,CLB,184,catapult_fpga_area
Throughput,1.35017815600769,catapult,LUT,979,catapult_fpga_area
Throughput,1.35017815600769,catapult,FF,171,catapult_fpga_area
Throughput,1.35017815600769,catapult,DSP,0,catapult_fpga_area
Throughput,1.35017815600769,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4566302897529,catapult,CLB,161,catapult_fpga_area
Throughput,1.4566302897529,catapult,LUT,979,catapult_fpga_area
Throughput,1.4566302897529,catapult,FF,253,catapult_fpga_area
Throughput,1.4566302897529,catapult,DSP,0,catapult_fpga_area
Throughput,1.4566302897529,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37203383435436,catapult,CLB,157,catapult_fpga_area
Throughput,1.37203383435436,catapult,LUT,887,catapult_fpga_area
Throughput,1.37203383435436,catapult,FF,256,catapult_fpga_area
Throughput,1.37203383435436,catapult,DSP,0,catapult_fpga_area
Throughput,1.37203383435436,catapult,BRAM,3,catapult_fpga_area
Throughput,1.38881366148223,catapult,CLB,176,catapult_fpga_area
Throughput,1.38881366148223,catapult,LUT,962,catapult_fpga_area
Throughput,1.38881366148223,catapult,FF,261,catapult_fpga_area
Throughput,1.38881366148223,catapult,DSP,0,catapult_fpga_area
Throughput,1.38881366148223,catapult,BRAM,3,catapult_fpga_area
Throughput,1.25406159198103,catapult,CLB,185,catapult_fpga_area
Throughput,1.25406159198103,catapult,LUT,1036,catapult_fpga_area
Throughput,1.25406159198103,catapult,FF,269,catapult_fpga_area
Throughput,1.25406159198103,catapult,DSP,0,catapult_fpga_area
Throughput,1.25406159198103,catapult,BRAM,3,catapult_fpga_area
Throughput,1.50304742866161,catapult,CLB,190,catapult_fpga_area
Throughput,1.50304742866161,catapult,LUT,1052,catapult_fpga_area
Throughput,1.50304742866161,catapult,FF,261,catapult_fpga_area
Throughput,1.50304742866161,catapult,DSP,0,catapult_fpga_area
Throughput,1.50304742866161,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4618258789959,catapult,CLB,191,catapult_fpga_area
Throughput,1.4618258789959,catapult,LUT,1108,catapult_fpga_area
Throughput,1.4618258789959,catapult,FF,264,catapult_fpga_area
Throughput,1.4618258789959,catapult,DSP,0,catapult_fpga_area
Throughput,1.4618258789959,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60670703785884,catapult,CLB,195,catapult_fpga_area
Throughput,1.60670703785884,catapult,LUT,1133,catapult_fpga_area
Throughput,1.60670703785884,catapult,FF,269,catapult_fpga_area
Throughput,1.60670703785884,catapult,DSP,0,catapult_fpga_area
Throughput,1.60670703785884,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27633070239031,catapult,CLB,170,catapult_fpga_area
Throughput,1.27633070239031,catapult,LUT,991,catapult_fpga_area
Throughput,1.27633070239031,catapult,FF,277,catapult_fpga_area
Throughput,1.27633070239031,catapult,DSP,0,catapult_fpga_area
Throughput,1.27633070239031,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37485014133459,catapult,CLB,197,catapult_fpga_area
Throughput,1.37485014133459,catapult,LUT,1073,catapult_fpga_area
Throughput,1.37485014133459,catapult,FF,277,catapult_fpga_area
Throughput,1.37485014133459,catapult,DSP,0,catapult_fpga_area
Throughput,1.37485014133459,catapult,BRAM,3,catapult_fpga_area
Throughput,1.2940008825086,catapult,CLB,178,catapult_fpga_area
Throughput,1.2940008825086,catapult,LUT,1020,catapult_fpga_area
Throughput,1.2940008825086,catapult,FF,280,catapult_fpga_area
Throughput,1.2940008825086,catapult,DSP,0,catapult_fpga_area
Throughput,1.2940008825086,catapult,BRAM,3,catapult_fpga_area
Throughput,1.94765103546867,catapult,CLB,186,catapult_fpga_area
Throughput,1.94765103546867,catapult,LUT,1075,catapult_fpga_area
Throughput,1.94765103546867,catapult,FF,169,catapult_fpga_area
Throughput,1.94765103546867,catapult,DSP,0,catapult_fpga_area
Throughput,1.94765103546867,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34948577844412,catapult,CLB,184,catapult_fpga_area
Throughput,1.34948577844412,catapult,LUT,1032,catapult_fpga_area
Throughput,1.34948577844412,catapult,FF,176,catapult_fpga_area
Throughput,1.34948577844412,catapult,DSP,0,catapult_fpga_area
Throughput,1.34948577844412,catapult,BRAM,3,catapult_fpga_area
Throughput,1.36170954463071,catapult,CLB,190,catapult_fpga_area
Throughput,1.36170954463071,catapult,LUT,1093,catapult_fpga_area
Throughput,1.36170954463071,catapult,FF,278,catapult_fpga_area
Throughput,1.36170954463071,catapult,DSP,0,catapult_fpga_area
Throughput,1.36170954463071,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33071448722248,catapult,CLB,178,catapult_fpga_area
Throughput,1.33071448722248,catapult,LUT,1024,catapult_fpga_area
Throughput,1.33071448722248,catapult,FF,281,catapult_fpga_area
Throughput,1.33071448722248,catapult,DSP,0,catapult_fpga_area
Throughput,1.33071448722248,catapult,BRAM,3,catapult_fpga_area
Throughput,1.58680539577307,catapult,CLB,192,catapult_fpga_area
Throughput,1.58680539577307,catapult,LUT,1106,catapult_fpga_area
Throughput,1.58680539577307,catapult,FF,173,catapult_fpga_area
Throughput,1.58680539577307,catapult,DSP,0,catapult_fpga_area
Throughput,1.58680539577307,catapult,BRAM,3,catapult_fpga_area
Throughput,1.27443246336325,catapult,CLB,189,catapult_fpga_area
Throughput,1.27443246336325,catapult,LUT,1087,catapult_fpga_area
Throughput,1.27443246336325,catapult,FF,176,catapult_fpga_area
Throughput,1.27443246336325,catapult,DSP,0,catapult_fpga_area
Throughput,1.27443246336325,catapult,BRAM,3,catapult_fpga_area
Throughput,1.69760264554396,catapult,CLB,151,catapult_fpga_area
Throughput,1.69760264554396,catapult,LUT,858,catapult_fpga_area
Throughput,1.69760264554396,catapult,FF,269,catapult_fpga_area
Throughput,1.69760264554396,catapult,DSP,0,catapult_fpga_area
Throughput,1.69760264554396,catapult,BRAM,3,catapult_fpga_area
Throughput,1.4845032703607,catapult,CLB,154,catapult_fpga_area
Throughput,1.4845032703607,catapult,LUT,892,catapult_fpga_area
Throughput,1.4845032703607,catapult,FF,272,catapult_fpga_area
Throughput,1.4845032703607,catapult,DSP,0,catapult_fpga_area
Throughput,1.4845032703607,catapult,BRAM,3,catapult_fpga_area
Throughput,1.42112675455862,catapult,CLB,146,catapult_fpga_area
Throughput,1.42112675455862,catapult,LUT,850,catapult_fpga_area
Throughput,1.42112675455862,catapult,FF,277,catapult_fpga_area
Throughput,1.42112675455862,catapult,DSP,0,catapult_fpga_area
Throughput,1.42112675455862,catapult,BRAM,3,catapult_fpga_area
Throughput,1.37240478255619,catapult,CLB,147,catapult_fpga_area
Throughput,1.37240478255619,catapult,LUT,813,catapult_fpga_area
Throughput,1.37240478255619,catapult,FF,281,catapult_fpga_area
Throughput,1.37240478255619,catapult,DSP,0,catapult_fpga_area
Throughput,1.37240478255619,catapult,BRAM,3,catapult_fpga_area
Throughput,1.64894055569297,catapult,CLB,181,catapult_fpga_area
Throughput,1.64894055569297,catapult,LUT,971,catapult_fpga_area
Throughput,1.64894055569297,catapult,FF,277,catapult_fpga_area
Throughput,1.64894055569297,catapult,DSP,0,catapult_fpga_area
Throughput,1.64894055569297,catapult,BRAM,3,catapult_fpga_area
Throughput,1.63983890222625,catapult,CLB,164,catapult_fpga_area
Throughput,1.63983890222625,catapult,LUT,960,catapult_fpga_area
Throughput,1.63983890222625,catapult,FF,172,catapult_fpga_area
Throughput,1.63983890222625,catapult,DSP,0,catapult_fpga_area
Throughput,1.63983890222625,catapult,BRAM,3,catapult_fpga_area
Throughput,1.71857330918165,catapult,CLB,186,catapult_fpga_area
Throughput,1.71857330918165,catapult,LUT,1034,catapult_fpga_area
Throughput,1.71857330918165,catapult,FF,285,catapult_fpga_area
Throughput,1.71857330918165,catapult,DSP,0,catapult_fpga_area
Throughput,1.71857330918165,catapult,BRAM,3,catapult_fpga_area
Throughput,1.26520459623526,catapult,CLB,196,catapult_fpga_area
Throughput,1.26520459623526,catapult,LUT,1063,catapult_fpga_area
Throughput,1.26520459623526,catapult,FF,289,catapult_fpga_area
Throughput,1.26520459623526,catapult,DSP,0,catapult_fpga_area
Throughput,1.26520459623526,catapult,BRAM,3,catapult_fpga_area
Throughput,1.77001801878343,catapult,CLB,196,catapult_fpga_area
Throughput,1.77001801878343,catapult,LUT,1091,catapult_fpga_area
Throughput,1.77001801878343,catapult,FF,181,catapult_fpga_area
Throughput,1.77001801878343,catapult,DSP,0,catapult_fpga_area
Throughput,1.77001801878343,catapult,BRAM,3,catapult_fpga_area
Throughput,1.60118359491336,catapult,CLB,178,catapult_fpga_area
Throughput,1.60118359491336,catapult,LUT,1041,catapult_fpga_area
Throughput,1.60118359491336,catapult,FF,181,catapult_fpga_area
Throughput,1.60118359491336,catapult,DSP,0,catapult_fpga_area
Throughput,1.60118359491336,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52318748305454,catapult,CLB,186,catapult_fpga_area
Throughput,1.52318748305454,catapult,LUT,1068,catapult_fpga_area
Throughput,1.52318748305454,catapult,FF,184,catapult_fpga_area
Throughput,1.52318748305454,catapult,DSP,0,catapult_fpga_area
Throughput,1.52318748305454,catapult,BRAM,3,catapult_fpga_area
Throughput,1.65705848919349,catapult,CLB,164,catapult_fpga_area
Throughput,1.65705848919349,catapult,LUT,956,catapult_fpga_area
Throughput,1.65705848919349,catapult,FF,182,catapult_fpga_area
Throughput,1.65705848919349,catapult,DSP,0,catapult_fpga_area
Throughput,1.65705848919349,catapult,BRAM,3,catapult_fpga_area
Throughput,1.52318748305454,catapult,CLB,203,catapult_fpga_area
Throughput,1.52318748305454,catapult,LUT,1134,catapult_fpga_area
Throughput,1.52318748305454,catapult,FF,182,catapult_fpga_area
Throughput,1.52318748305454,catapult,DSP,0,catapult_fpga_area
Throughput,1.52318748305454,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57158326012375,catapult,CLB,183,catapult_fpga_area
Throughput,1.57158326012375,catapult,LUT,1049,catapult_fpga_area
Throughput,1.57158326012375,catapult,FF,181,catapult_fpga_area
Throughput,1.57158326012375,catapult,DSP,0,catapult_fpga_area
Throughput,1.57158326012375,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30020920366087,catapult,CLB,189,catapult_fpga_area
Throughput,1.30020920366087,catapult,LUT,1029,catapult_fpga_area
Throughput,1.30020920366087,catapult,FF,184,catapult_fpga_area
Throughput,1.30020920366087,catapult,DSP,0,catapult_fpga_area
Throughput,1.30020920366087,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47267597005166,catapult,CLB,185,catapult_fpga_area
Throughput,1.47267597005166,catapult,LUT,1100,catapult_fpga_area
Throughput,1.47267597005166,catapult,FF,268,catapult_fpga_area
Throughput,1.47267597005166,catapult,DSP,0,catapult_fpga_area
Throughput,1.47267597005166,catapult,BRAM,3,catapult_fpga_area
Throughput,1.366107154713,catapult,CLB,180,catapult_fpga_area
Throughput,1.366107154713,catapult,LUT,1068,catapult_fpga_area
Throughput,1.366107154713,catapult,FF,271,catapult_fpga_area
Throughput,1.366107154713,catapult,DSP,0,catapult_fpga_area
Throughput,1.366107154713,catapult,BRAM,3,catapult_fpga_area
Throughput,1.49688274169043,catapult,CLB,193,catapult_fpga_area
Throughput,1.49688274169043,catapult,LUT,1151,catapult_fpga_area
Throughput,1.49688274169043,catapult,FF,277,catapult_fpga_area
Throughput,1.49688274169043,catapult,DSP,0,catapult_fpga_area
Throughput,1.49688274169043,catapult,BRAM,3,catapult_fpga_area
Throughput,1.30095177631956,catapult,CLB,202,catapult_fpga_area
Throughput,1.30095177631956,catapult,LUT,1109,catapult_fpga_area
Throughput,1.30095177631956,catapult,FF,278,catapult_fpga_area
Throughput,1.30095177631956,catapult,DSP,0,catapult_fpga_area
Throughput,1.30095177631956,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72819621248518,catapult,CLB,212,catapult_fpga_area
Throughput,1.72819621248518,catapult,LUT,1218,catapult_fpga_area
Throughput,1.72819621248518,catapult,FF,277,catapult_fpga_area
Throughput,1.72819621248518,catapult,DSP,0,catapult_fpga_area
Throughput,1.72819621248518,catapult,BRAM,3,catapult_fpga_area
Throughput,1.33721124594658,catapult,CLB,197,catapult_fpga_area
Throughput,1.33721124594658,catapult,LUT,1205,catapult_fpga_area
Throughput,1.33721124594658,catapult,FF,279,catapult_fpga_area
Throughput,1.33721124594658,catapult,DSP,0,catapult_fpga_area
Throughput,1.33721124594658,catapult,BRAM,3,catapult_fpga_area
Throughput,1.47613023601846,catapult,CLB,207,catapult_fpga_area
Throughput,1.47613023601846,catapult,LUT,1185,catapult_fpga_area
Throughput,1.47613023601846,catapult,FF,285,catapult_fpga_area
Throughput,1.47613023601846,catapult,DSP,0,catapult_fpga_area
Throughput,1.47613023601846,catapult,BRAM,3,catapult_fpga_area
Throughput,1.20332164908012,catapult,CLB,188,catapult_fpga_area
Throughput,1.20332164908012,catapult,LUT,1127,catapult_fpga_area
Throughput,1.20332164908012,catapult,FF,286,catapult_fpga_area
Throughput,1.20332164908012,catapult,DSP,0,catapult_fpga_area
Throughput,1.20332164908012,catapult,BRAM,3,catapult_fpga_area
Throughput,1.57212434874749,catapult,CLB,174,catapult_fpga_area
Throughput,1.57212434874749,catapult,LUT,1008,catapult_fpga_area
Throughput,1.57212434874749,catapult,FF,176,catapult_fpga_area
Throughput,1.57212434874749,catapult,DSP,0,catapult_fpga_area
Throughput,1.57212434874749,catapult,BRAM,3,catapult_fpga_area
Throughput,1.70653414860158,catapult,CLB,155,catapult_fpga_area
Throughput,1.70653414860158,catapult,LUT,848,catapult_fpga_area
Throughput,1.70653414860158,catapult,FF,176,catapult_fpga_area
Throughput,1.70653414860158,catapult,DSP,0,catapult_fpga_area
Throughput,1.70653414860158,catapult,BRAM,3,catapult_fpga_area
Throughput,1.61994213566691,catapult,CLB,163,catapult_fpga_area
Throughput,1.61994213566691,catapult,LUT,984,catapult_fpga_area
Throughput,1.61994213566691,catapult,FF,177,catapult_fpga_area
Throughput,1.61994213566691,catapult,DSP,0,catapult_fpga_area
Throughput,1.61994213566691,catapult,BRAM,3,catapult_fpga_area
Throughput,1.3971397754517,catapult,CLB,160,catapult_fpga_area
Throughput,1.3971397754517,catapult,LUT,922,catapult_fpga_area
Throughput,1.3971397754517,catapult,FF,177,catapult_fpga_area
Throughput,1.3971397754517,catapult,DSP,0,catapult_fpga_area
Throughput,1.3971397754517,catapult,BRAM,3,catapult_fpga_area
Throughput,1.72137186452115,catapult,CLB,184,catapult_fpga_area
Throughput,1.72137186452115,catapult,LUT,1057,catapult_fpga_area
Throughput,1.72137186452115,catapult,FF,177,catapult_fpga_area
Throughput,1.72137186452115,catapult,DSP,0,catapult_fpga_area
Throughput,1.72137186452115,catapult,BRAM,3,catapult_fpga_area
Throughput,1.5673514425119,catapult,CLB,162,catapult_fpga_area
Throughput,1.5673514425119,catapult,LUT,993,catapult_fpga_area
Throughput,1.5673514425119,catapult,FF,176,catapult_fpga_area
Throughput,1.5673514425119,catapult,DSP,0,catapult_fpga_area
Throughput,1.5673514425119,catapult,BRAM,3,catapult_fpga_area
Throughput,1.79223032310328,catapult,CLB,176,catapult_fpga_area
Throughput,1.79223032310328,catapult,LUT,1000,catapult_fpga_area
Throughput,1.79223032310328,catapult,FF,177,catapult_fpga_area
Throughput,1.79223032310328,catapult,DSP,0,catapult_fpga_area
Throughput,1.79223032310328,catapult,BRAM,3,catapult_fpga_area
Throughput,1.34479637765648,catapult,CLB,178,catapult_fpga_area
Throughput,1.34479637765648,catapult,LUT,995,catapult_fpga_area
Throughput,1.34479637765648,catapult,FF,177,catapult_fpga_area
Throughput,1.34479637765648,catapult,DSP,0,catapult_fpga_area
Throughput,1.34479637765648,catapult,BRAM,3,catapult_fpga_area
