<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>lz4CompressEngineRun</TopModelName>
        <TargetClockPeriod>15.00</TargetClockPeriod>
        <ClockUncertainty>1.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>13.243</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>lz4_compress_test.cpp:65</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>106</BRAM_18K>
            <FF>2973</FF>
            <LUT>6785</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>inStream_dout</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_empty_n</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_read</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_din</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_full_n</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_write</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_din</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_full_n</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_write</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_din</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_full_n</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_write</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit</name>
            <Object>max_lit_limit</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_ap_vld</name>
            <Object>max_lit_limit</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_size</name>
            <Object>input_size</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>core_idx</name>
            <Object>core_idx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>lz4CompressEngineRun</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>lzCompress_6_4_65536_6_1_4096_64_U0</InstName>
                    <ModuleName>lzCompress_6_4_65536_6_1_4096_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>112</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>105</ID>
                            <BindInstances>icmp_ln88_fu_474_p2 currIdx_fu_572_p2 xor_ln105_fu_510_p2 xor_ln105_1_fu_520_p2 hash_fu_530_p2 sub_ln115_fu_581_p2 compareIdx_fu_616_p2 icmp_ln142_fu_626_p2 icmp_ln142_1_fu_641_p2 icmp_ln142_2_fu_656_p2 icmp_ln142_3_fu_671_p2 icmp_ln142_4_fu_686_p2 icmp_ln142_5_fu_701_p2 mm_fu_723_p2 add_ln147_fu_729_p2 lowbit_fu_735_p2 select_ln152_fu_775_p3 select_ln152_1_fu_791_p3 len_fu_799_p2 icmp_ln154_fu_805_p2 len_1_fu_811_p3 icmp_ln156_fu_827_p2 sub_ln156_fu_837_p2 icmp_ln156_1_fu_853_p2 and_ln156_fu_859_p2 and_ln156_1_fu_865_p2 add_ln157_fu_871_p2 icmp_ln157_fu_877_p2 select_ln156_fu_883_p3 len_18_fu_891_p3 compareIdx_1_fu_909_p2 icmp_ln142_6_fu_925_p2 icmp_ln142_7_fu_940_p2 icmp_ln142_8_fu_955_p2 icmp_ln142_9_fu_970_p2 icmp_ln142_10_fu_985_p2 icmp_ln142_11_fu_1000_p2 mm_1_fu_1022_p2 add_ln147_1_fu_1028_p2 lowbit_1_fu_1034_p2 select_ln152_2_fu_1074_p3 select_ln152_3_fu_1090_p3 len_3_fu_1098_p2 icmp_ln154_1_fu_1104_p2 len_4_fu_1110_p3 icmp_ln156_2_fu_1126_p2 sub_ln156_1_fu_1136_p2 icmp_ln156_3_fu_1152_p2 and_ln156_2_fu_1158_p2 and_ln156_3_fu_1164_p2 add_ln157_1_fu_1170_p2 icmp_ln157_1_fu_1176_p2 select_ln156_1_fu_1182_p3 len_19_fu_1190_p3 compareIdx_2_fu_1208_p2 icmp_ln142_12_fu_1224_p2 icmp_ln142_13_fu_1239_p2 icmp_ln142_14_fu_1254_p2 icmp_ln142_15_fu_1269_p2 icmp_ln142_16_fu_1284_p2 icmp_ln142_17_fu_1299_p2 mm_2_fu_2037_p2 add_ln147_2_fu_2043_p2 lowbit_2_fu_2049_p2 select_ln152_4_fu_2089_p3 select_ln152_5_fu_2105_p3 len_6_fu_2113_p2 icmp_ln154_2_fu_2119_p2 len_7_fu_2125_p3 icmp_ln156_4_fu_1305_p2 sub_ln156_2_fu_2144_p2 icmp_ln156_5_fu_2159_p2 and_ln156_4_fu_2165_p2 and_ln156_5_fu_2170_p2 add_ln157_2_fu_2176_p2 icmp_ln157_2_fu_2182_p2 select_ln156_2_fu_2188_p3 len_20_fu_2196_p3 compareIdx_3_fu_1321_p2 icmp_ln142_18_fu_1337_p2 icmp_ln142_19_fu_1352_p2 icmp_ln142_20_fu_1367_p2 icmp_ln142_21_fu_1382_p2 icmp_ln142_22_fu_1397_p2 icmp_ln142_23_fu_1412_p2 mm_3_fu_2214_p2 add_ln147_3_fu_2220_p2 lowbit_3_fu_2226_p2 select_ln152_6_fu_2266_p3 select_ln152_7_fu_2282_p3 len_9_fu_2290_p2 icmp_ln154_3_fu_2296_p2 len_10_fu_2302_p3 icmp_ln156_6_fu_1418_p2 sub_ln156_3_fu_2321_p2 icmp_ln156_7_fu_2336_p2 and_ln156_6_fu_2342_p2 and_ln156_7_fu_2347_p2 add_ln157_3_fu_2353_p2 icmp_ln157_3_fu_2359_p2 select_ln156_3_fu_2365_p3 len_21_fu_2373_p3 compareIdx_4_fu_1434_p2 icmp_ln142_24_fu_1450_p2 icmp_ln142_25_fu_1465_p2 icmp_ln142_26_fu_1480_p2 icmp_ln142_27_fu_1495_p2 icmp_ln142_28_fu_1510_p2 icmp_ln142_29_fu_1525_p2 mm_4_fu_1547_p2 add_ln147_4_fu_1553_p2 lowbit_4_fu_1559_p2 select_ln152_8_fu_1599_p3 select_ln152_9_fu_1615_p3 len_12_fu_1623_p2 icmp_ln154_4_fu_1629_p2 len_13_fu_1635_p3 icmp_ln156_8_fu_1651_p2 sub_ln156_4_fu_1661_p2 icmp_ln156_9_fu_1677_p2 and_ln156_8_fu_1683_p2 and_ln156_9_fu_1689_p2 add_ln157_4_fu_1695_p2 icmp_ln157_4_fu_1701_p2 select_ln156_4_fu_1707_p3 len_22_fu_1715_p3 compareIdx_5_fu_1733_p2 icmp_ln142_30_fu_1749_p2 icmp_ln142_31_fu_1764_p2 icmp_ln142_32_fu_1779_p2 icmp_ln142_33_fu_1794_p2 icmp_ln142_34_fu_1809_p2 icmp_ln142_35_fu_1824_p2 mm_5_fu_1846_p2 add_ln147_5_fu_1852_p2 lowbit_5_fu_1858_p2 select_ln152_10_fu_1898_p3 select_ln152_11_fu_1914_p3 len_15_fu_1922_p2 icmp_ln154_5_fu_1928_p2 len_16_fu_1934_p3 icmp_ln156_10_fu_1950_p2 sub_ln156_5_fu_1960_p2 icmp_ln156_11_fu_1976_p2 and_ln156_10_fu_1982_p2 and_ln156_11_fu_1988_p2 add_ln157_5_fu_1994_p2 icmp_ln157_5_fu_2000_p2 select_ln156_5_fu_2006_p3 len_17_fu_2014_p3 icmp_ln172_fu_2381_p2 icmp_ln172_1_fu_2386_p2 match_len_1_fu_2390_p3 icmp_ln172_2_fu_2396_p2 match_len_3_fu_2402_p3 icmp_ln172_3_fu_2410_p2 match_len_4_fu_2416_p3 icmp_ln172_4_fu_2474_p2 match_len_6_fu_2478_p3 icmp_ln172_5_fu_2484_p2 match_len_7_fu_2489_p3 or_ln172_fu_2500_p2 or_ln172_1_fu_2506_p2 select_ln172_1_fu_2430_p3 add_ln172_fu_2438_p2 or_ln172_2_fu_2444_p2 select_ln172_2_fu_2516_p3 select_ln172_3_fu_2458_p3 select_ln172_4_fu_2524_p3 add_ln172_1_fu_2531_p2 or_ln172_3_fu_2537_p2 select_ln172_5_fu_2466_p3 select_ln172_6_fu_2543_p3 i_3_fu_541_p2 dict_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_126</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>126</ID>
                            <BindInstances>l_3_fu_81_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln63_fu_134_p2 boundary_fu_144_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lzBestMatchFilter_6_65536_U0</InstName>
                    <ModuleName>lzBestMatchFilter_6_65536_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>124</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135</InstName>
                            <ModuleName>lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>135</ID>
                            <BindInstances>icmp_ln327_fu_251_p2 icmp_ln343_fu_311_p2 best_match_fu_317_p2 add_ln343_fu_331_p2 icmp_ln343_1_fu_341_p2 xor_ln343_fu_347_p2 add_ln343_1_fu_361_p2 icmp_ln343_2_fu_371_p2 xor_ln343_1_fu_377_p2 add_ln343_2_fu_391_p2 icmp_ln343_3_fu_401_p2 xor_ln343_2_fu_407_p2 add_ln343_3_fu_421_p2 icmp_ln343_4_fu_431_p2 xor_ln343_3_fu_437_p2 add_ln343_4_fu_451_p2 icmp_ln343_5_fu_461_p2 xor_ln343_4_fu_467_p2 and_ln343_fu_473_p2 and_ln343_1_fu_479_p2 and_ln343_2_fu_485_p2 and_ln343_3_fu_491_p2 best_match_1_fu_497_p2 bestMatchStream_din i_8_fu_257_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln315_fu_156_p2 icmp_ln355_fu_216_p2 add_ln355_fu_222_p2 sparsemux_13_3_32_1_1_U36</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lzBooster_255_16384_64_U0</InstName>
                    <ModuleName>lzBooster_255_16384_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>132</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106</InstName>
                            <ModuleName>lzBooster_255_16384_64_Pipeline_lz_booster</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>106</ID>
                            <BindInstances>local_mem_U icmp_ln572_fu_244_p2 i_5_fu_250_p2 boostFlag_fu_295_p2 icmp_ln588_fu_319_p2 skip_len_5_fu_325_p2 icmp_ln590_fu_347_p2 icmp_ln590_1_fu_353_p2 and_ln590_fu_358_p2 and_ln590_1_fu_364_p2 match_loc_5_fu_373_p2 outFlag_fu_382_p2 icmp_ln600_fu_387_p2 skip_len_6_fu_397_p2 skip_len_7_fu_402_p3 match_len_10_fu_489_p2 match_loc_4_fu_495_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln559_fu_116_p2 sub_fu_127_p2 icmp_ln617_fu_154_p2 i_6_fu_160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lz4Compress_4096_1_U0</InstName>
                    <ModuleName>lz4Compress_4096_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>140</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>lz4CompressPart1_4096_1_U0</InstName>
                            <ModuleName>lz4CompressPart1_4096_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138</InstName>
                                    <ModuleName>lz4CompressPart1_4096_1_Pipeline_lz4_divide</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>138</ID>
                                    <BindInstances>icmp_ln59_fu_174_p2 icmp_ln62_fu_179_p2 icmp_ln68_fu_219_p2 icmp_ln83_fu_225_p2 lit_count_3_fu_236_p2 match_len_fu_275_p2 select_ln83_fu_252_p3 i_10_fu_264_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln51_fu_153_p2 sub_fu_159_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>lz4CompressPart2_U0</InstName>
                            <ModuleName>lz4CompressPart2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91</InstName>
                                    <ModuleName>lz4CompressPart2_Pipeline_lz4_compress</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>91</ID>
                                    <BindInstances>icmp_ln129_fu_321_p2 xor_ln129_fu_326_p2 or_ln129_fu_332_p2 match_len_ge_255_fu_361_p2 outValue_13_fu_371_p3 match_length_11_fu_379_p2 match_length_12_fu_385_p3 select_ln238_1_fu_393_p3 readOffsetFlag_3_fu_401_p2 select_ln232_fu_426_p3 readOffsetFlag_2_fu_434_p2 write_lit_length_4_fu_455_p2 icmp_ln218_fu_461_p2 select_ln219_fu_467_p3 next_state_2_fu_475_p3 readOffsetFlag_1_fu_487_p2 lit_len_ge_255_fu_507_p2 outValue_9_fu_517_p3 lit_length_4_fu_525_p2 lit_length_5_fu_531_p3 select_ln116_fu_539_p3 add_ln154_1_fu_575_p2 icmp_ln157_fu_597_p2 icmp_ln157_6_fu_603_p2 is_special_end_fu_609_p2 or_ln158_fu_615_p2 is_normal_end_fu_621_p2 inIdx_5_fu_627_p3 or_ln167_fu_634_p2 lit_ending_3_fu_640_p2 lit_len_ge_15_fu_646_p2 lit_len_gt_0_fu_652_p2 select_ln174_fu_668_p3 select_ln173_fu_676_p3 lit_length_2_fu_684_p2 lit_length_3_fu_690_p3 select_ln176_1_fu_698_p3 next_state_1_fu_706_p3 match_len_ge_15_fu_718_p2 select_ln190_fu_728_p3 add_ln193_fu_744_p2 match_length_10_fu_750_p3 match_offset_plus_one_1_fu_758_p2 should_write_fu_804_p2 compressedSize_2_fu_809_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>lit_outStream_U lenOffset_Stream_U input_size_c_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>compressdStream_U input_size_c2_U bestMatchStream_U input_size_c1_U boosterStream_U input_size_c_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2</Name>
            <Loops>
                <VITIS_LOOP_88_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>13.243</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>16777217</Average-caseLatency>
                    <Worst-caseLatency>33554433</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.252 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.503 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 33554432</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_2>
                        <Name>VITIS_LOOP_88_2</Name>
                        <Slack>13.50</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16777215</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 33554431</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.503 sec</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_88_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_88_2>
                            <Name>VITIS_LOOP_88_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:91</SourceLocation>
                        </VITIS_LOOP_88_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <FF>392</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2445</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_fu_474_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="currIdx_fu_572_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="currIdx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_fu_510_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_1_fu_520_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln105_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="hash_fu_530_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="hash" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_fu_581_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_fu_616_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="compareIdx" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_626_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_1_fu_641_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_2_fu_656_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_3_fu_671_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_4_fu_686_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_5_fu_701_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="mm_fu_723_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="mm" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_729_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_fu_735_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lowbit" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_fu_775_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_1_fu_791_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="len_fu_799_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="len" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_fu_805_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_1_fu_811_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="len_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_fu_827_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_fu_837_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_1_fu_853_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_fu_859_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_1_fu_865_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_871_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_fu_877_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_fu_883_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_18_fu_891_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="len_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_1_fu_909_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="compareIdx_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_6_fu_925_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_7_fu_940_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_8_fu_955_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_9_fu_970_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_10_fu_985_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_11_fu_1000_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="mm_1_fu_1022_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="mm_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_1028_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_1_fu_1034_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lowbit_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_2_fu_1074_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_3_fu_1090_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="len_3_fu_1098_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="len_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_1_fu_1104_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_4_fu_1110_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="len_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_2_fu_1126_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_1_fu_1136_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_3_fu_1152_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_2_fu_1158_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_3_fu_1164_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_1170_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_1_fu_1176_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_1_fu_1182_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln156_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_19_fu_1190_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="len_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_2_fu_1208_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="compareIdx_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_12_fu_1224_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_13_fu_1239_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_14_fu_1254_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_15_fu_1269_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_16_fu_1284_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_17_fu_1299_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="mm_2_fu_2037_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="mm_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_2043_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_2_fu_2049_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lowbit_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_4_fu_2089_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_5_fu_2105_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="len_6_fu_2113_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="len_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_2_fu_2119_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_7_fu_2125_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="len_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_4_fu_1305_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_2_fu_2144_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_5_fu_2159_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_4_fu_2165_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_5_fu_2170_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_2_fu_2176_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_2_fu_2182_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_2_fu_2188_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln156_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_20_fu_2196_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="len_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_3_fu_1321_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="compareIdx_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_18_fu_1337_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_19_fu_1352_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_20_fu_1367_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_21_fu_1382_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_22_fu_1397_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_23_fu_1412_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="mm_3_fu_2214_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="mm_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_3_fu_2220_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_3_fu_2226_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lowbit_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_6_fu_2266_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_7_fu_2282_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="len_9_fu_2290_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="len_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_3_fu_2296_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_10_fu_2302_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="len_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_6_fu_1418_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_3_fu_2321_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_7_fu_2336_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_6_fu_2342_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_7_fu_2347_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_3_fu_2353_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_3_fu_2359_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_3_fu_2365_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln156_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_21_fu_2373_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="len_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_4_fu_1434_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="compareIdx_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_24_fu_1450_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_25_fu_1465_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_26_fu_1480_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_27_fu_1495_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_28_fu_1510_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_29_fu_1525_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="mm_4_fu_1547_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="mm_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_4_fu_1553_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_4_fu_1559_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lowbit_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_8_fu_1599_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_9_fu_1615_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="len_12_fu_1623_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="len_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_4_fu_1629_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_13_fu_1635_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="len_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_8_fu_1651_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_4_fu_1661_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_9_fu_1677_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_8_fu_1683_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_9_fu_1689_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_4_fu_1695_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_4_fu_1701_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_4_fu_1707_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln156_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_22_fu_1715_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="len_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_5_fu_1733_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="compareIdx_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_30_fu_1749_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_31_fu_1764_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_32_fu_1779_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_33_fu_1794_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_34_fu_1809_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_35_fu_1824_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="xor" PRAGMA="" RTLNAME="mm_5_fu_1846_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="mm_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_5_fu_1852_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_5_fu_1858_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lowbit_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_10_fu_1898_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_11_fu_1914_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="len_15_fu_1922_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="len_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_5_fu_1928_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_16_fu_1934_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="len_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_10_fu_1950_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_5_fu_1960_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_11_fu_1976_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_10_fu_1982_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_11_fu_1988_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_5_fu_1994_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_5_fu_2000_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_5_fu_2006_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln156_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="len_17_fu_2014_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="len_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln172_fu_2381_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_1_fu_2386_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln172_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="match_len_1_fu_2390_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_2_fu_2396_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln172_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="match_len_3_fu_2402_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_3_fu_2410_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln172_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="match_len_4_fu_2416_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_4_fu_2474_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln172_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="match_len_6_fu_2478_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_5_fu_2484_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln172_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="match_len_7_fu_2489_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln172_fu_2500_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln172_1_fu_2506_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln172_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_1_fu_2430_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln172_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_2438_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln172_2_fu_2444_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln172_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_2_fu_2516_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln172_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_3_fu_2458_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln172_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_4_fu_2524_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln172_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_2531_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln172_3_fu_2537_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln172_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_5_fu_2466_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln172_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_6_fu_2543_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln172_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_541_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="96" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="dict_U" SOURCE="" STORAGESIZE="432 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="dict" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes</Name>
            <Loops>
                <lz_left_bytes/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>7.026</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_left_bytes>
                        <Name>lz_left_bytes</Name>
                        <Slack>13.50</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_left_bytes>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_left_bytes>
                            <Name>lz_left_bytes</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191</SourceLocation>
                        </lz_left_bytes>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>124</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_left_bytes" OPTYPE="add" PRAGMA="" RTLNAME="l_3_fu_81_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="l_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>13.243</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>8388649</Average-caseLatency>
                    <Worst-caseLatency>33554512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.126 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.503 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 33554512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:63</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <FF>512</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2830</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_134_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="boundary_fu_144_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="boundary" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter</Name>
            <Loops>
                <lz_bestMatchFilter/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>10.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_bestMatchFilter>
                        <Name>lz_bestMatchFilter</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_bestMatchFilter>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:327</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_bestMatchFilter>
                            <Name>lz_bestMatchFilter</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:327</SourceLocation>
                        </lz_bestMatchFilter>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>229</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>401</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln327_fu_251_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_fu_311_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="best_match_fu_317_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="best_match" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_fu_331_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_1_fu_341_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_fu_347_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_1_fu_361_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_2_fu_371_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_1_fu_377_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_2_fu_391_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_3_fu_401_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_2_fu_407_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_3_fu_421_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_4_fu_431_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_3_fu_437_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_4_fu_451_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_5_fu_461_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_4_fu_467_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_fu_473_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_1_fu_479_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln343_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_2_fu_485_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln343_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_3_fu_491_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln343_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="best_match_1_fu_497_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="best_match_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="select" PRAGMA="" RTLNAME="bestMatchStream_din" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_257_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_s</Name>
            <Loops>
                <lz_bestMatchFilter_left_over/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>10.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_bestMatchFilter_left_over>
                        <Name>lz_bestMatchFilter_left_over</Name>
                        <Slack>13.50</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </lz_bestMatchFilter_left_over>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:315</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_bestMatchFilter_left_over>
                            <Name>lz_bestMatchFilter_left_over</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:355</SourceLocation>
                        </lz_bestMatchFilter_left_over>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>470</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>658</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln315_fu_156_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:315" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln315" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln355_fu_216_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:355" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln355" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="add" PRAGMA="" RTLNAME="add_ln355_fu_222_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:355" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln355" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_32_1_1_U36" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_Pipeline_lz_booster</Name>
            <Loops>
                <lz_booster/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>6.945</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_booster>
                        <Name>lz_booster</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_booster>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:568</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_booster>
                            <Name>lz_booster</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:589</SourceLocation>
                        </lz_booster>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>390</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>651</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_mem_U" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:560" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="local_mem" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln572_fu_244_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln572" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_250_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="boostFlag_fu_295_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="boostFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln588_fu_319_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:588" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln588" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="skip_len_5_fu_325_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:589" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_len_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln590_fu_347_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln590" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln590_1_fu_353_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln590_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="and" PRAGMA="" RTLNAME="and_ln590_fu_358_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln590" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="and" PRAGMA="" RTLNAME="and_ln590_1_fu_364_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln590_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="sub" PRAGMA="" RTLNAME="match_loc_5_fu_373_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:596" STORAGESUBTYPE="" URAM="0" VARIABLE="match_loc_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="setne" PRAGMA="" RTLNAME="outFlag_fu_382_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:597" STORAGESUBTYPE="" URAM="0" VARIABLE="outFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln600_fu_387_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:600" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln600" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="skip_len_6_fu_397_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:606" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_len_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_booster" OPTYPE="select" PRAGMA="" RTLNAME="skip_len_7_fu_402_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:601" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_len_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="match_len_10_fu_489_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="match_loc_4_fu_495_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:592" STORAGESUBTYPE="" URAM="0" VARIABLE="match_loc_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_s</Name>
            <Loops>
                <lz_booster_left_bytes/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>7.774</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_booster_left_bytes>
                        <Name>lz_booster_left_bytes</Name>
                        <Slack>13.50</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </lz_booster_left_bytes>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:559</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_booster_left_bytes>
                            <Name>lz_booster_left_bytes</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:617</SourceLocation>
                        </lz_booster_left_bytes>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>470</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>900</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln559_fu_116_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:559" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln559" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_127_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster_left_bytes" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln617_fu_154_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln617" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster_left_bytes" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_160_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart1_4096_1_Pipeline_lz4_divide</Name>
            <Loops>
                <lz4_divide/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>6.101</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz4_divide>
                        <Name>lz4_divide</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz4_divide>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz4_divide>
                            <Name>lz4_divide</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:83</SourceLocation>
                        </lz4_divide>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>328</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln59_fu_174_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_fu_179_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_219_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln83_fu_225_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="lit_count_3_fu_236_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_count_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="match_len_fu_275_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_divide" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_252_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_264_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart1_4096_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>9.735</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:51</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>305</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>579</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_153_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_159_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart2_Pipeline_lz4_compress</Name>
            <Loops>
                <lz4_compress/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz4_compress>
                        <Name>lz4_compress</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz4_compress>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:129</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz4_compress>
                            <Name>lz4_compress</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:154</SourceLocation>
                        </lz4_compress>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1054</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_fu_321_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln129_fu_326_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_fu_332_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="match_len_ge_255_fu_361_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_ge_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="outValue_13_fu_371_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_length_11_fu_379_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_12_fu_385_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln238_1_fu_393_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln238_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="readOffsetFlag_3_fu_401_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln232_fu_426_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="readOffsetFlag_2_fu_434_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="write_lit_length_4_fu_455_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="write_lit_length_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln218_fu_461_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln219_fu_467_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="next_state_2_fu_475_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="and" PRAGMA="" RTLNAME="readOffsetFlag_1_fu_487_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="lit_len_ge_255_fu_507_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_ge_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="outValue_9_fu_517_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_4_fu_525_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_5_fu_531_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln116_fu_539_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_1_fu_575_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_597_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_6_fu_603_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="and" PRAGMA="" RTLNAME="is_special_end_fu_609_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="is_special_end" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln158_fu_615_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="is_normal_end_fu_621_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="is_normal_end" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="inIdx_5_fu_627_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="inIdx_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln167_fu_634_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="lit_ending_3_fu_640_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_ending_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="lit_len_ge_15_fu_646_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_ge_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setne" PRAGMA="" RTLNAME="lit_len_gt_0_fu_652_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_gt_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_fu_668_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln173_fu_676_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_2_fu_684_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_3_fu_690_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_1_fu_698_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln176_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="next_state_1_fu_706_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="match_len_ge_15_fu_718_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_ge_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln190_fu_728_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_744_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_10_fu_750_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_plus_one_1_fu_758_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_plus_one_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="should_write_fu_804_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="should_write" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="compressedSize_2_fu_809_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="compressedSize_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:129</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>261</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1174</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>lz4Compress_4096_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:291</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>927</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1994</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lit_outStream_U" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:291" STORAGESIZE="8 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="lit_outStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lenOffset_Stream_U" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:292" STORAGESIZE="64 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="lenOffset_Stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressEngineRun</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>13.243</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lz4_compress_test.cpp:65</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>106</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>37</UTIL_BRAM>
                    <FF>2973</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6789</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="compressdStream_U" SOURCE="lz4_compress_test.cpp:54" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="compressdStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c2_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bestMatchStream_U" SOURCE="lz4_compress_test.cpp:55" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bestMatchStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c1_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="boosterStream_U" SOURCE="lz4_compress_test.cpp:56" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="boosterStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>lit_outStream_U</Name>
            <ParentInst>lz4Compress_4096_1_U0</ParentInst>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>lenOffset_Stream_U</Name>
            <ParentInst>lz4Compress_4096_1_U0</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>compressdStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bestMatchStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>boosterStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile pragma_strict_mode="1"/>
        <config_cosim argv="/home/yxh/fpga-amd2025/data_compression/L1/tests/lz4_compress/sample.txt /home/yxh/fpga-amd2025/data_compression/L1/tests/lz4_compress/sample.txt.encoded" disable_dependency_check="1"/>
        <config_csim argv="/home/yxh/fpga-amd2025/data_compression/L1/tests/lz4_compress/sample.txt /home/yxh/fpga-amd2025/data_compression/L1/tests/lz4_compress/sample.txt.encoded"/>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="inStream" index="0" direction="in" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="inStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4Out" index="1" direction="out" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="lz4Out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4Out_eos" index="2" direction="out" srcType="stream&lt;bool, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="lz4Out_eos" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4OutSize" index="3" direction="out" srcType="stream&lt;unsigned int, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="lz4OutSize" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="max_lit_limit" index="4" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="max_lit_limit" name="max_lit_limit" usage="data" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_ap_vld" name="max_lit_limit_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_size" index="5" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_size" name="input_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="core_idx" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="core_idx" name="core_idx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="inStream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="8" portPrefix="inStream_">
            <portMaps>
                <portMap portMapName="inStream_dout">RD_DATA</portMap>
                <portMap portMapName="inStream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="inStream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>inStream_dout</port>
                <port>inStream_empty_n</port>
                <port>inStream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="inStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4Out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="8" portPrefix="lz4Out_">
            <portMaps>
                <portMap portMapName="lz4Out_din">WR_DATA</portMap>
                <portMap portMapName="lz4Out_full_n">FULL_N</portMap>
                <portMap portMapName="lz4Out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4Out_din</port>
                <port>lz4Out_full_n</port>
                <port>lz4Out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4Out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4Out_eos" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="1" portPrefix="lz4Out_eos_">
            <portMaps>
                <portMap portMapName="lz4Out_eos_din">WR_DATA</portMap>
                <portMap portMapName="lz4Out_eos_full_n">FULL_N</portMap>
                <portMap portMapName="lz4Out_eos_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4Out_eos_din</port>
                <port>lz4Out_eos_full_n</port>
                <port>lz4Out_eos_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4Out_eos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4OutSize" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="lz4OutSize_">
            <portMaps>
                <portMap portMapName="lz4OutSize_din">WR_DATA</portMap>
                <portMap portMapName="lz4OutSize_full_n">FULL_N</portMap>
                <portMap portMapName="lz4OutSize_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4OutSize_din</port>
                <port>lz4OutSize_full_n</port>
                <port>lz4OutSize_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4OutSize"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="max_lit_limit">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_size" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_size">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_size</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="core_idx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="core_idx">DATA</portMap>
            </portMaps>
            <ports>
                <port>core_idx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="core_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="inStream">in, 8</column>
                    <column name="lz4Out">out, 8</column>
                    <column name="lz4OutSize">out, 32</column>
                    <column name="lz4Out_eos">out, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="core_idx">ap_none, in, 32</column>
                    <column name="input_size">ap_none, in, 32</column>
                    <column name="max_lit_limit">ap_vld, out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inStream">in, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="lz4Out">out, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="lz4Out_eos">out, stream&lt;bool 0&gt;&amp;</column>
                    <column name="lz4OutSize">out, stream&lt;unsigned int 0&gt;&amp;</column>
                    <column name="max_lit_limit">out, unsigned int*</column>
                    <column name="input_size">in, unsigned int</column>
                    <column name="core_idx">in, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="inStream">inStream, interface</column>
                    <column name="lz4Out">lz4Out, interface</column>
                    <column name="lz4Out_eos">lz4Out_eos, interface</column>
                    <column name="lz4OutSize">lz4OutSize, interface</column>
                    <column name="max_lit_limit">max_lit_limit, port</column>
                    <column name="max_lit_limit">max_lit_limit_ap_vld, port</column>
                    <column name="input_size">input_size, port</column>
                    <column name="core_idx">core_idx, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../../include/hw/compress_utils.hpp:42" status="valid" parentFunction="countsetbits" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz4_compress.hpp:60" status="valid" parentFunction="lz4compresspart1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz4_compress.hpp:130" status="valid" parentFunction="lz4compresspart2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz4_compress.hpp:131" status="warning" parentFunction="lz4compresspart2" variable="match_offset" isDirective="0" options="variable=match_offset inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'match_offset'."/>
        </Pragma>
        <Pragma type="dependence" location="../../include/hw/lz4_compress.hpp:132" status="warning" parentFunction="lz4compresspart2" variable="lit_length" isDirective="0" options="variable=lit_length inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'lit_length'."/>
        </Pragma>
        <Pragma type="dependence" location="../../include/hw/lz4_compress.hpp:133" status="warning" parentFunction="lz4compresspart2" variable="match_length" isDirective="0" options="variable=match_length inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'match_length'."/>
        </Pragma>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:294" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lit_outStream depth = MAX_LIT_COUNT"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:295" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lenOffset_Stream depth = c_gmemBurstSize"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:297" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lenOffset_Stream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:299" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:326" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = compressdStream depth = 8"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:327" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = bestMatchStream depth = 8"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:328" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = boosterStream depth = 8"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:330" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = compressdStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:331" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = boosterStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:333" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:362" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStreamEos depth = 2"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:363" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = inStream depth = c_gmemBurstSize"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:364" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStream depth = c_gmemBurstSize"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:366" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStreamEos type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:367" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = inStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:368" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:372" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz4_compress.hpp:377" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:412" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = input_block_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:413" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = input_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:414" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = output_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:415" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = output_block_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:416" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = max_lit_limit dim = 0 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_compress.hpp:66" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict type = RAM_T2P impl = BRAM"/>
        <Pragma type="array_partition" location="../../include/hw/lz_compress.hpp:81" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = present_window complete"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:83" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:89" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="dependence" location="../../include/hw/lz_compress.hpp:90" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict inter false"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:94" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:112" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:124" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:140" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:151" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:185" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:192" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:193" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="factor = 2"/>
        <Pragma type="resource" location="../../include/hw/lz_compress.hpp:239" status="warning" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict core = XPM_MEMORY uram">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5540" msg_severity="WARNING" msg_body="'xpm_memory' in '#pragma HLS Resource' is deprecated, use 'Bind_Storage Pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="../../include/hw/lz_compress.hpp:243" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = present_window complete"/>
        <Pragma type="stream" location="../../include/hw/lz_compress.hpp:245" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = lclBufStream depth = c_fifo_depth"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_compress.hpp:246" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = lclBufStream type = fifo impl = srl"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:260" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:266" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:267" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="FACTOR = 2"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:285" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:293" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:303" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_compress.hpp:305" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict inter false"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:315" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:335" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:381" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:387" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:67" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:72" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../include/hw/lz_optional.hpp:87" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:88" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:89" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="variable = lcl_dyn_ltree inter false"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:90" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="variable = lcl_dyn_dtree inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:121" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:125" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:149" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_ltree type = ram_2p impl = LUTRAM"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:150" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_dtree type = ram_2p impl = LUTRAM"/>
        <Pragma type="loop_tripcount" location="../../include/hw/lz_optional.hpp:168" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:169" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:170" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_ltree inter false"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:171" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_dtree inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:219" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:226" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../include/hw/lz_optional.hpp:258" status="valid" parentFunction="lz77dividestatic" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:259" status="valid" parentFunction="lz77dividestatic" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/lz_optional.hpp:318" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="variable = compare_window"/>
        <Pragma type="unroll" location="../../include/hw/lz_optional.hpp:322" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:328" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/lz_optional.hpp:332" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:356" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:382" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/lz_optional.hpp:437" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = lclBufStream depth = c_fifo_depth"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:438" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = lclBufStream type = fifo impl = srl"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:462" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:470" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:472" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:529" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:573" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:574" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:618" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:642" status="valid" parentFunction="lzfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:79" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:80" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:86" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:87" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:88" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:92" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:111" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:125" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:127" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:136" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:179" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:180" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:181" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:184" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:194" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:222" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:254" status="valid" parentFunction="mm2multstreamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:289" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:290" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamVSize depth = 3"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:291" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/mm2s.hpp:293" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:298" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:346" status="valid" parentFunction="mm2singlestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:381" status="valid" parentFunction="mm2streamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:416" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:417" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamVSize depth = 2"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:418" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/mm2s.hpp:420" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:448" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:449" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:455" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:456" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:457" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:461" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:486" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:500" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:502" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:511" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:545" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:579" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:612" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:651" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:698" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:89" status="valid" parentFunction="s2mmaxi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:129" status="valid" parentFunction="stream2mm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:171" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:172" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="variable = base_addr dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:176" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:194" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:203" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:239" status="valid" parentFunction="stream2mmupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/s2mm.hpp:290" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/s2mm.hpp:291" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamVSize depth = 2"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:292" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/s2mm.hpp:294" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:297" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:337" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:338" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:339" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:340" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:341" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = burst_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:345" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:346" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:350" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:362" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:364" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:394" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:403" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:442" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:443" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:444" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:445" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:446" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = burst_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:450" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:451" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:455" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:467" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:469" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:500" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:509" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:531" status="valid" parentFunction="s2mmsizewrite" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:537" status="valid" parentFunction="s2mmsizewrite" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:574" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:585" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:616" status="valid" parentFunction="s2mmeosstreamsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:649" status="valid" parentFunction="s2mmwithsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:685" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:722" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:751" status="valid" parentFunction="s2mmsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:775" status="valid" parentFunction="s2mmstreamsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:794" status="valid" parentFunction="s2mm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:53" status="valid" parentFunction="receivebuffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:86" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:149" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:187" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:224" status="valid" parentFunction="bufferdownsizervec" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_downsizer.hpp:229" status="valid" parentFunction="bufferdownsizervec" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:263" status="valid" parentFunction="streamdownsizereos" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:289" status="valid" parentFunction="simplestreamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:315" status="valid" parentFunction="streamdownsizersize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:341" status="valid" parentFunction="streamdownsizersize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:386" status="valid" parentFunction="streamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:422" status="valid" parentFunction="streamdownsizerp2p" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:452" status="valid" parentFunction="streamdownsizerp2pcomp" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:52" status="valid" parentFunction="sendbuffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:86" status="valid" parentFunction="bufferupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:129" status="valid" parentFunction="simpleupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:179" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:231" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_upsizer.hpp:244" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../include/hw/stream_upsizer.hpp:245" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="min = 0 max = c_inBytes"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:286" status="valid" parentFunction="streamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/stream_upsizer.hpp:327" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options="variable = outBuffer_int dim = 1 complete"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:334" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_upsizer.hpp:336" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:382" status="valid" parentFunction="upsizer_sizestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:428" status="valid" parentFunction="streamupsizerp2p" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:58" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = compressdStream depth = 8"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:59" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = bestMatchStream depth = 8"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:60" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = boosterStream depth = 8"/>
        <Pragma type="bind_storage" location="lz4_compress_test.cpp:62" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = compressdStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="lz4_compress_test.cpp:63" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = boosterStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="lz4_compress_test.cpp:65" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

