Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_regular_behav xil_defaultlib.tb_cpu_regular xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'dmem_addr2' is not connected on this instance [C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_top.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.imm_sel_ext_32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.store_select_unit
Compiling module xil_defaultlib.load_select_unit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem(MEM_HEX_FILE="factorial_cod...
Compiling module xil_defaultlib.dmem(MEM_HEX_FILE="factorial_dat...
Compiling module xil_defaultlib.memory(IMEM_HEX_FILE="factorial_...
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.seven_seg_display
Compiling module xil_defaultlib.cpu_debug
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.tb_cpu_regular
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_regular_behav
