<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver dma v8_0: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiDma_Config Member List</h1>This is the complete list of members for <a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a17e45d72fd20367a3e71b48019ceca15">BaseAddr</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#ace0838e6e3f38962ec94e58440c9b830">DeviceId</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a9e597a36e83962019838d61a34c416c5">HasMm2S</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a1b1d4cd7b4bba7822017f4bea8eb279d">HasMm2SDRE</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a8cfd661a9afc2ba1be63099ca38e4a02">HasS2Mm</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a2b89398fe9ee0d4fb0c55550f37df096">HasS2MmDRE</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a4060f5af42c77e6616fef7d1f6042968">HasSg</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#aa9fd771fe88c0e9af427021f733ff4b7">HasStsCntrlStrm</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#adc95679c99ad11c8804612c09389a100">MicroDmaMode</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a149852a31badf55c36bc53da3cfdf2b8">Mm2SBurstSize</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a87f4b20a7f008577405158452bfdddb0">Mm2SDataWidth</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a837eb1ff7177f468fe69233cefca821c">Mm2sNumChannels</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#aec70c6e93cc48a3a65bde454336d61dd">S2MmBurstSize</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a929339e72e1dfbb8ecd611a635f57b6f">S2MmDataWidth</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_dma___config.html#a987107f64827f1e8c1229a150b13dcd3">S2MmNumChannels</a></td><td><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
