<dec f='llvm/llvm/include/llvm/CodeGen/FunctionLoweringInfo.h' l='203' type='llvm::Register llvm::FunctionLoweringInfo::CreateRegs(llvm::Type * Ty, bool isDivergent = false)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='380' ll='398' type='llvm::Register llvm::FunctionLoweringInfo::CreateRegs(llvm::Type * Ty, bool isDivergent = false)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='401' u='c' c='_ZN4llvm20FunctionLoweringInfo10CreateRegsEPKNS_5ValueE'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='373'>/// CreateRegs - Allocate the appropriate number of virtual registers of
/// the correctly promoted or expanded types.  Assign these registers
/// consecutive vreg numbers and return the first assigned number.
///
/// In the case that the given value has struct or array type, this function
/// will assign registers for each member or element.
///</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/StatepointLowering.cpp' l='896' u='c' c='_ZN4llvm19SelectionDAGBuilder17LowerAsSTATEPOINTERNS0_22StatepointLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/StatepointLowering.cpp' l='1085' u='c' c='_ZN4llvm19SelectionDAGBuilder15LowerStatepointERKNS_16GCStatepointInstEPKNS_10BasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3577' u='c' c='_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
