<div id="pf2ba" class="pf w0 h0" data-page-no="2ba"><div class="pc pc2ba w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2ba.png"/><div class="t m0 x127 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">I2C<span class="ff7">x</span><span class="ws0">_FLT field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">If the SHEN bit is set to 1 and the I2C module is in an idle or disabled state when the MCU signals to enter</div><div class="t m0 x83 h7 y13d9 ff2 fs4 fc0 sc0 ls0 ws0">stop mode, the module immediately acknowledges the request to enter stop mode.</div><div class="t m0 x83 h7 y2d4e ff2 fs4 fc0 sc0 ls0 ws0">If SHEN is cleared to 0 and the overall data transmission or reception that was suspended by stop mode</div><div class="t m0 x83 h7 y2d4f ff2 fs4 fc0 sc0 ls0 ws0">entry was incomplete: To resume the overall transmission or reception after the MCU exits stop mode,</div><div class="t m0 x83 h7 y3d64 ff2 fs4 fc0 sc0 ls0 ws0">software must reinitialize the transfer by resending the address of the slave.</div><div class="t m0 x83 h7 y3d65 ff2 fs4 fc0 sc0 ls0 ws0">If the I2C Control Register 1&apos;s IICIE bit was set to 1 before the MCU entered stop mode, system software</div><div class="t m0 x83 h7 y3d66 ff2 fs4 fc0 sc0 ls0 ws0">will receive the interrupt triggered by the I2C Status Register&apos;s TCF bit after the MCU wakes from the stop</div><div class="t m0 x83 h7 y3d67 ff2 fs4 fc0 sc0 ls0">mode.</div><div class="t m0 x83 h7 y3d68 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Stop holdoff is disabled. The MCU&apos;s entry to stop mode is not gated.</div><div class="t m0 x83 h7 y3d69 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Stop holdoff is enabled.</div><div class="t m0 x97 h7 y3d6a ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x4f h7 y3d6b ff2 fs4 fc0 sc0 ls0">STOPF</div><div class="t m0 x83 h7 y3d6a ff2 fs4 fc0 sc0 ls0 ws0">I2C Bus Stop Detect Flag</div><div class="t m0 x83 h7 y3d6c ff2 fs4 fc0 sc0 ls0 ws0">Hardware sets this bit when the I2C bus&apos;s stop status is detected. The STOPF bit must be cleared by</div><div class="t m0 x83 h7 y3d6d ff2 fs4 fc0 sc0 ls0 ws0">writing 1 to it.</div><div class="t m0 x83 h7 y3d6e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No stop happens on I2C bus</div><div class="t m0 x83 h7 y3d6f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Stop detected on I2C bus</div><div class="t m0 x97 h7 y3d70 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x60 h7 y3d71 ff2 fs4 fc0 sc0 ls0">STOPIE</div><div class="t m0 x83 h7 y3d70 ff2 fs4 fc0 sc0 ls0 ws0">I2C Bus Stop Interrupt Enable</div><div class="t m0 x83 h7 y3d72 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the interrupt for I2C bus stop detection.</div><div class="t m0 x83 h10 y3d73 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">To clear the I2C bus stop detection interrupt: In the interrupt service routine, first clear the STOPF</span></div><div class="t m0 x3b h7 y3d74 ff2 fs4 fc0 sc0 ls0 ws0">bit by writing 1 to it, and then clear the IICIF bit in the status register. If this sequence is reversed,</div><div class="t m0 x3b h7 y1009 ff2 fs4 fc0 sc0 ls0 ws0">the IICIF bit is asserted again.</div><div class="t m0 x83 h7 y3d75 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Stop detection interrupt is disabled</div><div class="t m0 x83 h7 y3d76 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Stop detection interrupt is enabled</div><div class="t m0 x1 h7 y3d77 ff2 fs4 fc0 sc0 ls0">4–0</div><div class="t m0 x1 h7 y3d78 ff2 fs4 fc0 sc0 ls0">FLT</div><div class="t m0 x83 h7 y3d77 ff2 fs4 fc0 sc0 ls0 ws0">I2C Programmable Filter Factor</div><div class="t m0 x83 h7 y3d79 ff2 fs4 fc0 sc0 ls0 ws0">Controls the width of the glitch, in terms of bus clock cycles, that the filter must absorb. For any glitch</div><div class="t m0 x83 h7 y3d7a ff2 fs4 fc0 sc0 ls0 ws0">whose size is less than or equal to this width setting, the filter does not allow the glitch to pass.</div><div class="t m0 x83 h7 y3d7b ff2 fs4 fc0 sc0 ls0 ws0">00h<span class="_ _12c"> </span>No filter/bypass</div><div class="t m0 x83 h7 y3d7c ff2 fs4 fc0 sc0 ls0 ws0">01-1Fh<span class="_ _18d"> </span>Filter glitches up to width of <span class="ff5 ws190">n</span> bus clock cycles, where <span class="ff5 ws190">n</span>=1-31d</div><div class="t m0 x9 h1b y3d7d ff1 fsc fc0 sc0 ls0 ws0">38.3.8<span class="_ _b"> </span>I2C Range Address register (I2C<span class="ff7 ws24e">x</span>_RA)</div><div class="t m0 x9 h7 y3d7e ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 7h offset</div><div class="t m0 x81 h1d y3d7f ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y3d80 ff2 fs4 fc0 sc0 ls0 ws497">Read <span class="ws498 ve">RAD </span>0</div><div class="t m0 x8b h7 y3d81 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y3d82 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x26 h9 y3d83 ff1 fs2 fc0 sc0 ls0 ws20b">I2C<span class="ff7">x</span><span class="ws0">_RA field descriptions</span></div><div class="t m0 x12c h10 y3d84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y3d85 ff2 fs4 fc0 sc0 ls0">7–1</div><div class="t m0 x12c h7 y1759 ff2 fs4 fc0 sc0 ls0">RAD</div><div class="t m0 x83 h7 y3d85 ff2 fs4 fc0 sc0 ls0 ws0">Range Slave Address</div><div class="t m0 x1b h7 y3d86 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">698<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2ba" data-dest-detail='[698,"XYZ",null,97.8672,null]'><div class="d m1" style="border-style:none;position:absolute;left:296.500000px;bottom:166.617000px;width:19.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2bb" data-dest-detail='[699,"XYZ",null,649.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:527.498000px;bottom:171.117000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
