Fitter report for DS18B20_v2
Mon Jul 13 11:42:30 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 13 11:42:29 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; DS18B20_v2                                  ;
; Top-level Entity Name              ; DS18B20_v2                                  ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08DAF484C8GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 3,132 / 8,064 ( 39 % )                      ;
;     Total combinational functions  ; 2,169 / 8,064 ( 27 % )                      ;
;     Dedicated logic registers      ; 1,966 / 8,064 ( 24 % )                      ;
; Total registers                    ; 1966                                        ;
; Total pins                         ; 72 / 250 ( 29 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 52,096 / 387,072 ( 13 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08DAF484C8GES                      ;                                       ;
; Maximum processors allowed for parallel compilation                ; 2                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4400 ) ; 0.00 % ( 0 / 4400 )        ; 0.00 % ( 0 / 4400 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4400 ) ; 0.00 % ( 0 / 4400 )        ; 0.00 % ( 0 / 4400 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2184 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 218 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1990 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/output_files/DS18B20_v2.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,132 / 8,064 ( 39 % )    ;
;     -- Combinational with no register       ; 1166                      ;
;     -- Register only                        ; 963                       ;
;     -- Combinational with a register        ; 1003                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1213                      ;
;     -- 3 input functions                    ; 539                       ;
;     -- <=2 input functions                  ; 417                       ;
;     -- Register only                        ; 963                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1951                      ;
;     -- arithmetic mode                      ; 218                       ;
;                                             ;                           ;
; Total registers*                            ; 1,966 / 9,287 ( 21 % )    ;
;     -- Dedicated logic registers            ; 1,966 / 8,064 ( 24 % )    ;
;     -- I/O registers                        ; 0 / 1,223 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 244 / 504 ( 48 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 72 / 250 ( 29 % )         ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )           ;
;                                             ;                           ;
; M9Ks                                        ; 8 / 42 ( 19 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )             ;
; ADC blocks                                  ; 0 / 1 ( 0 % )             ;
; Total block memory bits                     ; 52,096 / 387,072 ( 13 % ) ;
; Total block memory implementation bits      ; 73,728 / 387,072 ( 19 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global signals                              ; 4                         ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Remote update blocks                        ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 5.1% / 4.5% / 5.8%        ;
; Peak interconnect usage (total/H/V)         ; 8.9% / 8.1% / 11.2%       ;
; Maximum fan-out                             ; 799                       ;
; Highest non-global fan-out                  ; 282                       ;
; Total fan-out                               ; 14038                     ;
; Average fan-out                             ; 2.82                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ; Low                            ;
;                                             ;                      ;                    ;                                ;                                ;
; Total logic elements                        ; 1536 / 8064 ( 19 % ) ; 152 / 8064 ( 2 % ) ; 1444 / 8064 ( 18 % )           ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 978                  ; 62                 ; 126                            ; 0                              ;
;     -- Register only                        ; 81                   ; 24                 ; 858                            ; 0                              ;
;     -- Combinational with a register        ; 477                  ; 66                 ; 460                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 844                  ; 52                 ; 317                            ; 0                              ;
;     -- 3 input functions                    ; 330                  ; 39                 ; 170                            ; 0                              ;
;     -- <=2 input functions                  ; 281                  ; 37                 ; 99                             ; 0                              ;
;     -- Register only                        ; 81                   ; 24                 ; 858                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;                                ;
;     -- normal mode                          ; 1313                 ; 120                ; 518                            ; 0                              ;
;     -- arithmetic mode                      ; 142                  ; 8                  ; 68                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total registers                             ; 558                  ; 90                 ; 1318                           ; 0                              ;
;     -- Dedicated logic registers            ; 558 / 8064 ( 7 % )   ; 90 / 8064 ( 1 % )  ; 1318 / 8064 ( 16 % )           ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 116 / 504 ( 23 % )   ; 16 / 504 ( 3 % )   ; 121 / 504 ( 24 % )             ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 72                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 40960                ; 0                  ; 11136                          ; 0                              ;
; Total RAM block bits                        ; 46080                ; 0                  ; 27648                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 5 / 42 ( 11 % )      ; 0 / 42 ( 0 % )     ; 3 / 42 ( 7 % )                 ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 0 / 12 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                    ;                                ;                                ;
; Connections                                 ;                      ;                    ;                                ;                                ;
;     -- Input Connections                    ; 4                    ; 133                ; 1672                           ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 100                ; 1424                           ; 0                              ;
;     -- Output Connections                   ; 1628                 ; 147                ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 114                  ; 147                ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;                                ;
;     -- Total Connections                    ; 8582                 ; 852                ; 6382                           ; 4                              ;
;     -- Registered Connections               ; 2530                 ; 599                ; 3566                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; External Connections                        ;                      ;                    ;                                ;                                ;
;     -- Top                                  ; 6                    ; 122                ; 1504                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 122                  ; 20                 ; 138                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1504                 ; 138                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;                                ;
;     -- Input Ports                          ; 4                    ; 45                 ; 330                            ; 0                              ;
;     -- Output Ports                         ; 125                  ; 62                 ; 189                            ; 0                              ;
;     -- Bidir Ports                          ; 3                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                  ; 89                             ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                 ; 175                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                  ; 24                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                 ; 91                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                 ; 105                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 29                 ; 177                            ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK  ; N14   ; 6        ; 31           ; 9            ; 21           ; 563                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DATA_OUTPUT[0]        ; J9    ; 1A       ; 10           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[10]       ; G3    ; 1A       ; 10           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[11]       ; K8    ; 1B       ; 10           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[12]       ; C1    ; 1B       ; 10           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[13]       ; F20   ; 6        ; 31           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[14]       ; E3    ; 1A       ; 10           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[15]       ; K4    ; 1A       ; 10           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[16]       ; G22   ; 6        ; 31           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[17]       ; E22   ; 6        ; 31           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[18]       ; L8    ; 1B       ; 10           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[19]       ; F2    ; 1B       ; 10           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[1]        ; K9    ; 1B       ; 10           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[20]       ; E1    ; 1B       ; 10           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[21]       ; K2    ; 1B       ; 10           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[22]       ; AB7   ; 3        ; 15           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[23]       ; L2    ; 1B       ; 10           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[2]        ; G19   ; 6        ; 31           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[3]        ; D2    ; 1B       ; 10           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[4]        ; D10   ; 8        ; 13           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[5]        ; D3    ; 1B       ; 10           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[6]        ; J10   ; 8        ; 17           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[7]        ; L14   ; 6        ; 31           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[8]        ; D1    ; 1B       ; 10           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_OUTPUT[9]        ; D7    ; 8        ; 13           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[0]   ; AA3   ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[10]  ; A6    ; 8        ; 15           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[11]  ; A5    ; 8        ; 15           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[12]  ; U15   ; 4        ; 27           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[13]  ; AA7   ; 3        ; 13           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[1]   ; L19   ; 6        ; 31           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[2]   ; H3    ; 1A       ; 10           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[3]   ; K5    ; 1A       ; 10           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[4]   ; E11   ; 8        ; 19           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[5]   ; C7    ; 8        ; 17           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[6]   ; E10   ; 8        ; 17           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[7]   ; B8    ; 7        ; 19           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[8]   ; C8    ; 8        ; 17           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_TEMPERATURE[9]   ; H11   ; 8        ; 17           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RTC_DS3231_SCL        ; B3    ; 8        ; 11           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHD0028_CLK           ; Y16   ; 4        ; 24           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHD0028_DATA          ; AA15  ; 4        ; 24           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHD0028_ENABLE_n      ; B1    ; 8        ; 1            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHD0028_LATCH_n       ; B2    ; 8        ; 3            ; 10           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHT10_I2C_CLK         ; C3    ; 8        ; 1            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; STATE[0]              ; AB5   ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; STATE[1]              ; N15   ; 6        ; 31           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; STATE[2]              ; AA9   ; 3        ; 17           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; STATE[3]              ; AA10  ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; STATE[4]              ; V9    ; 3        ; 15           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; STATE[5]              ; Y10   ; 3        ; 17           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[0]  ; AB4   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[10] ; F7    ; 8        ; 6            ; 10           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[11] ; C2    ; 8        ; 1            ; 10           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[12] ; B4    ; 8        ; 6            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[13] ; AA6   ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[14] ; AB6   ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[15] ; AA5   ; 3        ; 13           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[1]  ; L20   ; 6        ; 31           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[2]  ; F3    ; 1A       ; 10           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[3]  ; J3    ; 1A       ; 10           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[4]  ; K6    ; 1A       ; 10           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[5]  ; B5    ; 8        ; 6            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[6]  ; E8    ; 8        ; 6            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[7]  ; Y4    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[8]  ; L9    ; 1B       ; 10           ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMPERATURE_VALUE[9]  ; C4    ; 8        ; 6            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TEMP_OR_RTC           ; Y14   ; 4        ; 24           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; strobe                ; J1    ; 1B       ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------+
; DS18B20_DATA   ; AB15  ; 4        ; 24           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DS18B20_ENABLE (inverted)                          ;
; RTC_DS3231_SDA ; A3    ; 8        ; 11           ; 25           ; 21           ; 19                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; RTC_DS3231:RTC_DS3231|RTC_DS3231_SDA_EN (inverted) ;
; SHT10_I2C_DATA ; AA14  ; 4        ; 22           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; SHT10:TEMP_AND_HUMIDITY|I2C_DATA_ENABLE (inverted) ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                           ;
+----------+----------------------------------------------------+--------------------------------+-----------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name      ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+-----------------------+------------------+
; K9       ; DIFFIO_RX_L9p, DIFFOUT_L9p, JTAGEN, Low_Speed      ; Use as regular IO              ; DATA_OUTPUT[1]        ; Dual Purpose Pin ;
; H2       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms   ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck   ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi   ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo   ; Dual Purpose Pin ;
; D10      ; DIFFIO_RX_T18p, DIFFOUT_T18p, DEV_OE, Low_Speed    ; Use as regular IO              ; DATA_OUTPUT[4]        ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~   ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~      ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; TEMPERATURE_VALUE[10] ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~      ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~    ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+-----------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 9 / 16 ( 56 % )  ; 3.3V          ; --           ;
; 1B       ; 17 / 20 ( 85 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 24 ( 0 % )   ; 3.3V          ; --           ;
; 3        ; 13 / 36 ( 36 % ) ; 3.3V          ; --           ;
; 4        ; 6 / 24 ( 25 % )  ; 3.3V          ; --           ;
; 5        ; 0 / 28 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 9 / 42 ( 21 % )  ; 3.3V          ; --           ;
; 7        ; 1 / 24 ( 4 % )   ; 3.3V          ; --           ;
; 8        ; 25 / 36 ( 69 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 235        ; 8        ; RTC_DS3231_SDA                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 225        ; 8        ; DATA_TEMPERATURE[11]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 223        ; 8        ; DATA_TEMPERATURE[10]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 209        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 213        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A13      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A14      ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 77         ; 3        ; DATA_TEMPERATURE[0]                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 81         ; 3        ; TEMPERATURE_VALUE[15]                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 80         ; 3        ; TEMPERATURE_VALUE[13]                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AA7      ; 82         ; 3        ; DATA_TEMPERATURE[13]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 93         ; 3        ; STATE[2]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 94         ; 3        ; STATE[3]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA13     ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 105        ; 4        ; SHT10_I2C_DATA                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 109        ; 4        ; SHD0028_DATA                         ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB4      ; 79         ; 3        ; TEMPERATURE_VALUE[0]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 83         ; 3        ; STATE[0]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 85         ; 3        ; TEMPERATURE_VALUE[14]                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AB7      ; 87         ; 3        ; DATA_OUTPUT[22]                      ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB11     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB12     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB13     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB14     ; 103        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 107        ; 4        ; DS18B20_DATA                         ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 113        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 247        ; 8        ; SHD0028_ENABLE_n                     ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B2       ; 245        ; 8        ; SHD0028_LATCH_n                      ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B3       ; 236        ; 8        ; RTC_DS3231_SCL                       ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 238        ; 8        ; TEMPERATURE_VALUE[12]                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 237        ; 8        ; TEMPERATURE_VALUE[5]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 215        ; 7        ; DATA_TEMPERATURE[7]                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 203        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C1       ; 21         ; 1B       ; DATA_OUTPUT[12]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 251        ; 8        ; TEMPERATURE_VALUE[11]                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; C3       ; 249        ; 8        ; SHT10_I2C_CLK                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 239        ; 8        ; TEMPERATURE_VALUE[9]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 229        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 219        ; 8        ; DATA_TEMPERATURE[5]                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 217        ; 8        ; DATA_TEMPERATURE[8]                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C13      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C17      ; 195        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C20      ; 185        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 175        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 171        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 23         ; 1B       ; DATA_OUTPUT[8]                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 19         ; 1B       ; DATA_OUTPUT[3]                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 17         ; 1B       ; DATA_OUTPUT[5]                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 231        ; 8        ; DATA_OUTPUT[9]                       ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 228        ; 8        ; DATA_OUTPUT[4]                       ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D13      ; 207        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 193        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 189        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 187        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 29         ; 1B       ; DATA_OUTPUT[20]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; DATA_OUTPUT[14]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 240        ; 8        ; TEMPERATURE_VALUE[6]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 218        ; 8        ; DATA_TEMPERATURE[6]                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 216        ; 8        ; DATA_TEMPERATURE[4]                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 206        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E15      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E18      ; 191        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 180        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E21      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 161        ; 6        ; DATA_OUTPUT[17]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 31         ; 1B       ; DATA_OUTPUT[19]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 7          ; 1A       ; TEMPERATURE_VALUE[2]                 ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 242        ; 8        ; TEMPERATURE_VALUE[10]                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F18      ; 182        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F20      ; 170        ; 6        ; DATA_OUTPUT[13]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 168        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; DATA_OUTPUT[10]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 158        ; 6        ; DATA_OUTPUT[2]                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; G20      ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 157        ; 6        ; DATA_OUTPUT[16]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; DATA_TEMPERATURE[2]                  ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 222        ; 8        ; DATA_TEMPERATURE[9]                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 208        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H14      ; 196        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H21      ; 151        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 149        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 34         ; 1B       ; strobe                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; TEMPERATURE_VALUE[3]                 ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; DATA_OUTPUT[0]                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 220        ; 8        ; DATA_OUTPUT[6]                       ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 210        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J13      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J21      ; 155        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 153        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K2       ; 25         ; 1B       ; DATA_OUTPUT[21]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; DATA_OUTPUT[15]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; DATA_TEMPERATURE[3]                  ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; TEMPERATURE_VALUE[4]                 ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K8       ; 16         ; 1B       ; DATA_OUTPUT[11]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ; 18         ; 1B       ; DATA_OUTPUT[1]                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 184        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 186        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K21      ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L2       ; 27         ; 1B       ; DATA_OUTPUT[23]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L8       ; 28         ; 1B       ; DATA_OUTPUT[18]                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ; 30         ; 1B       ; TEMPERATURE_VALUE[8]                 ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 172        ; 6        ; DATA_OUTPUT[7]                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 177        ; 6        ; DATA_TEMPERATURE[1]                  ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 179        ; 6        ; TEMPERATURE_VALUE[1]                 ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; M5       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 165        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 147        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 148        ; 6        ; CLK                                  ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 150        ; 6        ; STATE[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 166        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 145        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 139        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P10      ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P13      ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R10      ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R13      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R18      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 131        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T18      ; 130        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 125        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 112        ; 4        ; DATA_TEMPERATURE[12]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U17      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U21      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V9       ; 84         ; 3        ; STATE[4]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V13      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V16      ; 114        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W3       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W12      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W17      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y1       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 75         ; 3        ; TEMPERATURE_VALUE[7]                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; Y5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 92         ; 3        ; STATE[5]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 104        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 106        ; 4        ; TEMP_OR_RTC                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 111        ; 4        ; SHD0028_CLK                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+-----------------------+-----------------------------+
; Pin Name              ; Reason                      ;
+-----------------------+-----------------------------+
; strobe                ; Missing drive strength      ;
; STATE[0]              ; Missing drive strength      ;
; STATE[1]              ; Missing drive strength      ;
; STATE[2]              ; Missing drive strength      ;
; STATE[3]              ; Missing drive strength      ;
; STATE[4]              ; Missing drive strength      ;
; STATE[5]              ; Missing drive strength      ;
; TEMPERATURE_VALUE[0]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[1]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[2]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[3]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[4]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[5]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[6]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[7]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[8]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[9]  ; Missing drive strength      ;
; TEMPERATURE_VALUE[10] ; Missing drive strength      ;
; TEMPERATURE_VALUE[11] ; Missing drive strength      ;
; TEMPERATURE_VALUE[12] ; Missing drive strength      ;
; TEMPERATURE_VALUE[13] ; Missing drive strength      ;
; TEMPERATURE_VALUE[14] ; Missing drive strength      ;
; TEMPERATURE_VALUE[15] ; Missing drive strength      ;
; DATA_TEMPERATURE[0]   ; Missing drive strength      ;
; DATA_TEMPERATURE[1]   ; Missing drive strength      ;
; DATA_TEMPERATURE[2]   ; Missing drive strength      ;
; DATA_TEMPERATURE[3]   ; Missing drive strength      ;
; DATA_TEMPERATURE[4]   ; Missing drive strength      ;
; DATA_TEMPERATURE[5]   ; Missing drive strength      ;
; DATA_TEMPERATURE[6]   ; Missing drive strength      ;
; DATA_TEMPERATURE[7]   ; Missing drive strength      ;
; DATA_TEMPERATURE[8]   ; Missing drive strength      ;
; DATA_TEMPERATURE[9]   ; Missing drive strength      ;
; DATA_TEMPERATURE[10]  ; Missing drive strength      ;
; DATA_TEMPERATURE[11]  ; Missing drive strength      ;
; DATA_TEMPERATURE[12]  ; Missing drive strength      ;
; DATA_TEMPERATURE[13]  ; Missing drive strength      ;
; SHD0028_DATA          ; Missing drive strength      ;
; SHD0028_CLK           ; Missing drive strength      ;
; SHD0028_LATCH_n       ; Missing drive strength      ;
; SHD0028_ENABLE_n      ; Missing drive strength      ;
; DATA_OUTPUT[0]        ; Missing drive strength      ;
; DATA_OUTPUT[1]        ; Missing drive strength      ;
; DATA_OUTPUT[2]        ; Missing drive strength      ;
; DATA_OUTPUT[3]        ; Missing drive strength      ;
; DATA_OUTPUT[4]        ; Missing drive strength      ;
; DATA_OUTPUT[5]        ; Missing drive strength      ;
; DATA_OUTPUT[6]        ; Missing drive strength      ;
; DATA_OUTPUT[7]        ; Missing drive strength      ;
; DATA_OUTPUT[8]        ; Missing drive strength      ;
; DATA_OUTPUT[9]        ; Missing drive strength      ;
; DATA_OUTPUT[10]       ; Missing drive strength      ;
; DATA_OUTPUT[11]       ; Missing drive strength      ;
; DATA_OUTPUT[12]       ; Missing drive strength      ;
; DATA_OUTPUT[13]       ; Missing drive strength      ;
; DATA_OUTPUT[14]       ; Missing drive strength      ;
; DATA_OUTPUT[15]       ; Missing drive strength      ;
; DATA_OUTPUT[16]       ; Missing drive strength      ;
; DATA_OUTPUT[17]       ; Missing drive strength      ;
; DATA_OUTPUT[18]       ; Missing drive strength      ;
; DATA_OUTPUT[19]       ; Missing drive strength      ;
; DATA_OUTPUT[20]       ; Missing drive strength      ;
; DATA_OUTPUT[21]       ; Missing drive strength      ;
; DATA_OUTPUT[22]       ; Missing drive strength      ;
; DATA_OUTPUT[23]       ; Missing drive strength      ;
; SHT10_I2C_CLK         ; Missing drive strength      ;
; RTC_DS3231_SCL        ; Missing drive strength      ;
; TEMP_OR_RTC           ; Missing drive strength      ;
; DS18B20_DATA          ; Missing drive strength      ;
; SHT10_I2C_DATA        ; Missing drive strength      ;
; RTC_DS3231_SDA        ; Missing drive strength      ;
; strobe                ; Missing location assignment ;
; STATE[0]              ; Missing location assignment ;
; STATE[1]              ; Missing location assignment ;
; STATE[2]              ; Missing location assignment ;
; STATE[3]              ; Missing location assignment ;
; STATE[4]              ; Missing location assignment ;
; STATE[5]              ; Missing location assignment ;
; TEMPERATURE_VALUE[0]  ; Missing location assignment ;
; TEMPERATURE_VALUE[1]  ; Missing location assignment ;
; TEMPERATURE_VALUE[2]  ; Missing location assignment ;
; TEMPERATURE_VALUE[3]  ; Missing location assignment ;
; TEMPERATURE_VALUE[4]  ; Missing location assignment ;
; TEMPERATURE_VALUE[5]  ; Missing location assignment ;
; TEMPERATURE_VALUE[6]  ; Missing location assignment ;
; TEMPERATURE_VALUE[7]  ; Missing location assignment ;
; TEMPERATURE_VALUE[8]  ; Missing location assignment ;
; TEMPERATURE_VALUE[9]  ; Missing location assignment ;
; TEMPERATURE_VALUE[10] ; Missing location assignment ;
; TEMPERATURE_VALUE[11] ; Missing location assignment ;
; TEMPERATURE_VALUE[12] ; Missing location assignment ;
; TEMPERATURE_VALUE[13] ; Missing location assignment ;
; TEMPERATURE_VALUE[14] ; Missing location assignment ;
; TEMPERATURE_VALUE[15] ; Missing location assignment ;
; DATA_TEMPERATURE[0]   ; Missing location assignment ;
; DATA_TEMPERATURE[1]   ; Missing location assignment ;
; DATA_TEMPERATURE[2]   ; Missing location assignment ;
; DATA_TEMPERATURE[3]   ; Missing location assignment ;
; DATA_TEMPERATURE[4]   ; Missing location assignment ;
; DATA_TEMPERATURE[5]   ; Missing location assignment ;
; DATA_TEMPERATURE[6]   ; Missing location assignment ;
; DATA_TEMPERATURE[7]   ; Missing location assignment ;
; DATA_TEMPERATURE[8]   ; Missing location assignment ;
; DATA_TEMPERATURE[9]   ; Missing location assignment ;
; DATA_TEMPERATURE[10]  ; Missing location assignment ;
; DATA_TEMPERATURE[11]  ; Missing location assignment ;
; DATA_TEMPERATURE[12]  ; Missing location assignment ;
; DATA_TEMPERATURE[13]  ; Missing location assignment ;
; DATA_OUTPUT[0]        ; Missing location assignment ;
; DATA_OUTPUT[1]        ; Missing location assignment ;
; DATA_OUTPUT[2]        ; Missing location assignment ;
; DATA_OUTPUT[3]        ; Missing location assignment ;
; DATA_OUTPUT[4]        ; Missing location assignment ;
; DATA_OUTPUT[5]        ; Missing location assignment ;
; DATA_OUTPUT[6]        ; Missing location assignment ;
; DATA_OUTPUT[7]        ; Missing location assignment ;
; DATA_OUTPUT[8]        ; Missing location assignment ;
; DATA_OUTPUT[9]        ; Missing location assignment ;
; DATA_OUTPUT[10]       ; Missing location assignment ;
; DATA_OUTPUT[11]       ; Missing location assignment ;
; DATA_OUTPUT[12]       ; Missing location assignment ;
; DATA_OUTPUT[13]       ; Missing location assignment ;
; DATA_OUTPUT[14]       ; Missing location assignment ;
; DATA_OUTPUT[15]       ; Missing location assignment ;
; DATA_OUTPUT[16]       ; Missing location assignment ;
; DATA_OUTPUT[17]       ; Missing location assignment ;
; DATA_OUTPUT[18]       ; Missing location assignment ;
; DATA_OUTPUT[19]       ; Missing location assignment ;
; DATA_OUTPUT[20]       ; Missing location assignment ;
; DATA_OUTPUT[21]       ; Missing location assignment ;
; DATA_OUTPUT[22]       ; Missing location assignment ;
; DATA_OUTPUT[23]       ; Missing location assignment ;
; TEMP_OR_RTC           ; Missing location assignment ;
+-----------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DS18B20_v2                                                                                                                             ; 3132 (267)  ; 1966 (87)                 ; 0 (0)         ; 52096       ; 8    ; 1          ; 0            ; 0       ; 0         ; 72   ; 0            ; 1166 (180)   ; 963 (7)           ; 1003 (83)        ; 0          ; |DS18B20_v2                                                                                                                                                                                                                                                                                                                                            ; DS18B20_v2                        ; work         ;
;    |Binary_to_BCD_temperature:BCD_temp|                                                                                                 ; 70 (70)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 2 (2)             ; 37 (37)          ; 0          ; |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp                                                                                                                                                                                                                                                                                                         ; Binary_to_BCD_temperature         ; work         ;
;    |RTC_DS3231:RTC_DS3231|                                                                                                              ; 748 (748)   ; 261 (261)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 487 (487)    ; 47 (47)           ; 214 (214)        ; 0          ; |DS18B20_v2|RTC_DS3231:RTC_DS3231                                                                                                                                                                                                                                                                                                                      ; RTC_DS3231                        ; work         ;
;    |SHD0028:SEGMENTS_DISPLAY|                                                                                                           ; 162 (162)   ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (101)    ; 0 (0)             ; 61 (61)          ; 0          ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY                                                                                                                                                                                                                                                                                                                   ; SHD0028                           ; work         ;
;    |SHT10:TEMP_AND_HUMIDITY|                                                                                                            ; 291 (221)   ; 112 (73)                  ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (148)    ; 25 (23)           ; 87 (50)          ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY                                                                                                                                                                                                                                                                                                                    ; SHT10                             ; work         ;
;       |Binary_to_BCD_Humidity:BCD_temp|                                                                                                 ; 70 (70)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 2 (2)             ; 37 (37)          ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp                                                                                                                                                                                                                                                                                    ; Binary_to_BCD_Humidity            ; work         ;
;       |HUMIDITY_WIDE:Convert_to_RealHumidity|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity                                                                                                                                                                                                                                                                              ; HUMIDITY_WIDE                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_2j91:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated                                                                                                                                                                                                               ; altsyncram_2j91                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 24 (0)            ; 66 (0)           ; 0          ; |DS18B20_v2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 24 (0)            ; 66 (0)           ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 24 (0)            ; 66 (0)           ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 24 (2)            ; 66 (0)           ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 22 (0)            ; 66 (0)           ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (107)   ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (47)      ; 22 (21)           ; 66 (40)          ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1444 (176)  ; 1318 (174)                ; 0 (0)         ; 11136       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (2)      ; 858 (174)         ; 460 (0)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1268 (0)    ; 1144 (0)                  ; 0 (0)         ; 11136       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (0)      ; 684 (0)           ; 460 (0)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1268 (453)  ; 1144 (422)                ; 0 (0)         ; 11136       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (32)     ; 684 (361)         ; 460 (57)         ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 18 (1)           ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11136       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ag14:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11136       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated                                                                                                                                                 ; altsyncram_ag14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 68 (68)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 7 (7)             ; 37 (37)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 479 (1)     ; 451 (1)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 274 (0)           ; 177 (1)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 435 (0)     ; 435 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 260 (0)           ; 175 (0)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 261 (261)   ; 261 (261)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 255 (255)         ; 6 (6)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 179 (0)     ; 174 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 174 (0)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 40 (30)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 10 (0)            ; 2 (2)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 159 (10)    ; 136 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (9)       ; 5 (0)             ; 137 (1)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_grh:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_grh:auto_generated                                                             ; cntr_grh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 92 (92)     ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 87 (87)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; strobe                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STATE[0]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STATE[1]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STATE[2]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STATE[3]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STATE[4]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STATE[5]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMPERATURE_VALUE[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_TEMPERATURE[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHD0028_DATA          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHD0028_CLK           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHD0028_LATCH_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHD0028_ENABLE_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[16]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[17]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[18]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[19]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[20]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[21]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[22]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_OUTPUT[23]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHT10_I2C_CLK         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RTC_DS3231_SCL        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMP_OR_RTC           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS18B20_DATA          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SHT10_I2C_DATA        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RTC_DS3231_SDA        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; CLK                   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                     ;
+------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------+-------------------+---------+
; DS18B20_DATA                                         ;                   ;         ;
;      - TEMPERATURE_VALUE[0]~17                       ; 0                 ; 6       ;
; SHT10_I2C_DATA                                       ;                   ;         ;
;      - SHT10:TEMP_AND_HUMIDITY|DATA_HUMIDITY[7]~0    ; 0                 ; 6       ;
;      - SHT10:TEMP_AND_HUMIDITY|HUMIDITY_CACHE[0]~7   ; 0                 ; 6       ;
;      - SHT10:TEMP_AND_HUMIDITY|HUMIDITY_CACHE[1]~8   ; 0                 ; 6       ;
; RTC_DS3231_SDA                                       ;                   ;         ;
;      - RTC_DS3231:RTC_DS3231|RTC_SECONDS[0]~0        ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_CONTROL~6           ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS~2    ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_OFFSET~4            ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_YEAR~5              ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_MINUTES~4           ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_CENTURY_MONTH~5     ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_DATE~6              ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_HOURS~10            ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_DAY~16              ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_ALARM1_SECONDS~18   ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_ALARM1_HOURS~13     ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_ALARM1_MINUTES~16   ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_ALARM1_DAYS_DATE~14 ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_ALARM2_MINUTES~15   ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_ALARM2_HOURS~17     ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_ALARM2_DAYS_DATE~14 ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_MSB_TEMP~19         ; 0                 ; 6       ;
;      - RTC_DS3231:RTC_DS3231|RTC_LSB_TEMP~18         ; 0                 ; 6       ;
; CLK                                                  ;                   ;         ;
+------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Binary_to_BCD_temperature:BCD_temp|r_BCD[10]~6                                                                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y22_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Binary_to_BCD_temperature:BCD_temp|r_BCD[1]~2                                                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y22_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Binary_to_BCD_temperature:BCD_temp|r_BCD[6]~4                                                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y22_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Binary_to_BCD_temperature:BCD_temp|r_Binary[9]~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X11_Y14_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Binary_to_BCD_temperature:BCD_temp|r_SM_Main.s_CHECK_DIGIT_INDEX                                                                                                                                                                                                                                                                                            ; FF_X17_Y21_N9      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Binary_to_BCD_temperature:BCD_temp|r_SM_Main.s_CHECK_SHIFT_INDEX                                                                                                                                                                                                                                                                                            ; FF_X18_Y21_N29     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_N14            ; 563     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; CNT_ROM_BITS[0]~16                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y8_N16  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; COMMAND_ROM[0]~4                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y8_N12  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CntBits[4]                                                                                                                                                                                                                                                                                                                                                  ; FF_X14_Y11_N5      ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DATA_ENABLE~1                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y5_N6   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Equal0~1                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y6_N18  ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|ADDRESS[1]~3                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y19_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|CNT_BITS_COMMAND[2]~24                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y19_N20 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|CNT_BITS_COMMAND[2]~27                                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y18_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|Equal11~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y18_N8  ; 92      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_ALARM1_DAYS_DATE[3]~6                                                                                                                                                                                                                                                                                                             ; LCCOMB_X27_Y20_N28 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_ALARM1_HOURS[4]~16                                                                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y22_N28 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_ALARM1_MINUTES[4]~8                                                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y22_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_ALARM1_SECONDS[5]~10                                                                                                                                                                                                                                                                                                              ; LCCOMB_X24_Y22_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_ALARM2_DAYS_DATE[1]~6                                                                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y19_N28 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_ALARM2_HOURS[3]~9                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y20_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_ALARM2_MINUTES[3]~7                                                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y20_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_CENTURY_MONTH[2]~12                                                                                                                                                                                                                                                                                                               ; LCCOMB_X19_Y18_N8  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[7]~11                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y18_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[1]~8                                                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y18_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_DATE[5]~12                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y19_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_DAY[4]~8                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y22_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS[3]~23                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y19_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_LSB_TEMP[3]~10                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y17_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES[2]~18                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y19_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_MSB_TEMP[2]~10                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y18_N10 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[4]~12                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y18_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS[4]~9                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y19_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[0]~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y18_N2  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|RTC_YEAR[6]~12                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y20_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|always0~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y20_N2  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RTC_DS3231:RTC_DS3231|counter_250ms[0]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y20_N4  ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|CLK_25MHz                                                                                                                                                                                                                                                                                                                          ; FF_X12_Y16_N27     ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|CNT_BITS~18                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y15_N28 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[17]~67                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y14_N8  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[1]~33                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X14_Y15_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[25]~90                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X13_Y16_N8  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[33]~109                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y14_N10 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[42]~131                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y16_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[9]~48                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y16_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|SHD0028_ENABLE~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X14_Y15_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHD0028:SEGMENTS_DISPLAY|always2~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y15_N2  ; 60      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_BCD[3]~2                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_BCD[5]~4                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y12_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_BCD[9]~6                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y12_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_Binary[6]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y8_N8   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_SM_Main.s_CHECK_DIGIT_INDEX                                                                                                                                                                                                                                                                       ; FF_X20_Y12_N5      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_SM_Main.s_CHECK_SHIFT_INDEX                                                                                                                                                                                                                                                                       ; FF_X22_Y12_N29     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|CNT_BITS_COMMAND[4]~6                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y7_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|COMMAND[6]~2                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y6_N12  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|CounterGeneral[11]~68                                                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y5_N16  ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|CounterGeneral[11]~95                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y6_N4   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|DATA_HUMIDITY[0]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y5_N30  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SHT10:TEMP_AND_HUMIDITY|HUMIDITY_CACHE[1]~9                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y7_N12  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TEMPERATURE_VALUE[12]~42                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X14_Y8_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TEMPERATURE_VALUE[1]~44                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y11_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TEMPERATURE_VALUE[4]~45                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y8_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 615     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; always1~1                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X13_Y8_N0   ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cnt[15]~54                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y8_N4   ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X16_Y10_N21     ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X12_Y6_N12  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X12_Y6_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X14_Y6_N4   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X13_Y6_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X16_Y9_N14  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X17_Y9_N25      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X17_Y9_N15      ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X16_Y9_N16  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15              ; LCCOMB_X11_Y6_N30  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16              ; LCCOMB_X12_Y6_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~17      ; LCCOMB_X13_Y7_N22  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X12_Y7_N22  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X13_Y7_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X12_Y10_N31     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X12_Y10_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X12_Y10_N27     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X16_Y10_N1      ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X12_Y10_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X11_Y7_N9       ; 31      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X13_Y6_N28  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X19_Y7_N10  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X19_Y7_N16  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X19_Y7_N23      ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X18_Y7_N28  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X14_Y9_N20  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X14_Y9_N30  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X16_Y7_N11      ; 439     ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                                                                                               ; LCCOMB_X11_Y9_N4   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X18_Y7_N20  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X18_Y7_N10  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                       ; LCCOMB_X18_Y9_N22  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X19_Y9_N22  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_grh:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X25_Y10_N22 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated|counter_reg_bit[3]~0                                                                        ; LCCOMB_X18_Y9_N28  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X15_Y9_N2   ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X25_Y10_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                              ; LCCOMB_X7_Y9_N4    ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                              ; LCCOMB_X7_Y9_N2    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X7_Y9_N24   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X13_Y9_N2   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]~34                                                                                                                                                                                                                          ; LCCOMB_X11_Y9_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X14_Y9_N2   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X14_Y9_N0   ; 282     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; strobe~reg0                                                                                                                                                                                                                                                                                                                                                 ; FF_X7_Y8_N1        ; 799     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                   ; PIN_N14         ; 563     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X10_Y11_N0 ; 615     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X16_Y7_N11   ; 439     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; strobe~reg0                                                                                                           ; FF_X7_Y8_N1     ; 799     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+---------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                  ; Location                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+---------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; Single Clock ; 4096         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 49152 ; 4096                        ; 10                          ; --                          ; --                          ; 40960               ; 5    ; ../HUMIDITY_WIDE.mif ; M9K_X26_Y5_N0, M9K_X26_Y8_N0, M9K_X26_Y6_N0, M9K_X26_Y7_N0, M9K_X26_Y4_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 87           ; 128          ; 87           ; yes                    ; no                      ; yes                    ; no                      ; 11136 ; 128                         ; 87                          ; 128                         ; 87                          ; 11136               ; 3    ; None                 ; M9K_X26_Y12_N0, M9K_X26_Y13_N0, M9K_X26_Y11_N0                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+---------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ALTSYNCRAM                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;8;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;16;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;24;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;32;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;40;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;48;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;56;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000001) (1) (1) (01)   ;(000000000001) (1) (1) (01)   ;(000000000001) (1) (1) (01)   ;(000000000010) (2) (2) (02)   ;(000000000010) (2) (2) (02)   ;(000000000011) (3) (3) (03)   ;
;64;(000000000011) (3) (3) (03)    ;(000000000011) (3) (3) (03)   ;(000000000100) (4) (4) (04)   ;(000000000100) (4) (4) (04)   ;(000000000100) (4) (4) (04)   ;(000000000101) (5) (5) (05)   ;(000000000101) (5) (5) (05)   ;(000000000110) (6) (6) (06)   ;
;72;(000000000110) (6) (6) (06)    ;(000000000110) (6) (6) (06)   ;(000000000111) (7) (7) (07)   ;(000000000111) (7) (7) (07)   ;(000000000111) (7) (7) (07)   ;(000000001000) (10) (8) (08)   ;(000000001000) (10) (8) (08)   ;(000000001000) (10) (8) (08)   ;
;80;(000000001001) (11) (9) (09)    ;(000000001001) (11) (9) (09)   ;(000000001010) (12) (10) (0A)   ;(000000001010) (12) (10) (0A)   ;(000000001010) (12) (10) (0A)   ;(000000001011) (13) (11) (0B)   ;(000000001011) (13) (11) (0B)   ;(000000001011) (13) (11) (0B)   ;
;88;(000000001100) (14) (12) (0C)    ;(000000001100) (14) (12) (0C)   ;(000000001100) (14) (12) (0C)   ;(000000001101) (15) (13) (0D)   ;(000000001101) (15) (13) (0D)   ;(000000001110) (16) (14) (0E)   ;(000000001110) (16) (14) (0E)   ;(000000001110) (16) (14) (0E)   ;
;96;(000000001111) (17) (15) (0F)    ;(000000001111) (17) (15) (0F)   ;(000000001111) (17) (15) (0F)   ;(000000010000) (20) (16) (10)   ;(000000010000) (20) (16) (10)   ;(000000010000) (20) (16) (10)   ;(000000010001) (21) (17) (11)   ;(000000010001) (21) (17) (11)   ;
;104;(000000010010) (22) (18) (12)    ;(000000010010) (22) (18) (12)   ;(000000010010) (22) (18) (12)   ;(000000010011) (23) (19) (13)   ;(000000010011) (23) (19) (13)   ;(000000010011) (23) (19) (13)   ;(000000010100) (24) (20) (14)   ;(000000010100) (24) (20) (14)   ;
;112;(000000010100) (24) (20) (14)    ;(000000010101) (25) (21) (15)   ;(000000010101) (25) (21) (15)   ;(000000010110) (26) (22) (16)   ;(000000010110) (26) (22) (16)   ;(000000010110) (26) (22) (16)   ;(000000010111) (27) (23) (17)   ;(000000010111) (27) (23) (17)   ;
;120;(000000010111) (27) (23) (17)    ;(000000011000) (30) (24) (18)   ;(000000011000) (30) (24) (18)   ;(000000011000) (30) (24) (18)   ;(000000011001) (31) (25) (19)   ;(000000011001) (31) (25) (19)   ;(000000011010) (32) (26) (1A)   ;(000000011010) (32) (26) (1A)   ;
;128;(000000011010) (32) (26) (1A)    ;(000000011011) (33) (27) (1B)   ;(000000011011) (33) (27) (1B)   ;(000000011011) (33) (27) (1B)   ;(000000011100) (34) (28) (1C)   ;(000000011100) (34) (28) (1C)   ;(000000011100) (34) (28) (1C)   ;(000000011101) (35) (29) (1D)   ;
;136;(000000011101) (35) (29) (1D)    ;(000000011110) (36) (30) (1E)   ;(000000011110) (36) (30) (1E)   ;(000000011110) (36) (30) (1E)   ;(000000011111) (37) (31) (1F)   ;(000000011111) (37) (31) (1F)   ;(000000011111) (37) (31) (1F)   ;(000000100000) (40) (32) (20)   ;
;144;(000000100000) (40) (32) (20)    ;(000000100000) (40) (32) (20)   ;(000000100001) (41) (33) (21)   ;(000000100001) (41) (33) (21)   ;(000000100001) (41) (33) (21)   ;(000000100010) (42) (34) (22)   ;(000000100010) (42) (34) (22)   ;(000000100011) (43) (35) (23)   ;
;152;(000000100011) (43) (35) (23)    ;(000000100011) (43) (35) (23)   ;(000000100100) (44) (36) (24)   ;(000000100100) (44) (36) (24)   ;(000000100100) (44) (36) (24)   ;(000000100101) (45) (37) (25)   ;(000000100101) (45) (37) (25)   ;(000000100101) (45) (37) (25)   ;
;160;(000000100110) (46) (38) (26)    ;(000000100110) (46) (38) (26)   ;(000000100111) (47) (39) (27)   ;(000000100111) (47) (39) (27)   ;(000000100111) (47) (39) (27)   ;(000000101000) (50) (40) (28)   ;(000000101000) (50) (40) (28)   ;(000000101000) (50) (40) (28)   ;
;168;(000000101001) (51) (41) (29)    ;(000000101001) (51) (41) (29)   ;(000000101001) (51) (41) (29)   ;(000000101010) (52) (42) (2A)   ;(000000101010) (52) (42) (2A)   ;(000000101011) (53) (43) (2B)   ;(000000101011) (53) (43) (2B)   ;(000000101011) (53) (43) (2B)   ;
;176;(000000101100) (54) (44) (2C)    ;(000000101100) (54) (44) (2C)   ;(000000101100) (54) (44) (2C)   ;(000000101101) (55) (45) (2D)   ;(000000101101) (55) (45) (2D)   ;(000000101101) (55) (45) (2D)   ;(000000101110) (56) (46) (2E)   ;(000000101110) (56) (46) (2E)   ;
;184;(000000101111) (57) (47) (2F)    ;(000000101111) (57) (47) (2F)   ;(000000101111) (57) (47) (2F)   ;(000000110000) (60) (48) (30)   ;(000000110000) (60) (48) (30)   ;(000000110000) (60) (48) (30)   ;(000000110001) (61) (49) (31)   ;(000000110001) (61) (49) (31)   ;
;192;(000000110001) (61) (49) (31)    ;(000000110010) (62) (50) (32)   ;(000000110010) (62) (50) (32)   ;(000000110010) (62) (50) (32)   ;(000000110011) (63) (51) (33)   ;(000000110011) (63) (51) (33)   ;(000000110100) (64) (52) (34)   ;(000000110100) (64) (52) (34)   ;
;200;(000000110100) (64) (52) (34)    ;(000000110101) (65) (53) (35)   ;(000000110101) (65) (53) (35)   ;(000000110101) (65) (53) (35)   ;(000000110110) (66) (54) (36)   ;(000000110110) (66) (54) (36)   ;(000000110110) (66) (54) (36)   ;(000000110111) (67) (55) (37)   ;
;208;(000000110111) (67) (55) (37)    ;(000000111000) (70) (56) (38)   ;(000000111000) (70) (56) (38)   ;(000000111000) (70) (56) (38)   ;(000000111001) (71) (57) (39)   ;(000000111001) (71) (57) (39)   ;(000000111001) (71) (57) (39)   ;(000000111010) (72) (58) (3A)   ;
;216;(000000111010) (72) (58) (3A)    ;(000000111010) (72) (58) (3A)   ;(000000111011) (73) (59) (3B)   ;(000000111011) (73) (59) (3B)   ;(000000111011) (73) (59) (3B)   ;(000000111100) (74) (60) (3C)   ;(000000111100) (74) (60) (3C)   ;(000000111101) (75) (61) (3D)   ;
;224;(000000111101) (75) (61) (3D)    ;(000000111101) (75) (61) (3D)   ;(000000111110) (76) (62) (3E)   ;(000000111110) (76) (62) (3E)   ;(000000111110) (76) (62) (3E)   ;(000000111111) (77) (63) (3F)   ;(000000111111) (77) (63) (3F)   ;(000000111111) (77) (63) (3F)   ;
;232;(000001000000) (100) (64) (40)    ;(000001000000) (100) (64) (40)   ;(000001000001) (101) (65) (41)   ;(000001000001) (101) (65) (41)   ;(000001000001) (101) (65) (41)   ;(000001000010) (102) (66) (42)   ;(000001000010) (102) (66) (42)   ;(000001000010) (102) (66) (42)   ;
;240;(000001000011) (103) (67) (43)    ;(000001000011) (103) (67) (43)   ;(000001000011) (103) (67) (43)   ;(000001000100) (104) (68) (44)   ;(000001000100) (104) (68) (44)   ;(000001000100) (104) (68) (44)   ;(000001000101) (105) (69) (45)   ;(000001000101) (105) (69) (45)   ;
;248;(000001000110) (106) (70) (46)    ;(000001000110) (106) (70) (46)   ;(000001000110) (106) (70) (46)   ;(000001000111) (107) (71) (47)   ;(000001000111) (107) (71) (47)   ;(000001000111) (107) (71) (47)   ;(000001001000) (110) (72) (48)   ;(000001001000) (110) (72) (48)   ;
;256;(000001001000) (110) (72) (48)    ;(000001001001) (111) (73) (49)   ;(000001001001) (111) (73) (49)   ;(000001001010) (112) (74) (4A)   ;(000001001010) (112) (74) (4A)   ;(000001001010) (112) (74) (4A)   ;(000001001011) (113) (75) (4B)   ;(000001001011) (113) (75) (4B)   ;
;264;(000001001011) (113) (75) (4B)    ;(000001001100) (114) (76) (4C)   ;(000001001100) (114) (76) (4C)   ;(000001001100) (114) (76) (4C)   ;(000001001101) (115) (77) (4D)   ;(000001001101) (115) (77) (4D)   ;(000001001101) (115) (77) (4D)   ;(000001001110) (116) (78) (4E)   ;
;272;(000001001110) (116) (78) (4E)    ;(000001001111) (117) (79) (4F)   ;(000001001111) (117) (79) (4F)   ;(000001001111) (117) (79) (4F)   ;(000001010000) (120) (80) (50)   ;(000001010000) (120) (80) (50)   ;(000001010000) (120) (80) (50)   ;(000001010001) (121) (81) (51)   ;
;280;(000001010001) (121) (81) (51)    ;(000001010001) (121) (81) (51)   ;(000001010010) (122) (82) (52)   ;(000001010010) (122) (82) (52)   ;(000001010010) (122) (82) (52)   ;(000001010011) (123) (83) (53)   ;(000001010011) (123) (83) (53)   ;(000001010100) (124) (84) (54)   ;
;288;(000001010100) (124) (84) (54)    ;(000001010100) (124) (84) (54)   ;(000001010101) (125) (85) (55)   ;(000001010101) (125) (85) (55)   ;(000001010101) (125) (85) (55)   ;(000001010110) (126) (86) (56)   ;(000001010110) (126) (86) (56)   ;(000001010110) (126) (86) (56)   ;
;296;(000001010111) (127) (87) (57)    ;(000001010111) (127) (87) (57)   ;(000001010111) (127) (87) (57)   ;(000001011000) (130) (88) (58)   ;(000001011000) (130) (88) (58)   ;(000001011001) (131) (89) (59)   ;(000001011001) (131) (89) (59)   ;(000001011001) (131) (89) (59)   ;
;304;(000001011010) (132) (90) (5A)    ;(000001011010) (132) (90) (5A)   ;(000001011010) (132) (90) (5A)   ;(000001011011) (133) (91) (5B)   ;(000001011011) (133) (91) (5B)   ;(000001011011) (133) (91) (5B)   ;(000001011100) (134) (92) (5C)   ;(000001011100) (134) (92) (5C)   ;
;312;(000001011100) (134) (92) (5C)    ;(000001011101) (135) (93) (5D)   ;(000001011101) (135) (93) (5D)   ;(000001011110) (136) (94) (5E)   ;(000001011110) (136) (94) (5E)   ;(000001011110) (136) (94) (5E)   ;(000001011111) (137) (95) (5F)   ;(000001011111) (137) (95) (5F)   ;
;320;(000001011111) (137) (95) (5F)    ;(000001100000) (140) (96) (60)   ;(000001100000) (140) (96) (60)   ;(000001100000) (140) (96) (60)   ;(000001100001) (141) (97) (61)   ;(000001100001) (141) (97) (61)   ;(000001100001) (141) (97) (61)   ;(000001100010) (142) (98) (62)   ;
;328;(000001100010) (142) (98) (62)    ;(000001100011) (143) (99) (63)   ;(000001100011) (143) (99) (63)   ;(000001100011) (143) (99) (63)   ;(000001100100) (144) (100) (64)   ;(000001100100) (144) (100) (64)   ;(000001100100) (144) (100) (64)   ;(000001100101) (145) (101) (65)   ;
;336;(000001100101) (145) (101) (65)    ;(000001100101) (145) (101) (65)   ;(000001100110) (146) (102) (66)   ;(000001100110) (146) (102) (66)   ;(000001100110) (146) (102) (66)   ;(000001100111) (147) (103) (67)   ;(000001100111) (147) (103) (67)   ;(000001101000) (150) (104) (68)   ;
;344;(000001101000) (150) (104) (68)    ;(000001101000) (150) (104) (68)   ;(000001101001) (151) (105) (69)   ;(000001101001) (151) (105) (69)   ;(000001101001) (151) (105) (69)   ;(000001101010) (152) (106) (6A)   ;(000001101010) (152) (106) (6A)   ;(000001101010) (152) (106) (6A)   ;
;352;(000001101011) (153) (107) (6B)    ;(000001101011) (153) (107) (6B)   ;(000001101011) (153) (107) (6B)   ;(000001101100) (154) (108) (6C)   ;(000001101100) (154) (108) (6C)   ;(000001101101) (155) (109) (6D)   ;(000001101101) (155) (109) (6D)   ;(000001101101) (155) (109) (6D)   ;
;360;(000001101110) (156) (110) (6E)    ;(000001101110) (156) (110) (6E)   ;(000001101110) (156) (110) (6E)   ;(000001101111) (157) (111) (6F)   ;(000001101111) (157) (111) (6F)   ;(000001101111) (157) (111) (6F)   ;(000001110000) (160) (112) (70)   ;(000001110000) (160) (112) (70)   ;
;368;(000001110000) (160) (112) (70)    ;(000001110001) (161) (113) (71)   ;(000001110001) (161) (113) (71)   ;(000001110001) (161) (113) (71)   ;(000001110010) (162) (114) (72)   ;(000001110010) (162) (114) (72)   ;(000001110011) (163) (115) (73)   ;(000001110011) (163) (115) (73)   ;
;376;(000001110011) (163) (115) (73)    ;(000001110100) (164) (116) (74)   ;(000001110100) (164) (116) (74)   ;(000001110100) (164) (116) (74)   ;(000001110101) (165) (117) (75)   ;(000001110101) (165) (117) (75)   ;(000001110101) (165) (117) (75)   ;(000001110110) (166) (118) (76)   ;
;384;(000001110110) (166) (118) (76)    ;(000001110110) (166) (118) (76)   ;(000001110111) (167) (119) (77)   ;(000001110111) (167) (119) (77)   ;(000001111000) (170) (120) (78)   ;(000001111000) (170) (120) (78)   ;(000001111000) (170) (120) (78)   ;(000001111001) (171) (121) (79)   ;
;392;(000001111001) (171) (121) (79)    ;(000001111001) (171) (121) (79)   ;(000001111010) (172) (122) (7A)   ;(000001111010) (172) (122) (7A)   ;(000001111010) (172) (122) (7A)   ;(000001111011) (173) (123) (7B)   ;(000001111011) (173) (123) (7B)   ;(000001111011) (173) (123) (7B)   ;
;400;(000001111100) (174) (124) (7C)    ;(000001111100) (174) (124) (7C)   ;(000001111100) (174) (124) (7C)   ;(000001111101) (175) (125) (7D)   ;(000001111101) (175) (125) (7D)   ;(000001111110) (176) (126) (7E)   ;(000001111110) (176) (126) (7E)   ;(000001111110) (176) (126) (7E)   ;
;408;(000001111111) (177) (127) (7F)    ;(000001111111) (177) (127) (7F)   ;(000001111111) (177) (127) (7F)   ;(000010000000) (200) (128) (80)   ;(000010000000) (200) (128) (80)   ;(000010000000) (200) (128) (80)   ;(000010000001) (201) (129) (81)   ;(000010000001) (201) (129) (81)   ;
;416;(000010000001) (201) (129) (81)    ;(000010000010) (202) (130) (82)   ;(000010000010) (202) (130) (82)   ;(000010000011) (203) (131) (83)   ;(000010000011) (203) (131) (83)   ;(000010000011) (203) (131) (83)   ;(000010000100) (204) (132) (84)   ;(000010000100) (204) (132) (84)   ;
;424;(000010000100) (204) (132) (84)    ;(000010000101) (205) (133) (85)   ;(000010000101) (205) (133) (85)   ;(000010000101) (205) (133) (85)   ;(000010000110) (206) (134) (86)   ;(000010000110) (206) (134) (86)   ;(000010000110) (206) (134) (86)   ;(000010000111) (207) (135) (87)   ;
;432;(000010000111) (207) (135) (87)    ;(000010000111) (207) (135) (87)   ;(000010001000) (210) (136) (88)   ;(000010001000) (210) (136) (88)   ;(000010001001) (211) (137) (89)   ;(000010001001) (211) (137) (89)   ;(000010001001) (211) (137) (89)   ;(000010001010) (212) (138) (8A)   ;
;440;(000010001010) (212) (138) (8A)    ;(000010001010) (212) (138) (8A)   ;(000010001011) (213) (139) (8B)   ;(000010001011) (213) (139) (8B)   ;(000010001011) (213) (139) (8B)   ;(000010001100) (214) (140) (8C)   ;(000010001100) (214) (140) (8C)   ;(000010001100) (214) (140) (8C)   ;
;448;(000010001101) (215) (141) (8D)    ;(000010001101) (215) (141) (8D)   ;(000010001101) (215) (141) (8D)   ;(000010001110) (216) (142) (8E)   ;(000010001110) (216) (142) (8E)   ;(000010001111) (217) (143) (8F)   ;(000010001111) (217) (143) (8F)   ;(000010001111) (217) (143) (8F)   ;
;456;(000010010000) (220) (144) (90)    ;(000010010000) (220) (144) (90)   ;(000010010000) (220) (144) (90)   ;(000010010001) (221) (145) (91)   ;(000010010001) (221) (145) (91)   ;(000010010001) (221) (145) (91)   ;(000010010010) (222) (146) (92)   ;(000010010010) (222) (146) (92)   ;
;464;(000010010010) (222) (146) (92)    ;(000010010011) (223) (147) (93)   ;(000010010011) (223) (147) (93)   ;(000010010011) (223) (147) (93)   ;(000010010100) (224) (148) (94)   ;(000010010100) (224) (148) (94)   ;(000010010100) (224) (148) (94)   ;(000010010101) (225) (149) (95)   ;
;472;(000010010101) (225) (149) (95)    ;(000010010110) (226) (150) (96)   ;(000010010110) (226) (150) (96)   ;(000010010110) (226) (150) (96)   ;(000010010111) (227) (151) (97)   ;(000010010111) (227) (151) (97)   ;(000010010111) (227) (151) (97)   ;(000010011000) (230) (152) (98)   ;
;480;(000010011000) (230) (152) (98)    ;(000010011000) (230) (152) (98)   ;(000010011001) (231) (153) (99)   ;(000010011001) (231) (153) (99)   ;(000010011001) (231) (153) (99)   ;(000010011010) (232) (154) (9A)   ;(000010011010) (232) (154) (9A)   ;(000010011010) (232) (154) (9A)   ;
;488;(000010011011) (233) (155) (9B)    ;(000010011011) (233) (155) (9B)   ;(000010011100) (234) (156) (9C)   ;(000010011100) (234) (156) (9C)   ;(000010011100) (234) (156) (9C)   ;(000010011101) (235) (157) (9D)   ;(000010011101) (235) (157) (9D)   ;(000010011101) (235) (157) (9D)   ;
;496;(000010011110) (236) (158) (9E)    ;(000010011110) (236) (158) (9E)   ;(000010011110) (236) (158) (9E)   ;(000010011111) (237) (159) (9F)   ;(000010011111) (237) (159) (9F)   ;(000010011111) (237) (159) (9F)   ;(000010100000) (240) (160) (A0)   ;(000010100000) (240) (160) (A0)   ;
;504;(000010100000) (240) (160) (A0)    ;(000010100001) (241) (161) (A1)   ;(000010100001) (241) (161) (A1)   ;(000010100001) (241) (161) (A1)   ;(000010100010) (242) (162) (A2)   ;(000010100010) (242) (162) (A2)   ;(000010100011) (243) (163) (A3)   ;(000010100011) (243) (163) (A3)   ;
;512;(000010100011) (243) (163) (A3)    ;(000010100100) (244) (164) (A4)   ;(000010100100) (244) (164) (A4)   ;(000010100100) (244) (164) (A4)   ;(000010100101) (245) (165) (A5)   ;(000010100101) (245) (165) (A5)   ;(000010100101) (245) (165) (A5)   ;(000010100110) (246) (166) (A6)   ;
;520;(000010100110) (246) (166) (A6)    ;(000010100110) (246) (166) (A6)   ;(000010100111) (247) (167) (A7)   ;(000010100111) (247) (167) (A7)   ;(000010100111) (247) (167) (A7)   ;(000010101000) (250) (168) (A8)   ;(000010101000) (250) (168) (A8)   ;(000010101001) (251) (169) (A9)   ;
;528;(000010101001) (251) (169) (A9)    ;(000010101001) (251) (169) (A9)   ;(000010101010) (252) (170) (AA)   ;(000010101010) (252) (170) (AA)   ;(000010101010) (252) (170) (AA)   ;(000010101011) (253) (171) (AB)   ;(000010101011) (253) (171) (AB)   ;(000010101011) (253) (171) (AB)   ;
;536;(000010101100) (254) (172) (AC)    ;(000010101100) (254) (172) (AC)   ;(000010101100) (254) (172) (AC)   ;(000010101101) (255) (173) (AD)   ;(000010101101) (255) (173) (AD)   ;(000010101101) (255) (173) (AD)   ;(000010101110) (256) (174) (AE)   ;(000010101110) (256) (174) (AE)   ;
;544;(000010101110) (256) (174) (AE)    ;(000010101111) (257) (175) (AF)   ;(000010101111) (257) (175) (AF)   ;(000010110000) (260) (176) (B0)   ;(000010110000) (260) (176) (B0)   ;(000010110000) (260) (176) (B0)   ;(000010110001) (261) (177) (B1)   ;(000010110001) (261) (177) (B1)   ;
;552;(000010110001) (261) (177) (B1)    ;(000010110010) (262) (178) (B2)   ;(000010110010) (262) (178) (B2)   ;(000010110010) (262) (178) (B2)   ;(000010110011) (263) (179) (B3)   ;(000010110011) (263) (179) (B3)   ;(000010110011) (263) (179) (B3)   ;(000010110100) (264) (180) (B4)   ;
;560;(000010110100) (264) (180) (B4)    ;(000010110100) (264) (180) (B4)   ;(000010110101) (265) (181) (B5)   ;(000010110101) (265) (181) (B5)   ;(000010110101) (265) (181) (B5)   ;(000010110110) (266) (182) (B6)   ;(000010110110) (266) (182) (B6)   ;(000010110110) (266) (182) (B6)   ;
;568;(000010110111) (267) (183) (B7)    ;(000010110111) (267) (183) (B7)   ;(000010111000) (270) (184) (B8)   ;(000010111000) (270) (184) (B8)   ;(000010111000) (270) (184) (B8)   ;(000010111001) (271) (185) (B9)   ;(000010111001) (271) (185) (B9)   ;(000010111001) (271) (185) (B9)   ;
;576;(000010111010) (272) (186) (BA)    ;(000010111010) (272) (186) (BA)   ;(000010111010) (272) (186) (BA)   ;(000010111011) (273) (187) (BB)   ;(000010111011) (273) (187) (BB)   ;(000010111011) (273) (187) (BB)   ;(000010111100) (274) (188) (BC)   ;(000010111100) (274) (188) (BC)   ;
;584;(000010111100) (274) (188) (BC)    ;(000010111101) (275) (189) (BD)   ;(000010111101) (275) (189) (BD)   ;(000010111101) (275) (189) (BD)   ;(000010111110) (276) (190) (BE)   ;(000010111110) (276) (190) (BE)   ;(000010111111) (277) (191) (BF)   ;(000010111111) (277) (191) (BF)   ;
;592;(000010111111) (277) (191) (BF)    ;(000011000000) (300) (192) (C0)   ;(000011000000) (300) (192) (C0)   ;(000011000000) (300) (192) (C0)   ;(000011000001) (301) (193) (C1)   ;(000011000001) (301) (193) (C1)   ;(000011000001) (301) (193) (C1)   ;(000011000010) (302) (194) (C2)   ;
;600;(000011000010) (302) (194) (C2)    ;(000011000010) (302) (194) (C2)   ;(000011000011) (303) (195) (C3)   ;(000011000011) (303) (195) (C3)   ;(000011000011) (303) (195) (C3)   ;(000011000100) (304) (196) (C4)   ;(000011000100) (304) (196) (C4)   ;(000011000100) (304) (196) (C4)   ;
;608;(000011000101) (305) (197) (C5)    ;(000011000101) (305) (197) (C5)   ;(000011000101) (305) (197) (C5)   ;(000011000110) (306) (198) (C6)   ;(000011000110) (306) (198) (C6)   ;(000011000111) (307) (199) (C7)   ;(000011000111) (307) (199) (C7)   ;(000011000111) (307) (199) (C7)   ;
;616;(000011001000) (310) (200) (C8)    ;(000011001000) (310) (200) (C8)   ;(000011001000) (310) (200) (C8)   ;(000011001001) (311) (201) (C9)   ;(000011001001) (311) (201) (C9)   ;(000011001001) (311) (201) (C9)   ;(000011001010) (312) (202) (CA)   ;(000011001010) (312) (202) (CA)   ;
;624;(000011001010) (312) (202) (CA)    ;(000011001011) (313) (203) (CB)   ;(000011001011) (313) (203) (CB)   ;(000011001011) (313) (203) (CB)   ;(000011001100) (314) (204) (CC)   ;(000011001100) (314) (204) (CC)   ;(000011001100) (314) (204) (CC)   ;(000011001101) (315) (205) (CD)   ;
;632;(000011001101) (315) (205) (CD)    ;(000011001101) (315) (205) (CD)   ;(000011001110) (316) (206) (CE)   ;(000011001110) (316) (206) (CE)   ;(000011001110) (316) (206) (CE)   ;(000011001111) (317) (207) (CF)   ;(000011001111) (317) (207) (CF)   ;(000011010000) (320) (208) (D0)   ;
;640;(000011010000) (320) (208) (D0)    ;(000011010000) (320) (208) (D0)   ;(000011010001) (321) (209) (D1)   ;(000011010001) (321) (209) (D1)   ;(000011010001) (321) (209) (D1)   ;(000011010010) (322) (210) (D2)   ;(000011010010) (322) (210) (D2)   ;(000011010010) (322) (210) (D2)   ;
;648;(000011010011) (323) (211) (D3)    ;(000011010011) (323) (211) (D3)   ;(000011010011) (323) (211) (D3)   ;(000011010100) (324) (212) (D4)   ;(000011010100) (324) (212) (D4)   ;(000011010100) (324) (212) (D4)   ;(000011010101) (325) (213) (D5)   ;(000011010101) (325) (213) (D5)   ;
;656;(000011010101) (325) (213) (D5)    ;(000011010110) (326) (214) (D6)   ;(000011010110) (326) (214) (D6)   ;(000011010110) (326) (214) (D6)   ;(000011010111) (327) (215) (D7)   ;(000011010111) (327) (215) (D7)   ;(000011010111) (327) (215) (D7)   ;(000011011000) (330) (216) (D8)   ;
;664;(000011011000) (330) (216) (D8)    ;(000011011001) (331) (217) (D9)   ;(000011011001) (331) (217) (D9)   ;(000011011001) (331) (217) (D9)   ;(000011011010) (332) (218) (DA)   ;(000011011010) (332) (218) (DA)   ;(000011011010) (332) (218) (DA)   ;(000011011011) (333) (219) (DB)   ;
;672;(000011011011) (333) (219) (DB)    ;(000011011011) (333) (219) (DB)   ;(000011011100) (334) (220) (DC)   ;(000011011100) (334) (220) (DC)   ;(000011011100) (334) (220) (DC)   ;(000011011101) (335) (221) (DD)   ;(000011011101) (335) (221) (DD)   ;(000011011101) (335) (221) (DD)   ;
;680;(000011011110) (336) (222) (DE)    ;(000011011110) (336) (222) (DE)   ;(000011011110) (336) (222) (DE)   ;(000011011111) (337) (223) (DF)   ;(000011011111) (337) (223) (DF)   ;(000011011111) (337) (223) (DF)   ;(000011100000) (340) (224) (E0)   ;(000011100000) (340) (224) (E0)   ;
;688;(000011100000) (340) (224) (E0)    ;(000011100001) (341) (225) (E1)   ;(000011100001) (341) (225) (E1)   ;(000011100010) (342) (226) (E2)   ;(000011100010) (342) (226) (E2)   ;(000011100010) (342) (226) (E2)   ;(000011100011) (343) (227) (E3)   ;(000011100011) (343) (227) (E3)   ;
;696;(000011100011) (343) (227) (E3)    ;(000011100100) (344) (228) (E4)   ;(000011100100) (344) (228) (E4)   ;(000011100100) (344) (228) (E4)   ;(000011100101) (345) (229) (E5)   ;(000011100101) (345) (229) (E5)   ;(000011100101) (345) (229) (E5)   ;(000011100110) (346) (230) (E6)   ;
;704;(000011100110) (346) (230) (E6)    ;(000011100110) (346) (230) (E6)   ;(000011100111) (347) (231) (E7)   ;(000011100111) (347) (231) (E7)   ;(000011100111) (347) (231) (E7)   ;(000011101000) (350) (232) (E8)   ;(000011101000) (350) (232) (E8)   ;(000011101000) (350) (232) (E8)   ;
;712;(000011101001) (351) (233) (E9)    ;(000011101001) (351) (233) (E9)   ;(000011101001) (351) (233) (E9)   ;(000011101010) (352) (234) (EA)   ;(000011101010) (352) (234) (EA)   ;(000011101010) (352) (234) (EA)   ;(000011101011) (353) (235) (EB)   ;(000011101011) (353) (235) (EB)   ;
;720;(000011101100) (354) (236) (EC)    ;(000011101100) (354) (236) (EC)   ;(000011101100) (354) (236) (EC)   ;(000011101101) (355) (237) (ED)   ;(000011101101) (355) (237) (ED)   ;(000011101101) (355) (237) (ED)   ;(000011101110) (356) (238) (EE)   ;(000011101110) (356) (238) (EE)   ;
;728;(000011101110) (356) (238) (EE)    ;(000011101111) (357) (239) (EF)   ;(000011101111) (357) (239) (EF)   ;(000011101111) (357) (239) (EF)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110000) (360) (240) (F0)   ;(000011110001) (361) (241) (F1)   ;
;736;(000011110001) (361) (241) (F1)    ;(000011110001) (361) (241) (F1)   ;(000011110010) (362) (242) (F2)   ;(000011110010) (362) (242) (F2)   ;(000011110010) (362) (242) (F2)   ;(000011110011) (363) (243) (F3)   ;(000011110011) (363) (243) (F3)   ;(000011110011) (363) (243) (F3)   ;
;744;(000011110100) (364) (244) (F4)    ;(000011110100) (364) (244) (F4)   ;(000011110100) (364) (244) (F4)   ;(000011110101) (365) (245) (F5)   ;(000011110101) (365) (245) (F5)   ;(000011110101) (365) (245) (F5)   ;(000011110110) (366) (246) (F6)   ;(000011110110) (366) (246) (F6)   ;
;752;(000011110110) (366) (246) (F6)    ;(000011110111) (367) (247) (F7)   ;(000011110111) (367) (247) (F7)   ;(000011111000) (370) (248) (F8)   ;(000011111000) (370) (248) (F8)   ;(000011111000) (370) (248) (F8)   ;(000011111001) (371) (249) (F9)   ;(000011111001) (371) (249) (F9)   ;
;760;(000011111001) (371) (249) (F9)    ;(000011111010) (372) (250) (FA)   ;(000011111010) (372) (250) (FA)   ;(000011111010) (372) (250) (FA)   ;(000011111011) (373) (251) (FB)   ;(000011111011) (373) (251) (FB)   ;(000011111011) (373) (251) (FB)   ;(000011111100) (374) (252) (FC)   ;
;768;(000011111100) (374) (252) (FC)    ;(000011111100) (374) (252) (FC)   ;(000011111101) (375) (253) (FD)   ;(000011111101) (375) (253) (FD)   ;(000011111101) (375) (253) (FD)   ;(000011111110) (376) (254) (FE)   ;(000011111110) (376) (254) (FE)   ;(000011111110) (376) (254) (FE)   ;
;776;(000011111111) (377) (255) (FF)    ;(000011111111) (377) (255) (FF)   ;(000011111111) (377) (255) (FF)   ;(000100000000) (400) (256) (100)   ;(000100000000) (400) (256) (100)   ;(000100000000) (400) (256) (100)   ;(000100000001) (401) (257) (101)   ;(000100000001) (401) (257) (101)   ;
;784;(000100000001) (401) (257) (101)    ;(000100000010) (402) (258) (102)   ;(000100000010) (402) (258) (102)   ;(000100000010) (402) (258) (102)   ;(000100000011) (403) (259) (103)   ;(000100000011) (403) (259) (103)   ;(000100000100) (404) (260) (104)   ;(000100000100) (404) (260) (104)   ;
;792;(000100000100) (404) (260) (104)    ;(000100000101) (405) (261) (105)   ;(000100000101) (405) (261) (105)   ;(000100000101) (405) (261) (105)   ;(000100000110) (406) (262) (106)   ;(000100000110) (406) (262) (106)   ;(000100000110) (406) (262) (106)   ;(000100000111) (407) (263) (107)   ;
;800;(000100000111) (407) (263) (107)    ;(000100000111) (407) (263) (107)   ;(000100001000) (410) (264) (108)   ;(000100001000) (410) (264) (108)   ;(000100001000) (410) (264) (108)   ;(000100001001) (411) (265) (109)   ;(000100001001) (411) (265) (109)   ;(000100001001) (411) (265) (109)   ;
;808;(000100001010) (412) (266) (10A)    ;(000100001010) (412) (266) (10A)   ;(000100001010) (412) (266) (10A)   ;(000100001011) (413) (267) (10B)   ;(000100001011) (413) (267) (10B)   ;(000100001011) (413) (267) (10B)   ;(000100001100) (414) (268) (10C)   ;(000100001100) (414) (268) (10C)   ;
;816;(000100001100) (414) (268) (10C)    ;(000100001101) (415) (269) (10D)   ;(000100001101) (415) (269) (10D)   ;(000100001101) (415) (269) (10D)   ;(000100001110) (416) (270) (10E)   ;(000100001110) (416) (270) (10E)   ;(000100001110) (416) (270) (10E)   ;(000100001111) (417) (271) (10F)   ;
;824;(000100001111) (417) (271) (10F)    ;(000100001111) (417) (271) (10F)   ;(000100010000) (420) (272) (110)   ;(000100010000) (420) (272) (110)   ;(000100010000) (420) (272) (110)   ;(000100010001) (421) (273) (111)   ;(000100010001) (421) (273) (111)   ;(000100010001) (421) (273) (111)   ;
;832;(000100010010) (422) (274) (112)    ;(000100010010) (422) (274) (112)   ;(000100010011) (423) (275) (113)   ;(000100010011) (423) (275) (113)   ;(000100010011) (423) (275) (113)   ;(000100010100) (424) (276) (114)   ;(000100010100) (424) (276) (114)   ;(000100010100) (424) (276) (114)   ;
;840;(000100010101) (425) (277) (115)    ;(000100010101) (425) (277) (115)   ;(000100010101) (425) (277) (115)   ;(000100010110) (426) (278) (116)   ;(000100010110) (426) (278) (116)   ;(000100010110) (426) (278) (116)   ;(000100010111) (427) (279) (117)   ;(000100010111) (427) (279) (117)   ;
;848;(000100010111) (427) (279) (117)    ;(000100011000) (430) (280) (118)   ;(000100011000) (430) (280) (118)   ;(000100011000) (430) (280) (118)   ;(000100011001) (431) (281) (119)   ;(000100011001) (431) (281) (119)   ;(000100011001) (431) (281) (119)   ;(000100011010) (432) (282) (11A)   ;
;856;(000100011010) (432) (282) (11A)    ;(000100011010) (432) (282) (11A)   ;(000100011011) (433) (283) (11B)   ;(000100011011) (433) (283) (11B)   ;(000100011011) (433) (283) (11B)   ;(000100011100) (434) (284) (11C)   ;(000100011100) (434) (284) (11C)   ;(000100011100) (434) (284) (11C)   ;
;864;(000100011101) (435) (285) (11D)    ;(000100011101) (435) (285) (11D)   ;(000100011101) (435) (285) (11D)   ;(000100011110) (436) (286) (11E)   ;(000100011110) (436) (286) (11E)   ;(000100011110) (436) (286) (11E)   ;(000100011111) (437) (287) (11F)   ;(000100011111) (437) (287) (11F)   ;
;872;(000100011111) (437) (287) (11F)    ;(000100100000) (440) (288) (120)   ;(000100100000) (440) (288) (120)   ;(000100100000) (440) (288) (120)   ;(000100100001) (441) (289) (121)   ;(000100100001) (441) (289) (121)   ;(000100100001) (441) (289) (121)   ;(000100100010) (442) (290) (122)   ;
;880;(000100100010) (442) (290) (122)    ;(000100100010) (442) (290) (122)   ;(000100100011) (443) (291) (123)   ;(000100100011) (443) (291) (123)   ;(000100100011) (443) (291) (123)   ;(000100100100) (444) (292) (124)   ;(000100100100) (444) (292) (124)   ;(000100100101) (445) (293) (125)   ;
;888;(000100100101) (445) (293) (125)    ;(000100100101) (445) (293) (125)   ;(000100100110) (446) (294) (126)   ;(000100100110) (446) (294) (126)   ;(000100100110) (446) (294) (126)   ;(000100100111) (447) (295) (127)   ;(000100100111) (447) (295) (127)   ;(000100100111) (447) (295) (127)   ;
;896;(000100101000) (450) (296) (128)    ;(000100101000) (450) (296) (128)   ;(000100101000) (450) (296) (128)   ;(000100101001) (451) (297) (129)   ;(000100101001) (451) (297) (129)   ;(000100101001) (451) (297) (129)   ;(000100101010) (452) (298) (12A)   ;(000100101010) (452) (298) (12A)   ;
;904;(000100101010) (452) (298) (12A)    ;(000100101011) (453) (299) (12B)   ;(000100101011) (453) (299) (12B)   ;(000100101011) (453) (299) (12B)   ;(000100101100) (454) (300) (12C)   ;(000100101100) (454) (300) (12C)   ;(000100101100) (454) (300) (12C)   ;(000100101101) (455) (301) (12D)   ;
;912;(000100101101) (455) (301) (12D)    ;(000100101101) (455) (301) (12D)   ;(000100101110) (456) (302) (12E)   ;(000100101110) (456) (302) (12E)   ;(000100101110) (456) (302) (12E)   ;(000100101111) (457) (303) (12F)   ;(000100101111) (457) (303) (12F)   ;(000100101111) (457) (303) (12F)   ;
;920;(000100110000) (460) (304) (130)    ;(000100110000) (460) (304) (130)   ;(000100110000) (460) (304) (130)   ;(000100110001) (461) (305) (131)   ;(000100110001) (461) (305) (131)   ;(000100110001) (461) (305) (131)   ;(000100110010) (462) (306) (132)   ;(000100110010) (462) (306) (132)   ;
;928;(000100110010) (462) (306) (132)    ;(000100110011) (463) (307) (133)   ;(000100110011) (463) (307) (133)   ;(000100110011) (463) (307) (133)   ;(000100110100) (464) (308) (134)   ;(000100110100) (464) (308) (134)   ;(000100110100) (464) (308) (134)   ;(000100110101) (465) (309) (135)   ;
;936;(000100110101) (465) (309) (135)    ;(000100110101) (465) (309) (135)   ;(000100110110) (466) (310) (136)   ;(000100110110) (466) (310) (136)   ;(000100110110) (466) (310) (136)   ;(000100110111) (467) (311) (137)   ;(000100110111) (467) (311) (137)   ;(000100110111) (467) (311) (137)   ;
;944;(000100111000) (470) (312) (138)    ;(000100111000) (470) (312) (138)   ;(000100111000) (470) (312) (138)   ;(000100111001) (471) (313) (139)   ;(000100111001) (471) (313) (139)   ;(000100111001) (471) (313) (139)   ;(000100111010) (472) (314) (13A)   ;(000100111010) (472) (314) (13A)   ;
;952;(000100111010) (472) (314) (13A)    ;(000100111011) (473) (315) (13B)   ;(000100111011) (473) (315) (13B)   ;(000100111011) (473) (315) (13B)   ;(000100111100) (474) (316) (13C)   ;(000100111100) (474) (316) (13C)   ;(000100111100) (474) (316) (13C)   ;(000100111101) (475) (317) (13D)   ;
;960;(000100111101) (475) (317) (13D)    ;(000100111101) (475) (317) (13D)   ;(000100111110) (476) (318) (13E)   ;(000100111110) (476) (318) (13E)   ;(000100111110) (476) (318) (13E)   ;(000100111111) (477) (319) (13F)   ;(000100111111) (477) (319) (13F)   ;(000101000000) (500) (320) (140)   ;
;968;(000101000000) (500) (320) (140)    ;(000101000000) (500) (320) (140)   ;(000101000001) (501) (321) (141)   ;(000101000001) (501) (321) (141)   ;(000101000001) (501) (321) (141)   ;(000101000010) (502) (322) (142)   ;(000101000010) (502) (322) (142)   ;(000101000010) (502) (322) (142)   ;
;976;(000101000011) (503) (323) (143)    ;(000101000011) (503) (323) (143)   ;(000101000011) (503) (323) (143)   ;(000101000100) (504) (324) (144)   ;(000101000100) (504) (324) (144)   ;(000101000100) (504) (324) (144)   ;(000101000101) (505) (325) (145)   ;(000101000101) (505) (325) (145)   ;
;984;(000101000101) (505) (325) (145)    ;(000101000110) (506) (326) (146)   ;(000101000110) (506) (326) (146)   ;(000101000110) (506) (326) (146)   ;(000101000111) (507) (327) (147)   ;(000101000111) (507) (327) (147)   ;(000101000111) (507) (327) (147)   ;(000101001000) (510) (328) (148)   ;
;992;(000101001000) (510) (328) (148)    ;(000101001000) (510) (328) (148)   ;(000101001001) (511) (329) (149)   ;(000101001001) (511) (329) (149)   ;(000101001001) (511) (329) (149)   ;(000101001010) (512) (330) (14A)   ;(000101001010) (512) (330) (14A)   ;(000101001010) (512) (330) (14A)   ;
;1000;(000101001011) (513) (331) (14B)    ;(000101001011) (513) (331) (14B)   ;(000101001011) (513) (331) (14B)   ;(000101001100) (514) (332) (14C)   ;(000101001100) (514) (332) (14C)   ;(000101001100) (514) (332) (14C)   ;(000101001101) (515) (333) (14D)   ;(000101001101) (515) (333) (14D)   ;
;1008;(000101001101) (515) (333) (14D)    ;(000101001110) (516) (334) (14E)   ;(000101001110) (516) (334) (14E)   ;(000101001110) (516) (334) (14E)   ;(000101001111) (517) (335) (14F)   ;(000101001111) (517) (335) (14F)   ;(000101001111) (517) (335) (14F)   ;(000101010000) (520) (336) (150)   ;
;1016;(000101010000) (520) (336) (150)    ;(000101010000) (520) (336) (150)   ;(000101010001) (521) (337) (151)   ;(000101010001) (521) (337) (151)   ;(000101010001) (521) (337) (151)   ;(000101010010) (522) (338) (152)   ;(000101010010) (522) (338) (152)   ;(000101010010) (522) (338) (152)   ;
;1024;(000101010011) (523) (339) (153)    ;(000101010011) (523) (339) (153)   ;(000101010011) (523) (339) (153)   ;(000101010100) (524) (340) (154)   ;(000101010100) (524) (340) (154)   ;(000101010100) (524) (340) (154)   ;(000101010101) (525) (341) (155)   ;(000101010101) (525) (341) (155)   ;
;1032;(000101010101) (525) (341) (155)    ;(000101010110) (526) (342) (156)   ;(000101010110) (526) (342) (156)   ;(000101010110) (526) (342) (156)   ;(000101010111) (527) (343) (157)   ;(000101010111) (527) (343) (157)   ;(000101010111) (527) (343) (157)   ;(000101011000) (530) (344) (158)   ;
;1040;(000101011000) (530) (344) (158)    ;(000101011000) (530) (344) (158)   ;(000101011001) (531) (345) (159)   ;(000101011001) (531) (345) (159)   ;(000101011001) (531) (345) (159)   ;(000101011010) (532) (346) (15A)   ;(000101011010) (532) (346) (15A)   ;(000101011010) (532) (346) (15A)   ;
;1048;(000101011011) (533) (347) (15B)    ;(000101011011) (533) (347) (15B)   ;(000101011011) (533) (347) (15B)   ;(000101011100) (534) (348) (15C)   ;(000101011100) (534) (348) (15C)   ;(000101011100) (534) (348) (15C)   ;(000101011101) (535) (349) (15D)   ;(000101011101) (535) (349) (15D)   ;
;1056;(000101011101) (535) (349) (15D)    ;(000101011110) (536) (350) (15E)   ;(000101011110) (536) (350) (15E)   ;(000101011110) (536) (350) (15E)   ;(000101011111) (537) (351) (15F)   ;(000101011111) (537) (351) (15F)   ;(000101011111) (537) (351) (15F)   ;(000101100000) (540) (352) (160)   ;
;1064;(000101100000) (540) (352) (160)    ;(000101100000) (540) (352) (160)   ;(000101100001) (541) (353) (161)   ;(000101100001) (541) (353) (161)   ;(000101100001) (541) (353) (161)   ;(000101100010) (542) (354) (162)   ;(000101100010) (542) (354) (162)   ;(000101100010) (542) (354) (162)   ;
;1072;(000101100011) (543) (355) (163)    ;(000101100011) (543) (355) (163)   ;(000101100011) (543) (355) (163)   ;(000101100100) (544) (356) (164)   ;(000101100100) (544) (356) (164)   ;(000101100100) (544) (356) (164)   ;(000101100101) (545) (357) (165)   ;(000101100101) (545) (357) (165)   ;
;1080;(000101100101) (545) (357) (165)    ;(000101100110) (546) (358) (166)   ;(000101100110) (546) (358) (166)   ;(000101100110) (546) (358) (166)   ;(000101100111) (547) (359) (167)   ;(000101100111) (547) (359) (167)   ;(000101100111) (547) (359) (167)   ;(000101101000) (550) (360) (168)   ;
;1088;(000101101000) (550) (360) (168)    ;(000101101000) (550) (360) (168)   ;(000101101001) (551) (361) (169)   ;(000101101001) (551) (361) (169)   ;(000101101001) (551) (361) (169)   ;(000101101010) (552) (362) (16A)   ;(000101101010) (552) (362) (16A)   ;(000101101010) (552) (362) (16A)   ;
;1096;(000101101011) (553) (363) (16B)    ;(000101101011) (553) (363) (16B)   ;(000101101011) (553) (363) (16B)   ;(000101101100) (554) (364) (16C)   ;(000101101100) (554) (364) (16C)   ;(000101101100) (554) (364) (16C)   ;(000101101101) (555) (365) (16D)   ;(000101101101) (555) (365) (16D)   ;
;1104;(000101101101) (555) (365) (16D)    ;(000101101110) (556) (366) (16E)   ;(000101101110) (556) (366) (16E)   ;(000101101110) (556) (366) (16E)   ;(000101101111) (557) (367) (16F)   ;(000101101111) (557) (367) (16F)   ;(000101101111) (557) (367) (16F)   ;(000101110000) (560) (368) (170)   ;
;1112;(000101110000) (560) (368) (170)    ;(000101110000) (560) (368) (170)   ;(000101110001) (561) (369) (171)   ;(000101110001) (561) (369) (171)   ;(000101110001) (561) (369) (171)   ;(000101110010) (562) (370) (172)   ;(000101110010) (562) (370) (172)   ;(000101110010) (562) (370) (172)   ;
;1120;(000101110011) (563) (371) (173)    ;(000101110011) (563) (371) (173)   ;(000101110011) (563) (371) (173)   ;(000101110100) (564) (372) (174)   ;(000101110100) (564) (372) (174)   ;(000101110100) (564) (372) (174)   ;(000101110101) (565) (373) (175)   ;(000101110101) (565) (373) (175)   ;
;1128;(000101110101) (565) (373) (175)    ;(000101110110) (566) (374) (176)   ;(000101110110) (566) (374) (176)   ;(000101110110) (566) (374) (176)   ;(000101110111) (567) (375) (177)   ;(000101110111) (567) (375) (177)   ;(000101110111) (567) (375) (177)   ;(000101111000) (570) (376) (178)   ;
;1136;(000101111000) (570) (376) (178)    ;(000101111000) (570) (376) (178)   ;(000101111001) (571) (377) (179)   ;(000101111001) (571) (377) (179)   ;(000101111001) (571) (377) (179)   ;(000101111010) (572) (378) (17A)   ;(000101111010) (572) (378) (17A)   ;(000101111010) (572) (378) (17A)   ;
;1144;(000101111010) (572) (378) (17A)    ;(000101111011) (573) (379) (17B)   ;(000101111011) (573) (379) (17B)   ;(000101111011) (573) (379) (17B)   ;(000101111100) (574) (380) (17C)   ;(000101111100) (574) (380) (17C)   ;(000101111100) (574) (380) (17C)   ;(000101111101) (575) (381) (17D)   ;
;1152;(000101111101) (575) (381) (17D)    ;(000101111101) (575) (381) (17D)   ;(000101111110) (576) (382) (17E)   ;(000101111110) (576) (382) (17E)   ;(000101111110) (576) (382) (17E)   ;(000101111111) (577) (383) (17F)   ;(000101111111) (577) (383) (17F)   ;(000101111111) (577) (383) (17F)   ;
;1160;(000110000000) (600) (384) (180)    ;(000110000000) (600) (384) (180)   ;(000110000000) (600) (384) (180)   ;(000110000001) (601) (385) (181)   ;(000110000001) (601) (385) (181)   ;(000110000001) (601) (385) (181)   ;(000110000010) (602) (386) (182)   ;(000110000010) (602) (386) (182)   ;
;1168;(000110000010) (602) (386) (182)    ;(000110000011) (603) (387) (183)   ;(000110000011) (603) (387) (183)   ;(000110000011) (603) (387) (183)   ;(000110000100) (604) (388) (184)   ;(000110000100) (604) (388) (184)   ;(000110000100) (604) (388) (184)   ;(000110000101) (605) (389) (185)   ;
;1176;(000110000101) (605) (389) (185)    ;(000110000101) (605) (389) (185)   ;(000110000110) (606) (390) (186)   ;(000110000110) (606) (390) (186)   ;(000110000110) (606) (390) (186)   ;(000110000111) (607) (391) (187)   ;(000110000111) (607) (391) (187)   ;(000110000111) (607) (391) (187)   ;
;1184;(000110001000) (610) (392) (188)    ;(000110001000) (610) (392) (188)   ;(000110001000) (610) (392) (188)   ;(000110001001) (611) (393) (189)   ;(000110001001) (611) (393) (189)   ;(000110001001) (611) (393) (189)   ;(000110001010) (612) (394) (18A)   ;(000110001010) (612) (394) (18A)   ;
;1192;(000110001010) (612) (394) (18A)    ;(000110001011) (613) (395) (18B)   ;(000110001011) (613) (395) (18B)   ;(000110001011) (613) (395) (18B)   ;(000110001100) (614) (396) (18C)   ;(000110001100) (614) (396) (18C)   ;(000110001100) (614) (396) (18C)   ;(000110001101) (615) (397) (18D)   ;
;1200;(000110001101) (615) (397) (18D)    ;(000110001101) (615) (397) (18D)   ;(000110001110) (616) (398) (18E)   ;(000110001110) (616) (398) (18E)   ;(000110001110) (616) (398) (18E)   ;(000110001111) (617) (399) (18F)   ;(000110001111) (617) (399) (18F)   ;(000110001111) (617) (399) (18F)   ;
;1208;(000110010000) (620) (400) (190)    ;(000110010000) (620) (400) (190)   ;(000110010000) (620) (400) (190)   ;(000110010001) (621) (401) (191)   ;(000110010001) (621) (401) (191)   ;(000110010001) (621) (401) (191)   ;(000110010010) (622) (402) (192)   ;(000110010010) (622) (402) (192)   ;
;1216;(000110010010) (622) (402) (192)    ;(000110010011) (623) (403) (193)   ;(000110010011) (623) (403) (193)   ;(000110010011) (623) (403) (193)   ;(000110010100) (624) (404) (194)   ;(000110010100) (624) (404) (194)   ;(000110010100) (624) (404) (194)   ;(000110010101) (625) (405) (195)   ;
;1224;(000110010101) (625) (405) (195)    ;(000110010101) (625) (405) (195)   ;(000110010101) (625) (405) (195)   ;(000110010110) (626) (406) (196)   ;(000110010110) (626) (406) (196)   ;(000110010110) (626) (406) (196)   ;(000110010111) (627) (407) (197)   ;(000110010111) (627) (407) (197)   ;
;1232;(000110010111) (627) (407) (197)    ;(000110011000) (630) (408) (198)   ;(000110011000) (630) (408) (198)   ;(000110011000) (630) (408) (198)   ;(000110011001) (631) (409) (199)   ;(000110011001) (631) (409) (199)   ;(000110011001) (631) (409) (199)   ;(000110011010) (632) (410) (19A)   ;
;1240;(000110011010) (632) (410) (19A)    ;(000110011010) (632) (410) (19A)   ;(000110011011) (633) (411) (19B)   ;(000110011011) (633) (411) (19B)   ;(000110011011) (633) (411) (19B)   ;(000110011100) (634) (412) (19C)   ;(000110011100) (634) (412) (19C)   ;(000110011100) (634) (412) (19C)   ;
;1248;(000110011101) (635) (413) (19D)    ;(000110011101) (635) (413) (19D)   ;(000110011101) (635) (413) (19D)   ;(000110011110) (636) (414) (19E)   ;(000110011110) (636) (414) (19E)   ;(000110011110) (636) (414) (19E)   ;(000110011111) (637) (415) (19F)   ;(000110011111) (637) (415) (19F)   ;
;1256;(000110011111) (637) (415) (19F)    ;(000110100000) (640) (416) (1A0)   ;(000110100000) (640) (416) (1A0)   ;(000110100000) (640) (416) (1A0)   ;(000110100001) (641) (417) (1A1)   ;(000110100001) (641) (417) (1A1)   ;(000110100001) (641) (417) (1A1)   ;(000110100010) (642) (418) (1A2)   ;
;1264;(000110100010) (642) (418) (1A2)    ;(000110100010) (642) (418) (1A2)   ;(000110100011) (643) (419) (1A3)   ;(000110100011) (643) (419) (1A3)   ;(000110100011) (643) (419) (1A3)   ;(000110100100) (644) (420) (1A4)   ;(000110100100) (644) (420) (1A4)   ;(000110100100) (644) (420) (1A4)   ;
;1272;(000110100101) (645) (421) (1A5)    ;(000110100101) (645) (421) (1A5)   ;(000110100101) (645) (421) (1A5)   ;(000110100110) (646) (422) (1A6)   ;(000110100110) (646) (422) (1A6)   ;(000110100110) (646) (422) (1A6)   ;(000110100110) (646) (422) (1A6)   ;(000110100111) (647) (423) (1A7)   ;
;1280;(000110100111) (647) (423) (1A7)    ;(000110100111) (647) (423) (1A7)   ;(000110101000) (650) (424) (1A8)   ;(000110101000) (650) (424) (1A8)   ;(000110101000) (650) (424) (1A8)   ;(000110101001) (651) (425) (1A9)   ;(000110101001) (651) (425) (1A9)   ;(000110101001) (651) (425) (1A9)   ;
;1288;(000110101010) (652) (426) (1AA)    ;(000110101010) (652) (426) (1AA)   ;(000110101010) (652) (426) (1AA)   ;(000110101011) (653) (427) (1AB)   ;(000110101011) (653) (427) (1AB)   ;(000110101011) (653) (427) (1AB)   ;(000110101100) (654) (428) (1AC)   ;(000110101100) (654) (428) (1AC)   ;
;1296;(000110101100) (654) (428) (1AC)    ;(000110101101) (655) (429) (1AD)   ;(000110101101) (655) (429) (1AD)   ;(000110101101) (655) (429) (1AD)   ;(000110101110) (656) (430) (1AE)   ;(000110101110) (656) (430) (1AE)   ;(000110101110) (656) (430) (1AE)   ;(000110101111) (657) (431) (1AF)   ;
;1304;(000110101111) (657) (431) (1AF)    ;(000110101111) (657) (431) (1AF)   ;(000110110000) (660) (432) (1B0)   ;(000110110000) (660) (432) (1B0)   ;(000110110000) (660) (432) (1B0)   ;(000110110001) (661) (433) (1B1)   ;(000110110001) (661) (433) (1B1)   ;(000110110001) (661) (433) (1B1)   ;
;1312;(000110110010) (662) (434) (1B2)    ;(000110110010) (662) (434) (1B2)   ;(000110110010) (662) (434) (1B2)   ;(000110110011) (663) (435) (1B3)   ;(000110110011) (663) (435) (1B3)   ;(000110110011) (663) (435) (1B3)   ;(000110110100) (664) (436) (1B4)   ;(000110110100) (664) (436) (1B4)   ;
;1320;(000110110100) (664) (436) (1B4)    ;(000110110100) (664) (436) (1B4)   ;(000110110101) (665) (437) (1B5)   ;(000110110101) (665) (437) (1B5)   ;(000110110101) (665) (437) (1B5)   ;(000110110110) (666) (438) (1B6)   ;(000110110110) (666) (438) (1B6)   ;(000110110110) (666) (438) (1B6)   ;
;1328;(000110110111) (667) (439) (1B7)    ;(000110110111) (667) (439) (1B7)   ;(000110110111) (667) (439) (1B7)   ;(000110111000) (670) (440) (1B8)   ;(000110111000) (670) (440) (1B8)   ;(000110111000) (670) (440) (1B8)   ;(000110111001) (671) (441) (1B9)   ;(000110111001) (671) (441) (1B9)   ;
;1336;(000110111001) (671) (441) (1B9)    ;(000110111010) (672) (442) (1BA)   ;(000110111010) (672) (442) (1BA)   ;(000110111010) (672) (442) (1BA)   ;(000110111011) (673) (443) (1BB)   ;(000110111011) (673) (443) (1BB)   ;(000110111011) (673) (443) (1BB)   ;(000110111100) (674) (444) (1BC)   ;
;1344;(000110111100) (674) (444) (1BC)    ;(000110111100) (674) (444) (1BC)   ;(000110111101) (675) (445) (1BD)   ;(000110111101) (675) (445) (1BD)   ;(000110111101) (675) (445) (1BD)   ;(000110111110) (676) (446) (1BE)   ;(000110111110) (676) (446) (1BE)   ;(000110111110) (676) (446) (1BE)   ;
;1352;(000110111111) (677) (447) (1BF)    ;(000110111111) (677) (447) (1BF)   ;(000110111111) (677) (447) (1BF)   ;(000111000000) (700) (448) (1C0)   ;(000111000000) (700) (448) (1C0)   ;(000111000000) (700) (448) (1C0)   ;(000111000000) (700) (448) (1C0)   ;(000111000001) (701) (449) (1C1)   ;
;1360;(000111000001) (701) (449) (1C1)    ;(000111000001) (701) (449) (1C1)   ;(000111000010) (702) (450) (1C2)   ;(000111000010) (702) (450) (1C2)   ;(000111000010) (702) (450) (1C2)   ;(000111000011) (703) (451) (1C3)   ;(000111000011) (703) (451) (1C3)   ;(000111000011) (703) (451) (1C3)   ;
;1368;(000111000100) (704) (452) (1C4)    ;(000111000100) (704) (452) (1C4)   ;(000111000100) (704) (452) (1C4)   ;(000111000101) (705) (453) (1C5)   ;(000111000101) (705) (453) (1C5)   ;(000111000101) (705) (453) (1C5)   ;(000111000110) (706) (454) (1C6)   ;(000111000110) (706) (454) (1C6)   ;
;1376;(000111000110) (706) (454) (1C6)    ;(000111000111) (707) (455) (1C7)   ;(000111000111) (707) (455) (1C7)   ;(000111000111) (707) (455) (1C7)   ;(000111001000) (710) (456) (1C8)   ;(000111001000) (710) (456) (1C8)   ;(000111001000) (710) (456) (1C8)   ;(000111001001) (711) (457) (1C9)   ;
;1384;(000111001001) (711) (457) (1C9)    ;(000111001001) (711) (457) (1C9)   ;(000111001010) (712) (458) (1CA)   ;(000111001010) (712) (458) (1CA)   ;(000111001010) (712) (458) (1CA)   ;(000111001011) (713) (459) (1CB)   ;(000111001011) (713) (459) (1CB)   ;(000111001011) (713) (459) (1CB)   ;
;1392;(000111001011) (713) (459) (1CB)    ;(000111001100) (714) (460) (1CC)   ;(000111001100) (714) (460) (1CC)   ;(000111001100) (714) (460) (1CC)   ;(000111001101) (715) (461) (1CD)   ;(000111001101) (715) (461) (1CD)   ;(000111001101) (715) (461) (1CD)   ;(000111001110) (716) (462) (1CE)   ;
;1400;(000111001110) (716) (462) (1CE)    ;(000111001110) (716) (462) (1CE)   ;(000111001111) (717) (463) (1CF)   ;(000111001111) (717) (463) (1CF)   ;(000111001111) (717) (463) (1CF)   ;(000111010000) (720) (464) (1D0)   ;(000111010000) (720) (464) (1D0)   ;(000111010000) (720) (464) (1D0)   ;
;1408;(000111010001) (721) (465) (1D1)    ;(000111010001) (721) (465) (1D1)   ;(000111010001) (721) (465) (1D1)   ;(000111010010) (722) (466) (1D2)   ;(000111010010) (722) (466) (1D2)   ;(000111010010) (722) (466) (1D2)   ;(000111010011) (723) (467) (1D3)   ;(000111010011) (723) (467) (1D3)   ;
;1416;(000111010011) (723) (467) (1D3)    ;(000111010100) (724) (468) (1D4)   ;(000111010100) (724) (468) (1D4)   ;(000111010100) (724) (468) (1D4)   ;(000111010101) (725) (469) (1D5)   ;(000111010101) (725) (469) (1D5)   ;(000111010101) (725) (469) (1D5)   ;(000111010101) (725) (469) (1D5)   ;
;1424;(000111010110) (726) (470) (1D6)    ;(000111010110) (726) (470) (1D6)   ;(000111010110) (726) (470) (1D6)   ;(000111010111) (727) (471) (1D7)   ;(000111010111) (727) (471) (1D7)   ;(000111010111) (727) (471) (1D7)   ;(000111011000) (730) (472) (1D8)   ;(000111011000) (730) (472) (1D8)   ;
;1432;(000111011000) (730) (472) (1D8)    ;(000111011001) (731) (473) (1D9)   ;(000111011001) (731) (473) (1D9)   ;(000111011001) (731) (473) (1D9)   ;(000111011010) (732) (474) (1DA)   ;(000111011010) (732) (474) (1DA)   ;(000111011010) (732) (474) (1DA)   ;(000111011011) (733) (475) (1DB)   ;
;1440;(000111011011) (733) (475) (1DB)    ;(000111011011) (733) (475) (1DB)   ;(000111011100) (734) (476) (1DC)   ;(000111011100) (734) (476) (1DC)   ;(000111011100) (734) (476) (1DC)   ;(000111011101) (735) (477) (1DD)   ;(000111011101) (735) (477) (1DD)   ;(000111011101) (735) (477) (1DD)   ;
;1448;(000111011101) (735) (477) (1DD)    ;(000111011110) (736) (478) (1DE)   ;(000111011110) (736) (478) (1DE)   ;(000111011110) (736) (478) (1DE)   ;(000111011111) (737) (479) (1DF)   ;(000111011111) (737) (479) (1DF)   ;(000111011111) (737) (479) (1DF)   ;(000111100000) (740) (480) (1E0)   ;
;1456;(000111100000) (740) (480) (1E0)    ;(000111100000) (740) (480) (1E0)   ;(000111100001) (741) (481) (1E1)   ;(000111100001) (741) (481) (1E1)   ;(000111100001) (741) (481) (1E1)   ;(000111100010) (742) (482) (1E2)   ;(000111100010) (742) (482) (1E2)   ;(000111100010) (742) (482) (1E2)   ;
;1464;(000111100011) (743) (483) (1E3)    ;(000111100011) (743) (483) (1E3)   ;(000111100011) (743) (483) (1E3)   ;(000111100100) (744) (484) (1E4)   ;(000111100100) (744) (484) (1E4)   ;(000111100100) (744) (484) (1E4)   ;(000111100101) (745) (485) (1E5)   ;(000111100101) (745) (485) (1E5)   ;
;1472;(000111100101) (745) (485) (1E5)    ;(000111100110) (746) (486) (1E6)   ;(000111100110) (746) (486) (1E6)   ;(000111100110) (746) (486) (1E6)   ;(000111100110) (746) (486) (1E6)   ;(000111100111) (747) (487) (1E7)   ;(000111100111) (747) (487) (1E7)   ;(000111100111) (747) (487) (1E7)   ;
;1480;(000111101000) (750) (488) (1E8)    ;(000111101000) (750) (488) (1E8)   ;(000111101000) (750) (488) (1E8)   ;(000111101001) (751) (489) (1E9)   ;(000111101001) (751) (489) (1E9)   ;(000111101001) (751) (489) (1E9)   ;(000111101010) (752) (490) (1EA)   ;(000111101010) (752) (490) (1EA)   ;
;1488;(000111101010) (752) (490) (1EA)    ;(000111101011) (753) (491) (1EB)   ;(000111101011) (753) (491) (1EB)   ;(000111101011) (753) (491) (1EB)   ;(000111101100) (754) (492) (1EC)   ;(000111101100) (754) (492) (1EC)   ;(000111101100) (754) (492) (1EC)   ;(000111101101) (755) (493) (1ED)   ;
;1496;(000111101101) (755) (493) (1ED)    ;(000111101101) (755) (493) (1ED)   ;(000111101101) (755) (493) (1ED)   ;(000111101110) (756) (494) (1EE)   ;(000111101110) (756) (494) (1EE)   ;(000111101110) (756) (494) (1EE)   ;(000111101111) (757) (495) (1EF)   ;(000111101111) (757) (495) (1EF)   ;
;1504;(000111101111) (757) (495) (1EF)    ;(000111110000) (760) (496) (1F0)   ;(000111110000) (760) (496) (1F0)   ;(000111110000) (760) (496) (1F0)   ;(000111110001) (761) (497) (1F1)   ;(000111110001) (761) (497) (1F1)   ;(000111110001) (761) (497) (1F1)   ;(000111110010) (762) (498) (1F2)   ;
;1512;(000111110010) (762) (498) (1F2)    ;(000111110010) (762) (498) (1F2)   ;(000111110011) (763) (499) (1F3)   ;(000111110011) (763) (499) (1F3)   ;(000111110011) (763) (499) (1F3)   ;(000111110100) (764) (500) (1F4)   ;(000111110100) (764) (500) (1F4)   ;(000111110100) (764) (500) (1F4)   ;
;1520;(000111110101) (765) (501) (1F5)    ;(000111110101) (765) (501) (1F5)   ;(000111110101) (765) (501) (1F5)   ;(000111110101) (765) (501) (1F5)   ;(000111110110) (766) (502) (1F6)   ;(000111110110) (766) (502) (1F6)   ;(000111110110) (766) (502) (1F6)   ;(000111110111) (767) (503) (1F7)   ;
;1528;(000111110111) (767) (503) (1F7)    ;(000111110111) (767) (503) (1F7)   ;(000111111000) (770) (504) (1F8)   ;(000111111000) (770) (504) (1F8)   ;(000111111000) (770) (504) (1F8)   ;(000111111001) (771) (505) (1F9)   ;(000111111001) (771) (505) (1F9)   ;(000111111001) (771) (505) (1F9)   ;
;1536;(000111111010) (772) (506) (1FA)    ;(000111111010) (772) (506) (1FA)   ;(000111111010) (772) (506) (1FA)   ;(000111111011) (773) (507) (1FB)   ;(000111111011) (773) (507) (1FB)   ;(000111111011) (773) (507) (1FB)   ;(000111111100) (774) (508) (1FC)   ;(000111111100) (774) (508) (1FC)   ;
;1544;(000111111100) (774) (508) (1FC)    ;(000111111100) (774) (508) (1FC)   ;(000111111101) (775) (509) (1FD)   ;(000111111101) (775) (509) (1FD)   ;(000111111101) (775) (509) (1FD)   ;(000111111110) (776) (510) (1FE)   ;(000111111110) (776) (510) (1FE)   ;(000111111110) (776) (510) (1FE)   ;
;1552;(000111111111) (777) (511) (1FF)    ;(000111111111) (777) (511) (1FF)   ;(000111111111) (777) (511) (1FF)   ;(001000000000) (1000) (512) (200)   ;(001000000000) (1000) (512) (200)   ;(001000000000) (1000) (512) (200)   ;(001000000001) (1001) (513) (201)   ;(001000000001) (1001) (513) (201)   ;
;1560;(001000000001) (1001) (513) (201)    ;(001000000010) (1002) (514) (202)   ;(001000000010) (1002) (514) (202)   ;(001000000010) (1002) (514) (202)   ;(001000000010) (1002) (514) (202)   ;(001000000011) (1003) (515) (203)   ;(001000000011) (1003) (515) (203)   ;(001000000011) (1003) (515) (203)   ;
;1568;(001000000100) (1004) (516) (204)    ;(001000000100) (1004) (516) (204)   ;(001000000100) (1004) (516) (204)   ;(001000000101) (1005) (517) (205)   ;(001000000101) (1005) (517) (205)   ;(001000000101) (1005) (517) (205)   ;(001000000110) (1006) (518) (206)   ;(001000000110) (1006) (518) (206)   ;
;1576;(001000000110) (1006) (518) (206)    ;(001000000111) (1007) (519) (207)   ;(001000000111) (1007) (519) (207)   ;(001000000111) (1007) (519) (207)   ;(001000001000) (1010) (520) (208)   ;(001000001000) (1010) (520) (208)   ;(001000001000) (1010) (520) (208)   ;(001000001001) (1011) (521) (209)   ;
;1584;(001000001001) (1011) (521) (209)    ;(001000001001) (1011) (521) (209)   ;(001000001001) (1011) (521) (209)   ;(001000001010) (1012) (522) (20A)   ;(001000001010) (1012) (522) (20A)   ;(001000001010) (1012) (522) (20A)   ;(001000001011) (1013) (523) (20B)   ;(001000001011) (1013) (523) (20B)   ;
;1592;(001000001011) (1013) (523) (20B)    ;(001000001100) (1014) (524) (20C)   ;(001000001100) (1014) (524) (20C)   ;(001000001100) (1014) (524) (20C)   ;(001000001101) (1015) (525) (20D)   ;(001000001101) (1015) (525) (20D)   ;(001000001101) (1015) (525) (20D)   ;(001000001110) (1016) (526) (20E)   ;
;1600;(001000001110) (1016) (526) (20E)    ;(001000001110) (1016) (526) (20E)   ;(001000001111) (1017) (527) (20F)   ;(001000001111) (1017) (527) (20F)   ;(001000001111) (1017) (527) (20F)   ;(001000001111) (1017) (527) (20F)   ;(001000010000) (1020) (528) (210)   ;(001000010000) (1020) (528) (210)   ;
;1608;(001000010000) (1020) (528) (210)    ;(001000010001) (1021) (529) (211)   ;(001000010001) (1021) (529) (211)   ;(001000010001) (1021) (529) (211)   ;(001000010010) (1022) (530) (212)   ;(001000010010) (1022) (530) (212)   ;(001000010010) (1022) (530) (212)   ;(001000010011) (1023) (531) (213)   ;
;1616;(001000010011) (1023) (531) (213)    ;(001000010011) (1023) (531) (213)   ;(001000010100) (1024) (532) (214)   ;(001000010100) (1024) (532) (214)   ;(001000010100) (1024) (532) (214)   ;(001000010101) (1025) (533) (215)   ;(001000010101) (1025) (533) (215)   ;(001000010101) (1025) (533) (215)   ;
;1624;(001000010101) (1025) (533) (215)    ;(001000010110) (1026) (534) (216)   ;(001000010110) (1026) (534) (216)   ;(001000010110) (1026) (534) (216)   ;(001000010111) (1027) (535) (217)   ;(001000010111) (1027) (535) (217)   ;(001000010111) (1027) (535) (217)   ;(001000011000) (1030) (536) (218)   ;
;1632;(001000011000) (1030) (536) (218)    ;(001000011000) (1030) (536) (218)   ;(001000011001) (1031) (537) (219)   ;(001000011001) (1031) (537) (219)   ;(001000011001) (1031) (537) (219)   ;(001000011010) (1032) (538) (21A)   ;(001000011010) (1032) (538) (21A)   ;(001000011010) (1032) (538) (21A)   ;
;1640;(001000011010) (1032) (538) (21A)    ;(001000011011) (1033) (539) (21B)   ;(001000011011) (1033) (539) (21B)   ;(001000011011) (1033) (539) (21B)   ;(001000011100) (1034) (540) (21C)   ;(001000011100) (1034) (540) (21C)   ;(001000011100) (1034) (540) (21C)   ;(001000011101) (1035) (541) (21D)   ;
;1648;(001000011101) (1035) (541) (21D)    ;(001000011101) (1035) (541) (21D)   ;(001000011110) (1036) (542) (21E)   ;(001000011110) (1036) (542) (21E)   ;(001000011110) (1036) (542) (21E)   ;(001000011111) (1037) (543) (21F)   ;(001000011111) (1037) (543) (21F)   ;(001000011111) (1037) (543) (21F)   ;
;1656;(001000100000) (1040) (544) (220)    ;(001000100000) (1040) (544) (220)   ;(001000100000) (1040) (544) (220)   ;(001000100000) (1040) (544) (220)   ;(001000100001) (1041) (545) (221)   ;(001000100001) (1041) (545) (221)   ;(001000100001) (1041) (545) (221)   ;(001000100010) (1042) (546) (222)   ;
;1664;(001000100010) (1042) (546) (222)    ;(001000100010) (1042) (546) (222)   ;(001000100011) (1043) (547) (223)   ;(001000100011) (1043) (547) (223)   ;(001000100011) (1043) (547) (223)   ;(001000100100) (1044) (548) (224)   ;(001000100100) (1044) (548) (224)   ;(001000100100) (1044) (548) (224)   ;
;1672;(001000100101) (1045) (549) (225)    ;(001000100101) (1045) (549) (225)   ;(001000100101) (1045) (549) (225)   ;(001000100101) (1045) (549) (225)   ;(001000100110) (1046) (550) (226)   ;(001000100110) (1046) (550) (226)   ;(001000100110) (1046) (550) (226)   ;(001000100111) (1047) (551) (227)   ;
;1680;(001000100111) (1047) (551) (227)    ;(001000100111) (1047) (551) (227)   ;(001000101000) (1050) (552) (228)   ;(001000101000) (1050) (552) (228)   ;(001000101000) (1050) (552) (228)   ;(001000101001) (1051) (553) (229)   ;(001000101001) (1051) (553) (229)   ;(001000101001) (1051) (553) (229)   ;
;1688;(001000101010) (1052) (554) (22A)    ;(001000101010) (1052) (554) (22A)   ;(001000101010) (1052) (554) (22A)   ;(001000101011) (1053) (555) (22B)   ;(001000101011) (1053) (555) (22B)   ;(001000101011) (1053) (555) (22B)   ;(001000101011) (1053) (555) (22B)   ;(001000101100) (1054) (556) (22C)   ;
;1696;(001000101100) (1054) (556) (22C)    ;(001000101100) (1054) (556) (22C)   ;(001000101101) (1055) (557) (22D)   ;(001000101101) (1055) (557) (22D)   ;(001000101101) (1055) (557) (22D)   ;(001000101110) (1056) (558) (22E)   ;(001000101110) (1056) (558) (22E)   ;(001000101110) (1056) (558) (22E)   ;
;1704;(001000101111) (1057) (559) (22F)    ;(001000101111) (1057) (559) (22F)   ;(001000101111) (1057) (559) (22F)   ;(001000110000) (1060) (560) (230)   ;(001000110000) (1060) (560) (230)   ;(001000110000) (1060) (560) (230)   ;(001000110000) (1060) (560) (230)   ;(001000110001) (1061) (561) (231)   ;
;1712;(001000110001) (1061) (561) (231)    ;(001000110001) (1061) (561) (231)   ;(001000110010) (1062) (562) (232)   ;(001000110010) (1062) (562) (232)   ;(001000110010) (1062) (562) (232)   ;(001000110011) (1063) (563) (233)   ;(001000110011) (1063) (563) (233)   ;(001000110011) (1063) (563) (233)   ;
;1720;(001000110100) (1064) (564) (234)    ;(001000110100) (1064) (564) (234)   ;(001000110100) (1064) (564) (234)   ;(001000110101) (1065) (565) (235)   ;(001000110101) (1065) (565) (235)   ;(001000110101) (1065) (565) (235)   ;(001000110101) (1065) (565) (235)   ;(001000110110) (1066) (566) (236)   ;
;1728;(001000110110) (1066) (566) (236)    ;(001000110110) (1066) (566) (236)   ;(001000110111) (1067) (567) (237)   ;(001000110111) (1067) (567) (237)   ;(001000110111) (1067) (567) (237)   ;(001000111000) (1070) (568) (238)   ;(001000111000) (1070) (568) (238)   ;(001000111000) (1070) (568) (238)   ;
;1736;(001000111001) (1071) (569) (239)    ;(001000111001) (1071) (569) (239)   ;(001000111001) (1071) (569) (239)   ;(001000111001) (1071) (569) (239)   ;(001000111010) (1072) (570) (23A)   ;(001000111010) (1072) (570) (23A)   ;(001000111010) (1072) (570) (23A)   ;(001000111011) (1073) (571) (23B)   ;
;1744;(001000111011) (1073) (571) (23B)    ;(001000111011) (1073) (571) (23B)   ;(001000111100) (1074) (572) (23C)   ;(001000111100) (1074) (572) (23C)   ;(001000111100) (1074) (572) (23C)   ;(001000111101) (1075) (573) (23D)   ;(001000111101) (1075) (573) (23D)   ;(001000111101) (1075) (573) (23D)   ;
;1752;(001000111110) (1076) (574) (23E)    ;(001000111110) (1076) (574) (23E)   ;(001000111110) (1076) (574) (23E)   ;(001000111110) (1076) (574) (23E)   ;(001000111111) (1077) (575) (23F)   ;(001000111111) (1077) (575) (23F)   ;(001000111111) (1077) (575) (23F)   ;(001001000000) (1100) (576) (240)   ;
;1760;(001001000000) (1100) (576) (240)    ;(001001000000) (1100) (576) (240)   ;(001001000001) (1101) (577) (241)   ;(001001000001) (1101) (577) (241)   ;(001001000001) (1101) (577) (241)   ;(001001000010) (1102) (578) (242)   ;(001001000010) (1102) (578) (242)   ;(001001000010) (1102) (578) (242)   ;
;1768;(001001000011) (1103) (579) (243)    ;(001001000011) (1103) (579) (243)   ;(001001000011) (1103) (579) (243)   ;(001001000011) (1103) (579) (243)   ;(001001000100) (1104) (580) (244)   ;(001001000100) (1104) (580) (244)   ;(001001000100) (1104) (580) (244)   ;(001001000101) (1105) (581) (245)   ;
;1776;(001001000101) (1105) (581) (245)    ;(001001000101) (1105) (581) (245)   ;(001001000110) (1106) (582) (246)   ;(001001000110) (1106) (582) (246)   ;(001001000110) (1106) (582) (246)   ;(001001000111) (1107) (583) (247)   ;(001001000111) (1107) (583) (247)   ;(001001000111) (1107) (583) (247)   ;
;1784;(001001000111) (1107) (583) (247)    ;(001001001000) (1110) (584) (248)   ;(001001001000) (1110) (584) (248)   ;(001001001000) (1110) (584) (248)   ;(001001001001) (1111) (585) (249)   ;(001001001001) (1111) (585) (249)   ;(001001001001) (1111) (585) (249)   ;(001001001010) (1112) (586) (24A)   ;
;1792;(001001001010) (1112) (586) (24A)    ;(001001001010) (1112) (586) (24A)   ;(001001001011) (1113) (587) (24B)   ;(001001001011) (1113) (587) (24B)   ;(001001001011) (1113) (587) (24B)   ;(001001001100) (1114) (588) (24C)   ;(001001001100) (1114) (588) (24C)   ;(001001001100) (1114) (588) (24C)   ;
;1800;(001001001100) (1114) (588) (24C)    ;(001001001101) (1115) (589) (24D)   ;(001001001101) (1115) (589) (24D)   ;(001001001101) (1115) (589) (24D)   ;(001001001110) (1116) (590) (24E)   ;(001001001110) (1116) (590) (24E)   ;(001001001110) (1116) (590) (24E)   ;(001001001111) (1117) (591) (24F)   ;
;1808;(001001001111) (1117) (591) (24F)    ;(001001001111) (1117) (591) (24F)   ;(001001010000) (1120) (592) (250)   ;(001001010000) (1120) (592) (250)   ;(001001010000) (1120) (592) (250)   ;(001001010000) (1120) (592) (250)   ;(001001010001) (1121) (593) (251)   ;(001001010001) (1121) (593) (251)   ;
;1816;(001001010001) (1121) (593) (251)    ;(001001010010) (1122) (594) (252)   ;(001001010010) (1122) (594) (252)   ;(001001010010) (1122) (594) (252)   ;(001001010011) (1123) (595) (253)   ;(001001010011) (1123) (595) (253)   ;(001001010011) (1123) (595) (253)   ;(001001010100) (1124) (596) (254)   ;
;1824;(001001010100) (1124) (596) (254)    ;(001001010100) (1124) (596) (254)   ;(001001010100) (1124) (596) (254)   ;(001001010101) (1125) (597) (255)   ;(001001010101) (1125) (597) (255)   ;(001001010101) (1125) (597) (255)   ;(001001010110) (1126) (598) (256)   ;(001001010110) (1126) (598) (256)   ;
;1832;(001001010110) (1126) (598) (256)    ;(001001010111) (1127) (599) (257)   ;(001001010111) (1127) (599) (257)   ;(001001010111) (1127) (599) (257)   ;(001001011000) (1130) (600) (258)   ;(001001011000) (1130) (600) (258)   ;(001001011000) (1130) (600) (258)   ;(001001011000) (1130) (600) (258)   ;
;1840;(001001011001) (1131) (601) (259)    ;(001001011001) (1131) (601) (259)   ;(001001011001) (1131) (601) (259)   ;(001001011010) (1132) (602) (25A)   ;(001001011010) (1132) (602) (25A)   ;(001001011010) (1132) (602) (25A)   ;(001001011011) (1133) (603) (25B)   ;(001001011011) (1133) (603) (25B)   ;
;1848;(001001011011) (1133) (603) (25B)    ;(001001011100) (1134) (604) (25C)   ;(001001011100) (1134) (604) (25C)   ;(001001011100) (1134) (604) (25C)   ;(001001011100) (1134) (604) (25C)   ;(001001011101) (1135) (605) (25D)   ;(001001011101) (1135) (605) (25D)   ;(001001011101) (1135) (605) (25D)   ;
;1856;(001001011110) (1136) (606) (25E)    ;(001001011110) (1136) (606) (25E)   ;(001001011110) (1136) (606) (25E)   ;(001001011111) (1137) (607) (25F)   ;(001001011111) (1137) (607) (25F)   ;(001001011111) (1137) (607) (25F)   ;(001001100000) (1140) (608) (260)   ;(001001100000) (1140) (608) (260)   ;
;1864;(001001100000) (1140) (608) (260)    ;(001001100000) (1140) (608) (260)   ;(001001100001) (1141) (609) (261)   ;(001001100001) (1141) (609) (261)   ;(001001100001) (1141) (609) (261)   ;(001001100010) (1142) (610) (262)   ;(001001100010) (1142) (610) (262)   ;(001001100010) (1142) (610) (262)   ;
;1872;(001001100011) (1143) (611) (263)    ;(001001100011) (1143) (611) (263)   ;(001001100011) (1143) (611) (263)   ;(001001100100) (1144) (612) (264)   ;(001001100100) (1144) (612) (264)   ;(001001100100) (1144) (612) (264)   ;(001001100100) (1144) (612) (264)   ;(001001100101) (1145) (613) (265)   ;
;1880;(001001100101) (1145) (613) (265)    ;(001001100101) (1145) (613) (265)   ;(001001100110) (1146) (614) (266)   ;(001001100110) (1146) (614) (266)   ;(001001100110) (1146) (614) (266)   ;(001001100111) (1147) (615) (267)   ;(001001100111) (1147) (615) (267)   ;(001001100111) (1147) (615) (267)   ;
;1888;(001001101000) (1150) (616) (268)    ;(001001101000) (1150) (616) (268)   ;(001001101000) (1150) (616) (268)   ;(001001101000) (1150) (616) (268)   ;(001001101001) (1151) (617) (269)   ;(001001101001) (1151) (617) (269)   ;(001001101001) (1151) (617) (269)   ;(001001101010) (1152) (618) (26A)   ;
;1896;(001001101010) (1152) (618) (26A)    ;(001001101010) (1152) (618) (26A)   ;(001001101011) (1153) (619) (26B)   ;(001001101011) (1153) (619) (26B)   ;(001001101011) (1153) (619) (26B)   ;(001001101100) (1154) (620) (26C)   ;(001001101100) (1154) (620) (26C)   ;(001001101100) (1154) (620) (26C)   ;
;1904;(001001101100) (1154) (620) (26C)    ;(001001101101) (1155) (621) (26D)   ;(001001101101) (1155) (621) (26D)   ;(001001101101) (1155) (621) (26D)   ;(001001101110) (1156) (622) (26E)   ;(001001101110) (1156) (622) (26E)   ;(001001101110) (1156) (622) (26E)   ;(001001101111) (1157) (623) (26F)   ;
;1912;(001001101111) (1157) (623) (26F)    ;(001001101111) (1157) (623) (26F)   ;(001001110000) (1160) (624) (270)   ;(001001110000) (1160) (624) (270)   ;(001001110000) (1160) (624) (270)   ;(001001110000) (1160) (624) (270)   ;(001001110001) (1161) (625) (271)   ;(001001110001) (1161) (625) (271)   ;
;1920;(001001110001) (1161) (625) (271)    ;(001001110010) (1162) (626) (272)   ;(001001110010) (1162) (626) (272)   ;(001001110010) (1162) (626) (272)   ;(001001110011) (1163) (627) (273)   ;(001001110011) (1163) (627) (273)   ;(001001110011) (1163) (627) (273)   ;(001001110011) (1163) (627) (273)   ;
;1928;(001001110100) (1164) (628) (274)    ;(001001110100) (1164) (628) (274)   ;(001001110100) (1164) (628) (274)   ;(001001110101) (1165) (629) (275)   ;(001001110101) (1165) (629) (275)   ;(001001110101) (1165) (629) (275)   ;(001001110110) (1166) (630) (276)   ;(001001110110) (1166) (630) (276)   ;
;1936;(001001110110) (1166) (630) (276)    ;(001001110111) (1167) (631) (277)   ;(001001110111) (1167) (631) (277)   ;(001001110111) (1167) (631) (277)   ;(001001110111) (1167) (631) (277)   ;(001001111000) (1170) (632) (278)   ;(001001111000) (1170) (632) (278)   ;(001001111000) (1170) (632) (278)   ;
;1944;(001001111001) (1171) (633) (279)    ;(001001111001) (1171) (633) (279)   ;(001001111001) (1171) (633) (279)   ;(001001111010) (1172) (634) (27A)   ;(001001111010) (1172) (634) (27A)   ;(001001111010) (1172) (634) (27A)   ;(001001111011) (1173) (635) (27B)   ;(001001111011) (1173) (635) (27B)   ;
;1952;(001001111011) (1173) (635) (27B)    ;(001001111011) (1173) (635) (27B)   ;(001001111100) (1174) (636) (27C)   ;(001001111100) (1174) (636) (27C)   ;(001001111100) (1174) (636) (27C)   ;(001001111101) (1175) (637) (27D)   ;(001001111101) (1175) (637) (27D)   ;(001001111101) (1175) (637) (27D)   ;
;1960;(001001111110) (1176) (638) (27E)    ;(001001111110) (1176) (638) (27E)   ;(001001111110) (1176) (638) (27E)   ;(001001111110) (1176) (638) (27E)   ;(001001111111) (1177) (639) (27F)   ;(001001111111) (1177) (639) (27F)   ;(001001111111) (1177) (639) (27F)   ;(001010000000) (1200) (640) (280)   ;
;1968;(001010000000) (1200) (640) (280)    ;(001010000000) (1200) (640) (280)   ;(001010000001) (1201) (641) (281)   ;(001010000001) (1201) (641) (281)   ;(001010000001) (1201) (641) (281)   ;(001010000010) (1202) (642) (282)   ;(001010000010) (1202) (642) (282)   ;(001010000010) (1202) (642) (282)   ;
;1976;(001010000010) (1202) (642) (282)    ;(001010000011) (1203) (643) (283)   ;(001010000011) (1203) (643) (283)   ;(001010000011) (1203) (643) (283)   ;(001010000100) (1204) (644) (284)   ;(001010000100) (1204) (644) (284)   ;(001010000100) (1204) (644) (284)   ;(001010000101) (1205) (645) (285)   ;
;1984;(001010000101) (1205) (645) (285)    ;(001010000101) (1205) (645) (285)   ;(001010000101) (1205) (645) (285)   ;(001010000110) (1206) (646) (286)   ;(001010000110) (1206) (646) (286)   ;(001010000110) (1206) (646) (286)   ;(001010000111) (1207) (647) (287)   ;(001010000111) (1207) (647) (287)   ;
;1992;(001010000111) (1207) (647) (287)    ;(001010001000) (1210) (648) (288)   ;(001010001000) (1210) (648) (288)   ;(001010001000) (1210) (648) (288)   ;(001010001000) (1210) (648) (288)   ;(001010001001) (1211) (649) (289)   ;(001010001001) (1211) (649) (289)   ;(001010001001) (1211) (649) (289)   ;
;2000;(001010001010) (1212) (650) (28A)    ;(001010001010) (1212) (650) (28A)   ;(001010001010) (1212) (650) (28A)   ;(001010001011) (1213) (651) (28B)   ;(001010001011) (1213) (651) (28B)   ;(001010001011) (1213) (651) (28B)   ;(001010001100) (1214) (652) (28C)   ;(001010001100) (1214) (652) (28C)   ;
;2008;(001010001100) (1214) (652) (28C)    ;(001010001100) (1214) (652) (28C)   ;(001010001101) (1215) (653) (28D)   ;(001010001101) (1215) (653) (28D)   ;(001010001101) (1215) (653) (28D)   ;(001010001110) (1216) (654) (28E)   ;(001010001110) (1216) (654) (28E)   ;(001010001110) (1216) (654) (28E)   ;
;2016;(001010001111) (1217) (655) (28F)    ;(001010001111) (1217) (655) (28F)   ;(001010001111) (1217) (655) (28F)   ;(001010001111) (1217) (655) (28F)   ;(001010010000) (1220) (656) (290)   ;(001010010000) (1220) (656) (290)   ;(001010010000) (1220) (656) (290)   ;(001010010001) (1221) (657) (291)   ;
;2024;(001010010001) (1221) (657) (291)    ;(001010010001) (1221) (657) (291)   ;(001010010010) (1222) (658) (292)   ;(001010010010) (1222) (658) (292)   ;(001010010010) (1222) (658) (292)   ;(001010010010) (1222) (658) (292)   ;(001010010011) (1223) (659) (293)   ;(001010010011) (1223) (659) (293)   ;
;2032;(001010010011) (1223) (659) (293)    ;(001010010100) (1224) (660) (294)   ;(001010010100) (1224) (660) (294)   ;(001010010100) (1224) (660) (294)   ;(001010010101) (1225) (661) (295)   ;(001010010101) (1225) (661) (295)   ;(001010010101) (1225) (661) (295)   ;(001010010110) (1226) (662) (296)   ;
;2040;(001010010110) (1226) (662) (296)    ;(001010010110) (1226) (662) (296)   ;(001010010110) (1226) (662) (296)   ;(001010010111) (1227) (663) (297)   ;(001010010111) (1227) (663) (297)   ;(001010010111) (1227) (663) (297)   ;(001010011000) (1230) (664) (298)   ;(001010011000) (1230) (664) (298)   ;
;2048;(001010011000) (1230) (664) (298)    ;(001010011001) (1231) (665) (299)   ;(001010011001) (1231) (665) (299)   ;(001010011001) (1231) (665) (299)   ;(001010011001) (1231) (665) (299)   ;(001010011010) (1232) (666) (29A)   ;(001010011010) (1232) (666) (29A)   ;(001010011010) (1232) (666) (29A)   ;
;2056;(001010011011) (1233) (667) (29B)    ;(001010011011) (1233) (667) (29B)   ;(001010011011) (1233) (667) (29B)   ;(001010011100) (1234) (668) (29C)   ;(001010011100) (1234) (668) (29C)   ;(001010011100) (1234) (668) (29C)   ;(001010011100) (1234) (668) (29C)   ;(001010011101) (1235) (669) (29D)   ;
;2064;(001010011101) (1235) (669) (29D)    ;(001010011101) (1235) (669) (29D)   ;(001010011110) (1236) (670) (29E)   ;(001010011110) (1236) (670) (29E)   ;(001010011110) (1236) (670) (29E)   ;(001010011111) (1237) (671) (29F)   ;(001010011111) (1237) (671) (29F)   ;(001010011111) (1237) (671) (29F)   ;
;2072;(001010011111) (1237) (671) (29F)    ;(001010100000) (1240) (672) (2A0)   ;(001010100000) (1240) (672) (2A0)   ;(001010100000) (1240) (672) (2A0)   ;(001010100001) (1241) (673) (2A1)   ;(001010100001) (1241) (673) (2A1)   ;(001010100001) (1241) (673) (2A1)   ;(001010100010) (1242) (674) (2A2)   ;
;2080;(001010100010) (1242) (674) (2A2)    ;(001010100010) (1242) (674) (2A2)   ;(001010100010) (1242) (674) (2A2)   ;(001010100011) (1243) (675) (2A3)   ;(001010100011) (1243) (675) (2A3)   ;(001010100011) (1243) (675) (2A3)   ;(001010100100) (1244) (676) (2A4)   ;(001010100100) (1244) (676) (2A4)   ;
;2088;(001010100100) (1244) (676) (2A4)    ;(001010100101) (1245) (677) (2A5)   ;(001010100101) (1245) (677) (2A5)   ;(001010100101) (1245) (677) (2A5)   ;(001010100101) (1245) (677) (2A5)   ;(001010100110) (1246) (678) (2A6)   ;(001010100110) (1246) (678) (2A6)   ;(001010100110) (1246) (678) (2A6)   ;
;2096;(001010100111) (1247) (679) (2A7)    ;(001010100111) (1247) (679) (2A7)   ;(001010100111) (1247) (679) (2A7)   ;(001010101000) (1250) (680) (2A8)   ;(001010101000) (1250) (680) (2A8)   ;(001010101000) (1250) (680) (2A8)   ;(001010101000) (1250) (680) (2A8)   ;(001010101001) (1251) (681) (2A9)   ;
;2104;(001010101001) (1251) (681) (2A9)    ;(001010101001) (1251) (681) (2A9)   ;(001010101010) (1252) (682) (2AA)   ;(001010101010) (1252) (682) (2AA)   ;(001010101010) (1252) (682) (2AA)   ;(001010101011) (1253) (683) (2AB)   ;(001010101011) (1253) (683) (2AB)   ;(001010101011) (1253) (683) (2AB)   ;
;2112;(001010101011) (1253) (683) (2AB)    ;(001010101100) (1254) (684) (2AC)   ;(001010101100) (1254) (684) (2AC)   ;(001010101100) (1254) (684) (2AC)   ;(001010101101) (1255) (685) (2AD)   ;(001010101101) (1255) (685) (2AD)   ;(001010101101) (1255) (685) (2AD)   ;(001010101110) (1256) (686) (2AE)   ;
;2120;(001010101110) (1256) (686) (2AE)    ;(001010101110) (1256) (686) (2AE)   ;(001010101110) (1256) (686) (2AE)   ;(001010101111) (1257) (687) (2AF)   ;(001010101111) (1257) (687) (2AF)   ;(001010101111) (1257) (687) (2AF)   ;(001010110000) (1260) (688) (2B0)   ;(001010110000) (1260) (688) (2B0)   ;
;2128;(001010110000) (1260) (688) (2B0)    ;(001010110001) (1261) (689) (2B1)   ;(001010110001) (1261) (689) (2B1)   ;(001010110001) (1261) (689) (2B1)   ;(001010110001) (1261) (689) (2B1)   ;(001010110010) (1262) (690) (2B2)   ;(001010110010) (1262) (690) (2B2)   ;(001010110010) (1262) (690) (2B2)   ;
;2136;(001010110011) (1263) (691) (2B3)    ;(001010110011) (1263) (691) (2B3)   ;(001010110011) (1263) (691) (2B3)   ;(001010110100) (1264) (692) (2B4)   ;(001010110100) (1264) (692) (2B4)   ;(001010110100) (1264) (692) (2B4)   ;(001010110100) (1264) (692) (2B4)   ;(001010110101) (1265) (693) (2B5)   ;
;2144;(001010110101) (1265) (693) (2B5)    ;(001010110101) (1265) (693) (2B5)   ;(001010110110) (1266) (694) (2B6)   ;(001010110110) (1266) (694) (2B6)   ;(001010110110) (1266) (694) (2B6)   ;(001010110111) (1267) (695) (2B7)   ;(001010110111) (1267) (695) (2B7)   ;(001010110111) (1267) (695) (2B7)   ;
;2152;(001010110111) (1267) (695) (2B7)    ;(001010111000) (1270) (696) (2B8)   ;(001010111000) (1270) (696) (2B8)   ;(001010111000) (1270) (696) (2B8)   ;(001010111001) (1271) (697) (2B9)   ;(001010111001) (1271) (697) (2B9)   ;(001010111001) (1271) (697) (2B9)   ;(001010111010) (1272) (698) (2BA)   ;
;2160;(001010111010) (1272) (698) (2BA)    ;(001010111010) (1272) (698) (2BA)   ;(001010111010) (1272) (698) (2BA)   ;(001010111011) (1273) (699) (2BB)   ;(001010111011) (1273) (699) (2BB)   ;(001010111011) (1273) (699) (2BB)   ;(001010111100) (1274) (700) (2BC)   ;(001010111100) (1274) (700) (2BC)   ;
;2168;(001010111100) (1274) (700) (2BC)    ;(001010111100) (1274) (700) (2BC)   ;(001010111101) (1275) (701) (2BD)   ;(001010111101) (1275) (701) (2BD)   ;(001010111101) (1275) (701) (2BD)   ;(001010111110) (1276) (702) (2BE)   ;(001010111110) (1276) (702) (2BE)   ;(001010111110) (1276) (702) (2BE)   ;
;2176;(001010111111) (1277) (703) (2BF)    ;(001010111111) (1277) (703) (2BF)   ;(001010111111) (1277) (703) (2BF)   ;(001010111111) (1277) (703) (2BF)   ;(001011000000) (1300) (704) (2C0)   ;(001011000000) (1300) (704) (2C0)   ;(001011000000) (1300) (704) (2C0)   ;(001011000001) (1301) (705) (2C1)   ;
;2184;(001011000001) (1301) (705) (2C1)    ;(001011000001) (1301) (705) (2C1)   ;(001011000010) (1302) (706) (2C2)   ;(001011000010) (1302) (706) (2C2)   ;(001011000010) (1302) (706) (2C2)   ;(001011000010) (1302) (706) (2C2)   ;(001011000011) (1303) (707) (2C3)   ;(001011000011) (1303) (707) (2C3)   ;
;2192;(001011000011) (1303) (707) (2C3)    ;(001011000100) (1304) (708) (2C4)   ;(001011000100) (1304) (708) (2C4)   ;(001011000100) (1304) (708) (2C4)   ;(001011000101) (1305) (709) (2C5)   ;(001011000101) (1305) (709) (2C5)   ;(001011000101) (1305) (709) (2C5)   ;(001011000101) (1305) (709) (2C5)   ;
;2200;(001011000110) (1306) (710) (2C6)    ;(001011000110) (1306) (710) (2C6)   ;(001011000110) (1306) (710) (2C6)   ;(001011000111) (1307) (711) (2C7)   ;(001011000111) (1307) (711) (2C7)   ;(001011000111) (1307) (711) (2C7)   ;(001011000111) (1307) (711) (2C7)   ;(001011001000) (1310) (712) (2C8)   ;
;2208;(001011001000) (1310) (712) (2C8)    ;(001011001000) (1310) (712) (2C8)   ;(001011001001) (1311) (713) (2C9)   ;(001011001001) (1311) (713) (2C9)   ;(001011001001) (1311) (713) (2C9)   ;(001011001010) (1312) (714) (2CA)   ;(001011001010) (1312) (714) (2CA)   ;(001011001010) (1312) (714) (2CA)   ;
;2216;(001011001010) (1312) (714) (2CA)    ;(001011001011) (1313) (715) (2CB)   ;(001011001011) (1313) (715) (2CB)   ;(001011001011) (1313) (715) (2CB)   ;(001011001100) (1314) (716) (2CC)   ;(001011001100) (1314) (716) (2CC)   ;(001011001100) (1314) (716) (2CC)   ;(001011001101) (1315) (717) (2CD)   ;
;2224;(001011001101) (1315) (717) (2CD)    ;(001011001101) (1315) (717) (2CD)   ;(001011001101) (1315) (717) (2CD)   ;(001011001110) (1316) (718) (2CE)   ;(001011001110) (1316) (718) (2CE)   ;(001011001110) (1316) (718) (2CE)   ;(001011001111) (1317) (719) (2CF)   ;(001011001111) (1317) (719) (2CF)   ;
;2232;(001011001111) (1317) (719) (2CF)    ;(001011001111) (1317) (719) (2CF)   ;(001011010000) (1320) (720) (2D0)   ;(001011010000) (1320) (720) (2D0)   ;(001011010000) (1320) (720) (2D0)   ;(001011010001) (1321) (721) (2D1)   ;(001011010001) (1321) (721) (2D1)   ;(001011010001) (1321) (721) (2D1)   ;
;2240;(001011010010) (1322) (722) (2D2)    ;(001011010010) (1322) (722) (2D2)   ;(001011010010) (1322) (722) (2D2)   ;(001011010010) (1322) (722) (2D2)   ;(001011010011) (1323) (723) (2D3)   ;(001011010011) (1323) (723) (2D3)   ;(001011010011) (1323) (723) (2D3)   ;(001011010100) (1324) (724) (2D4)   ;
;2248;(001011010100) (1324) (724) (2D4)    ;(001011010100) (1324) (724) (2D4)   ;(001011010101) (1325) (725) (2D5)   ;(001011010101) (1325) (725) (2D5)   ;(001011010101) (1325) (725) (2D5)   ;(001011010101) (1325) (725) (2D5)   ;(001011010110) (1326) (726) (2D6)   ;(001011010110) (1326) (726) (2D6)   ;
;2256;(001011010110) (1326) (726) (2D6)    ;(001011010111) (1327) (727) (2D7)   ;(001011010111) (1327) (727) (2D7)   ;(001011010111) (1327) (727) (2D7)   ;(001011010111) (1327) (727) (2D7)   ;(001011011000) (1330) (728) (2D8)   ;(001011011000) (1330) (728) (2D8)   ;(001011011000) (1330) (728) (2D8)   ;
;2264;(001011011001) (1331) (729) (2D9)    ;(001011011001) (1331) (729) (2D9)   ;(001011011001) (1331) (729) (2D9)   ;(001011011010) (1332) (730) (2DA)   ;(001011011010) (1332) (730) (2DA)   ;(001011011010) (1332) (730) (2DA)   ;(001011011010) (1332) (730) (2DA)   ;(001011011011) (1333) (731) (2DB)   ;
;2272;(001011011011) (1333) (731) (2DB)    ;(001011011011) (1333) (731) (2DB)   ;(001011011100) (1334) (732) (2DC)   ;(001011011100) (1334) (732) (2DC)   ;(001011011100) (1334) (732) (2DC)   ;(001011011100) (1334) (732) (2DC)   ;(001011011101) (1335) (733) (2DD)   ;(001011011101) (1335) (733) (2DD)   ;
;2280;(001011011101) (1335) (733) (2DD)    ;(001011011110) (1336) (734) (2DE)   ;(001011011110) (1336) (734) (2DE)   ;(001011011110) (1336) (734) (2DE)   ;(001011011111) (1337) (735) (2DF)   ;(001011011111) (1337) (735) (2DF)   ;(001011011111) (1337) (735) (2DF)   ;(001011011111) (1337) (735) (2DF)   ;
;2288;(001011100000) (1340) (736) (2E0)    ;(001011100000) (1340) (736) (2E0)   ;(001011100000) (1340) (736) (2E0)   ;(001011100001) (1341) (737) (2E1)   ;(001011100001) (1341) (737) (2E1)   ;(001011100001) (1341) (737) (2E1)   ;(001011100001) (1341) (737) (2E1)   ;(001011100010) (1342) (738) (2E2)   ;
;2296;(001011100010) (1342) (738) (2E2)    ;(001011100010) (1342) (738) (2E2)   ;(001011100011) (1343) (739) (2E3)   ;(001011100011) (1343) (739) (2E3)   ;(001011100011) (1343) (739) (2E3)   ;(001011100100) (1344) (740) (2E4)   ;(001011100100) (1344) (740) (2E4)   ;(001011100100) (1344) (740) (2E4)   ;
;2304;(001011100100) (1344) (740) (2E4)    ;(001011100101) (1345) (741) (2E5)   ;(001011100101) (1345) (741) (2E5)   ;(001011100101) (1345) (741) (2E5)   ;(001011100110) (1346) (742) (2E6)   ;(001011100110) (1346) (742) (2E6)   ;(001011100110) (1346) (742) (2E6)   ;(001011100110) (1346) (742) (2E6)   ;
;2312;(001011100111) (1347) (743) (2E7)    ;(001011100111) (1347) (743) (2E7)   ;(001011100111) (1347) (743) (2E7)   ;(001011101000) (1350) (744) (2E8)   ;(001011101000) (1350) (744) (2E8)   ;(001011101000) (1350) (744) (2E8)   ;(001011101001) (1351) (745) (2E9)   ;(001011101001) (1351) (745) (2E9)   ;
;2320;(001011101001) (1351) (745) (2E9)    ;(001011101001) (1351) (745) (2E9)   ;(001011101010) (1352) (746) (2EA)   ;(001011101010) (1352) (746) (2EA)   ;(001011101010) (1352) (746) (2EA)   ;(001011101011) (1353) (747) (2EB)   ;(001011101011) (1353) (747) (2EB)   ;(001011101011) (1353) (747) (2EB)   ;
;2328;(001011101011) (1353) (747) (2EB)    ;(001011101100) (1354) (748) (2EC)   ;(001011101100) (1354) (748) (2EC)   ;(001011101100) (1354) (748) (2EC)   ;(001011101101) (1355) (749) (2ED)   ;(001011101101) (1355) (749) (2ED)   ;(001011101101) (1355) (749) (2ED)   ;(001011101101) (1355) (749) (2ED)   ;
;2336;(001011101110) (1356) (750) (2EE)    ;(001011101110) (1356) (750) (2EE)   ;(001011101110) (1356) (750) (2EE)   ;(001011101111) (1357) (751) (2EF)   ;(001011101111) (1357) (751) (2EF)   ;(001011101111) (1357) (751) (2EF)   ;(001011110000) (1360) (752) (2F0)   ;(001011110000) (1360) (752) (2F0)   ;
;2344;(001011110000) (1360) (752) (2F0)    ;(001011110000) (1360) (752) (2F0)   ;(001011110001) (1361) (753) (2F1)   ;(001011110001) (1361) (753) (2F1)   ;(001011110001) (1361) (753) (2F1)   ;(001011110010) (1362) (754) (2F2)   ;(001011110010) (1362) (754) (2F2)   ;(001011110010) (1362) (754) (2F2)   ;
;2352;(001011110010) (1362) (754) (2F2)    ;(001011110011) (1363) (755) (2F3)   ;(001011110011) (1363) (755) (2F3)   ;(001011110011) (1363) (755) (2F3)   ;(001011110100) (1364) (756) (2F4)   ;(001011110100) (1364) (756) (2F4)   ;(001011110100) (1364) (756) (2F4)   ;(001011110100) (1364) (756) (2F4)   ;
;2360;(001011110101) (1365) (757) (2F5)    ;(001011110101) (1365) (757) (2F5)   ;(001011110101) (1365) (757) (2F5)   ;(001011110110) (1366) (758) (2F6)   ;(001011110110) (1366) (758) (2F6)   ;(001011110110) (1366) (758) (2F6)   ;(001011110111) (1367) (759) (2F7)   ;(001011110111) (1367) (759) (2F7)   ;
;2368;(001011110111) (1367) (759) (2F7)    ;(001011110111) (1367) (759) (2F7)   ;(001011111000) (1370) (760) (2F8)   ;(001011111000) (1370) (760) (2F8)   ;(001011111000) (1370) (760) (2F8)   ;(001011111001) (1371) (761) (2F9)   ;(001011111001) (1371) (761) (2F9)   ;(001011111001) (1371) (761) (2F9)   ;
;2376;(001011111001) (1371) (761) (2F9)    ;(001011111010) (1372) (762) (2FA)   ;(001011111010) (1372) (762) (2FA)   ;(001011111010) (1372) (762) (2FA)   ;(001011111011) (1373) (763) (2FB)   ;(001011111011) (1373) (763) (2FB)   ;(001011111011) (1373) (763) (2FB)   ;(001011111011) (1373) (763) (2FB)   ;
;2384;(001011111100) (1374) (764) (2FC)    ;(001011111100) (1374) (764) (2FC)   ;(001011111100) (1374) (764) (2FC)   ;(001011111101) (1375) (765) (2FD)   ;(001011111101) (1375) (765) (2FD)   ;(001011111101) (1375) (765) (2FD)   ;(001011111110) (1376) (766) (2FE)   ;(001011111110) (1376) (766) (2FE)   ;
;2392;(001011111110) (1376) (766) (2FE)    ;(001011111110) (1376) (766) (2FE)   ;(001011111111) (1377) (767) (2FF)   ;(001011111111) (1377) (767) (2FF)   ;(001011111111) (1377) (767) (2FF)   ;(001100000000) (1400) (768) (300)   ;(001100000000) (1400) (768) (300)   ;(001100000000) (1400) (768) (300)   ;
;2400;(001100000000) (1400) (768) (300)    ;(001100000001) (1401) (769) (301)   ;(001100000001) (1401) (769) (301)   ;(001100000001) (1401) (769) (301)   ;(001100000010) (1402) (770) (302)   ;(001100000010) (1402) (770) (302)   ;(001100000010) (1402) (770) (302)   ;(001100000010) (1402) (770) (302)   ;
;2408;(001100000011) (1403) (771) (303)    ;(001100000011) (1403) (771) (303)   ;(001100000011) (1403) (771) (303)   ;(001100000100) (1404) (772) (304)   ;(001100000100) (1404) (772) (304)   ;(001100000100) (1404) (772) (304)   ;(001100000100) (1404) (772) (304)   ;(001100000101) (1405) (773) (305)   ;
;2416;(001100000101) (1405) (773) (305)    ;(001100000101) (1405) (773) (305)   ;(001100000110) (1406) (774) (306)   ;(001100000110) (1406) (774) (306)   ;(001100000110) (1406) (774) (306)   ;(001100000111) (1407) (775) (307)   ;(001100000111) (1407) (775) (307)   ;(001100000111) (1407) (775) (307)   ;
;2424;(001100000111) (1407) (775) (307)    ;(001100001000) (1410) (776) (308)   ;(001100001000) (1410) (776) (308)   ;(001100001000) (1410) (776) (308)   ;(001100001001) (1411) (777) (309)   ;(001100001001) (1411) (777) (309)   ;(001100001001) (1411) (777) (309)   ;(001100001001) (1411) (777) (309)   ;
;2432;(001100001010) (1412) (778) (30A)    ;(001100001010) (1412) (778) (30A)   ;(001100001010) (1412) (778) (30A)   ;(001100001011) (1413) (779) (30B)   ;(001100001011) (1413) (779) (30B)   ;(001100001011) (1413) (779) (30B)   ;(001100001011) (1413) (779) (30B)   ;(001100001100) (1414) (780) (30C)   ;
;2440;(001100001100) (1414) (780) (30C)    ;(001100001100) (1414) (780) (30C)   ;(001100001101) (1415) (781) (30D)   ;(001100001101) (1415) (781) (30D)   ;(001100001101) (1415) (781) (30D)   ;(001100001101) (1415) (781) (30D)   ;(001100001110) (1416) (782) (30E)   ;(001100001110) (1416) (782) (30E)   ;
;2448;(001100001110) (1416) (782) (30E)    ;(001100001111) (1417) (783) (30F)   ;(001100001111) (1417) (783) (30F)   ;(001100001111) (1417) (783) (30F)   ;(001100001111) (1417) (783) (30F)   ;(001100010000) (1420) (784) (310)   ;(001100010000) (1420) (784) (310)   ;(001100010000) (1420) (784) (310)   ;
;2456;(001100010001) (1421) (785) (311)    ;(001100010001) (1421) (785) (311)   ;(001100010001) (1421) (785) (311)   ;(001100010010) (1422) (786) (312)   ;(001100010010) (1422) (786) (312)   ;(001100010010) (1422) (786) (312)   ;(001100010010) (1422) (786) (312)   ;(001100010011) (1423) (787) (313)   ;
;2464;(001100010011) (1423) (787) (313)    ;(001100010011) (1423) (787) (313)   ;(001100010100) (1424) (788) (314)   ;(001100010100) (1424) (788) (314)   ;(001100010100) (1424) (788) (314)   ;(001100010100) (1424) (788) (314)   ;(001100010101) (1425) (789) (315)   ;(001100010101) (1425) (789) (315)   ;
;2472;(001100010101) (1425) (789) (315)    ;(001100010110) (1426) (790) (316)   ;(001100010110) (1426) (790) (316)   ;(001100010110) (1426) (790) (316)   ;(001100010110) (1426) (790) (316)   ;(001100010111) (1427) (791) (317)   ;(001100010111) (1427) (791) (317)   ;(001100010111) (1427) (791) (317)   ;
;2480;(001100011000) (1430) (792) (318)    ;(001100011000) (1430) (792) (318)   ;(001100011000) (1430) (792) (318)   ;(001100011000) (1430) (792) (318)   ;(001100011001) (1431) (793) (319)   ;(001100011001) (1431) (793) (319)   ;(001100011001) (1431) (793) (319)   ;(001100011010) (1432) (794) (31A)   ;
;2488;(001100011010) (1432) (794) (31A)    ;(001100011010) (1432) (794) (31A)   ;(001100011010) (1432) (794) (31A)   ;(001100011011) (1433) (795) (31B)   ;(001100011011) (1433) (795) (31B)   ;(001100011011) (1433) (795) (31B)   ;(001100011100) (1434) (796) (31C)   ;(001100011100) (1434) (796) (31C)   ;
;2496;(001100011100) (1434) (796) (31C)    ;(001100011100) (1434) (796) (31C)   ;(001100011101) (1435) (797) (31D)   ;(001100011101) (1435) (797) (31D)   ;(001100011101) (1435) (797) (31D)   ;(001100011110) (1436) (798) (31E)   ;(001100011110) (1436) (798) (31E)   ;(001100011110) (1436) (798) (31E)   ;
;2504;(001100011110) (1436) (798) (31E)    ;(001100011111) (1437) (799) (31F)   ;(001100011111) (1437) (799) (31F)   ;(001100011111) (1437) (799) (31F)   ;(001100100000) (1440) (800) (320)   ;(001100100000) (1440) (800) (320)   ;(001100100000) (1440) (800) (320)   ;(001100100000) (1440) (800) (320)   ;
;2512;(001100100001) (1441) (801) (321)    ;(001100100001) (1441) (801) (321)   ;(001100100001) (1441) (801) (321)   ;(001100100010) (1442) (802) (322)   ;(001100100010) (1442) (802) (322)   ;(001100100010) (1442) (802) (322)   ;(001100100010) (1442) (802) (322)   ;(001100100011) (1443) (803) (323)   ;
;2520;(001100100011) (1443) (803) (323)    ;(001100100011) (1443) (803) (323)   ;(001100100100) (1444) (804) (324)   ;(001100100100) (1444) (804) (324)   ;(001100100100) (1444) (804) (324)   ;(001100100100) (1444) (804) (324)   ;(001100100101) (1445) (805) (325)   ;(001100100101) (1445) (805) (325)   ;
;2528;(001100100101) (1445) (805) (325)    ;(001100100110) (1446) (806) (326)   ;(001100100110) (1446) (806) (326)   ;(001100100110) (1446) (806) (326)   ;(001100100110) (1446) (806) (326)   ;(001100100111) (1447) (807) (327)   ;(001100100111) (1447) (807) (327)   ;(001100100111) (1447) (807) (327)   ;
;2536;(001100101000) (1450) (808) (328)    ;(001100101000) (1450) (808) (328)   ;(001100101000) (1450) (808) (328)   ;(001100101000) (1450) (808) (328)   ;(001100101001) (1451) (809) (329)   ;(001100101001) (1451) (809) (329)   ;(001100101001) (1451) (809) (329)   ;(001100101010) (1452) (810) (32A)   ;
;2544;(001100101010) (1452) (810) (32A)    ;(001100101010) (1452) (810) (32A)   ;(001100101010) (1452) (810) (32A)   ;(001100101011) (1453) (811) (32B)   ;(001100101011) (1453) (811) (32B)   ;(001100101011) (1453) (811) (32B)   ;(001100101100) (1454) (812) (32C)   ;(001100101100) (1454) (812) (32C)   ;
;2552;(001100101100) (1454) (812) (32C)    ;(001100101100) (1454) (812) (32C)   ;(001100101101) (1455) (813) (32D)   ;(001100101101) (1455) (813) (32D)   ;(001100101101) (1455) (813) (32D)   ;(001100101110) (1456) (814) (32E)   ;(001100101110) (1456) (814) (32E)   ;(001100101110) (1456) (814) (32E)   ;
;2560;(001100101110) (1456) (814) (32E)    ;(001100101111) (1457) (815) (32F)   ;(001100101111) (1457) (815) (32F)   ;(001100101111) (1457) (815) (32F)   ;(001100110000) (1460) (816) (330)   ;(001100110000) (1460) (816) (330)   ;(001100110000) (1460) (816) (330)   ;(001100110000) (1460) (816) (330)   ;
;2568;(001100110001) (1461) (817) (331)    ;(001100110001) (1461) (817) (331)   ;(001100110001) (1461) (817) (331)   ;(001100110010) (1462) (818) (332)   ;(001100110010) (1462) (818) (332)   ;(001100110010) (1462) (818) (332)   ;(001100110010) (1462) (818) (332)   ;(001100110011) (1463) (819) (333)   ;
;2576;(001100110011) (1463) (819) (333)    ;(001100110011) (1463) (819) (333)   ;(001100110100) (1464) (820) (334)   ;(001100110100) (1464) (820) (334)   ;(001100110100) (1464) (820) (334)   ;(001100110100) (1464) (820) (334)   ;(001100110101) (1465) (821) (335)   ;(001100110101) (1465) (821) (335)   ;
;2584;(001100110101) (1465) (821) (335)    ;(001100110110) (1466) (822) (336)   ;(001100110110) (1466) (822) (336)   ;(001100110110) (1466) (822) (336)   ;(001100110110) (1466) (822) (336)   ;(001100110111) (1467) (823) (337)   ;(001100110111) (1467) (823) (337)   ;(001100110111) (1467) (823) (337)   ;
;2592;(001100111000) (1470) (824) (338)    ;(001100111000) (1470) (824) (338)   ;(001100111000) (1470) (824) (338)   ;(001100111000) (1470) (824) (338)   ;(001100111001) (1471) (825) (339)   ;(001100111001) (1471) (825) (339)   ;(001100111001) (1471) (825) (339)   ;(001100111010) (1472) (826) (33A)   ;
;2600;(001100111010) (1472) (826) (33A)    ;(001100111010) (1472) (826) (33A)   ;(001100111010) (1472) (826) (33A)   ;(001100111011) (1473) (827) (33B)   ;(001100111011) (1473) (827) (33B)   ;(001100111011) (1473) (827) (33B)   ;(001100111100) (1474) (828) (33C)   ;(001100111100) (1474) (828) (33C)   ;
;2608;(001100111100) (1474) (828) (33C)    ;(001100111100) (1474) (828) (33C)   ;(001100111101) (1475) (829) (33D)   ;(001100111101) (1475) (829) (33D)   ;(001100111101) (1475) (829) (33D)   ;(001100111110) (1476) (830) (33E)   ;(001100111110) (1476) (830) (33E)   ;(001100111110) (1476) (830) (33E)   ;
;2616;(001100111110) (1476) (830) (33E)    ;(001100111111) (1477) (831) (33F)   ;(001100111111) (1477) (831) (33F)   ;(001100111111) (1477) (831) (33F)   ;(001101000000) (1500) (832) (340)   ;(001101000000) (1500) (832) (340)   ;(001101000000) (1500) (832) (340)   ;(001101000000) (1500) (832) (340)   ;
;2624;(001101000001) (1501) (833) (341)    ;(001101000001) (1501) (833) (341)   ;(001101000001) (1501) (833) (341)   ;(001101000010) (1502) (834) (342)   ;(001101000010) (1502) (834) (342)   ;(001101000010) (1502) (834) (342)   ;(001101000010) (1502) (834) (342)   ;(001101000011) (1503) (835) (343)   ;
;2632;(001101000011) (1503) (835) (343)    ;(001101000011) (1503) (835) (343)   ;(001101000100) (1504) (836) (344)   ;(001101000100) (1504) (836) (344)   ;(001101000100) (1504) (836) (344)   ;(001101000100) (1504) (836) (344)   ;(001101000101) (1505) (837) (345)   ;(001101000101) (1505) (837) (345)   ;
;2640;(001101000101) (1505) (837) (345)    ;(001101000101) (1505) (837) (345)   ;(001101000110) (1506) (838) (346)   ;(001101000110) (1506) (838) (346)   ;(001101000110) (1506) (838) (346)   ;(001101000111) (1507) (839) (347)   ;(001101000111) (1507) (839) (347)   ;(001101000111) (1507) (839) (347)   ;
;2648;(001101000111) (1507) (839) (347)    ;(001101001000) (1510) (840) (348)   ;(001101001000) (1510) (840) (348)   ;(001101001000) (1510) (840) (348)   ;(001101001001) (1511) (841) (349)   ;(001101001001) (1511) (841) (349)   ;(001101001001) (1511) (841) (349)   ;(001101001001) (1511) (841) (349)   ;
;2656;(001101001010) (1512) (842) (34A)    ;(001101001010) (1512) (842) (34A)   ;(001101001010) (1512) (842) (34A)   ;(001101001011) (1513) (843) (34B)   ;(001101001011) (1513) (843) (34B)   ;(001101001011) (1513) (843) (34B)   ;(001101001011) (1513) (843) (34B)   ;(001101001100) (1514) (844) (34C)   ;
;2664;(001101001100) (1514) (844) (34C)    ;(001101001100) (1514) (844) (34C)   ;(001101001101) (1515) (845) (34D)   ;(001101001101) (1515) (845) (34D)   ;(001101001101) (1515) (845) (34D)   ;(001101001101) (1515) (845) (34D)   ;(001101001110) (1516) (846) (34E)   ;(001101001110) (1516) (846) (34E)   ;
;2672;(001101001110) (1516) (846) (34E)    ;(001101001111) (1517) (847) (34F)   ;(001101001111) (1517) (847) (34F)   ;(001101001111) (1517) (847) (34F)   ;(001101001111) (1517) (847) (34F)   ;(001101010000) (1520) (848) (350)   ;(001101010000) (1520) (848) (350)   ;(001101010000) (1520) (848) (350)   ;
;2680;(001101010000) (1520) (848) (350)    ;(001101010001) (1521) (849) (351)   ;(001101010001) (1521) (849) (351)   ;(001101010001) (1521) (849) (351)   ;(001101010010) (1522) (850) (352)   ;(001101010010) (1522) (850) (352)   ;(001101010010) (1522) (850) (352)   ;(001101010010) (1522) (850) (352)   ;
;2688;(001101010011) (1523) (851) (353)    ;(001101010011) (1523) (851) (353)   ;(001101010011) (1523) (851) (353)   ;(001101010100) (1524) (852) (354)   ;(001101010100) (1524) (852) (354)   ;(001101010100) (1524) (852) (354)   ;(001101010100) (1524) (852) (354)   ;(001101010101) (1525) (853) (355)   ;
;2696;(001101010101) (1525) (853) (355)    ;(001101010101) (1525) (853) (355)   ;(001101010110) (1526) (854) (356)   ;(001101010110) (1526) (854) (356)   ;(001101010110) (1526) (854) (356)   ;(001101010110) (1526) (854) (356)   ;(001101010111) (1527) (855) (357)   ;(001101010111) (1527) (855) (357)   ;
;2704;(001101010111) (1527) (855) (357)    ;(001101011000) (1530) (856) (358)   ;(001101011000) (1530) (856) (358)   ;(001101011000) (1530) (856) (358)   ;(001101011000) (1530) (856) (358)   ;(001101011001) (1531) (857) (359)   ;(001101011001) (1531) (857) (359)   ;(001101011001) (1531) (857) (359)   ;
;2712;(001101011001) (1531) (857) (359)    ;(001101011010) (1532) (858) (35A)   ;(001101011010) (1532) (858) (35A)   ;(001101011010) (1532) (858) (35A)   ;(001101011011) (1533) (859) (35B)   ;(001101011011) (1533) (859) (35B)   ;(001101011011) (1533) (859) (35B)   ;(001101011011) (1533) (859) (35B)   ;
;2720;(001101011100) (1534) (860) (35C)    ;(001101011100) (1534) (860) (35C)   ;(001101011100) (1534) (860) (35C)   ;(001101011101) (1535) (861) (35D)   ;(001101011101) (1535) (861) (35D)   ;(001101011101) (1535) (861) (35D)   ;(001101011101) (1535) (861) (35D)   ;(001101011110) (1536) (862) (35E)   ;
;2728;(001101011110) (1536) (862) (35E)    ;(001101011110) (1536) (862) (35E)   ;(001101011111) (1537) (863) (35F)   ;(001101011111) (1537) (863) (35F)   ;(001101011111) (1537) (863) (35F)   ;(001101011111) (1537) (863) (35F)   ;(001101100000) (1540) (864) (360)   ;(001101100000) (1540) (864) (360)   ;
;2736;(001101100000) (1540) (864) (360)    ;(001101100000) (1540) (864) (360)   ;(001101100001) (1541) (865) (361)   ;(001101100001) (1541) (865) (361)   ;(001101100001) (1541) (865) (361)   ;(001101100010) (1542) (866) (362)   ;(001101100010) (1542) (866) (362)   ;(001101100010) (1542) (866) (362)   ;
;2744;(001101100010) (1542) (866) (362)    ;(001101100011) (1543) (867) (363)   ;(001101100011) (1543) (867) (363)   ;(001101100011) (1543) (867) (363)   ;(001101100100) (1544) (868) (364)   ;(001101100100) (1544) (868) (364)   ;(001101100100) (1544) (868) (364)   ;(001101100100) (1544) (868) (364)   ;
;2752;(001101100101) (1545) (869) (365)    ;(001101100101) (1545) (869) (365)   ;(001101100101) (1545) (869) (365)   ;(001101100110) (1546) (870) (366)   ;(001101100110) (1546) (870) (366)   ;(001101100110) (1546) (870) (366)   ;(001101100110) (1546) (870) (366)   ;(001101100111) (1547) (871) (367)   ;
;2760;(001101100111) (1547) (871) (367)    ;(001101100111) (1547) (871) (367)   ;(001101100111) (1547) (871) (367)   ;(001101101000) (1550) (872) (368)   ;(001101101000) (1550) (872) (368)   ;(001101101000) (1550) (872) (368)   ;(001101101001) (1551) (873) (369)   ;(001101101001) (1551) (873) (369)   ;
;2768;(001101101001) (1551) (873) (369)    ;(001101101001) (1551) (873) (369)   ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;(001101101011) (1553) (875) (36B)   ;(001101101011) (1553) (875) (36B)   ;(001101101011) (1553) (875) (36B)   ;
;2776;(001101101011) (1553) (875) (36B)    ;(001101101100) (1554) (876) (36C)   ;(001101101100) (1554) (876) (36C)   ;(001101101100) (1554) (876) (36C)   ;(001101101100) (1554) (876) (36C)   ;(001101101101) (1555) (877) (36D)   ;(001101101101) (1555) (877) (36D)   ;(001101101101) (1555) (877) (36D)   ;
;2784;(001101101110) (1556) (878) (36E)    ;(001101101110) (1556) (878) (36E)   ;(001101101110) (1556) (878) (36E)   ;(001101101110) (1556) (878) (36E)   ;(001101101111) (1557) (879) (36F)   ;(001101101111) (1557) (879) (36F)   ;(001101101111) (1557) (879) (36F)   ;(001101110000) (1560) (880) (370)   ;
;2792;(001101110000) (1560) (880) (370)    ;(001101110000) (1560) (880) (370)   ;(001101110000) (1560) (880) (370)   ;(001101110001) (1561) (881) (371)   ;(001101110001) (1561) (881) (371)   ;(001101110001) (1561) (881) (371)   ;(001101110001) (1561) (881) (371)   ;(001101110010) (1562) (882) (372)   ;
;2800;(001101110010) (1562) (882) (372)    ;(001101110010) (1562) (882) (372)   ;(001101110011) (1563) (883) (373)   ;(001101110011) (1563) (883) (373)   ;(001101110011) (1563) (883) (373)   ;(001101110011) (1563) (883) (373)   ;(001101110100) (1564) (884) (374)   ;(001101110100) (1564) (884) (374)   ;
;2808;(001101110100) (1564) (884) (374)    ;(001101110101) (1565) (885) (375)   ;(001101110101) (1565) (885) (375)   ;(001101110101) (1565) (885) (375)   ;(001101110101) (1565) (885) (375)   ;(001101110110) (1566) (886) (376)   ;(001101110110) (1566) (886) (376)   ;(001101110110) (1566) (886) (376)   ;
;2816;(001101110110) (1566) (886) (376)    ;(001101110111) (1567) (887) (377)   ;(001101110111) (1567) (887) (377)   ;(001101110111) (1567) (887) (377)   ;(001101111000) (1570) (888) (378)   ;(001101111000) (1570) (888) (378)   ;(001101111000) (1570) (888) (378)   ;(001101111000) (1570) (888) (378)   ;
;2824;(001101111001) (1571) (889) (379)    ;(001101111001) (1571) (889) (379)   ;(001101111001) (1571) (889) (379)   ;(001101111010) (1572) (890) (37A)   ;(001101111010) (1572) (890) (37A)   ;(001101111010) (1572) (890) (37A)   ;(001101111010) (1572) (890) (37A)   ;(001101111011) (1573) (891) (37B)   ;
;2832;(001101111011) (1573) (891) (37B)    ;(001101111011) (1573) (891) (37B)   ;(001101111011) (1573) (891) (37B)   ;(001101111100) (1574) (892) (37C)   ;(001101111100) (1574) (892) (37C)   ;(001101111100) (1574) (892) (37C)   ;(001101111101) (1575) (893) (37D)   ;(001101111101) (1575) (893) (37D)   ;
;2840;(001101111101) (1575) (893) (37D)    ;(001101111101) (1575) (893) (37D)   ;(001101111110) (1576) (894) (37E)   ;(001101111110) (1576) (894) (37E)   ;(001101111110) (1576) (894) (37E)   ;(001101111111) (1577) (895) (37F)   ;(001101111111) (1577) (895) (37F)   ;(001101111111) (1577) (895) (37F)   ;
;2848;(001101111111) (1577) (895) (37F)    ;(001110000000) (1600) (896) (380)   ;(001110000000) (1600) (896) (380)   ;(001110000000) (1600) (896) (380)   ;(001110000000) (1600) (896) (380)   ;(001110000001) (1601) (897) (381)   ;(001110000001) (1601) (897) (381)   ;(001110000001) (1601) (897) (381)   ;
;2856;(001110000010) (1602) (898) (382)    ;(001110000010) (1602) (898) (382)   ;(001110000010) (1602) (898) (382)   ;(001110000010) (1602) (898) (382)   ;(001110000011) (1603) (899) (383)   ;(001110000011) (1603) (899) (383)   ;(001110000011) (1603) (899) (383)   ;(001110000011) (1603) (899) (383)   ;
;2864;(001110000100) (1604) (900) (384)    ;(001110000100) (1604) (900) (384)   ;(001110000100) (1604) (900) (384)   ;(001110000101) (1605) (901) (385)   ;(001110000101) (1605) (901) (385)   ;(001110000101) (1605) (901) (385)   ;(001110000101) (1605) (901) (385)   ;(001110000110) (1606) (902) (386)   ;
;2872;(001110000110) (1606) (902) (386)    ;(001110000110) (1606) (902) (386)   ;(001110000111) (1607) (903) (387)   ;(001110000111) (1607) (903) (387)   ;(001110000111) (1607) (903) (387)   ;(001110000111) (1607) (903) (387)   ;(001110001000) (1610) (904) (388)   ;(001110001000) (1610) (904) (388)   ;
;2880;(001110001000) (1610) (904) (388)    ;(001110001000) (1610) (904) (388)   ;(001110001001) (1611) (905) (389)   ;(001110001001) (1611) (905) (389)   ;(001110001001) (1611) (905) (389)   ;(001110001010) (1612) (906) (38A)   ;(001110001010) (1612) (906) (38A)   ;(001110001010) (1612) (906) (38A)   ;
;2888;(001110001010) (1612) (906) (38A)    ;(001110001011) (1613) (907) (38B)   ;(001110001011) (1613) (907) (38B)   ;(001110001011) (1613) (907) (38B)   ;(001110001011) (1613) (907) (38B)   ;(001110001100) (1614) (908) (38C)   ;(001110001100) (1614) (908) (38C)   ;(001110001100) (1614) (908) (38C)   ;
;2896;(001110001101) (1615) (909) (38D)    ;(001110001101) (1615) (909) (38D)   ;(001110001101) (1615) (909) (38D)   ;(001110001101) (1615) (909) (38D)   ;(001110001110) (1616) (910) (38E)   ;(001110001110) (1616) (910) (38E)   ;(001110001110) (1616) (910) (38E)   ;(001110001110) (1616) (910) (38E)   ;
;2904;(001110001111) (1617) (911) (38F)    ;(001110001111) (1617) (911) (38F)   ;(001110001111) (1617) (911) (38F)   ;(001110010000) (1620) (912) (390)   ;(001110010000) (1620) (912) (390)   ;(001110010000) (1620) (912) (390)   ;(001110010000) (1620) (912) (390)   ;(001110010001) (1621) (913) (391)   ;
;2912;(001110010001) (1621) (913) (391)    ;(001110010001) (1621) (913) (391)   ;(001110010001) (1621) (913) (391)   ;(001110010010) (1622) (914) (392)   ;(001110010010) (1622) (914) (392)   ;(001110010010) (1622) (914) (392)   ;(001110010011) (1623) (915) (393)   ;(001110010011) (1623) (915) (393)   ;
;2920;(001110010011) (1623) (915) (393)    ;(001110010011) (1623) (915) (393)   ;(001110010100) (1624) (916) (394)   ;(001110010100) (1624) (916) (394)   ;(001110010100) (1624) (916) (394)   ;(001110010101) (1625) (917) (395)   ;(001110010101) (1625) (917) (395)   ;(001110010101) (1625) (917) (395)   ;
;2928;(001110010101) (1625) (917) (395)    ;(001110010110) (1626) (918) (396)   ;(001110010110) (1626) (918) (396)   ;(001110010110) (1626) (918) (396)   ;(001110010110) (1626) (918) (396)   ;(001110010111) (1627) (919) (397)   ;(001110010111) (1627) (919) (397)   ;(001110010111) (1627) (919) (397)   ;
;2936;(001110011000) (1630) (920) (398)    ;(001110011000) (1630) (920) (398)   ;(001110011000) (1630) (920) (398)   ;(001110011000) (1630) (920) (398)   ;(001110011001) (1631) (921) (399)   ;(001110011001) (1631) (921) (399)   ;(001110011001) (1631) (921) (399)   ;(001110011001) (1631) (921) (399)   ;
;2944;(001110011010) (1632) (922) (39A)    ;(001110011010) (1632) (922) (39A)   ;(001110011010) (1632) (922) (39A)   ;(001110011011) (1633) (923) (39B)   ;(001110011011) (1633) (923) (39B)   ;(001110011011) (1633) (923) (39B)   ;(001110011011) (1633) (923) (39B)   ;(001110011100) (1634) (924) (39C)   ;
;2952;(001110011100) (1634) (924) (39C)    ;(001110011100) (1634) (924) (39C)   ;(001110011100) (1634) (924) (39C)   ;(001110011101) (1635) (925) (39D)   ;(001110011101) (1635) (925) (39D)   ;(001110011101) (1635) (925) (39D)   ;(001110011110) (1636) (926) (39E)   ;(001110011110) (1636) (926) (39E)   ;
;2960;(001110011110) (1636) (926) (39E)    ;(001110011110) (1636) (926) (39E)   ;(001110011111) (1637) (927) (39F)   ;(001110011111) (1637) (927) (39F)   ;(001110011111) (1637) (927) (39F)   ;(001110011111) (1637) (927) (39F)   ;(001110100000) (1640) (928) (3A0)   ;(001110100000) (1640) (928) (3A0)   ;
;2968;(001110100000) (1640) (928) (3A0)    ;(001110100001) (1641) (929) (3A1)   ;(001110100001) (1641) (929) (3A1)   ;(001110100001) (1641) (929) (3A1)   ;(001110100001) (1641) (929) (3A1)   ;(001110100010) (1642) (930) (3A2)   ;(001110100010) (1642) (930) (3A2)   ;(001110100010) (1642) (930) (3A2)   ;
;2976;(001110100010) (1642) (930) (3A2)    ;(001110100011) (1643) (931) (3A3)   ;(001110100011) (1643) (931) (3A3)   ;(001110100011) (1643) (931) (3A3)   ;(001110100100) (1644) (932) (3A4)   ;(001110100100) (1644) (932) (3A4)   ;(001110100100) (1644) (932) (3A4)   ;(001110100100) (1644) (932) (3A4)   ;
;2984;(001110100101) (1645) (933) (3A5)    ;(001110100101) (1645) (933) (3A5)   ;(001110100101) (1645) (933) (3A5)   ;(001110100101) (1645) (933) (3A5)   ;(001110100110) (1646) (934) (3A6)   ;(001110100110) (1646) (934) (3A6)   ;(001110100110) (1646) (934) (3A6)   ;(001110100110) (1646) (934) (3A6)   ;
;2992;(001110100111) (1647) (935) (3A7)    ;(001110100111) (1647) (935) (3A7)   ;(001110100111) (1647) (935) (3A7)   ;(001110101000) (1650) (936) (3A8)   ;(001110101000) (1650) (936) (3A8)   ;(001110101000) (1650) (936) (3A8)   ;(001110101000) (1650) (936) (3A8)   ;(001110101001) (1651) (937) (3A9)   ;
;3000;(001110101001) (1651) (937) (3A9)    ;(001110101001) (1651) (937) (3A9)   ;(001110101001) (1651) (937) (3A9)   ;(001110101010) (1652) (938) (3AA)   ;(001110101010) (1652) (938) (3AA)   ;(001110101010) (1652) (938) (3AA)   ;(001110101011) (1653) (939) (3AB)   ;(001110101011) (1653) (939) (3AB)   ;
;3008;(001110101011) (1653) (939) (3AB)    ;(001110101011) (1653) (939) (3AB)   ;(001110101100) (1654) (940) (3AC)   ;(001110101100) (1654) (940) (3AC)   ;(001110101100) (1654) (940) (3AC)   ;(001110101100) (1654) (940) (3AC)   ;(001110101101) (1655) (941) (3AD)   ;(001110101101) (1655) (941) (3AD)   ;
;3016;(001110101101) (1655) (941) (3AD)    ;(001110101110) (1656) (942) (3AE)   ;(001110101110) (1656) (942) (3AE)   ;(001110101110) (1656) (942) (3AE)   ;(001110101110) (1656) (942) (3AE)   ;(001110101111) (1657) (943) (3AF)   ;(001110101111) (1657) (943) (3AF)   ;(001110101111) (1657) (943) (3AF)   ;
;3024;(001110101111) (1657) (943) (3AF)    ;(001110110000) (1660) (944) (3B0)   ;(001110110000) (1660) (944) (3B0)   ;(001110110000) (1660) (944) (3B0)   ;(001110110001) (1661) (945) (3B1)   ;(001110110001) (1661) (945) (3B1)   ;(001110110001) (1661) (945) (3B1)   ;(001110110001) (1661) (945) (3B1)   ;
;3032;(001110110010) (1662) (946) (3B2)    ;(001110110010) (1662) (946) (3B2)   ;(001110110010) (1662) (946) (3B2)   ;(001110110010) (1662) (946) (3B2)   ;(001110110011) (1663) (947) (3B3)   ;(001110110011) (1663) (947) (3B3)   ;(001110110011) (1663) (947) (3B3)   ;(001110110011) (1663) (947) (3B3)   ;
;3040;(001110110100) (1664) (948) (3B4)    ;(001110110100) (1664) (948) (3B4)   ;(001110110100) (1664) (948) (3B4)   ;(001110110101) (1665) (949) (3B5)   ;(001110110101) (1665) (949) (3B5)   ;(001110110101) (1665) (949) (3B5)   ;(001110110101) (1665) (949) (3B5)   ;(001110110110) (1666) (950) (3B6)   ;
;3048;(001110110110) (1666) (950) (3B6)    ;(001110110110) (1666) (950) (3B6)   ;(001110110110) (1666) (950) (3B6)   ;(001110110111) (1667) (951) (3B7)   ;(001110110111) (1667) (951) (3B7)   ;(001110110111) (1667) (951) (3B7)   ;(001110111000) (1670) (952) (3B8)   ;(001110111000) (1670) (952) (3B8)   ;
;3056;(001110111000) (1670) (952) (3B8)    ;(001110111000) (1670) (952) (3B8)   ;(001110111001) (1671) (953) (3B9)   ;(001110111001) (1671) (953) (3B9)   ;(001110111001) (1671) (953) (3B9)   ;(001110111001) (1671) (953) (3B9)   ;(001110111010) (1672) (954) (3BA)   ;(001110111010) (1672) (954) (3BA)   ;
;3064;(001110111010) (1672) (954) (3BA)    ;(001110111011) (1673) (955) (3BB)   ;(001110111011) (1673) (955) (3BB)   ;(001110111011) (1673) (955) (3BB)   ;(001110111011) (1673) (955) (3BB)   ;(001110111100) (1674) (956) (3BC)   ;(001110111100) (1674) (956) (3BC)   ;(001110111100) (1674) (956) (3BC)   ;
;3072;(001110111100) (1674) (956) (3BC)    ;(001110111101) (1675) (957) (3BD)   ;(001110111101) (1675) (957) (3BD)   ;(001110111101) (1675) (957) (3BD)   ;(001110111101) (1675) (957) (3BD)   ;(001110111110) (1676) (958) (3BE)   ;(001110111110) (1676) (958) (3BE)   ;(001110111110) (1676) (958) (3BE)   ;
;3080;(001110111111) (1677) (959) (3BF)    ;(001110111111) (1677) (959) (3BF)   ;(001110111111) (1677) (959) (3BF)   ;(001110111111) (1677) (959) (3BF)   ;(001111000000) (1700) (960) (3C0)   ;(001111000000) (1700) (960) (3C0)   ;(001111000000) (1700) (960) (3C0)   ;(001111000000) (1700) (960) (3C0)   ;
;3088;(001111000001) (1701) (961) (3C1)    ;(001111000001) (1701) (961) (3C1)   ;(001111000001) (1701) (961) (3C1)   ;(001111000001) (1701) (961) (3C1)   ;(001111000010) (1702) (962) (3C2)   ;(001111000010) (1702) (962) (3C2)   ;(001111000010) (1702) (962) (3C2)   ;(001111000011) (1703) (963) (3C3)   ;
;3096;(001111000011) (1703) (963) (3C3)    ;(001111000011) (1703) (963) (3C3)   ;(001111000011) (1703) (963) (3C3)   ;(001111000100) (1704) (964) (3C4)   ;(001111000100) (1704) (964) (3C4)   ;(001111000100) (1704) (964) (3C4)   ;(001111000100) (1704) (964) (3C4)   ;(001111000101) (1705) (965) (3C5)   ;
;3104;(001111000101) (1705) (965) (3C5)    ;(001111000101) (1705) (965) (3C5)   ;(001111000110) (1706) (966) (3C6)   ;(001111000110) (1706) (966) (3C6)   ;(001111000110) (1706) (966) (3C6)   ;(001111000110) (1706) (966) (3C6)   ;(001111000111) (1707) (967) (3C7)   ;(001111000111) (1707) (967) (3C7)   ;
;3112;(001111000111) (1707) (967) (3C7)    ;(001111000111) (1707) (967) (3C7)   ;(001111001000) (1710) (968) (3C8)   ;(001111001000) (1710) (968) (3C8)   ;(001111001000) (1710) (968) (3C8)   ;(001111001000) (1710) (968) (3C8)   ;(001111001001) (1711) (969) (3C9)   ;(001111001001) (1711) (969) (3C9)   ;
;3120;(001111001001) (1711) (969) (3C9)    ;(001111001010) (1712) (970) (3CA)   ;(001111001010) (1712) (970) (3CA)   ;(001111001010) (1712) (970) (3CA)   ;(001111001010) (1712) (970) (3CA)   ;(001111001011) (1713) (971) (3CB)   ;(001111001011) (1713) (971) (3CB)   ;(001111001011) (1713) (971) (3CB)   ;
;3128;(001111001011) (1713) (971) (3CB)    ;(001111001100) (1714) (972) (3CC)   ;(001111001100) (1714) (972) (3CC)   ;(001111001100) (1714) (972) (3CC)   ;(001111001100) (1714) (972) (3CC)   ;(001111001101) (1715) (973) (3CD)   ;(001111001101) (1715) (973) (3CD)   ;(001111001101) (1715) (973) (3CD)   ;
;3136;(001111001110) (1716) (974) (3CE)    ;(001111001110) (1716) (974) (3CE)   ;(001111001110) (1716) (974) (3CE)   ;(001111001110) (1716) (974) (3CE)   ;(001111001111) (1717) (975) (3CF)   ;(001111001111) (1717) (975) (3CF)   ;(001111001111) (1717) (975) (3CF)   ;(001111001111) (1717) (975) (3CF)   ;
;3144;(001111010000) (1720) (976) (3D0)    ;(001111010000) (1720) (976) (3D0)   ;(001111010000) (1720) (976) (3D0)   ;(001111010000) (1720) (976) (3D0)   ;(001111010001) (1721) (977) (3D1)   ;(001111010001) (1721) (977) (3D1)   ;(001111010001) (1721) (977) (3D1)   ;(001111010010) (1722) (978) (3D2)   ;
;3152;(001111010010) (1722) (978) (3D2)    ;(001111010010) (1722) (978) (3D2)   ;(001111010010) (1722) (978) (3D2)   ;(001111010011) (1723) (979) (3D3)   ;(001111010011) (1723) (979) (3D3)   ;(001111010011) (1723) (979) (3D3)   ;(001111010011) (1723) (979) (3D3)   ;(001111010100) (1724) (980) (3D4)   ;
;3160;(001111010100) (1724) (980) (3D4)    ;(001111010100) (1724) (980) (3D4)   ;(001111010100) (1724) (980) (3D4)   ;(001111010101) (1725) (981) (3D5)   ;(001111010101) (1725) (981) (3D5)   ;(001111010101) (1725) (981) (3D5)   ;(001111010110) (1726) (982) (3D6)   ;(001111010110) (1726) (982) (3D6)   ;
;3168;(001111010110) (1726) (982) (3D6)    ;(001111010110) (1726) (982) (3D6)   ;(001111010111) (1727) (983) (3D7)   ;(001111010111) (1727) (983) (3D7)   ;(001111010111) (1727) (983) (3D7)   ;(001111010111) (1727) (983) (3D7)   ;(001111011000) (1730) (984) (3D8)   ;(001111011000) (1730) (984) (3D8)   ;
;3176;(001111011000) (1730) (984) (3D8)    ;(001111011000) (1730) (984) (3D8)   ;(001111011001) (1731) (985) (3D9)   ;(001111011001) (1731) (985) (3D9)   ;(001111011001) (1731) (985) (3D9)   ;(001111011010) (1732) (986) (3DA)   ;(001111011010) (1732) (986) (3DA)   ;(001111011010) (1732) (986) (3DA)   ;
;3184;(001111011010) (1732) (986) (3DA)    ;(001111011011) (1733) (987) (3DB)   ;(001111011011) (1733) (987) (3DB)   ;(001111011011) (1733) (987) (3DB)   ;(001111011011) (1733) (987) (3DB)   ;(001111011100) (1734) (988) (3DC)   ;(001111011100) (1734) (988) (3DC)   ;(001111011100) (1734) (988) (3DC)   ;
;3192;(001111011100) (1734) (988) (3DC)    ;(001111011101) (1735) (989) (3DD)   ;(001111011101) (1735) (989) (3DD)   ;(001111011101) (1735) (989) (3DD)   ;(001111011101) (1735) (989) (3DD)   ;(001111011110) (1736) (990) (3DE)   ;(001111011110) (1736) (990) (3DE)   ;(001111011110) (1736) (990) (3DE)   ;
;3200;(001111011111) (1737) (991) (3DF)    ;(001111011111) (1737) (991) (3DF)   ;(001111011111) (1737) (991) (3DF)   ;(001111011111) (1737) (991) (3DF)   ;(001111100000) (1740) (992) (3E0)   ;(001111100000) (1740) (992) (3E0)   ;(001111100000) (1740) (992) (3E0)   ;(001111100000) (1740) (992) (3E0)   ;
;3208;(001111100001) (1741) (993) (3E1)    ;(001111100001) (1741) (993) (3E1)   ;(001111100001) (1741) (993) (3E1)   ;(001111100001) (1741) (993) (3E1)   ;(001111100010) (1742) (994) (3E2)   ;(001111100010) (1742) (994) (3E2)   ;(001111100010) (1742) (994) (3E2)   ;(001111100011) (1743) (995) (3E3)   ;
;3216;(001111100011) (1743) (995) (3E3)    ;(001111100011) (1743) (995) (3E3)   ;(001111100011) (1743) (995) (3E3)   ;(001111100100) (1744) (996) (3E4)   ;(001111100100) (1744) (996) (3E4)   ;(001111100100) (1744) (996) (3E4)   ;(001111100100) (1744) (996) (3E4)   ;(001111100101) (1745) (997) (3E5)   ;
;3224;(001111100101) (1745) (997) (3E5)    ;(001111100101) (1745) (997) (3E5)   ;(001111100101) (1745) (997) (3E5)   ;(001111100110) (1746) (998) (3E6)   ;(001111100110) (1746) (998) (3E6)   ;(001111100110) (1746) (998) (3E6)   ;(001111100110) (1746) (998) (3E6)   ;(001111100111) (1747) (999) (3E7)   ;
;3232;(001111100111) (1747) (999) (3E7)    ;(001111100111) (1747) (999) (3E7)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3240;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3248;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3256;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3264;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3272;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3280;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3288;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3296;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3304;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3312;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3320;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3328;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3336;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3344;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3352;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3360;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3368;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3376;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3384;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3392;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3400;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3408;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3416;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3424;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3432;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3440;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3448;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3456;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3464;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3472;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3480;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3488;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3496;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3504;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3512;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3520;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3528;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3536;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3544;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3552;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3560;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3568;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3576;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3584;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3592;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3600;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3608;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3616;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3624;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3632;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3640;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3648;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3656;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3664;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3672;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3680;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3688;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3696;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3704;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3712;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3720;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3728;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3736;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3744;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3752;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3760;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3768;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3776;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3784;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3792;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3800;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3808;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3816;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3824;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3832;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3840;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3848;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3856;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3864;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3872;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3880;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3888;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3896;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3904;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3912;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3920;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3928;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3936;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3944;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3952;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3960;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3968;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3976;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3984;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;3992;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4000;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4008;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4016;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4024;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4032;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4040;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4048;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4056;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4064;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4072;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4080;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;
;4088;(000000000000) (0) (0) (00)    ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;(000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,832 / 27,275 ( 10 % ) ;
; C16 interconnects     ; 11 / 1,240 ( < 1 % )    ;
; C4 interconnects      ; 1,246 / 20,832 ( 6 % )  ;
; Direct links          ; 659 / 27,275 ( 2 % )    ;
; Global clocks         ; 4 / 10 ( 40 % )         ;
; Local interconnects   ; 2,191 / 8,064 ( 27 % )  ;
; R24 interconnects     ; 20 / 1,320 ( 2 % )      ;
; R4 interconnects      ; 1,303 / 28,560 ( 5 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.84) ; Number of LABs  (Total = 244) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 15                            ;
; 2                                           ; 4                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 7                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 3                             ;
; 9                                           ; 4                             ;
; 10                                          ; 12                            ;
; 11                                          ; 5                             ;
; 12                                          ; 13                            ;
; 13                                          ; 12                            ;
; 14                                          ; 22                            ;
; 15                                          ; 36                            ;
; 16                                          ; 102                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.64) ; Number of LABs  (Total = 244) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 66                            ;
; 1 Clock                            ; 159                           ;
; 1 Clock enable                     ; 88                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 12                            ;
; 2 Clock enables                    ; 15                            ;
; 2 Clocks                           ; 51                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.63) ; Number of LABs  (Total = 244) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 8                             ;
; 3                                            ; 0                             ;
; 4                                            ; 3                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 5                             ;
; 13                                           ; 1                             ;
; 14                                           ; 4                             ;
; 15                                           ; 11                            ;
; 16                                           ; 27                            ;
; 17                                           ; 9                             ;
; 18                                           ; 12                            ;
; 19                                           ; 8                             ;
; 20                                           ; 4                             ;
; 21                                           ; 9                             ;
; 22                                           ; 13                            ;
; 23                                           ; 20                            ;
; 24                                           ; 14                            ;
; 25                                           ; 10                            ;
; 26                                           ; 15                            ;
; 27                                           ; 14                            ;
; 28                                           ; 12                            ;
; 29                                           ; 7                             ;
; 30                                           ; 5                             ;
; 31                                           ; 4                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.24) ; Number of LABs  (Total = 244) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 33                            ;
; 2                                               ; 33                            ;
; 3                                               ; 44                            ;
; 4                                               ; 33                            ;
; 5                                               ; 13                            ;
; 6                                               ; 9                             ;
; 7                                               ; 13                            ;
; 8                                               ; 17                            ;
; 9                                               ; 11                            ;
; 10                                              ; 8                             ;
; 11                                              ; 7                             ;
; 12                                              ; 5                             ;
; 13                                              ; 4                             ;
; 14                                              ; 6                             ;
; 15                                              ; 1                             ;
; 16                                              ; 5                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.02) ; Number of LABs  (Total = 244) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 13                            ;
; 3                                            ; 20                            ;
; 4                                            ; 20                            ;
; 5                                            ; 19                            ;
; 6                                            ; 8                             ;
; 7                                            ; 14                            ;
; 8                                            ; 13                            ;
; 9                                            ; 23                            ;
; 10                                           ; 15                            ;
; 11                                           ; 8                             ;
; 12                                           ; 9                             ;
; 13                                           ; 7                             ;
; 14                                           ; 12                            ;
; 15                                           ; 6                             ;
; 16                                           ; 10                            ;
; 17                                           ; 4                             ;
; 18                                           ; 8                             ;
; 19                                           ; 9                             ;
; 20                                           ; 5                             ;
; 21                                           ; 6                             ;
; 22                                           ; 4                             ;
; 23                                           ; 0                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass            ; 10           ; 0            ; 10           ; 0            ; 0            ; 76        ; 10           ; 0            ; 76        ; 76        ; 0            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 4            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 76        ; 0            ; 0            ;
; Total Unchecked       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable    ; 66           ; 76           ; 66           ; 76           ; 76           ; 0         ; 66           ; 76           ; 0         ; 0         ; 76           ; 76           ; 76           ; 76           ; 72           ; 76           ; 76           ; 72           ; 76           ; 76           ; 73           ; 76           ; 76           ; 76           ; 76           ; 76           ; 76           ; 0         ; 76           ; 76           ;
; Total Fail            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; strobe                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STATE[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STATE[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STATE[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STATE[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STATE[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STATE[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMPERATURE_VALUE[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_TEMPERATURE[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHD0028_DATA          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHD0028_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHD0028_LATCH_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHD0028_ENABLE_n      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_OUTPUT[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHT10_I2C_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RTC_DS3231_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEMP_OR_RTC           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS18B20_DATA          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHT10_I2C_DATA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RTC_DS3231_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ram_block1a72~portb_address_reg0 ; 0.038             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ram_block1a72~portb_address_reg0 ; 0.030             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ram_block1a72~portb_address_reg0 ; 0.030             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ram_block1a72~portb_address_reg0 ; 0.025             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ram_block1a72~portb_address_reg0 ; 0.017             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ram_block1a72~portb_address_reg0 ; 0.016             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ram_block1a72~portb_address_reg0 ; 0.016             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (119006): Selected device 10M08DAF484C8GES for design "DS18B20_v2"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484C8G is compatible
    Info (176445): Device 10M16DAF484C8G is compatible
    Info (176445): Device 10M25DAF484C8G is compatible
    Info (176445): Device 10M50DAF484C8GES is compatible
    Info (176445): Device 10M50DAF484C8G is compatible
    Info (176445): Device 10M40DAF484C8G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 62 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DS18B20_v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TEMPERATURE_VALUE[1]~reg0 is being clocked by CLK
Warning (332060): Node: strobe~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed is being clocked by strobe~reg0
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node strobe~reg0  File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 115
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node strobe~output File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 62 (unused VREF, 3.3V VCCIO, 0 input, 62 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  27 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.78 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (169177): 4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin DS18B20_DATA uses I/O standard 3.3-V LVTTL at AB15 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 26
    Info (169178): Pin SHT10_I2C_DATA uses I/O standard 3.3-V LVTTL at AA14 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 34
    Info (169178): Pin RTC_DS3231_SDA uses I/O standard 3.3-V LVTTL at A3 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 38
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at N14 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 21
Info (144001): Generated suppressed messages file D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/output_files/DS18B20_v2.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1278 megabytes
    Info: Processing ended: Mon Jul 13 11:42:31 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:24


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/output_files/DS18B20_v2.fit.smsg.


