
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : shiftLR0

# Written on Tue Feb 18 11:20:07 2020

##### DESIGN INFO #######################################################

Top View:                "topshiftRL00"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     oscint00|osc_int_inferred_clock     |     480.769          |     No paths         |     No paths         |     No paths                         
div00|outdiv_derived_clock          div00|outdiv_derived_clock          |     480.769          |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:cdiv0[0]
p:cdiv0[1]
p:cdiv0[2]
p:cdiv0[3]
p:cdiv0[4]
p:ens0
p:ins0[0]
p:ins0[1]
p:ins0[2]
p:ins0[3]
p:ins0[4]
p:ins0[5]
p:ins0[6]
p:ins0[7]
p:outs0[0]
p:outs0[1]
p:outs0[2]
p:outs0[3]
p:outs0[4]
p:outs0[5]
p:outs0[6]
p:outs0[7]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
