$date
	Sat Sep 30 11:42:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fix_point_adder $end
$var wire 16 ! a [15:0] $end
$var wire 16 " b [15:0] $end
$var wire 1 # clk $end
$var wire 1 $ rstn $end
$var wire 16 % sum [15:0] $end
$var reg 16 & r_sum [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
z$
1#
bz "
bz !
$end
#5
0#
#10
1#
#15
0#
#20
1#
#25
0#
#30
1#
#35
0#
#40
1#
#45
0#
#50
1#
#55
0#
#60
1#
#65
0#
#70
1#
#75
0#
#80
1#
#85
0#
#90
b0 %
b0 &
0$
1#
#95
0#
#100
1#
#105
0#
#110
1#
#115
0#
#120
1#
#125
0#
#130
1#
#135
0#
#140
1$
1#
#145
0#
#150
1#
#155
0#
#160
1#
#165
0#
#170
1#
#175
0#
#180
1#
#185
0#
#190
1#
#195
0#
#200
b10100000000000 "
b101000000000000 !
1#
#205
0#
#210
b111100000000000 %
b111100000000000 &
1#
#215
0#
#220
1#
#225
0#
#230
b1101000000000000 !
1#
#235
0#
#240
b1010100000000000 %
b1010100000000000 &
1#
#245
0#
#250
1#
#255
0#
#260
b1010100000000000 "
b101000000000000 !
1#
#265
0#
#270
b10100000000000 %
b10100000000000 &
1#
#275
0#
#280
1#
#285
0#
#290
b1101000000000000 !
1#
#295
0#
#300
b1111100000000000 %
b1111100000000000 &
1#
#305
0#
#310
1#
#311
