Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Wed May 29 22:26:36 2024
| Host              : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file ./report/mac_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
AVAL-344   Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  1           
TIMING-18  Warning   Missing input or output delay               316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (92)
6. checking no_output_delay (212)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (92)
-------------------------------
 There are 92 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (212)
---------------------------------
 There are 212 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.936        0.000                      0                 7587        0.023        0.000                      0                 7587        4.394        0.000                       0                  3223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.936        0.000                      0                 7587        0.023        0.000                      0                 7587        4.394        0.000                       0                  3223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 2.918ns (74.648%)  route 0.991ns (25.352%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.176ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[19])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[19]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<19>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[19]_FPA_OUT[19])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[19]
                         net (fo=1, routed)           0.602     6.991    bd_0_i/hls_inst/inst/add_fu_170_p4[19]
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.623    12.751    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[19]/C
                         clock pessimism              0.227    12.978    
                         clock uncertainty           -0.058    12.920    
    SLICE_X130Y64        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007    12.927    bd_0_i/hls_inst/inst/add_reg_385_reg[19]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  5.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E5_INT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.097ns (37.743%)  route 0.160ns (62.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      2.511ns (routing 1.176ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.292ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.511     2.639    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X3Y34         RAMB18E5_INT                                 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E5_INT (Prop_RAMB18_L_CLKARDCLK_DOUTADOUT[7])
                                                      0.097     2.736 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/DOUTADOUT[7]
                         net (fo=1, routed)           0.160     2.896    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[7]
    SLICE_X131Y65        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.860     3.015    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X131Y65        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15/CLK
                         clock pessimism             -0.227     2.788    
    SLICE_X131Y65        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.085     2.873    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E5_INT/CLKARDCLK  n/a            1.379         10.000      8.621      RAMB18_X3Y32   bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK



