$date
  Thu Mar 28 17:31:51 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module shift_reg_tb_8bit $end
$var reg 8 ! i[7:0] $end
$var reg 8 " o[7:0] $end
$var reg 1 # i_shift_in $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 2 & sel[1:0] $end
$var reg 2 ' shiftin[1:0] $end
$scope module shift_reg_0 $end
$var reg 8 ( i[7:0] $end
$var reg 1 ) i_shift_in $end
$var reg 2 * sel[1:0] $end
$var reg 1 + clock $end
$var reg 1 , enable $end
$var reg 2 - shiftin[1:0] $end
$var reg 8 . o[7:0] $end
$var reg 8 / temp[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
bUUUUUUUU "
1#
0$
1%
b00 &
b00 '
b00000000 (
1)
b00 *
0+
1,
b00 -
bUUUUUUUU .
bUUUUUUUU /
#1000000
b01110000 !
b01110000 "
0#
1$
b11 &
b01110000 (
0)
b11 *
1+
b01110000 .
b01110000 /
#2000000
b00000000 !
1#
0$
b00000000 (
1)
0+
b01110000 .
#3000000
b11100000 "
0#
1$
b01 &
0)
b01 *
1+
b11100000 .
b11100000 /
#4000000
1#
0$
b11 &
1)
b11 *
0+
b11100000 .
#5000000
b01110000 "
0#
1$
b10 &
0)
b10 *
1+
b01110000 .
b01110000 /
#6000000
1#
0$
b11 &
1)
b11 *
0+
b01110000 .
#7000000
b11100001 "
1$
b01 &
b01 *
1+
b11100001 .
b11100001 /
#8000000
0$
b11 &
b11 *
0+
b11100001 .
#9000000
b11110000 "
1$
b10 &
b10 *
1+
b11110000 .
b11110000 /
#10000000
0$
b11 &
b11 *
0+
b11110000 .
#11000000
b00100000 !
b01000000 "
0#
1$
b01 '
b00100000 (
0)
1+
b01 -
b01000000 .
b01000000 /
#12000000
b00000000 !
1#
0$
b00 '
b00000000 (
1)
0+
b00 -
b01000000 .
#13000000
b00100000 !
1$
0%
b01 '
b00100000 (
1+
0,
b01 -
b01000000 .
#14000000
b00000000 !
0$
b00 '
b00000000 (
0+
b00 -
b01000000 .
#15000000
b00100000 !
b00010000 "
0#
1$
1%
b10 '
b00100000 (
0)
1+
1,
b10 -
b00010000 .
b00010000 /
#16000000
b00000000 !
1#
0$
b00 '
b00000000 (
1)
0+
b00 -
b00010000 .
#17000000
