{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449865060782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449865060785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:17:40 2015 " "Processing started: Fri Dec 11 15:17:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449865060785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449865060785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogDDR -c VerilogDDR " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogDDR -c VerilogDDR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449865060786 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449865061354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "play PLAY VerilogDDR.v(34) " "Verilog HDL Declaration information at VerilogDDR.v(34): object \"play\" differs only in case from object \"PLAY\" in the same scope" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449865061437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogddr.v 16 16 " "Found 16 design units, including 16 entities, in source file verilogddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 VerilogDDR " "Found entity 1: VerilogDDR" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "2 graphics " "Found entity 2: graphics" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "3 onoff " "Found entity 3: onoff" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "4 game " "Found entity 4: game" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "5 column " "Found entity 5: column" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "6 score_display " "Found entity 6: score_display" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "7 frame_timer " "Found entity 7: frame_timer" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "8 timer " "Found entity 8: timer" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "9 ticker " "Found entity 9: ticker" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "10 level1 " "Found entity 10: level1" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "11 level2 " "Found entity 11: level2" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "12 level3 " "Found entity 12: level3" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "13 level4 " "Found entity 13: level4" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "14 H_SYNC " "Found entity 14: H_SYNC" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "15 V_SYNC " "Found entity 15: V_SYNC" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""} { "Info" "ISGN_ENTITY_NAME" "16 clock108 " "Found entity 16: clock108" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865061446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked VerilogDDR.v(43) " "Verilog HDL Implicit Net warning at VerilogDDR.v(43): created implicit net for \"locked\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865061448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done1 VerilogDDR.v(417) " "Verilog HDL Implicit Net warning at VerilogDDR.v(417): created implicit net for \"done1\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 417 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865061448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done2 VerilogDDR.v(418) " "Verilog HDL Implicit Net warning at VerilogDDR.v(418): created implicit net for \"done2\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 418 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865061448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done3 VerilogDDR.v(419) " "Verilog HDL Implicit Net warning at VerilogDDR.v(419): created implicit net for \"done3\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865061448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done4 VerilogDDR.v(420) " "Verilog HDL Implicit Net warning at VerilogDDR.v(420): created implicit net for \"done4\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 420 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865061448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_value VerilogDDR.v(1091) " "Verilog HDL Implicit Net warning at VerilogDDR.v(1091): created implicit net for \"max_value\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1091 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865061448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_value VerilogDDR.v(1317) " "Verilog HDL Implicit Net warning at VerilogDDR.v(1317): created implicit net for \"max_value\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865061448 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(43) " "Verilog HDL Instantiation warning at VerilogDDR.v(43): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061450 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(44) " "Verilog HDL Instantiation warning at VerilogDDR.v(44): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061450 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(45) " "Verilog HDL Instantiation warning at VerilogDDR.v(45): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061450 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(53) " "Verilog HDL Instantiation warning at VerilogDDR.v(53): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(417) " "Verilog HDL Instantiation warning at VerilogDDR.v(417): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 417 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061452 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(418) " "Verilog HDL Instantiation warning at VerilogDDR.v(418): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 418 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061453 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(419) " "Verilog HDL Instantiation warning at VerilogDDR.v(419): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 419 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061454 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(420) " "Verilog HDL Instantiation warning at VerilogDDR.v(420): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 420 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(54) " "Verilog HDL Instantiation warning at VerilogDDR.v(54): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VerilogDDR.v(55) " "Verilog HDL Instantiation warning at VerilogDDR.v(55): instance has no name" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1449865061455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VerilogDDR " "Elaborating entity \"VerilogDDR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449865062639 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VerilogDDR.v(81) " "Verilog HDL Case Statement information at VerilogDDR.v(81): all case item expressions in this case statement are onehot" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449865062641 "|VerilogDDR"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VerilogDDR.v(121) " "Verilog HDL Case Statement warning at VerilogDDR.v(121): incomplete case statement has no default case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449865062643 "|VerilogDDR"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VerilogDDR.v(121) " "Verilog HDL Case Statement information at VerilogDDR.v(121): all case item expressions in this case statement are onehot" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449865062643 "|VerilogDDR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "play VerilogDDR.v(121) " "Verilog HDL Always Construct warning at VerilogDDR.v(121): inferring latch(es) for variable \"play\", which holds its previous value in one or more paths through the always construct" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865062643 "|VerilogDDR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start VerilogDDR.v(121) " "Verilog HDL Always Construct warning at VerilogDDR.v(121): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449865062644 "|VerilogDDR"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VerilogDDR.v(159) " "Verilog HDL Case Statement information at VerilogDDR.v(159): all case item expressions in this case statement are onehot" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449865062644 "|VerilogDDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start VerilogDDR.v(121) " "Inferred latch for \"start\" at VerilogDDR.v(121)" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865062645 "|VerilogDDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "play VerilogDDR.v(121) " "Inferred latch for \"play\" at VerilogDDR.v(121)" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449865062645 "|VerilogDDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock108 clock108:comb_10 " "Elaborating entity \"clock108\" for hierarchy \"clock108:comb_10\"" {  } { { "VerilogDDR.v" "comb_10" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock108:comb_10\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock108:comb_10\|altpll:altpll_component\"" {  } { { "VerilogDDR.v" "altpll_component" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock108:comb_10\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock108:comb_10\|altpll:altpll_component\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock108:comb_10\|altpll:altpll_component " "Instantiated megafunction \"clock108:comb_10\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock108 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865062951 ""}  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449865062951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock108_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock108_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock108_altpll " "Found entity 1: clock108_altpll" {  } { { "db/clock108_altpll.v" "" { Text "M:/ECE 287/VerilogDDR/db/clock108_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865063023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865063023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock108_altpll clock108:comb_10\|altpll:altpll_component\|clock108_altpll:auto_generated " "Elaborating entity \"clock108_altpll\" for hierarchy \"clock108:comb_10\|altpll:altpll_component\|clock108_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_SYNC H_SYNC:comb_12 " "Elaborating entity \"H_SYNC\" for hierarchy \"H_SYNC:comb_12\"" {  } { { "VerilogDDR.v" "comb_12" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_SYNC V_SYNC:comb_13 " "Elaborating entity \"V_SYNC\" for hierarchy \"V_SYNC:comb_13\"" {  } { { "VerilogDDR.v" "comb_13" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics graphics:comb_17 " "Elaborating entity \"graphics\" for hierarchy \"graphics:comb_17\"" {  } { { "VerilogDDR.v" "comb_17" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:comb_18 " "Elaborating entity \"game\" for hierarchy \"game:comb_18\"" {  } { { "VerilogDDR.v" "comb_18" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp VerilogDDR.v(323) " "Verilog HDL or VHDL warning at VerilogDDR.v(323): object \"temp\" assigned a value but never read" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449865063363 "|VerilogDDR|game:comb_18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VerilogDDR.v(404) " "Verilog HDL assignment warning at VerilogDDR.v(404): truncated value with size 32 to match size of target (8)" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449865063364 "|VerilogDDR|game:comb_18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onoff game:comb_18\|onoff:f1 " "Elaborating entity \"onoff\" for hierarchy \"game:comb_18\|onoff:f1\"" {  } { { "VerilogDDR.v" "f1" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column game:comb_18\|column:L " "Elaborating entity \"column\" for hierarchy \"game:comb_18\|column:L\"" {  } { { "VerilogDDR.v" "L" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VerilogDDR.v(495) " "Verilog HDL assignment warning at VerilogDDR.v(495): truncated value with size 32 to match size of target (31)" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449865063570 "|VerilogDDR|game:comb_18|column:L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VerilogDDR.v(498) " "Verilog HDL assignment warning at VerilogDDR.v(498): truncated value with size 32 to match size of target (31)" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449865063570 "|VerilogDDR|game:comb_18|column:L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1 game:comb_18\|level1:comb_77 " "Elaborating entity \"level1\" for hierarchy \"game:comb_18\|level1:comb_77\"" {  } { { "VerilogDDR.v" "comb_77" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063678 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VerilogDDR.v(658) " "Verilog HDL Case Statement warning at VerilogDDR.v(658): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 658 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1449865063680 "|VerilogDDR|game:comb_18|level1:comb_77"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VerilogDDR.v(708) " "Verilog HDL Case Statement warning at VerilogDDR.v(708): case item expression covers a value already covered by a previous case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 708 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449865063680 "|VerilogDDR|game:comb_18|level1:comb_77"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VerilogDDR.v(764) " "Verilog HDL Case Statement warning at VerilogDDR.v(764): case item expression covers a value already covered by a previous case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 764 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449865063680 "|VerilogDDR|game:comb_18|level1:comb_77"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_timer game:comb_18\|level1:comb_77\|frame_timer:t1 " "Elaborating entity \"frame_timer\" for hierarchy \"game:comb_18\|level1:comb_77\|frame_timer:t1\"" {  } { { "VerilogDDR.v" "t1" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level2 game:comb_18\|level2:comb_78 " "Elaborating entity \"level2\" for hierarchy \"game:comb_18\|level2:comb_78\"" {  } { { "VerilogDDR.v" "comb_78" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865063891 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VerilogDDR.v(870) " "Verilog HDL Case Statement warning at VerilogDDR.v(870): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 870 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1449865063894 "|VerilogDDR|game:comb_18|level2:comb_78"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VerilogDDR.v(920) " "Verilog HDL Case Statement warning at VerilogDDR.v(920): case item expression covers a value already covered by a previous case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 920 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449865063894 "|VerilogDDR|game:comb_18|level2:comb_78"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VerilogDDR.v(941) " "Verilog HDL Case Statement warning at VerilogDDR.v(941): case item expression covers a value already covered by a previous case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 941 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449865063894 "|VerilogDDR|game:comb_18|level2:comb_78"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VerilogDDR.v(955) " "Verilog HDL Case Statement warning at VerilogDDR.v(955): case item expression covers a value already covered by a previous case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 955 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449865063896 "|VerilogDDR|game:comb_18|level2:comb_78"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VerilogDDR.v(976) " "Verilog HDL Case Statement warning at VerilogDDR.v(976): case item expression covers a value already covered by a previous case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 976 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449865063896 "|VerilogDDR|game:comb_18|level2:comb_78"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VerilogDDR.v(1025) " "Verilog HDL Case Statement warning at VerilogDDR.v(1025): case item expression covers a value already covered by a previous case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1025 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449865063896 "|VerilogDDR|game:comb_18|level2:comb_78"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VerilogDDR.v(1039) " "Verilog HDL Case Statement warning at VerilogDDR.v(1039): case item expression covers a value already covered by a previous case item" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1039 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449865063896 "|VerilogDDR|game:comb_18|level2:comb_78"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level3 game:comb_18\|level3:comb_79 " "Elaborating entity \"level3\" for hierarchy \"game:comb_18\|level3:comb_79\"" {  } { { "VerilogDDR.v" "comb_79" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865064010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_max VerilogDDR.v(1081) " "Verilog HDL or VHDL warning at VerilogDDR.v(1081): object \"timer_max\" assigned a value but never read" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1081 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449865064010 "|VerilogDDR|game:comb_18|level3:comb_79"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VerilogDDR.v(1103) " "Verilog HDL Case Statement warning at VerilogDDR.v(1103): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1103 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1449865064012 "|VerilogDDR|game:comb_18|level3:comb_79"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer game:comb_18\|level3:comb_79\|timer:t1 " "Elaborating entity \"timer\" for hierarchy \"game:comb_18\|level3:comb_79\|timer:t1\"" {  } { { "VerilogDDR.v" "t1" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865064127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ticker game:comb_18\|level3:comb_79\|timer:t1\|ticker:t1 " "Elaborating entity \"ticker\" for hierarchy \"game:comb_18\|level3:comb_79\|timer:t1\|ticker:t1\"" {  } { { "VerilogDDR.v" "t1" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865064242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level4 game:comb_18\|level4:comb_80 " "Elaborating entity \"level4\" for hierarchy \"game:comb_18\|level4:comb_80\"" {  } { { "VerilogDDR.v" "comb_80" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865064363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_max VerilogDDR.v(1307) " "Verilog HDL or VHDL warning at VerilogDDR.v(1307): object \"timer_max\" assigned a value but never read" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449865064364 "|VerilogDDR|game:comb_18|level4:comb_80"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VerilogDDR.v(1328) " "Verilog HDL Case Statement warning at VerilogDDR.v(1328): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 1328 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1449865064366 "|VerilogDDR|game:comb_18|level4:comb_80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:comb_20 " "Elaborating entity \"score_display\" for hierarchy \"score_display:comb_20\"" {  } { { "VerilogDDR.v" "comb_20" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865064473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VerilogDDR.v(518) " "Verilog HDL assignment warning at VerilogDDR.v(518): truncated value with size 32 to match size of target (4)" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449865064473 "|VerilogDDR|score_display:comb_20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VerilogDDR.v(519) " "Verilog HDL assignment warning at VerilogDDR.v(519): truncated value with size 32 to match size of target (4)" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449865064473 "|VerilogDDR|score_display:comb_20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "play " "LATCH primitive \"play\" is permanently enabled" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449865065889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start " "LATCH primitive \"start\" is permanently enabled" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449865065889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "play " "LATCH primitive \"play\" is permanently enabled" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449865065912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start " "LATCH primitive \"start\" is permanently enabled" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449865065913 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:comb_20\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:comb_20\|Mod0\"" {  } { { "VerilogDDR.v" "Mod0" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 518 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865066018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:comb_20\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:comb_20\|Div0\"" {  } { { "VerilogDDR.v" "Div0" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 519 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865066018 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449865066018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:comb_20\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"score_display:comb_20\|lpm_divide:Mod0\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 518 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865066088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:comb_20\|lpm_divide:Mod0 " "Instantiated megafunction \"score_display:comb_20\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865066088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865066088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865066088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865066088 ""}  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 518 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449865066088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "M:/ECE 287/VerilogDDR/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865066142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865066142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "M:/ECE 287/VerilogDDR/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865066172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865066172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "M:/ECE 287/VerilogDDR/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865066204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865066204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "M:/ECE 287/VerilogDDR/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865066285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865066285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "M:/ECE 287/VerilogDDR/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865066346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865066346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:comb_20\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_display:comb_20\|lpm_divide:Div0\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 519 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865066365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:comb_20\|lpm_divide:Div0 " "Instantiated megafunction \"score_display:comb_20\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865066365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865066365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865066365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449865066365 ""}  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 519 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449865066365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "M:/ECE 287/VerilogDDR/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449865066418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449865066418 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449865066725 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449865067264 "|VerilogDDR|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449865067264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449865067362 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "147 " "147 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449865068265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ECE 287/VerilogDDR/output_files/VerilogDDR.map.smsg " "Generated suppressed messages file M:/ECE 287/VerilogDDR/output_files/VerilogDDR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449865068416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449865069557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865069557 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "restart " "No output dependent on input pin \"restart\"" {  } { { "VerilogDDR.v" "" { Text "M:/ECE 287/VerilogDDR/VerilogDDR.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449865070212 "|VerilogDDR|restart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449865070212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1284 " "Implemented 1284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449865070217 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449865070217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1229 " "Implemented 1229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449865070217 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449865070217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449865070217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449865070486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 15:17:50 2015 " "Processing ended: Fri Dec 11 15:17:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449865070486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449865070486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449865070486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449865070486 ""}
