<profile>

<section name = "Vitis HLS Report for 'matcher_engine_1720_16_Pipeline_init_state'" level="0">
<item name = "Date">Sat Jan 17 14:12:47 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">krnl_proj_split</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.325 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1722, 1722, 5.739 us, 5.739 us, 1722, 1722, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- init_state">1720, 1720, 1, 1, 1, 1720, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln75_fu_68_p2">+, 0, 0, 18, 11, 1</column>
<column name="icmp_ln75_fu_62_p2">icmp, 0, 0, 18, 11, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_p_5">9, 2, 11, 22</column>
<column name="p_fu_36">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="p_fu_36">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matcher_engine&lt;1720, 16&gt;_Pipeline_init_state, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matcher_engine&lt;1720, 16&gt;_Pipeline_init_state, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matcher_engine&lt;1720, 16&gt;_Pipeline_init_state, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matcher_engine&lt;1720, 16&gt;_Pipeline_init_state, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matcher_engine&lt;1720, 16&gt;_Pipeline_init_state, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matcher_engine&lt;1720, 16&gt;_Pipeline_init_state, return value</column>
<column name="state_1_address0">out, 11, ap_memory, state_1, array</column>
<column name="state_1_ce0">out, 1, ap_memory, state_1, array</column>
<column name="state_1_we0">out, 1, ap_memory, state_1, array</column>
<column name="state_1_d0">out, 15, ap_memory, state_1, array</column>
</table>
</item>
</section>
</profile>
