-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Tue Jan 21 00:18:30 2025
-- Host        : DESKTOP-3OAFHV8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top system_axi_vdma_0_0 -prefix
--               system_axi_vdma_0_0_ system_axi_vdma_0_0_sim_netlist.vhdl
-- Design      : system_axi_vdma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_pcc is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_sm_halt_reg : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 49 downto 0 );
    \sig_addr_cntr_lsh_im0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_xfer_reg_tmp_reg_0 : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_1 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2dre_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_datamover_pcc;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \I_STRT_STRB_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_2_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_input_reg_empty_i_1_n_0 : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sig_strbgen_bytes_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_2_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of sig_addr_aligned_ireg1_i_1 : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sig_addr_cntr_im0_msh_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sig_addr_cntr_im0_msh_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sig_addr_cntr_im0_msh_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sig_addr_cntr_im0_msh_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[9]_i_1\ : label is "soft_lutpair108";
  attribute METHODOLOGY_DRC_VIOS of \sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_adjusted_addr_incr_ireg2_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair133";
  attribute METHODOLOGY_DRC_VIOS of sig_btt_eq_b2mbaa_im01_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_im01_carry_i_5 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_1 : label is "soft_lutpair112";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of sig_btt_lt_b2mbaa_im01_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \sig_btt_lt_b2mbaa_im01_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sig_btt_lt_b2mbaa_im01_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_9 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair106";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[3]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_3\ : label is "soft_lutpair109";
begin
  \in\(39 downto 0) <= \^in\(39 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF40FF40"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I4 => sig_push_input_reg11_out,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => \^sig_calc_error_pushed\,
      I2 => sig_parent_done,
      I3 => sig_push_input_reg11_out,
      I4 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I2 => sig_sm_ld_xfer_reg_ns,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777077700000272"
    )
        port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_ld_xfer_reg_tmp_reg_0,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_ld_xfer_reg_tmp_reg_1,
      I4 => \^sig_mstr2sf_cmd_valid\,
      I5 => sig_wr_fifo,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => sig_init_reg
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_calc_error_pushed\,
      O => \INFERRED_GEN.cnt_i_reg[2]\
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F870"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_xfer_strt_strb_ireg3(4),
      I4 => sig_xfer_end_strb_ireg3(4),
      O => sig_calc_error_reg_reg_0(12)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F870"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_xfer_strt_strb_ireg3(3),
      I4 => sig_xfer_end_strb_ireg3(3),
      O => sig_calc_error_reg_reg_0(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F870"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_xfer_strt_strb_ireg3(2),
      I4 => sig_xfer_end_strb_ireg3(2),
      O => sig_calc_error_reg_reg_0(10)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F870"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_xfer_strt_strb_ireg3(1),
      I4 => sig_xfer_end_strb_ireg3(1),
      O => sig_calc_error_reg_reg_0(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F870"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_xfer_strt_strb_ireg3(0),
      I4 => sig_xfer_end_strb_ireg3(0),
      O => sig_calc_error_reg_reg_0(8)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(7)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(6)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(5)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      O => \^in\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(4)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(3)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(2)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(1)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(0)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(39),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(17)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFF1FFF1FFF1F"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_no_btt_residue_ireg1,
      I4 => sig_brst_cnt_eq_one_ireg1,
      I5 => sig_addr_aligned_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^in\(38),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_mstr2sf_eof,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(16)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F870"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_xfer_strt_strb_ireg3(7),
      I4 => sig_xfer_end_strb_ireg3(7),
      O => sig_calc_error_reg_reg_0(15)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F870"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_xfer_strt_strb_ireg3(6),
      I4 => sig_xfer_end_strb_ireg3(6),
      O => sig_calc_error_reg_reg_0(14)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F870"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_xfer_strt_strb_ireg3(5),
      I4 => sig_xfer_end_strb_ireg3(5),
      O => sig_calc_error_reg_reg_0(13)
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => p_1_in_0,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => sig_push_input_reg11_out,
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(34),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \sig_addr_cntr_im0_msh[0]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(37),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[0]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(36),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[0]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(35),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555555C5"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \out\(34),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I5 => \^in\(39),
      O => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(49),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh[12]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(48),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \sig_addr_cntr_im0_msh[12]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(47),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[12]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(46),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(41),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(40),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[4]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(39),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[4]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(38),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(45),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(44),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[8]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(43),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[8]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(42),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_addr_cntr_im0_msh[0]_i_3_n_0\,
      O(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[0]_i_4_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[0]_i_5_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[0]_i_6_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[12]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[12]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[12]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[4]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[4]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[8]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[8]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(7),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(8),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(9),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(18),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(28),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(29),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(30),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(31),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(32),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^in\(39),
      I4 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(33),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(19),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(20),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(21),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(22),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(23),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(24),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(25),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(26),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \out\(27),
      I1 => \^in\(39),
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_input_reg_empty\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(18),
      Q => sig_addr_cntr_lsh_kh(0),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(28),
      Q => sig_addr_cntr_lsh_kh(10),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(29),
      Q => sig_addr_cntr_lsh_kh(11),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(30),
      Q => sig_addr_cntr_lsh_kh(12),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(31),
      Q => sig_addr_cntr_lsh_kh(13),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(32),
      Q => sig_addr_cntr_lsh_kh(14),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(33),
      Q => sig_addr_cntr_lsh_kh(15),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(34),
      Q => sig_addr_cntr_lsh_kh(16),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(35),
      Q => sig_addr_cntr_lsh_kh(17),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(36),
      Q => sig_addr_cntr_lsh_kh(18),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(37),
      Q => sig_addr_cntr_lsh_kh(19),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(19),
      Q => sig_addr_cntr_lsh_kh(1),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(38),
      Q => sig_addr_cntr_lsh_kh(20),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(39),
      Q => sig_addr_cntr_lsh_kh(21),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(40),
      Q => sig_addr_cntr_lsh_kh(22),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(41),
      Q => sig_addr_cntr_lsh_kh(23),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(42),
      Q => sig_addr_cntr_lsh_kh(24),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(43),
      Q => sig_addr_cntr_lsh_kh(25),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(44),
      Q => sig_addr_cntr_lsh_kh(26),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(45),
      Q => sig_addr_cntr_lsh_kh(27),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(46),
      Q => sig_addr_cntr_lsh_kh(28),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(47),
      Q => sig_addr_cntr_lsh_kh(29),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(20),
      Q => sig_addr_cntr_lsh_kh(2),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(48),
      Q => sig_addr_cntr_lsh_kh(30),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(49),
      Q => sig_addr_cntr_lsh_kh(31),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(21),
      Q => sig_addr_cntr_lsh_kh(3),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(22),
      Q => sig_addr_cntr_lsh_kh(4),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(23),
      Q => sig_addr_cntr_lsh_kh(5),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(24),
      Q => sig_addr_cntr_lsh_kh(6),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(25),
      Q => sig_addr_cntr_lsh_kh(7),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(26),
      Q => sig_addr_cntr_lsh_kh(8),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(27),
      Q => sig_addr_cntr_lsh_kh(9),
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_6_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_7_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_8_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[8]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      DI(1) => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\,
      DI(0) => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[3]_i_6_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[3]_i_7_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[3]_i_8_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_adjusted_addr_incr_im1(7 downto 4),
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_sig_adjusted_addr_incr_ireg2_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sig_adjusted_addr_incr_ireg2_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sig_adjusted_addr_incr_im1(8),
      S(3 downto 1) => B"000",
      S(0) => \sig_adjusted_addr_incr_ireg2[8]_i_2_n_0\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => sig_init_reg
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => sig_init_reg
    );
\sig_btt_cntr_im0[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(9),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[11]_i_2_n_0\
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(8),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[11]_i_3_n_0\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555D55555551"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      I5 => \out\(11),
      O => \sig_btt_cntr_im0[11]_i_4_n_0\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555D55555551"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      I5 => \out\(10),
      O => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(9),
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(9),
      O => \sig_btt_cntr_im0[11]_i_6_n_0\
    );
\sig_btt_cntr_im0[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(8),
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(8),
      O => \sig_btt_cntr_im0[11]_i_7_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I3 => \^in\(39),
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555D55555551"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      I5 => \out\(15),
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555D55555551"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      I5 => \out\(14),
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555D55555551"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      I5 => \out\(13),
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555D55555551"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      I5 => \out\(12),
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(3),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[3]_i_2_n_0\
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(2),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[3]_i_3_n_0\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(1),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[3]_i_4_n_0\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(0),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[3]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(3),
      O => \sig_btt_cntr_im0[3]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(2),
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(2),
      O => \sig_btt_cntr_im0[3]_i_7_n_0\
    );
\sig_btt_cntr_im0[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(1),
      O => \sig_btt_cntr_im0[3]_i_8_n_0\
    );
\sig_btt_cntr_im0[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(0),
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(0),
      O => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(7),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(6),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(5),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555551"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(4),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I4 => \^in\(39),
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(7),
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(7),
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(6),
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(6),
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(5),
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(4),
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(4),
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[11]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[11]_i_3_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[11]_i_4_n_0\,
      S(2) => \sig_btt_cntr_im0[11]_i_5_n_0\,
      S(1) => \sig_btt_cntr_im0[11]_i_6_n_0\,
      S(0) => \sig_btt_cntr_im0[11]_i_7_n_0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[3]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[3]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[3]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[3]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[3]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[3]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[3]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_btt_eq_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_eq_b2mbaa_im01,
      CO(2) => sig_btt_eq_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_eq_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_eq_b2mbaa_im01_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_eq_b2mbaa_im01_carry_i_1_n_0,
      S(2) => sig_btt_eq_b2mbaa_im01_carry_i_2_n_0,
      S(1) => sig_btt_eq_b2mbaa_im01_carry_i_3_n_0,
      S(0) => sig_btt_eq_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55650000AA9A0000"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => sig_btt_eq_b2mbaa_im01_carry_i_5_n_0,
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002AAA8AAA80002"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_im01_carry_i_6_n_0,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001284028400001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14284281"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      I2 => sig_btt_eq_b2mbaa_im01,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => sig_init_reg
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_0,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
\sig_btt_lt_b2mbaa_im01_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lt_b2mbaa_im01_carry_n_0,
      CO(3 downto 1) => \NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sig_btt_lt_b2mbaa_im01,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111711"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA8A"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10017C37"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0110377C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011337373770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14284281"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4821"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      I2 => sig_btt_lt_b2mbaa_im01,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(7)
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_bytes_to_mbaa_im0(8)
    );
\sig_bytes_to_mbaa_ireg1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => sig_init_reg
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(39),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_calc_error_pushed\,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => \^sig_calc_error_pushed\,
      R => sig_init_reg
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_calc_error_reg_i_2_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => sig_calc_error_reg_i_3_n_0,
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      I2 => \out\(10),
      I3 => \out\(11),
      I4 => \out\(15),
      I5 => \out\(14),
      O => sig_calc_error_reg_i_2_n_0
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \out\(9),
      I5 => \out\(8),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => sig_btt_is_zero,
      Q => \^in\(39),
      R => sig_init_reg
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2addr_valid_reg_0,
      I3 => sig_inhibit_rdy_n_1,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_mstr2data_cmd_valid\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500404055554040"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_first_xfer_im0,
      I3 => sig_cmd2dre_valid_reg_0,
      I4 => \^sig_mstr2sf_cmd_valid\,
      I5 => sig_inhibit_rdy_n_0,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => sig_init_reg
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => sig_init_reg
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => sig_init_reg
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_push_input_reg11_out,
      I2 => sig_first_xfer_im0,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_init_reg,
      I2 => sig_sm_pop_input_reg,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^in\(39),
      I1 => \sig_addr_cntr_lsh_im0_reg[0]_0\(0),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      O => sig_push_input_reg11_out
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(16),
      Q => \^in\(38),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(17),
      Q => sig_mstr2sf_eof,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => sig_push_input_reg11_out,
      I2 => sig_sm_pop_input_reg,
      I3 => sig_init_reg,
      I4 => \^sig_calc_error_pushed\,
      O => sig_input_reg_empty_i_1_n_0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_input_reg_empty_i_1_n_0,
      Q => \^sig_input_reg_empty\,
      R => '0'
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_last_addr_offset_im2__0\(2)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sig_no_btt_residue_ireg1_i_2_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => sig_init_reg
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg11_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in_0,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \^sig_calc_error_pushed\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => sig_init_reg
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => sig_init_reg
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_strbgen_addr_ireg2(0),
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      Q => sig_strbgen_addr_ireg2(1),
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      Q => sig_strbgen_addr_ireg2(2),
      R => sig_init_reg
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => sig_init_reg,
      I4 => sig_strbgen_bytes_ireg2(3),
      O => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => sig_init_reg,
      I4 => sig_strbgen_bytes_ireg2(3),
      O => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I3 => sig_init_reg,
      I4 => sig_strbgen_bytes_ireg2(3),
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA2AA"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_strbgen_bytes_ireg2[3]_i_3_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      I3 => \sig_strbgen_bytes_ireg2[3]_i_4_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      O => sig_strbgen_bytes_ireg2(3)
    );
\sig_strbgen_bytes_ireg2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F050F303F353F"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(8),
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_strbgen_bytes_ireg2[3]_i_3_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30303530"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_addr_aligned_ireg1,
      O => \sig_strbgen_bytes_ireg2[3]_i_4_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_last_addr_offset_im2__0\(2),
      Q => sig_xfer_end_strb_ireg3(4),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => sig_init_reg
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222228"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3_i_2_n_0,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => sig_xfer_len_eq_0_ireg3_i_2_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => sig_init_reg
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAE"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/lsig_start_vect\(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033333332"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0FA8"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBC"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\,
      I4 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA88"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575746420202"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111555555757575E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777762222020"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515557776767E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777FFFF76220000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"173717765676566E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFEA880000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377636663666766E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \I_STRT_STRB_GEN/lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(2),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(4),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(5),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(6),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      O => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_sts_tag_reg0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_rd_status_cntl is
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => sig_rsc2stat_status_valid,
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    datamover_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_datamover_reset;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_reset is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from <= \^sig_cmd_stat_rst_user_reg_n_cdc_from\;
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF88"
    )
        port map (
      I0 => \^mm2s_halt_cmplt\,
      I1 => mm2s_halt,
      I2 => datamover_idle_reg(0),
      I3 => datamover_idle,
      O => sig_halt_cmplt_reg_0
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800000"
    )
        port map (
      I0 => sig_halt_reg_dly3,
      I1 => sig_data2addr_stop_req,
      I2 => sig_addr2rsc_calc_error,
      I3 => sig_addr_reg_empty,
      I4 => sig_halt_cmplt_reg_1,
      I5 => \^mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^sr\(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_cmdsts_if is
  port (
    sts_tready_reg_0 : out STD_LOGIC;
    interr_i_reg_0 : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    err_i_reg_0 : out STD_LOGIC;
    sts_tready_reg_1 : out STD_LOGIC;
    slverr_i_reg_0 : out STD_LOGIC;
    decerr_i_reg_0 : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_2 : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_hsize_err : in STD_LOGIC;
    zero_vsize_err : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_cmdsts_if;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_cmdsts_if is
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^interr_i_reg_0\ : STD_LOGIC;
  signal mm2s_dma_decerr_set : STD_LOGIC;
  signal mm2s_dma_slverr_set : STD_LOGIC;
  signal \^sts_tready_reg_0\ : STD_LOGIC;
begin
  err_i_reg_0 <= \^err_i_reg_0\;
  interr_i_reg_0 <= \^interr_i_reg_0\;
  sts_tready_reg_0 <= \^sts_tready_reg_0\;
\FSM_sequential_dmacntrl_cs[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mm2s_soft_reset,
      I1 => \^err_i_reg_0\,
      I2 => mm2s_halt,
      I3 => frame_sync_reg,
      O => \dmacr_i_reg[2]\
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sts_tready_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      O => sts_tready_reg_1
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_dma_decerr_set,
      I1 => dma_decerr_reg,
      O => decerr_i_reg_0
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_dma_slverr_set,
      I1 => dma_slverr_reg,
      O => slverr_i_reg_0
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => decerr_i,
      Q => mm2s_dma_decerr_set,
      R => p_0_in
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => zero_hsize_err,
      I1 => zero_vsize_err,
      I2 => \^interr_i_reg_0\,
      I3 => mm2s_dma_slverr_set,
      I4 => mm2s_dma_decerr_set,
      I5 => \^err_i_reg_0\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^err_i_reg_0\,
      R => p_0_in
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => interr_i,
      Q => \^interr_i_reg_0\,
      R => p_0_in
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(0),
      Q => \s_axis_cmd_tdata_reg[63]_0\(0),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(10),
      Q => \s_axis_cmd_tdata_reg[63]_0\(10),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(11),
      Q => \s_axis_cmd_tdata_reg[63]_0\(11),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(12),
      Q => \s_axis_cmd_tdata_reg[63]_0\(12),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(13),
      Q => \s_axis_cmd_tdata_reg[63]_0\(13),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(14),
      Q => \s_axis_cmd_tdata_reg[63]_0\(14),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(15),
      Q => \s_axis_cmd_tdata_reg[63]_0\(15),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(1),
      Q => \s_axis_cmd_tdata_reg[63]_0\(1),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(16),
      Q => \s_axis_cmd_tdata_reg[63]_0\(16),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(2),
      Q => \s_axis_cmd_tdata_reg[63]_0\(2),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(17),
      Q => \s_axis_cmd_tdata_reg[63]_0\(17),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(18),
      Q => \s_axis_cmd_tdata_reg[63]_0\(18),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(19),
      Q => \s_axis_cmd_tdata_reg[63]_0\(19),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(20),
      Q => \s_axis_cmd_tdata_reg[63]_0\(20),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(21),
      Q => \s_axis_cmd_tdata_reg[63]_0\(21),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(22),
      Q => \s_axis_cmd_tdata_reg[63]_0\(22),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(23),
      Q => \s_axis_cmd_tdata_reg[63]_0\(23),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(24),
      Q => \s_axis_cmd_tdata_reg[63]_0\(24),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(3),
      Q => \s_axis_cmd_tdata_reg[63]_0\(3),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(25),
      Q => \s_axis_cmd_tdata_reg[63]_0\(25),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(26),
      Q => \s_axis_cmd_tdata_reg[63]_0\(26),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(27),
      Q => \s_axis_cmd_tdata_reg[63]_0\(27),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(28),
      Q => \s_axis_cmd_tdata_reg[63]_0\(28),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(29),
      Q => \s_axis_cmd_tdata_reg[63]_0\(29),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(30),
      Q => \s_axis_cmd_tdata_reg[63]_0\(30),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(31),
      Q => \s_axis_cmd_tdata_reg[63]_0\(31),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(32),
      Q => \s_axis_cmd_tdata_reg[63]_0\(32),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(33),
      Q => \s_axis_cmd_tdata_reg[63]_0\(33),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(34),
      Q => \s_axis_cmd_tdata_reg[63]_0\(34),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(4),
      Q => \s_axis_cmd_tdata_reg[63]_0\(4),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(35),
      Q => \s_axis_cmd_tdata_reg[63]_0\(35),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(36),
      Q => \s_axis_cmd_tdata_reg[63]_0\(36),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(37),
      Q => \s_axis_cmd_tdata_reg[63]_0\(37),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(38),
      Q => \s_axis_cmd_tdata_reg[63]_0\(38),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(39),
      Q => \s_axis_cmd_tdata_reg[63]_0\(39),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(40),
      Q => \s_axis_cmd_tdata_reg[63]_0\(40),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(41),
      Q => \s_axis_cmd_tdata_reg[63]_0\(41),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(42),
      Q => \s_axis_cmd_tdata_reg[63]_0\(42),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(43),
      Q => \s_axis_cmd_tdata_reg[63]_0\(43),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(44),
      Q => \s_axis_cmd_tdata_reg[63]_0\(44),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(5),
      Q => \s_axis_cmd_tdata_reg[63]_0\(5),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(45),
      Q => \s_axis_cmd_tdata_reg[63]_0\(45),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(46),
      Q => \s_axis_cmd_tdata_reg[63]_0\(46),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(47),
      Q => \s_axis_cmd_tdata_reg[63]_0\(47),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(48),
      Q => \s_axis_cmd_tdata_reg[63]_0\(48),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(6),
      Q => \s_axis_cmd_tdata_reg[63]_0\(6),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(7),
      Q => \s_axis_cmd_tdata_reg[63]_0\(7),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(8),
      Q => \s_axis_cmd_tdata_reg[63]_0\(8),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(9),
      Q => \s_axis_cmd_tdata_reg[63]_0\(9),
      R => SR(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => s_axis_cmd_tvalid_reg_2,
      Q => s_axis_cmd_tvalid_reg_0,
      R => SR(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slverr_i,
      Q => mm2s_dma_slverr_set,
      R => p_0_in
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sts_tready_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_fsync_gen is
  port (
    mm2s_frame_sync : out STD_LOGIC;
    mm2s_dmac2cdc_fsync_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    mm2s_valid_frame_sync_cmb : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    frame_sync_out0 : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\ : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_0_0_axi_vdma_fsync_gen;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_fsync_gen is
  signal all_idle_d1 : STD_LOGIC;
  signal all_idle_d2 : STD_LOGIC;
  signal frame_sync_i0 : STD_LOGIC;
  signal \^mm2s_frame_sync\ : STD_LOGIC;
begin
  mm2s_frame_sync <= \^mm2s_frame_sync\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mm2s_frame_sync\,
      I1 => mm2s_valid_video_prmtrs,
      O => mm2s_valid_frame_sync_cmb
    );
\GEN_FREE_RUN_MODE.all_idle_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_all_idle,
      Q => all_idle_d1,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.all_idle_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_d1,
      Q => all_idle_d2,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.frame_sync_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mm2s_dmacr(0),
      I1 => all_idle_d1,
      I2 => all_idle_d2,
      O => frame_sync_i0
    );
\GEN_FREE_RUN_MODE.frame_sync_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_i0,
      Q => \^mm2s_frame_sync\,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_out0,
      Q => mm2s_dmac2cdc_fsync_out,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\,
      Q => mask_fsync_out_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_genlock_mngr is
  port (
    mm2s_valid_frame_sync : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dmasr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_genlock_mngr;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_genlock_mngr is
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\ : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal s_frame_ptr_out : STD_LOGIC;
begin
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ <= \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\;
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => s_frame_ptr_out
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_frame_ptr_out,
      Q => in0(0),
      R => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAAFFFFFFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => mm2s_dmacr(0),
      I2 => E(0),
      I3 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      I4 => mm2s_dmasr,
      I5 => \out\,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => E(0),
      Q => mm2s_valid_frame_sync,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_intrpt is
  port (
    mm2s_dly_irq_set : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prmry_resetn_i_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ch1_delay_count0 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mm2s_packet_sof : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\ : in STD_LOGIC;
    mm2s_tstvect_fsync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_0_0_axi_vdma_intrpt;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_intrpt is
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal \^mm2s_ioc_irq_set\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6\ : label is "soft_lutpair44";
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  mm2s_ioc_irq_set <= \^mm2s_ioc_irq_set\;
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0\,
      I2 => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\,
      I3 => mask_fsync_out_i,
      I4 => \^mm2s_ioc_irq_set\,
      O => prmry_resetn_i_reg
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch1_dly_fast_cnt(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => L(0),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => L(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => L(2),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => L(3),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(4),
      Q => L(4),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => L(5),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => L(6),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\,
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      Q => ch1_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I2 => \^q\(6),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF66F6FFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(8),
      I2 => \^q\(6),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(9),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I5 => mm2s_packet_sof,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_delay_count0,
      Q => mm2s_dly_irq_set,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0\,
      I1 => mm2s_tstvect_fsync,
      I2 => \out\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => \^mm2s_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(0),
      O => p_2_in(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F22222F2"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(1),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      O => p_2_in(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2222E"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(2),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      O => p_2_in(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE22222222E"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(3),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I5 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      O => p_2_in(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EE2"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      O => p_2_in(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EE2"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(5),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      O => p_2_in(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3AA0CAA"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      O => p_2_in(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFAAAA0300AAAA"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(7),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I5 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      O => p_2_in(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I5 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(0),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      S => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(1),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(2),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(6),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(7),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_reg_mux;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_regdirect is
  port (
    mm2s_prmtr_updt_complete : out STD_LOGIC;
    mm2s_regdir_idle : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_module_hsize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0\ : out STD_LOGIC;
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[12]_0\ : out STD_LOGIC;
    \reg_module_vsize_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[7]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[6]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[5]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[4]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[0]_0\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    run_stop_d1_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : in STD_LOGIC;
    regdir_idle_i_reg_0 : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_regdirect;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_regdirect is
  signal \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mm2s_prmtr_updt_complete\ : STD_LOGIC;
  signal \^mm2s_regdir_idle\ : STD_LOGIC;
  signal \^reg_module_hsize_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^reg_module_vsize_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal regdir_idle_i_i_1_n_0 : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
begin
  \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) <= \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(15 downto 0);
  \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0);
  mm2s_prmtr_updt_complete <= \^mm2s_prmtr_updt_complete\;
  mm2s_regdir_idle <= \^mm2s_regdir_idle\;
  \reg_module_hsize_reg[15]_0\(15 downto 0) <= \^reg_module_hsize_reg[15]_0\(15 downto 0);
  \reg_module_vsize_reg[12]_0\(12 downto 0) <= \^reg_module_vsize_reg[12]_0\(12 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(10),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(11),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(12),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(13),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(14),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(15),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(5),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(6),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(7),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(8),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(9),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(0),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(10),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(11),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(12),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(13),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(14),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(15),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(16),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(17),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(18),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(19),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(1),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(20),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(21),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(22),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(23),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(24),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(25),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(26),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(27),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(28),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(29),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(2),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(30),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(31),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(3),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(4),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(5),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(6),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(7),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(8),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(9),
      R => p_0_in
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCB08C8000000000"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(15),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(15),
      I4 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCA00CA0"
    )
        port map (
      I0 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      I1 => \^reg_module_hsize_reg[15]_0\(14),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I4 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(14),
      O => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0\
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCA00CA0"
    )
        port map (
      I0 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      I1 => \^reg_module_hsize_reg[15]_0\(13),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I4 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(13),
      O => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0\
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(12),
      I1 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(12),
      I5 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      O => \reg_module_hsize_reg[12]_0\
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(7),
      I1 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(7),
      I5 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      O => \reg_module_hsize_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(6),
      I1 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(6),
      I5 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      O => \reg_module_hsize_reg[6]_0\
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(5),
      I1 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(5),
      I5 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      O => \reg_module_hsize_reg[5]_0\
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(4),
      I1 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(4),
      I5 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      O => \reg_module_hsize_reg[4]_0\
    );
ip2axi_rddata_int_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(0),
      I1 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(0),
      I5 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      O => \reg_module_hsize_reg[0]_0\
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg_0,
      Q => \^mm2s_prmtr_updt_complete\,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(0),
      Q => \^reg_module_hsize_reg[15]_0\(0),
      R => p_0_in
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(10),
      Q => \^reg_module_hsize_reg[15]_0\(10),
      R => p_0_in
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(11),
      Q => \^reg_module_hsize_reg[15]_0\(11),
      R => p_0_in
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(12),
      Q => \^reg_module_hsize_reg[15]_0\(12),
      R => p_0_in
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(13),
      Q => \^reg_module_hsize_reg[15]_0\(13),
      R => p_0_in
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(14),
      Q => \^reg_module_hsize_reg[15]_0\(14),
      R => p_0_in
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(15),
      Q => \^reg_module_hsize_reg[15]_0\(15),
      R => p_0_in
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(1),
      Q => \^reg_module_hsize_reg[15]_0\(1),
      R => p_0_in
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(2),
      Q => \^reg_module_hsize_reg[15]_0\(2),
      R => p_0_in
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(3),
      Q => \^reg_module_hsize_reg[15]_0\(3),
      R => p_0_in
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(4),
      Q => \^reg_module_hsize_reg[15]_0\(4),
      R => p_0_in
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(5),
      Q => \^reg_module_hsize_reg[15]_0\(5),
      R => p_0_in
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(6),
      Q => \^reg_module_hsize_reg[15]_0\(6),
      R => p_0_in
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(7),
      Q => \^reg_module_hsize_reg[15]_0\(7),
      R => p_0_in
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(8),
      Q => \^reg_module_hsize_reg[15]_0\(8),
      R => p_0_in
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(9),
      Q => \^reg_module_hsize_reg[15]_0\(9),
      R => p_0_in
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^reg_module_vsize_reg[12]_0\(0),
      R => p_0_in
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^reg_module_vsize_reg[12]_0\(10),
      R => p_0_in
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^reg_module_vsize_reg[12]_0\(11),
      R => p_0_in
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^reg_module_vsize_reg[12]_0\(12),
      R => p_0_in
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^reg_module_vsize_reg[12]_0\(1),
      R => p_0_in
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^reg_module_vsize_reg[12]_0\(2),
      R => p_0_in
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^reg_module_vsize_reg[12]_0\(3),
      R => p_0_in
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^reg_module_vsize_reg[12]_0\(4),
      R => p_0_in
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^reg_module_vsize_reg[12]_0\(5),
      R => p_0_in
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^reg_module_vsize_reg[12]_0\(6),
      R => p_0_in
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^reg_module_vsize_reg[12]_0\(7),
      R => p_0_in
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^reg_module_vsize_reg[12]_0\(8),
      R => p_0_in
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^reg_module_vsize_reg[12]_0\(9),
      R => p_0_in
    );
regdir_idle_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5FFD5DD"
    )
        port map (
      I0 => regdir_idle_i_reg_0,
      I1 => \^mm2s_prmtr_updt_complete\,
      I2 => run_stop_d1,
      I3 => run_stop_d1_reg_0,
      I4 => \^mm2s_regdir_idle\,
      I5 => mm2s_stop,
      O => regdir_idle_i_i_1_n_0
    );
regdir_idle_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => regdir_idle_i_i_1_n_0,
      Q => \^mm2s_regdir_idle\,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => run_stop_d1_reg_0,
      Q => run_stop_d1,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_register is
  port (
    \dmacr_i_reg[1]_0\ : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ : out STD_LOGIC;
    reset_counts_reg_0 : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    mm2s_ip2axi_introut : out STD_LOGIC;
    stop_reg : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    ch1_delay_count0 : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ : out STD_LOGIC;
    initial_frame_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_1 : out STD_LOGIC;
    halted_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0\ : out STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\ : out STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    reset_counts_reg_1 : in STD_LOGIC;
    irqdelay_wren_i0 : in STD_LOGIC;
    irqthresh_wren_i0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    halted_reg_3 : in STD_LOGIC;
    introut_reg_0 : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    \dmacr_i_reg[0]_1\ : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_packet_sof : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    mm2s_tstvect_fsync : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    mm2s_prmtr_updt_complete : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    mm2s_valid_frame_sync : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_0_0_axi_vdma_register;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_register is
  signal \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch1_dly_fast_cnt0\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[1]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_reg_n_0 : STD_LOGIC;
  signal \^halted_reg_0\ : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_1_in : STD_LOGIC;
  signal \^reset_counts_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of stop_i_1 : label is "soft_lutpair43";
begin
  \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ <= \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\;
  \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(6 downto 0) <= \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(6 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch1_dly_fast_cnt0 <= \^ch1_dly_fast_cnt0\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]_0\ <= \^dmacr_i_reg[0]_0\;
  \dmacr_i_reg[1]_0\ <= \^dmacr_i_reg[1]_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  halted_reg_0 <= \^halted_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  reset_counts_reg_0 <= \^reset_counts_reg_0\;
\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      I1 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      I2 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      I3 => \^dmacr_i_reg[1]_0\,
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F066F0"
    )
        port map (
      I0 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      I1 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      I2 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1\(1),
      I3 => \^dmacr_i_reg[1]_0\,
      I4 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(1)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F066F0"
    )
        port map (
      I0 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\,
      I2 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1\(2),
      I3 => \^dmacr_i_reg[1]_0\,
      I4 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(2)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF04FFFF"
    )
        port map (
      I0 => initial_frame,
      I1 => \^dmacr_i_reg[1]_0\,
      I2 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      I3 => \^halted_reg_0\,
      I4 => introut_reg_0,
      O => initial_frame_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      I1 => \^dmacr_i_reg[1]_0\,
      I2 => E(0),
      O => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(20),
      Q => \^q\(0),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(21),
      Q => \^q\(1),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(22),
      Q => \^q\(2),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(23),
      Q => \^q\(3),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(24),
      Q => \^q\(4),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(25),
      Q => \^q\(5),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(26),
      Q => \^q\(6),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(27),
      Q => \^q\(7),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => irqdelay_wren_i0,
      Q => irqdelay_wren_i,
      R => p_0_in
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(0),
      S => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(13),
      Q => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(1),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(14),
      Q => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(2),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(15),
      Q => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(3),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(16),
      Q => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(4),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(17),
      Q => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(5),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(18),
      Q => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(6),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(19),
      Q => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(7),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => irqthresh_wren_i0,
      Q => irqthresh_wren_i,
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mm2s_halt,
      I1 => \^dmacr_i_reg[0]_0\,
      I2 => dma_err,
      I3 => \^dmacr_i_reg[2]_0\,
      O => halt_i_reg
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mm2s_dmacr(4),
      I1 => mm2s_valid_video_prmtrs,
      I2 => mm2s_frame_sync,
      O => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD5"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0\,
      I3 => mm2s_frame_sync,
      I4 => mm2s_packet_sof,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\,
      O => \^ch1_dly_fast_cnt0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => mm2s_valid_video_prmtrs,
      I1 => \^dly_irq_reg_0\,
      I2 => mask_fsync_out_i,
      I3 => mm2s_dly_irq_set,
      I4 => \^halted_reg_0\,
      I5 => introut_reg_0,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => irqdelay_wren_i,
      I1 => \^reset_counts_reg_0\,
      I2 => ch1_delay_cnt_en,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\,
      I1 => mm2s_tstvect_fsync,
      I2 => ch1_delay_cnt_en,
      I3 => mm2s_packet_sof,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0041"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(6),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\,
      I4 => \^ch1_dly_fast_cnt0\,
      O => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF666"
    )
        port map (
      I0 => \^q\(2),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(2),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000041"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(6),
      I2 => \^q\(7),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      O => ch1_delay_count0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFF6FF66FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(3),
      I2 => \^q\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(5),
      I5 => \^q\(6),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(4),
      I3 => \^q\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAB5555AAAA"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003030300010101"
    )
        port map (
      I0 => mm2s_tstvect_fsync,
      I1 => irqthresh_wren_i,
      I2 => \^reset_counts_reg_0\,
      I3 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I4 => mm2s_dly_irq_set,
      I5 => mm2s_valid_frame_sync,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => mm2s_dly_irq_set,
      I1 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I2 => \^reset_counts_reg_0\,
      I3 => irqthresh_wren_i,
      I4 => mm2s_tstvect_fsync,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(4),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(5),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(6),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => mm2s_dmacr(4),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(0),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(1),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(2),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(3),
      R => p_0_in
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404440"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => introut_reg_0,
      I2 => mm2s_prmtr_updt_complete,
      I3 => prmtr_update_complete,
      I4 => mm2s_frame_sync,
      O => halted_reg_1
    );
\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      O => p_1_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(0),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(1),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(2),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(2),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(3),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4),
      R => p_0_in
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => p_0_in
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => p_0_in
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => p_0_in
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => p_0_in
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044400000000"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => introut_reg_0,
      I2 => mm2s_ioc_irq_set,
      I3 => mm2s_dmacr(4),
      I4 => mm2s_stop,
      I5 => \dmacr_i_reg[0]_1\,
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^dmacr_i_reg[0]_0\,
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^dmacr_i_reg[1]_0\,
      S => p_0_in
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_1\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
err_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dma_interr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      O => err
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => p_0_in
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
        port map (
      I0 => D(11),
      I1 => mm2s_axi2ip_wrce(1),
      I2 => p_1_in,
      I3 => err_d1,
      I4 => err_irq_reg_n_0,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => err_irq_reg_n_0,
      R => p_0_in
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => mm2s_stop,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => mm2s_halt_cmplt,
      I3 => mm2s_halt,
      I4 => \^dmacr_i_reg[0]_0\,
      I5 => halt_reset,
      O => stop_reg
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_reg_3,
      Q => \^halted_reg_0\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => introut_reg_0,
      I2 => introut_i_2_n_0,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^dly_irq_reg_0\,
      I1 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I2 => \^ioc_irq_reg_0\,
      I3 => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(6),
      I4 => err_irq_reg_n_0,
      I5 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => mm2s_ip2axi_introut,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => p_0_in
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888888F888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      I3 => err_irq_reg_n_0,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\,
      I5 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888888F888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      I3 => \^dly_irq_reg_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\,
      I5 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF8888F8888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_2\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      I2 => mm2s_dmacr(4),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\,
      I5 => \^dma_interr_reg_0\,
      O => in0(0)
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => reset_counts_reg_1,
      Q => \^reset_counts_reg_0\,
      R => '0'
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => introut_reg_0,
      O => halted_reg_2(0)
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => dma_err,
      O => stop_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    m_axis_mm2s_tlast_i : out STD_LOGIC;
    m_axis_mm2s_tuser_i : out STD_LOGIC;
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_reg_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 37 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready_i : in STD_LOGIC;
    empty : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_skid_buf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_skid_buf is
  signal \^m_axis_mm2s_tlast_i\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axis_mm2s_tlast_i <= \^m_axis_mm2s_tlast_i\;
  \out\ <= sig_m_valid_dup;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^m_axis_mm2s_tlast_i\,
      I1 => mm2s_fsync_out_i,
      I2 => mm2s_halt_reg,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\,
      O => sig_last_reg_out_reg_0
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => mm2s_fsync_out_i,
      I2 => mm2s_halt_reg,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\,
      O => sig_m_valid_out_reg_1
    );
fg_builtin_fifo_inst_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => \sig_data_reg_out_reg[31]_0\(0),
      R => SR(0)
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => \sig_data_reg_out_reg[31]_0\(10),
      R => SR(0)
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => \sig_data_reg_out_reg[31]_0\(11),
      R => SR(0)
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => \sig_data_reg_out_reg[31]_0\(12),
      R => SR(0)
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => \sig_data_reg_out_reg[31]_0\(13),
      R => SR(0)
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => \sig_data_reg_out_reg[31]_0\(14),
      R => SR(0)
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => \sig_data_reg_out_reg[31]_0\(15),
      R => SR(0)
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => \sig_data_reg_out_reg[31]_0\(16),
      R => SR(0)
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => \sig_data_reg_out_reg[31]_0\(17),
      R => SR(0)
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => \sig_data_reg_out_reg[31]_0\(18),
      R => SR(0)
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => \sig_data_reg_out_reg[31]_0\(19),
      R => SR(0)
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => \sig_data_reg_out_reg[31]_0\(1),
      R => SR(0)
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => \sig_data_reg_out_reg[31]_0\(20),
      R => SR(0)
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => \sig_data_reg_out_reg[31]_0\(21),
      R => SR(0)
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => \sig_data_reg_out_reg[31]_0\(22),
      R => SR(0)
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => \sig_data_reg_out_reg[31]_0\(23),
      R => SR(0)
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => \sig_data_reg_out_reg[31]_0\(24),
      R => SR(0)
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => \sig_data_reg_out_reg[31]_0\(25),
      R => SR(0)
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => \sig_data_reg_out_reg[31]_0\(26),
      R => SR(0)
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => \sig_data_reg_out_reg[31]_0\(27),
      R => SR(0)
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => \sig_data_reg_out_reg[31]_0\(28),
      R => SR(0)
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => \sig_data_reg_out_reg[31]_0\(29),
      R => SR(0)
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => \sig_data_reg_out_reg[31]_0\(2),
      R => SR(0)
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => \sig_data_reg_out_reg[31]_0\(30),
      R => SR(0)
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => \sig_data_reg_out_reg[31]_0\(31),
      R => SR(0)
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => \sig_data_reg_out_reg[31]_0\(3),
      R => SR(0)
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => \sig_data_reg_out_reg[31]_0\(4),
      R => SR(0)
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => \sig_data_reg_out_reg[31]_0\(5),
      R => SR(0)
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => \sig_data_reg_out_reg[31]_0\(6),
      R => SR(0)
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => \sig_data_reg_out_reg[31]_0\(7),
      R => SR(0)
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => \sig_data_reg_out_reg[31]_0\(8),
      R => SR(0)
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => \sig_data_reg_out_reg[31]_0\(9),
      R => SR(0)
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => \^m_axis_mm2s_tlast_i\,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111101010101"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => SR(0),
      I2 => empty,
      I3 => m_axis_mm2s_tready_i,
      I4 => sig_s_ready_dup,
      I5 => sig_m_valid_dup,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0E0F0E0E0E0E"
    )
        port map (
      I0 => m_axis_mm2s_tready_i,
      I1 => sig_reset_reg,
      I2 => SR(0),
      I3 => sig_m_valid_dup,
      I4 => empty,
      I5 => sig_s_ready_dup,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => \sig_strb_reg_out_reg[3]_0\(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => \sig_strb_reg_out_reg[3]_0\(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => \sig_strb_reg_out_reg[3]_0\(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => \sig_strb_reg_out_reg[3]_0\(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => m_axis_mm2s_tuser_i,
      R => SR(0)
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_user_skid_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_sm is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    tstvect_fsync_d1 : out STD_LOGIC;
    frame_sync_reg : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    load_new_addr : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmnds_queued_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_all_lines_xfred : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_soft_reset : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_1\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_2\ : in STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1\ : in STD_LOGIC;
    \vert_count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \cmnds_queued_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \VFLIP_DISABLE.dm_address_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_interr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_sm;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_8_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dmacntrl_cs_reg[1]_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_wr_i_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \VFLIP_DISABLE.dm_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \^vflip_disable.dm_address_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal all_lines_xfred_d1 : STD_LOGIC;
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal dm_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal frame_sync_d3 : STD_LOGIC;
  signal \^frame_sync_reg\ : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal \^tstvect_fsync_d1\ : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal \vert_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_9_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_9_n_0\ : STD_LOGIC;
  signal vert_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vert_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \vert_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vert_count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cmnds_queued[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \vert_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \vert_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \vert_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \vert_count_reg[8]_i_1\ : label is 11;
begin
  \FSM_sequential_dmacntrl_cs_reg[1]_0\ <= \^fsm_sequential_dmacntrl_cs_reg[1]_0\;
  \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ <= \^gen_normal_dm_command.cmnd_wr_i_reg_0\;
  Q(5 downto 0) <= \^q\(5 downto 0);
  \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) <= \^vflip_disable.dm_address_reg[15]_0\(15 downto 0);
  frame_sync_reg <= \^frame_sync_reg\;
  load_new_addr <= \^load_new_addr\;
  tstvect_fsync_d1 <= \^tstvect_fsync_d1\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFFF10000"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(2),
      I2 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF200000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I1 => dmacntrl_cs(2),
      I2 => mm2s_dmacr(0),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0C0E020000"
    )
        port map (
      I0 => mm2s_dmacr(0),
      I1 => dmacntrl_cs(0),
      I2 => \FSM_sequential_dmacntrl_cs_reg[0]_2\,
      I3 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1\,
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF080000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I1 => dmacntrl_cs(1),
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1\,
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => \^frame_sync_reg\,
      I2 => mm2s_halt,
      I3 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\,
      I4 => mm2s_soft_reset,
      O => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101010101010"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => \FSM_sequential_dmacntrl_cs_reg[0]_2\,
      I2 => dmacntrl_cs(2),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\,
      I5 => \FSM_sequential_dmacntrl_cs[2]_i_8_n_0\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF5555EAAA"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => \FSM_sequential_dmacntrl_cs_reg[0]_0\,
      I2 => \^frame_sync_reg\,
      I3 => \FSM_sequential_dmacntrl_cs_reg[0]_1\,
      I4 => dmacntrl_cs(2),
      I5 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vert_count_reg(6),
      I1 => vert_count_reg(5),
      I2 => vert_count_reg(4),
      I3 => vert_count_reg(3),
      O => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => vert_count_reg(2),
      I1 => vert_count_reg(1),
      I2 => vert_count_reg(0),
      O => \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vert_count_reg(7),
      I1 => vert_count_reg(8),
      I2 => vert_count_reg(9),
      I3 => vert_count_reg(10),
      I4 => vert_count_reg(12),
      I5 => vert_count_reg(11),
      O => \FSM_sequential_dmacntrl_cs[2]_i_8_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\,
      Q => dmacntrl_cs(0),
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\,
      Q => dmacntrl_cs(1),
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      Q => dmacntrl_cs(2),
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\,
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\,
      O => \^fsm_sequential_dmacntrl_cs_reg[1]_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cmnds_queued_reg(7),
      I1 => cmnds_queued_reg(6),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000700"
    )
        port map (
      I0 => mm2s_all_lines_xfred,
      I1 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I2 => mm2s_halt,
      I3 => mm2s_dmacr(0),
      I4 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\,
      I5 => mm2s_soft_reset,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_all_lines_xfred,
      Q => all_lines_xfred_d1,
      R => p_0_in
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F777F777FF77F7"
    )
        port map (
      I0 => \out\,
      I1 => mm2s_dmacr(0),
      I2 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I3 => mm2s_frame_sync,
      I4 => all_lines_xfred_d1,
      I5 => mm2s_all_lines_xfred,
      O => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\,
      Q => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000080000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1\,
      I4 => \out\,
      I5 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1\,
      I4 => \out\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1\,
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      O => write_cmnd_cmb
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      R => p_0_in
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => dma_interr_reg(0),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => \^zero_hsize_err\,
      I3 => \^zero_vsize_err\,
      I4 => dma_interr_reg_0,
      I5 => dma_interr_reg_1,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\VFLIP_DISABLE.dm_address[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(3),
      I1 => \^load_new_addr\,
      I2 => dm_address(19),
      O => \VFLIP_DISABLE.dm_address[19]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(2),
      I1 => \^load_new_addr\,
      I2 => dm_address(18),
      O => \VFLIP_DISABLE.dm_address[19]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(1),
      I1 => \^load_new_addr\,
      I2 => dm_address(17),
      O => \VFLIP_DISABLE.dm_address[19]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(0),
      I1 => \^load_new_addr\,
      I2 => dm_address(16),
      O => \VFLIP_DISABLE.dm_address[19]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(7),
      I1 => \^load_new_addr\,
      I2 => dm_address(23),
      O => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(6),
      I1 => \^load_new_addr\,
      I2 => dm_address(22),
      O => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(5),
      I1 => \^load_new_addr\,
      I2 => dm_address(21),
      O => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(4),
      I1 => \^load_new_addr\,
      I2 => dm_address(20),
      O => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(11),
      I1 => \^load_new_addr\,
      I2 => dm_address(27),
      O => \VFLIP_DISABLE.dm_address[27]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(10),
      I1 => \^load_new_addr\,
      I2 => dm_address(26),
      O => \VFLIP_DISABLE.dm_address[27]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(9),
      I1 => \^load_new_addr\,
      I2 => dm_address(25),
      O => \VFLIP_DISABLE.dm_address[27]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(8),
      I1 => \^load_new_addr\,
      I2 => dm_address(24),
      O => \VFLIP_DISABLE.dm_address[27]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => \^load_new_addr\,
      O => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(15),
      I1 => \^load_new_addr\,
      I2 => dm_address(31),
      O => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(14),
      I1 => \^load_new_addr\,
      I2 => dm_address(30),
      O => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(13),
      I1 => \^load_new_addr\,
      I2 => dm_address(29),
      O => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(12),
      I1 => \^load_new_addr\,
      I2 => dm_address(28),
      O => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(0),
      Q => \^vflip_disable.dm_address_reg[15]_0\(0),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(10),
      Q => \^vflip_disable.dm_address_reg[15]_0\(10),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(11),
      Q => \^vflip_disable.dm_address_reg[15]_0\(11),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(12),
      Q => \^vflip_disable.dm_address_reg[15]_0\(12),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(13),
      Q => \^vflip_disable.dm_address_reg[15]_0\(13),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(14),
      Q => \^vflip_disable.dm_address_reg[15]_0\(14),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(15),
      Q => \^vflip_disable.dm_address_reg[15]_0\(15),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\,
      Q => dm_address(16),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\,
      Q => dm_address(17),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\,
      Q => dm_address(18),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\,
      Q => dm_address(19),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[19]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[19]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[19]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[19]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(1),
      Q => \^vflip_disable.dm_address_reg[15]_0\(1),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      Q => dm_address(20),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      Q => dm_address(21),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      Q => dm_address(22),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      Q => dm_address(23),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\,
      Q => dm_address(24),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\,
      Q => dm_address(25),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\,
      Q => dm_address(26),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\,
      Q => dm_address(27),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[27]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[27]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[27]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[27]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      Q => dm_address(28),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      Q => dm_address(29),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(2),
      Q => \^vflip_disable.dm_address_reg[15]_0\(2),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      Q => dm_address(30),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      Q => dm_address(31),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\,
      CO(3) => \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(3),
      Q => \^vflip_disable.dm_address_reg[15]_0\(3),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(4),
      Q => \^vflip_disable.dm_address_reg[15]_0\(4),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(5),
      Q => \^vflip_disable.dm_address_reg[15]_0\(5),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(6),
      Q => \^vflip_disable.dm_address_reg[15]_0\(6),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(7),
      Q => \^vflip_disable.dm_address_reg[15]_0\(7),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(8),
      Q => \^vflip_disable.dm_address_reg[15]_0\(8),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(9),
      Q => \^vflip_disable.dm_address_reg[15]_0\(9),
      R => p_0_in
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \cmnds_queued_reg[7]_0\(0),
      I2 => m_axis_mm2s_sts_tready,
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(0),
      Q => \^q\(1),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(1),
      Q => \^q\(2),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(2),
      Q => \^q\(3),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(3),
      Q => \^q\(4),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(4),
      Q => \^q\(5),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(5),
      Q => cmnds_queued_reg(6),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(6),
      Q => cmnds_queued_reg(7),
      R => \cmnds_queued_reg[0]_0\(0)
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_sync,
      Q => \^tstvect_fsync_d1\,
      R => p_0_in
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d1\,
      Q => \^tstvect_fsync_d2\,
      R => p_0_in
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => p_0_in
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => \^frame_sync_reg\,
      R => p_0_in
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(6),
      I1 => cmnds_queued_reg(7),
      O => \cmnds_queued_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => cmnds_queued_reg(6),
      O => \cmnds_queued_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \cmnds_queued_reg[6]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \^q\(1),
      I1 => m_axis_mm2s_sts_tready,
      I2 => \cmnds_queued_reg[7]_0\(0),
      I3 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      O => S(0)
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
s_soft_reset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_sequential_dmacntrl_cs_reg[1]_0\,
      I1 => mm2s_soft_reset,
      I2 => halt_reset,
      I3 => mm2s_halt_cmplt,
      O => s_soft_reset_i0
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => dmacntrl_cs(1),
      I3 => dmacntrl_cs(2),
      I4 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1\,
      O => \vert_count[0]_i_1_n_0\
    );
\vert_count[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(0),
      I1 => \vert_count_reg[12]_0\(0),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_10_n_0\
    );
\vert_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_3_n_0\
    );
\vert_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_4_n_0\
    );
\vert_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_5_n_0\
    );
\vert_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_6_n_0\
    );
\vert_count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(3),
      I1 => \vert_count_reg[12]_0\(3),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_7_n_0\
    );
\vert_count[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(2),
      I1 => \vert_count_reg[12]_0\(2),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_8_n_0\
    );
\vert_count[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(1),
      I1 => \vert_count_reg[12]_0\(1),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_9_n_0\
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(12),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(12),
      O => \vert_count[12]_i_2_n_0\
    );
\vert_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_2_n_0\
    );
\vert_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_3_n_0\
    );
\vert_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_4_n_0\
    );
\vert_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_5_n_0\
    );
\vert_count[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(7),
      I1 => \vert_count_reg[12]_0\(7),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_6_n_0\
    );
\vert_count[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(6),
      I1 => \vert_count_reg[12]_0\(6),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_7_n_0\
    );
\vert_count[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(5),
      I1 => \vert_count_reg[12]_0\(5),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_8_n_0\
    );
\vert_count[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(4),
      I1 => \vert_count_reg[12]_0\(4),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_9_n_0\
    );
\vert_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_2_n_0\
    );
\vert_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_3_n_0\
    );
\vert_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_4_n_0\
    );
\vert_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_5_n_0\
    );
\vert_count[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(11),
      I1 => \vert_count_reg[12]_0\(11),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_6_n_0\
    );
\vert_count[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(10),
      I1 => \vert_count_reg[12]_0\(10),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_7_n_0\
    );
\vert_count[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(9),
      I1 => \vert_count_reg[12]_0\(9),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_8_n_0\
    );
\vert_count[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(8),
      I1 => \vert_count_reg[12]_0\(8),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_9_n_0\
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_7\,
      Q => vert_count_reg(0),
      R => p_0_in
    );
\vert_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vert_count_reg[0]_i_2_n_0\,
      CO(2) => \vert_count_reg[0]_i_2_n_1\,
      CO(1) => \vert_count_reg[0]_i_2_n_2\,
      CO(0) => \vert_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[0]_i_3_n_0\,
      DI(2) => \vert_count[0]_i_4_n_0\,
      DI(1) => \vert_count[0]_i_5_n_0\,
      DI(0) => \vert_count[0]_i_6_n_0\,
      O(3) => \vert_count_reg[0]_i_2_n_4\,
      O(2) => \vert_count_reg[0]_i_2_n_5\,
      O(1) => \vert_count_reg[0]_i_2_n_6\,
      O(0) => \vert_count_reg[0]_i_2_n_7\,
      S(3) => \vert_count[0]_i_7_n_0\,
      S(2) => \vert_count[0]_i_8_n_0\,
      S(1) => \vert_count[0]_i_9_n_0\,
      S(0) => \vert_count[0]_i_10_n_0\
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_5\,
      Q => vert_count_reg(10),
      R => p_0_in
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_4\,
      Q => vert_count_reg(11),
      R => p_0_in
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[12]_i_1_n_7\,
      Q => vert_count_reg(12),
      R => p_0_in
    );
\vert_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vert_count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \vert_count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \vert_count[12]_i_2_n_0\
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_6\,
      Q => vert_count_reg(1),
      R => p_0_in
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_5\,
      Q => vert_count_reg(2),
      R => p_0_in
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_4\,
      Q => vert_count_reg(3),
      R => p_0_in
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_7\,
      Q => vert_count_reg(4),
      R => p_0_in
    );
\vert_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[0]_i_2_n_0\,
      CO(3) => \vert_count_reg[4]_i_1_n_0\,
      CO(2) => \vert_count_reg[4]_i_1_n_1\,
      CO(1) => \vert_count_reg[4]_i_1_n_2\,
      CO(0) => \vert_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[4]_i_2_n_0\,
      DI(2) => \vert_count[4]_i_3_n_0\,
      DI(1) => \vert_count[4]_i_4_n_0\,
      DI(0) => \vert_count[4]_i_5_n_0\,
      O(3) => \vert_count_reg[4]_i_1_n_4\,
      O(2) => \vert_count_reg[4]_i_1_n_5\,
      O(1) => \vert_count_reg[4]_i_1_n_6\,
      O(0) => \vert_count_reg[4]_i_1_n_7\,
      S(3) => \vert_count[4]_i_6_n_0\,
      S(2) => \vert_count[4]_i_7_n_0\,
      S(1) => \vert_count[4]_i_8_n_0\,
      S(0) => \vert_count[4]_i_9_n_0\
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_6\,
      Q => vert_count_reg(5),
      R => p_0_in
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_5\,
      Q => vert_count_reg(6),
      R => p_0_in
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_4\,
      Q => vert_count_reg(7),
      R => p_0_in
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_7\,
      Q => vert_count_reg(8),
      R => p_0_in
    );
\vert_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[4]_i_1_n_0\,
      CO(3) => \vert_count_reg[8]_i_1_n_0\,
      CO(2) => \vert_count_reg[8]_i_1_n_1\,
      CO(1) => \vert_count_reg[8]_i_1_n_2\,
      CO(0) => \vert_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[8]_i_2_n_0\,
      DI(2) => \vert_count[8]_i_3_n_0\,
      DI(1) => \vert_count[8]_i_4_n_0\,
      DI(0) => \vert_count[8]_i_5_n_0\,
      O(3) => \vert_count_reg[8]_i_1_n_4\,
      O(2) => \vert_count_reg[8]_i_1_n_5\,
      O(1) => \vert_count_reg[8]_i_1_n_6\,
      O(0) => \vert_count_reg[8]_i_1_n_7\,
      S(3) => \vert_count[8]_i_6_n_0\,
      S(2) => \vert_count[8]_i_7_n_0\,
      S(1) => \vert_count[8]_i_8_n_0\,
      S(0) => \vert_count[8]_i_9_n_0\
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_6\,
      Q => vert_count_reg(9),
      R => p_0_in
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => p_0_in
    );
zero_vsize_err_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(1),
      I2 => mm2s_dmacr(0),
      I3 => dmacntrl_cs(0),
      I4 => \FSM_sequential_dmacntrl_cs_reg[0]_2\,
      O => \^load_new_addr\
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_sof_gen is
  port (
    prmry_in_xored : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_sof_gen;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => hold_sof,
      I2 => s_valid_d1,
      I3 => s_valid,
      O => prmry_in_xored
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404440"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \out\,
      I2 => hold_sof,
      I3 => s_valid,
      I4 => s_valid_d1,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => scndry_reset2
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_sts_mngr is
  port (
    mm2s_all_idle : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    all_idle_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg_0 : in STD_LOGIC;
    mm2s_cmdsts_idle : in STD_LOGIC;
    mm2s_allbuffer_empty : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_sts_mngr;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_sts_mngr is
  signal \^datamover_idle\ : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal mm2s_halted_clr : STD_LOGIC;
  signal mm2s_halted_set : STD_LOGIC;
begin
  datamover_idle <= \^datamover_idle\;
all_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_reg_0,
      Q => mm2s_all_idle,
      S => p_0_in
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => datamover_idle_reg_0,
      Q => \^datamover_idle\,
      R => p_0_in
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_dmacr(0),
      Q => mm2s_halted_clr,
      R => p_0_in
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \out\,
      I1 => mm2s_dmasr,
      I2 => mm2s_halted_clr,
      I3 => mm2s_halted_set,
      O => prmry_resetn_i_reg
    );
halted_set_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => mm2s_dmacr(0),
      I1 => \^datamover_idle\,
      I2 => mm2s_cmdsts_idle,
      I3 => mm2s_allbuffer_empty,
      O => halted_set_i0
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => mm2s_halted_set,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer is
  port (
    \state_reg[1]_0\ : out STD_LOGIC;
    d2_ready : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_valid0 : out STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    acc_last : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    acc_user_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r0_keep_reg[10]_0\ : in STD_LOGIC;
    \r0_keep_reg[11]_0\ : in STD_LOGIC;
    \r0_keep_reg[9]_0\ : in STD_LOGIC;
    acc_keep_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_data_accumulator[1].acc_keep_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r0_keep_reg[8]_0\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    d2_valid : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    mm2s_all_lines_xfred_s_dwidth : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ : in STD_LOGIC;
    \r0_is_null_r_reg[3]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 95 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer is
  signal A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d2_ready\ : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal \r0_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[95]\ : STD_LOGIC;
  signal r0_is_end : STD_LOGIC_VECTOR ( 2 to 2 );
  signal r0_is_null_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r0_is_null_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[10]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[11]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[2]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[3]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[4]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[5]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[6]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[7]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[8]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[9]\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal r0_out_sel_next_r : STD_LOGIC;
  signal \r0_out_sel_next_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_4_n_0\ : STD_LOGIC;
  signal r0_out_sel_r0 : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_user_reg_n_0_[0]\ : STD_LOGIC;
  signal r1_keep : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r1_keep[0]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[1]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[2]_i_1_n_0\ : STD_LOGIC;
  signal r1_last_reg_n_0 : STD_LOGIC;
  signal r1_load : STD_LOGIC;
  signal r1_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r1_user[0]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of m_axis_mm2s_tlast_INST_0_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of s_valid_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair34";
begin
  d2_ready <= \^d2_ready\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => mm2s_all_lines_xfred_s_dwidth,
      I2 => mm2s_halt_reg,
      O => mm2s_dwidth_fifo_pipe_empty
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axis_mm2s_tlast\,
      I1 => \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\,
      I2 => mm2s_halt_reg,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\,
      I2 => mm2s_halt_reg,
      O => \state_reg[1]_1\
    );
\m_axis_mm2s_tdata[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(72),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(48),
      I4 => p_0_in1_in(24),
      I5 => p_0_in1_in(0),
      O => m_axis_mm2s_tdata(0)
    );
\m_axis_mm2s_tdata[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(82),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(58),
      I4 => p_0_in1_in(34),
      I5 => p_0_in1_in(10),
      O => m_axis_mm2s_tdata(10)
    );
\m_axis_mm2s_tdata[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(83),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(59),
      I4 => p_0_in1_in(35),
      I5 => p_0_in1_in(11),
      O => m_axis_mm2s_tdata(11)
    );
\m_axis_mm2s_tdata[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(84),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(60),
      I4 => p_0_in1_in(36),
      I5 => p_0_in1_in(12),
      O => m_axis_mm2s_tdata(12)
    );
\m_axis_mm2s_tdata[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(85),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(61),
      I4 => p_0_in1_in(37),
      I5 => p_0_in1_in(13),
      O => m_axis_mm2s_tdata(13)
    );
\m_axis_mm2s_tdata[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(86),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(62),
      I4 => p_0_in1_in(38),
      I5 => p_0_in1_in(14),
      O => m_axis_mm2s_tdata(14)
    );
\m_axis_mm2s_tdata[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(87),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(63),
      I4 => p_0_in1_in(39),
      I5 => p_0_in1_in(15),
      O => m_axis_mm2s_tdata(15)
    );
\m_axis_mm2s_tdata[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(88),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(64),
      I4 => p_0_in1_in(40),
      I5 => p_0_in1_in(16),
      O => m_axis_mm2s_tdata(16)
    );
\m_axis_mm2s_tdata[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(89),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(65),
      I4 => p_0_in1_in(41),
      I5 => p_0_in1_in(17),
      O => m_axis_mm2s_tdata(17)
    );
\m_axis_mm2s_tdata[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(90),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(66),
      I4 => p_0_in1_in(42),
      I5 => p_0_in1_in(18),
      O => m_axis_mm2s_tdata(18)
    );
\m_axis_mm2s_tdata[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(91),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(67),
      I4 => p_0_in1_in(43),
      I5 => p_0_in1_in(19),
      O => m_axis_mm2s_tdata(19)
    );
\m_axis_mm2s_tdata[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(73),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(49),
      I4 => p_0_in1_in(25),
      I5 => p_0_in1_in(1),
      O => m_axis_mm2s_tdata(1)
    );
\m_axis_mm2s_tdata[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(92),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(68),
      I4 => p_0_in1_in(44),
      I5 => p_0_in1_in(20),
      O => m_axis_mm2s_tdata(20)
    );
\m_axis_mm2s_tdata[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(93),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(69),
      I4 => p_0_in1_in(45),
      I5 => p_0_in1_in(21),
      O => m_axis_mm2s_tdata(21)
    );
\m_axis_mm2s_tdata[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(94),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(70),
      I4 => p_0_in1_in(46),
      I5 => p_0_in1_in(22),
      O => m_axis_mm2s_tdata(22)
    );
\m_axis_mm2s_tdata[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(95),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(71),
      I4 => p_0_in1_in(47),
      I5 => p_0_in1_in(23),
      O => m_axis_mm2s_tdata(23)
    );
\m_axis_mm2s_tdata[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(74),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(50),
      I4 => p_0_in1_in(26),
      I5 => p_0_in1_in(2),
      O => m_axis_mm2s_tdata(2)
    );
\m_axis_mm2s_tdata[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(75),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(51),
      I4 => p_0_in1_in(27),
      I5 => p_0_in1_in(3),
      O => m_axis_mm2s_tdata(3)
    );
\m_axis_mm2s_tdata[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(76),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(52),
      I4 => p_0_in1_in(28),
      I5 => p_0_in1_in(4),
      O => m_axis_mm2s_tdata(4)
    );
\m_axis_mm2s_tdata[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(77),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(53),
      I4 => p_0_in1_in(29),
      I5 => p_0_in1_in(5),
      O => m_axis_mm2s_tdata(5)
    );
\m_axis_mm2s_tdata[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(78),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(54),
      I4 => p_0_in1_in(30),
      I5 => p_0_in1_in(6),
      O => m_axis_mm2s_tdata(6)
    );
\m_axis_mm2s_tdata[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(79),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(55),
      I4 => p_0_in1_in(31),
      I5 => p_0_in1_in(7),
      O => m_axis_mm2s_tdata(7)
    );
\m_axis_mm2s_tdata[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(80),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(56),
      I4 => p_0_in1_in(32),
      I5 => p_0_in1_in(8),
      O => m_axis_mm2s_tdata(8)
    );
\m_axis_mm2s_tdata[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(81),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(57),
      I4 => p_0_in1_in(33),
      I5 => p_0_in1_in(9),
      O => m_axis_mm2s_tdata(9)
    );
\m_axis_mm2s_tkeep[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(0),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => \r0_keep_reg_n_0_[6]\,
      I4 => \r0_keep_reg_n_0_[3]\,
      I5 => \r0_keep_reg_n_0_[0]\,
      O => m_axis_mm2s_tkeep(0)
    );
\m_axis_mm2s_tkeep[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(1),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => \r0_keep_reg_n_0_[7]\,
      I4 => \r0_keep_reg_n_0_[4]\,
      I5 => \r0_keep_reg_n_0_[1]\,
      O => m_axis_mm2s_tkeep(1)
    );
\m_axis_mm2s_tkeep[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(2),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => \r0_keep_reg_n_0_[8]\,
      I4 => \r0_keep_reg_n_0_[5]\,
      I5 => \r0_keep_reg_n_0_[2]\,
      O => m_axis_mm2s_tkeep(2)
    );
m_axis_mm2s_tlast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2222220022222"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^d2_ready\,
      I4 => \^state_reg[1]_0\,
      I5 => r1_last_reg_n_0,
      O => \^m_axis_mm2s_tlast\
    );
m_axis_mm2s_tlast_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => r0_is_null_r(2),
      I2 => r0_is_null_r(1),
      O => m_axis_mm2s_tlast_INST_0_i_1_n_0
    );
\m_axis_mm2s_tuser[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => r1_user(0),
      I1 => \r0_user_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => m_axis_mm2s_tuser(0)
    );
\r0_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \state_reg_n_0_[2]\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(16),
      Q => p_0_in1_in(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(17),
      Q => p_0_in1_in(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(18),
      Q => p_0_in1_in(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(19),
      Q => p_0_in1_in(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(20),
      Q => p_0_in1_in(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(21),
      Q => p_0_in1_in(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(22),
      Q => p_0_in1_in(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(23),
      Q => p_0_in1_in(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(24),
      Q => p_0_in1_in(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(25),
      Q => p_0_in1_in(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(26),
      Q => p_0_in1_in(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(27),
      Q => p_0_in1_in(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(28),
      Q => p_0_in1_in(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(29),
      Q => p_0_in1_in(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(30),
      Q => p_0_in1_in(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(31),
      Q => p_0_in1_in(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(32),
      Q => p_0_in1_in(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(33),
      Q => p_0_in1_in(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(34),
      Q => p_0_in1_in(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(35),
      Q => p_0_in1_in(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(36),
      Q => p_0_in1_in(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(37),
      Q => p_0_in1_in(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(38),
      Q => p_0_in1_in(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(39),
      Q => p_0_in1_in(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(40),
      Q => p_0_in1_in(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(41),
      Q => p_0_in1_in(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(42),
      Q => p_0_in1_in(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(43),
      Q => p_0_in1_in(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(44),
      Q => p_0_in1_in(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(45),
      Q => p_0_in1_in(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(46),
      Q => p_0_in1_in(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(47),
      Q => p_0_in1_in(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(48),
      Q => p_0_in1_in(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(49),
      Q => p_0_in1_in(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(50),
      Q => p_0_in1_in(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(51),
      Q => p_0_in1_in(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(52),
      Q => p_0_in1_in(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(53),
      Q => p_0_in1_in(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(54),
      Q => p_0_in1_in(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(55),
      Q => p_0_in1_in(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(56),
      Q => p_0_in1_in(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(57),
      Q => p_0_in1_in(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(58),
      Q => p_0_in1_in(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(59),
      Q => p_0_in1_in(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(60),
      Q => p_0_in1_in(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(61),
      Q => p_0_in1_in(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(62),
      Q => p_0_in1_in(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(63),
      Q => p_0_in1_in(63),
      R => '0'
    );
\r0_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(64),
      Q => p_0_in1_in(64),
      R => '0'
    );
\r0_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(65),
      Q => p_0_in1_in(65),
      R => '0'
    );
\r0_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(66),
      Q => p_0_in1_in(66),
      R => '0'
    );
\r0_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(67),
      Q => p_0_in1_in(67),
      R => '0'
    );
\r0_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(68),
      Q => p_0_in1_in(68),
      R => '0'
    );
\r0_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(69),
      Q => p_0_in1_in(69),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(70),
      Q => p_0_in1_in(70),
      R => '0'
    );
\r0_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(71),
      Q => p_0_in1_in(71),
      R => '0'
    );
\r0_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(72),
      Q => \r0_data_reg_n_0_[72]\,
      R => '0'
    );
\r0_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(73),
      Q => \r0_data_reg_n_0_[73]\,
      R => '0'
    );
\r0_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(74),
      Q => \r0_data_reg_n_0_[74]\,
      R => '0'
    );
\r0_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(75),
      Q => \r0_data_reg_n_0_[75]\,
      R => '0'
    );
\r0_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(76),
      Q => \r0_data_reg_n_0_[76]\,
      R => '0'
    );
\r0_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(77),
      Q => \r0_data_reg_n_0_[77]\,
      R => '0'
    );
\r0_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(78),
      Q => \r0_data_reg_n_0_[78]\,
      R => '0'
    );
\r0_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(79),
      Q => \r0_data_reg_n_0_[79]\,
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(80),
      Q => \r0_data_reg_n_0_[80]\,
      R => '0'
    );
\r0_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(81),
      Q => \r0_data_reg_n_0_[81]\,
      R => '0'
    );
\r0_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(82),
      Q => \r0_data_reg_n_0_[82]\,
      R => '0'
    );
\r0_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(83),
      Q => \r0_data_reg_n_0_[83]\,
      R => '0'
    );
\r0_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(84),
      Q => \r0_data_reg_n_0_[84]\,
      R => '0'
    );
\r0_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(85),
      Q => \r0_data_reg_n_0_[85]\,
      R => '0'
    );
\r0_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(86),
      Q => \r0_data_reg_n_0_[86]\,
      R => '0'
    );
\r0_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(87),
      Q => \r0_data_reg_n_0_[87]\,
      R => '0'
    );
\r0_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(88),
      Q => \r0_data_reg_n_0_[88]\,
      R => '0'
    );
\r0_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(89),
      Q => \r0_data_reg_n_0_[89]\,
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(90),
      Q => \r0_data_reg_n_0_[90]\,
      R => '0'
    );
\r0_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(91),
      Q => \r0_data_reg_n_0_[91]\,
      R => '0'
    );
\r0_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(92),
      Q => \r0_data_reg_n_0_[92]\,
      R => '0'
    );
\r0_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(93),
      Q => \r0_data_reg_n_0_[93]\,
      R => '0'
    );
\r0_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(94),
      Q => \r0_data_reg_n_0_[94]\,
      R => '0'
    );
\r0_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(95),
      Q => \r0_data_reg_n_0_[95]\,
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_is_null_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => acc_keep_reg(3),
      I1 => \gen_data_accumulator[1].acc_keep_reg\(1),
      I2 => \gen_data_accumulator[1].acc_keep_reg\(0),
      I3 => \r0_is_null_r_reg[3]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_null_r(1),
      O => \r0_is_null_r[1]_i_1_n_0\
    );
\r0_is_null_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => \gen_data_accumulator[1].acc_keep_reg\(2),
      I1 => \r0_keep_reg[8]_0\,
      I2 => \gen_data_accumulator[1].acc_keep_reg\(3),
      I3 => \r0_is_null_r_reg[3]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_null_r(2),
      O => \r0_is_null_r[2]_i_1_n_0\
    );
\r0_is_null_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => \r0_keep_reg[9]_0\,
      I1 => \r0_keep_reg[11]_0\,
      I2 => \r0_keep_reg[10]_0\,
      I3 => \r0_is_null_r_reg[3]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_end(2),
      O => \r0_is_null_r[3]_i_1_n_0\
    );
\r0_is_null_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[1]_i_1_n_0\,
      Q => r0_is_null_r(1),
      R => areset_r
    );
\r0_is_null_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[2]_i_1_n_0\,
      Q => r0_is_null_r(2),
      R => areset_r
    );
\r0_is_null_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[3]_i_1_n_0\,
      Q => r0_is_end(2),
      R => areset_r
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(0),
      Q => \r0_keep_reg_n_0_[0]\,
      R => '0'
    );
\r0_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \r0_keep_reg[10]_0\,
      Q => \r0_keep_reg_n_0_[10]\,
      R => '0'
    );
\r0_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \r0_keep_reg[11]_0\,
      Q => \r0_keep_reg_n_0_[11]\,
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(1),
      Q => \r0_keep_reg_n_0_[1]\,
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(2),
      Q => \r0_keep_reg_n_0_[2]\,
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(3),
      Q => \r0_keep_reg_n_0_[3]\,
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(0),
      Q => \r0_keep_reg_n_0_[4]\,
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(1),
      Q => \r0_keep_reg_n_0_[5]\,
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(2),
      Q => \r0_keep_reg_n_0_[6]\,
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(3),
      Q => \r0_keep_reg_n_0_[7]\,
      R => '0'
    );
\r0_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \r0_keep_reg[8]_0\,
      Q => \r0_keep_reg_n_0_[8]\,
      R => '0'
    );
\r0_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \r0_keep_reg[9]_0\,
      Q => \r0_keep_reg_n_0_[9]\,
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_out_sel_next_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFCFEFCF10F030F0"
    )
        port map (
      I0 => r0_is_null_r(2),
      I1 => A(1),
      I2 => m_axis_mm2s_tready,
      I3 => r0_is_end(2),
      I4 => r0_is_null_r(1),
      I5 => A(0),
      O => \r0_out_sel_next_r[0]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFABABABA"
    )
        port map (
      I0 => \r0_out_sel_next_r[1]_i_3_n_0\,
      I1 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I2 => m_axis_mm2s_tready,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => \r0_out_sel_next_r[1]_i_4_n_0\,
      O => r0_out_sel_next_r
    );
\r0_out_sel_next_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F0FCF0"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => m_axis_mm2s_tready,
      I2 => A(1),
      I3 => A(0),
      I4 => r0_is_null_r(2),
      O => \r0_out_sel_next_r[1]_i_2_n_0\
    );
\r0_out_sel_next_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => r0_is_null_r(2),
      I1 => r0_is_end(2),
      I2 => m_axis_mm2s_tready,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      I4 => areset_r,
      O => \r0_out_sel_next_r[1]_i_3_n_0\
    );
\r0_out_sel_next_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808080FF80"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => \r0_out_sel_r_reg_n_0_[1]\,
      I2 => m_axis_mm2s_tready,
      I3 => \^d2_ready\,
      I4 => \^state_reg[1]_0\,
      I5 => \state_reg_n_0_[2]\,
      O => \r0_out_sel_next_r[1]_i_4_n_0\
    );
\r0_out_sel_next_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[0]_i_1_n_0\,
      Q => A(0),
      S => r0_out_sel_next_r
    );
\r0_out_sel_next_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[1]_i_2_n_0\,
      Q => A(1),
      R => r0_out_sel_next_r
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => A(0),
      I1 => m_axis_mm2s_tready,
      I2 => r0_out_sel_r0,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      O => \r0_out_sel_r[0]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => A(1),
      I1 => m_axis_mm2s_tready,
      I2 => r0_out_sel_r0,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => \r0_out_sel_r[1]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEC888800000000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => r0_is_null_r(2),
      I3 => r0_is_null_r(1),
      I4 => r0_is_end(2),
      I5 => m_axis_mm2s_tready,
      O => r0_out_sel_r0
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_r[0]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[0]\,
      R => r0_out_sel_next_r
    );
\r0_out_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_r[1]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[1]\,
      R => r0_out_sel_next_r
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_user_reg(0),
      Q => \r0_user_reg_n_0_[0]\,
      R => '0'
    );
\r1_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(24),
      I4 => p_0_in1_in(48),
      I5 => \r0_data_reg_n_0_[72]\,
      O => p_0_in(0)
    );
\r1_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(34),
      I4 => p_0_in1_in(58),
      I5 => \r0_data_reg_n_0_[82]\,
      O => p_0_in(10)
    );
\r1_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(11),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(35),
      I4 => p_0_in1_in(59),
      I5 => \r0_data_reg_n_0_[83]\,
      O => p_0_in(11)
    );
\r1_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(36),
      I4 => p_0_in1_in(60),
      I5 => \r0_data_reg_n_0_[84]\,
      O => p_0_in(12)
    );
\r1_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(13),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(37),
      I4 => p_0_in1_in(61),
      I5 => \r0_data_reg_n_0_[85]\,
      O => p_0_in(13)
    );
\r1_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(38),
      I4 => p_0_in1_in(62),
      I5 => \r0_data_reg_n_0_[86]\,
      O => p_0_in(14)
    );
\r1_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(15),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(39),
      I4 => p_0_in1_in(63),
      I5 => \r0_data_reg_n_0_[87]\,
      O => p_0_in(15)
    );
\r1_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(40),
      I4 => p_0_in1_in(64),
      I5 => \r0_data_reg_n_0_[88]\,
      O => p_0_in(16)
    );
\r1_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(17),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(41),
      I4 => p_0_in1_in(65),
      I5 => \r0_data_reg_n_0_[89]\,
      O => p_0_in(17)
    );
\r1_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(42),
      I4 => p_0_in1_in(66),
      I5 => \r0_data_reg_n_0_[90]\,
      O => p_0_in(18)
    );
\r1_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(19),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(43),
      I4 => p_0_in1_in(67),
      I5 => \r0_data_reg_n_0_[91]\,
      O => p_0_in(19)
    );
\r1_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(25),
      I4 => p_0_in1_in(49),
      I5 => \r0_data_reg_n_0_[73]\,
      O => p_0_in(1)
    );
\r1_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(44),
      I4 => p_0_in1_in(68),
      I5 => \r0_data_reg_n_0_[92]\,
      O => p_0_in(20)
    );
\r1_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(21),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(45),
      I4 => p_0_in1_in(69),
      I5 => \r0_data_reg_n_0_[93]\,
      O => p_0_in(21)
    );
\r1_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(22),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(46),
      I4 => p_0_in1_in(70),
      I5 => \r0_data_reg_n_0_[94]\,
      O => p_0_in(22)
    );
\r1_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \^state_reg[1]_0\,
      I2 => \state_reg_n_0_[2]\,
      O => r1_load
    );
\r1_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(23),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(47),
      I4 => p_0_in1_in(71),
      I5 => \r0_data_reg_n_0_[95]\,
      O => p_0_in(23)
    );
\r1_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(26),
      I4 => p_0_in1_in(50),
      I5 => \r0_data_reg_n_0_[74]\,
      O => p_0_in(2)
    );
\r1_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(27),
      I4 => p_0_in1_in(51),
      I5 => \r0_data_reg_n_0_[75]\,
      O => p_0_in(3)
    );
\r1_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(28),
      I4 => p_0_in1_in(52),
      I5 => \r0_data_reg_n_0_[76]\,
      O => p_0_in(4)
    );
\r1_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(29),
      I4 => p_0_in1_in(53),
      I5 => \r0_data_reg_n_0_[77]\,
      O => p_0_in(5)
    );
\r1_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(30),
      I4 => p_0_in1_in(54),
      I5 => \r0_data_reg_n_0_[78]\,
      O => p_0_in(6)
    );
\r1_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(31),
      I4 => p_0_in1_in(55),
      I5 => \r0_data_reg_n_0_[79]\,
      O => p_0_in(7)
    );
\r1_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(32),
      I4 => p_0_in1_in(56),
      I5 => \r0_data_reg_n_0_[80]\,
      O => p_0_in(8)
    );
\r1_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(9),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(33),
      I4 => p_0_in1_in(57),
      I5 => \r0_data_reg_n_0_[81]\,
      O => p_0_in(9)
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(0),
      Q => p_0_in1_in(72),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(10),
      Q => p_0_in1_in(82),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(11),
      Q => p_0_in1_in(83),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(12),
      Q => p_0_in1_in(84),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(13),
      Q => p_0_in1_in(85),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(14),
      Q => p_0_in1_in(86),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(15),
      Q => p_0_in1_in(87),
      R => '0'
    );
\r1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(16),
      Q => p_0_in1_in(88),
      R => '0'
    );
\r1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(17),
      Q => p_0_in1_in(89),
      R => '0'
    );
\r1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(18),
      Q => p_0_in1_in(90),
      R => '0'
    );
\r1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(19),
      Q => p_0_in1_in(91),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(1),
      Q => p_0_in1_in(73),
      R => '0'
    );
\r1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(20),
      Q => p_0_in1_in(92),
      R => '0'
    );
\r1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(21),
      Q => p_0_in1_in(93),
      R => '0'
    );
\r1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(22),
      Q => p_0_in1_in(94),
      R => '0'
    );
\r1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(23),
      Q => p_0_in1_in(95),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(2),
      Q => p_0_in1_in(74),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(3),
      Q => p_0_in1_in(75),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(4),
      Q => p_0_in1_in(76),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(5),
      Q => p_0_in1_in(77),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(6),
      Q => p_0_in1_in(78),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(7),
      Q => p_0_in1_in(79),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(8),
      Q => p_0_in1_in(80),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(9),
      Q => p_0_in1_in(81),
      R => '0'
    );
\r1_keep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[0]\,
      I1 => A(1),
      I2 => A(0),
      I3 => \r0_keep_reg_n_0_[3]\,
      I4 => \r0_keep_reg_n_0_[6]\,
      I5 => \r0_keep_reg_n_0_[9]\,
      O => \r1_keep[0]_i_1_n_0\
    );
\r1_keep[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[1]\,
      I1 => A(1),
      I2 => A(0),
      I3 => \r0_keep_reg_n_0_[4]\,
      I4 => \r0_keep_reg_n_0_[7]\,
      I5 => \r0_keep_reg_n_0_[10]\,
      O => \r1_keep[1]_i_1_n_0\
    );
\r1_keep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[2]\,
      I1 => A(1),
      I2 => A(0),
      I3 => \r0_keep_reg_n_0_[5]\,
      I4 => \r0_keep_reg_n_0_[8]\,
      I5 => \r0_keep_reg_n_0_[11]\,
      O => \r1_keep[2]_i_1_n_0\
    );
\r1_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[0]_i_1_n_0\,
      Q => r1_keep(0),
      R => '0'
    );
\r1_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[1]_i_1_n_0\,
      Q => r1_keep(1),
      R => '0'
    );
\r1_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[2]_i_1_n_0\,
      Q => r1_keep(2),
      R => '0'
    );
r1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => r0_last_reg_n_0,
      Q => r1_last_reg_n_0,
      R => '0'
    );
\r1_user[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => \r0_user_reg_n_0_[0]\,
      O => \r1_user[0]_i_1_n_0\
    );
\r1_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_user[0]_i_1_n_0\,
      Q => r1_user(0),
      R => '0'
    );
s_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => m_axis_mm2s_tready,
      O => s_valid0
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F53F35F5F53535"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => d2_valid,
      I2 => \^d2_ready\,
      I3 => m_axis_mm2s_tready,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[0]_i_2_n_0\,
      O => state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA0AA80"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => r0_is_null_r(1),
      I2 => r0_is_null_r(2),
      I3 => A(1),
      I4 => A(0),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF0B00030F0B0"
    )
        port map (
      I0 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I1 => m_axis_mm2s_tready,
      I2 => \^state_reg[1]_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^d2_ready\,
      I5 => d2_valid,
      O => state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => d2_valid,
      I1 => \^d2_ready\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^state_reg[1]_0\,
      I4 => m_axis_mm2s_tready,
      O => state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^d2_ready\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^state_reg[1]_0\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer is
  port (
    \state_reg[0]_0\ : out STD_LOGIC;
    acc_user_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_keep_reg[9]_0\ : out STD_LOGIC;
    \acc_keep_reg[10]_0\ : out STD_LOGIC;
    \acc_keep_reg[11]_0\ : out STD_LOGIC;
    acc_keep_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_data_accumulator[1].acc_keep_reg\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \acc_keep_reg[8]_0\ : out STD_LOGIC;
    acc_last : out STD_LOGIC;
    d2_valid : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_mm2s_tlast_i : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_tuser_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d2_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    \r0_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal acc_data0 : STD_LOGIC;
  signal \acc_keep[9]_i_1_n_0\ : STD_LOGIC;
  signal \^acc_last\ : STD_LOGIC;
  signal acc_last_i_1_n_0 : STD_LOGIC;
  signal acc_reg_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d2_valid\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r0_keep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal \r0_reg_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal r0_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \r0_is_null_r[3]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \r0_reg_sel[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_1 : label is "soft_lutpair37";
begin
  acc_last <= \^acc_last\;
  d2_valid <= \^d2_valid\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000F444"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => p_0_in1_in,
      I2 => d2_ready,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \out\,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_2_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECE0E0A0E0A0E0A"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \out\,
      I2 => d2_ready,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => r0_last_reg_n_0,
      I5 => p_0_in1_in,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \out\,
      I2 => r0_last_reg_n_0,
      I3 => p_1_in2_in,
      I4 => p_0_in1_in,
      I5 => \r0_reg_sel_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8FFC0C0C8C8C0C0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => d2_ready,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[2]_i_3_n_0\,
      I4 => \out\,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_3_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => p_1_in2_in,
      I2 => p_0_in1_in,
      I3 => \r0_reg_sel_reg_n_0_[1]\,
      I4 => \out\,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8FFFF00C80000"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => r0_last_reg_n_0,
      I4 => \out\,
      I5 => \FSM_onehot_state[3]_i_3_n_0\,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => d2_ready,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => r0_last_reg_n_0,
      I3 => p_0_in1_in,
      O => \FSM_onehot_state[3]_i_3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_r
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => areset_r
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => p_0_in1_in,
      R => areset_r
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_r
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      S => areset_r
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => mm2s_fsync_out_i,
      I2 => mm2s_halt_reg,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      O => \state_reg[0]_1\
    );
\acc_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      O => acc_reg_en(0)
    );
\acc_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      O => acc_data0
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(0),
      Q => D(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(10),
      Q => D(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(11),
      Q => D(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(12),
      Q => D(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(13),
      Q => D(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(14),
      Q => D(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(15),
      Q => D(15),
      R => '0'
    );
\acc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(16),
      Q => D(16),
      R => '0'
    );
\acc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(17),
      Q => D(17),
      R => '0'
    );
\acc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(18),
      Q => D(18),
      R => '0'
    );
\acc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(19),
      Q => D(19),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(1),
      Q => D(1),
      R => '0'
    );
\acc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(20),
      Q => D(20),
      R => '0'
    );
\acc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(21),
      Q => D(21),
      R => '0'
    );
\acc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(22),
      Q => D(22),
      R => '0'
    );
\acc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(23),
      Q => D(23),
      R => '0'
    );
\acc_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(24),
      Q => D(24),
      R => '0'
    );
\acc_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(25),
      Q => D(25),
      R => '0'
    );
\acc_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(26),
      Q => D(26),
      R => '0'
    );
\acc_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(27),
      Q => D(27),
      R => '0'
    );
\acc_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(28),
      Q => D(28),
      R => '0'
    );
\acc_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(29),
      Q => D(29),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(2),
      Q => D(2),
      R => '0'
    );
\acc_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(30),
      Q => D(30),
      R => '0'
    );
\acc_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(31),
      Q => D(31),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(3),
      Q => D(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(4),
      Q => D(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(5),
      Q => D(5),
      R => '0'
    );
\acc_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(0),
      Q => D(64),
      R => '0'
    );
\acc_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(1),
      Q => D(65),
      R => '0'
    );
\acc_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(2),
      Q => D(66),
      R => '0'
    );
\acc_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(3),
      Q => D(67),
      R => '0'
    );
\acc_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(4),
      Q => D(68),
      R => '0'
    );
\acc_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(5),
      Q => D(69),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(6),
      Q => D(6),
      R => '0'
    );
\acc_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(6),
      Q => D(70),
      R => '0'
    );
\acc_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(7),
      Q => D(71),
      R => '0'
    );
\acc_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(8),
      Q => D(72),
      R => '0'
    );
\acc_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(9),
      Q => D(73),
      R => '0'
    );
\acc_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(10),
      Q => D(74),
      R => '0'
    );
\acc_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(11),
      Q => D(75),
      R => '0'
    );
\acc_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(12),
      Q => D(76),
      R => '0'
    );
\acc_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(13),
      Q => D(77),
      R => '0'
    );
\acc_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(14),
      Q => D(78),
      R => '0'
    );
\acc_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(15),
      Q => D(79),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(7),
      Q => D(7),
      R => '0'
    );
\acc_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(16),
      Q => D(80),
      R => '0'
    );
\acc_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(17),
      Q => D(81),
      R => '0'
    );
\acc_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(18),
      Q => D(82),
      R => '0'
    );
\acc_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(19),
      Q => D(83),
      R => '0'
    );
\acc_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(20),
      Q => D(84),
      R => '0'
    );
\acc_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(21),
      Q => D(85),
      R => '0'
    );
\acc_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(22),
      Q => D(86),
      R => '0'
    );
\acc_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(23),
      Q => D(87),
      R => '0'
    );
\acc_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(24),
      Q => D(88),
      R => '0'
    );
\acc_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(25),
      Q => D(89),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(8),
      Q => D(8),
      R => '0'
    );
\acc_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(26),
      Q => D(90),
      R => '0'
    );
\acc_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(27),
      Q => D(91),
      R => '0'
    );
\acc_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(28),
      Q => D(92),
      R => '0'
    );
\acc_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(29),
      Q => D(93),
      R => '0'
    );
\acc_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(30),
      Q => D(94),
      R => '0'
    );
\acc_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(31),
      Q => D(95),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(9),
      Q => D(9),
      R => '0'
    );
\acc_keep[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => r0_last_reg_n_0,
      I2 => p_0_in1_in,
      O => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(0),
      Q => acc_keep_reg(0),
      R => '0'
    );
\acc_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(2),
      Q => \acc_keep_reg[10]_0\,
      R => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(3),
      Q => \acc_keep_reg[11]_0\,
      R => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(1),
      Q => acc_keep_reg(1),
      R => '0'
    );
\acc_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(2),
      Q => acc_keep_reg(2),
      R => '0'
    );
\acc_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(3),
      Q => acc_keep_reg(3),
      R => '0'
    );
\acc_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(0),
      Q => \acc_keep_reg[8]_0\,
      R => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(1),
      Q => \acc_keep_reg[9]_0\,
      R => \acc_keep[9]_i_1_n_0\
    );
acc_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFF0F0F088"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => p_0_in1_in,
      I2 => \^acc_last\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => m_axis_mm2s_tlast_i,
      O => acc_last_i_1_n_0
    );
acc_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => acc_last_i_1_n_0,
      Q => \^acc_last\,
      R => '0'
    );
\acc_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_user(0),
      Q => acc_user_reg(0),
      R => '0'
    );
\gen_data_accumulator[1].acc_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[1]\,
      O => acc_reg_en(1)
    );
\gen_data_accumulator[1].acc_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(0),
      Q => D(32),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(1),
      Q => D(33),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(2),
      Q => D(34),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(3),
      Q => D(35),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(4),
      Q => D(36),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(5),
      Q => D(37),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(6),
      Q => D(38),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(7),
      Q => D(39),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(8),
      Q => D(40),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(9),
      Q => D(41),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(10),
      Q => D(42),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(11),
      Q => D(43),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(12),
      Q => D(44),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(13),
      Q => D(45),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(14),
      Q => D(46),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(15),
      Q => D(47),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(16),
      Q => D(48),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(17),
      Q => D(49),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(18),
      Q => D(50),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(19),
      Q => D(51),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(20),
      Q => D(52),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(21),
      Q => D(53),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(22),
      Q => D(54),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(23),
      Q => D(55),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(24),
      Q => D(56),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(25),
      Q => D(57),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(26),
      Q => D(58),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(27),
      Q => D(59),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(28),
      Q => D(60),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(29),
      Q => D(61),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(30),
      Q => D(62),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(31),
      Q => D(63),
      R => '0'
    );
\gen_data_accumulator[1].acc_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(0),
      Q => \gen_data_accumulator[1].acc_keep_reg\(0),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(1),
      Q => \gen_data_accumulator[1].acc_keep_reg\(1),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(2),
      Q => \gen_data_accumulator[1].acc_keep_reg\(2),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(3),
      Q => \gen_data_accumulator[1].acc_keep_reg\(3),
      R => acc_reg_en(0)
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(10),
      Q => r0_data(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(11),
      Q => r0_data(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(12),
      Q => r0_data(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(13),
      Q => r0_data(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(14),
      Q => r0_data(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(15),
      Q => r0_data(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(16),
      Q => r0_data(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(17),
      Q => r0_data(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(18),
      Q => r0_data(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(19),
      Q => r0_data(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(20),
      Q => r0_data(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(21),
      Q => r0_data(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(22),
      Q => r0_data(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(23),
      Q => r0_data(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(24),
      Q => r0_data(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(25),
      Q => r0_data(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(26),
      Q => r0_data(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(27),
      Q => r0_data(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(28),
      Q => r0_data(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(29),
      Q => r0_data(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(30),
      Q => r0_data(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(31),
      Q => r0_data(31),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(8),
      Q => r0_data(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(9),
      Q => r0_data(9),
      R => '0'
    );
\r0_is_null_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => d2_ready,
      O => \state_reg[1]_0\
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => Q(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => Q(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => Q(2),
      Q => r0_keep(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => Q(3),
      Q => r0_keep(3),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => m_axis_mm2s_tlast_i,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_reg_sel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      I2 => areset_r,
      I3 => \^d2_valid\,
      I4 => d2_ready,
      O => \r0_reg_sel[0]_i_1_n_0\
    );
\r0_reg_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[0]\,
      I3 => areset_r,
      I4 => \^d2_valid\,
      I5 => d2_ready,
      O => \r0_reg_sel[1]_i_1_n_0\
    );
\r0_reg_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => areset_r,
      I4 => \^d2_valid\,
      I5 => d2_ready,
      O => \r0_reg_sel[2]_i_1_n_0\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[0]_i_1_n_0\,
      Q => \r0_reg_sel_reg_n_0_[0]\,
      R => '0'
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[1]_i_1_n_0\,
      Q => \r0_reg_sel_reg_n_0_[1]\,
      R => '0'
    );
\r0_reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[2]_i_1_n_0\,
      Q => p_1_in2_in,
      R => '0'
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => m_axis_mm2s_tuser_i,
      Q => r0_user(0),
      R => '0'
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => sig_last_reg_out_reg,
      O => \state_reg[0]_2\(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFBFBFFFFFAFAF"
    )
        port map (
      I0 => d2_ready,
      I1 => \out\,
      I2 => \^d2_valid\,
      I3 => r0_last_reg_n_0,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^state_reg[0]_0\,
      O => state(0)
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFF8F8F0F0"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \^state_reg[0]_0\,
      I2 => \state[1]_i_2_n_0\,
      I3 => d2_ready,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^d2_valid\,
      O => state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040000000"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => \^state_reg[0]_0\,
      I2 => \out\,
      I3 => \r0_reg_sel_reg_n_0_[1]\,
      I4 => p_0_in1_in,
      I5 => p_1_in2_in,
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => \out\,
      I1 => \^state_reg[0]_0\,
      I2 => d2_ready,
      I3 => \^d2_valid\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[2]_i_2_n_0\,
      O => state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => r0_last_reg_n_0,
      I2 => \^d2_valid\,
      I3 => \out\,
      I4 => \^state_reg[0]_0\,
      I5 => \FSM_onehot_state[2]_i_3_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^state_reg[0]_0\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^d2_valid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vregister is
  port (
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    load_new_addr : in STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    \vsize_vid_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \hsize_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_vregister;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vregister is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \VFLIP_DISABLE.dm_address[11]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal crnt_start_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^hsize_vid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_5_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \hsize_vid_reg[15]_0\(15 downto 0) <= \^hsize_vid_reg[15]_0\(15 downto 0);
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(0),
      Q => crnt_start_address(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(10),
      Q => crnt_start_address(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(11),
      Q => crnt_start_address(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(12),
      Q => crnt_start_address(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(13),
      Q => crnt_start_address(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(14),
      Q => crnt_start_address(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(15),
      Q => crnt_start_address(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(1),
      Q => crnt_start_address(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(9),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(2),
      Q => crnt_start_address(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(3),
      Q => crnt_start_address(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(4),
      Q => crnt_start_address(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(5),
      Q => crnt_start_address(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(6),
      Q => crnt_start_address(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(7),
      Q => crnt_start_address(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(8),
      Q => crnt_start_address(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(9),
      Q => crnt_start_address(9),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(11),
      I2 => load_new_addr,
      I3 => crnt_start_address(11),
      O => \VFLIP_DISABLE.dm_address[11]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(10),
      I2 => load_new_addr,
      I3 => crnt_start_address(10),
      O => \VFLIP_DISABLE.dm_address[11]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(9),
      I2 => load_new_addr,
      I3 => crnt_start_address(9),
      O => \VFLIP_DISABLE.dm_address[11]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(8),
      I2 => load_new_addr,
      I3 => crnt_start_address(8),
      O => \VFLIP_DISABLE.dm_address[11]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(15),
      I2 => load_new_addr,
      I3 => crnt_start_address(15),
      O => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(14),
      I2 => load_new_addr,
      I3 => crnt_start_address(14),
      O => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(13),
      I2 => load_new_addr,
      I3 => crnt_start_address(13),
      O => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(12),
      I2 => load_new_addr,
      I3 => crnt_start_address(12),
      O => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(3),
      I2 => load_new_addr,
      I3 => crnt_start_address(3),
      O => \VFLIP_DISABLE.dm_address[3]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(2),
      I2 => load_new_addr,
      I3 => crnt_start_address(2),
      O => \VFLIP_DISABLE.dm_address[3]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(1),
      I2 => load_new_addr,
      I3 => crnt_start_address(1),
      O => \VFLIP_DISABLE.dm_address[3]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(0),
      I2 => load_new_addr,
      I3 => crnt_start_address(0),
      O => \VFLIP_DISABLE.dm_address[3]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(7),
      I2 => load_new_addr,
      I3 => crnt_start_address(7),
      O => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(6),
      I2 => load_new_addr,
      I3 => crnt_start_address(6),
      O => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(5),
      I2 => load_new_addr,
      I3 => crnt_start_address(5),
      O => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(4),
      I2 => load_new_addr,
      I3 => crnt_start_address(4),
      O => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[11]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[11]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[11]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[11]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(11 downto 8),
      S(3) => \VFLIP_DISABLE.dm_address[11]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[11]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[11]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[11]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(15 downto 12),
      S(3) => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[3]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[3]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[3]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[3]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[3]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[3]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[3]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[3]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(7 downto 4),
      S(3) => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(0),
      Q => \^hsize_vid_reg[15]_0\(0),
      R => p_0_in
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(10),
      Q => \^hsize_vid_reg[15]_0\(10),
      R => p_0_in
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(11),
      Q => \^hsize_vid_reg[15]_0\(11),
      R => p_0_in
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(12),
      Q => \^hsize_vid_reg[15]_0\(12),
      R => p_0_in
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(13),
      Q => \^hsize_vid_reg[15]_0\(13),
      R => p_0_in
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(14),
      Q => \^hsize_vid_reg[15]_0\(14),
      R => p_0_in
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(15),
      Q => \^hsize_vid_reg[15]_0\(15),
      R => p_0_in
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(1),
      Q => \^hsize_vid_reg[15]_0\(1),
      R => p_0_in
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(2),
      Q => \^hsize_vid_reg[15]_0\(2),
      R => p_0_in
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(3),
      Q => \^hsize_vid_reg[15]_0\(3),
      R => p_0_in
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(4),
      Q => \^hsize_vid_reg[15]_0\(4),
      R => p_0_in
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(5),
      Q => \^hsize_vid_reg[15]_0\(5),
      R => p_0_in
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(6),
      Q => \^hsize_vid_reg[15]_0\(6),
      R => p_0_in
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(7),
      Q => \^hsize_vid_reg[15]_0\(7),
      R => p_0_in
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(8),
      Q => \^hsize_vid_reg[15]_0\(8),
      R => p_0_in
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(9),
      Q => \^hsize_vid_reg[15]_0\(9),
      R => p_0_in
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(0),
      Q => crnt_stride(0),
      R => p_0_in
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(10),
      Q => crnt_stride(10),
      R => p_0_in
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(11),
      Q => crnt_stride(11),
      R => p_0_in
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(12),
      Q => crnt_stride(12),
      R => p_0_in
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(13),
      Q => crnt_stride(13),
      R => p_0_in
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(14),
      Q => crnt_stride(14),
      R => p_0_in
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(15),
      Q => crnt_stride(15),
      R => p_0_in
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(1),
      Q => crnt_stride(1),
      R => p_0_in
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(2),
      Q => crnt_stride(2),
      R => p_0_in
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(3),
      Q => crnt_stride(3),
      R => p_0_in
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(4),
      Q => crnt_stride(4),
      R => p_0_in
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(5),
      Q => crnt_stride(5),
      R => p_0_in
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(6),
      Q => crnt_stride(6),
      R => p_0_in
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(7),
      Q => crnt_stride(7),
      R => p_0_in
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(8),
      Q => crnt_stride(8),
      R => p_0_in
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(9),
      Q => crnt_stride(9),
      R => p_0_in
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\,
      I1 => mm2s_frame_sync,
      I2 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(0),
      Q => \^q\(0),
      R => p_0_in
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(10),
      Q => \^q\(10),
      R => p_0_in
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(11),
      Q => \^q\(11),
      R => p_0_in
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(12),
      Q => \^q\(12),
      R => p_0_in
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(1),
      Q => \^q\(1),
      R => p_0_in
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(2),
      Q => \^q\(2),
      R => p_0_in
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(3),
      Q => \^q\(3),
      R => p_0_in
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(4),
      Q => \^q\(4),
      R => p_0_in
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(5),
      Q => \^q\(5),
      R => p_0_in
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(6),
      Q => \^q\(6),
      R => p_0_in
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(7),
      Q => \^q\(7),
      R => p_0_in
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(8),
      Q => \^q\(8),
      R => p_0_in
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(9),
      Q => \^q\(9),
      R => p_0_in
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => zero_hsize_err_i_2_n_0,
      I1 => zero_hsize_err_i_3_n_0,
      I2 => load_new_addr,
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(12),
      I1 => \^hsize_vid_reg[15]_0\(13),
      I2 => \^hsize_vid_reg[15]_0\(14),
      I3 => \^hsize_vid_reg[15]_0\(15),
      I4 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(2),
      I1 => \^hsize_vid_reg[15]_0\(3),
      I2 => \^hsize_vid_reg[15]_0\(0),
      I3 => \^hsize_vid_reg[15]_0\(1),
      I4 => zero_hsize_err_i_5_n_0,
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(11),
      I1 => \^hsize_vid_reg[15]_0\(10),
      I2 => \^hsize_vid_reg[15]_0\(9),
      I3 => \^hsize_vid_reg[15]_0\(8),
      O => zero_hsize_err_i_4_n_0
    );
zero_hsize_err_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(7),
      I1 => \^hsize_vid_reg[15]_0\(6),
      I2 => \^hsize_vid_reg[15]_0\(5),
      I3 => \^hsize_vid_reg[15]_0\(4),
      O => zero_hsize_err_i_5_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => zero_vsize_err_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => zero_vsize_err_i_3_n_0,
      I5 => load_new_addr,
      O => zero_vsize_err0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(12),
      I5 => \^q\(11),
      O => zero_vsize_err_i_2_n_0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => zero_vsize_err_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync is
  port (
    axis_clear_sft_rst_hold : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    axis_soft_reset_re : in STD_LOGIC
  );
end system_axi_vdma_0_0_cdc_sync;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync is
  signal \^axis_clear_sft_rst_hold\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  axis_clear_sft_rst_hold <= \^axis_clear_sft_rst_hold\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^axis_clear_sft_rst_hold\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => scndry_out,
      I2 => prmry_min_assert_sftrst,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axis_clear_sft_rst_hold\,
      I1 => axis_soft_reset_re,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_1 is
  port (
    axis_soft_reset_re : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    axis_min_count0 : in STD_LOGIC;
    axis_clear_sft_rst_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_1 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_1;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_1 is
  signal \^axis_soft_reset_re\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  axis_soft_reset_re <= \^axis_soft_reset_re\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^axis_soft_reset_re\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \^axis_soft_reset_re\,
      I2 => axis_min_count0,
      I3 => axis_clear_sft_rst_hold,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_2 is
  port (
    lite_clear_sft_rst_hold : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    lite_soft_reset_re : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_2 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_2;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_2 is
  signal \^lite_clear_sft_rst_hold\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  lite_clear_sft_rst_hold <= \^lite_clear_sft_rst_hold\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^lite_clear_sft_rst_hold\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => scndry_out,
      I2 => prmry_min_assert_sftrst,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lite_clear_sft_rst_hold\,
      I1 => lite_soft_reset_re,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_5 is
  port (
    lite_soft_reset_re : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    lite_min_count0 : in STD_LOGIC;
    lite_clear_sft_rst_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_5 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_5;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_5 is
  signal \^lite_soft_reset_re\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  lite_soft_reset_re <= \^lite_soft_reset_re\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^lite_soft_reset_re\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => \^lite_soft_reset_re\,
      I2 => lite_min_count0,
      I3 => lite_clear_sft_rst_hold,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized0_0\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_soft_reset_i_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    prmry_min_count0 : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized0_0\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized0_0\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized0_0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8FFFFCCC8CCC8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => min_assert_sftrst,
      I2 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\,
      I3 => prmry_min_assert_sftrst,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2FFFFF2F2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => prmry_min_count0,
      I3 => \^scndry_out\,
      I4 => prmry_min_assert_sftrst,
      I5 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\,
      O => s_soft_reset_i_reg
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => \^scndry_out\,
      I3 => prmry_min_assert_sftrst,
      I4 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized0_3\ is
  port (
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized0_3\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized0_3\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized0_3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized0_4\ is
  port (
    scndry_out : out STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized0_4\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized0_4\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized0_4\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized0_6\ is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized0_6\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized0_6\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized0_6\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized0_7\ is
  port (
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    stop_reg : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    assert_sftrst_d1 : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    halt_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_reset : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized0_7\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized0_7\ is
  signal mm2s_hrd_resetn : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of sig_mm2s_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair143";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => mm2s_hrd_resetn,
      I2 => min_assert_sftrst,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mm2s_hrd_resetn,
      O => prmry_reset2
    );
\I_DMA_REGISTER/reset_counts_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => reset_counts,
      I1 => mm2s_soft_reset,
      I2 => \out\,
      I3 => mm2s_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => reset_counts_reg
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => mm2s_soft_reset,
      I1 => mm2s_axi2ip_wrce(0),
      I2 => D(0),
      I3 => mm2s_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => \dmacr_i_reg[2]\
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEEE0000"
    )
        port map (
      I0 => halt_i_reg_0,
      I1 => halt_i0,
      I2 => halt_i_reg_1(0),
      I3 => halt_reset,
      I4 => \^prmry_in\,
      O => halt_i_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => mm2s_stop,
      I1 => halt_i_reg_1(0),
      I2 => mm2s_soft_reset,
      I3 => min_assert_sftrst,
      I4 => mm2s_hrd_resetn,
      I5 => s_soft_reset_i,
      O => stop_reg
    );
sig_mm2s_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => mm2s_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => halt_reset,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized1\ is
  port (
    mm2s_fsync_out_i : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_dmac2cdc_fsync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized1\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => mm2s_fsync_out_i,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => mm2s_dmac2cdc_fsync_out,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized1_18\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    mm2s_packet_sof : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized1_18\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized1_18\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized1_18\ is
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => mm2s_packet_sof,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => p_0_in
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized1_25\ is
  port (
    irqdelay_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 5 downto 0 );
    irqthresh_wren_i0 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ : in STD_LOGIC;
    \reg_module_hsize_reg[0]\ : in STD_LOGIC;
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized1_25\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized1_25\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized1_25\ is
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : STD_LOGIC;
  signal \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^mm2s_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prepare_wrce_pulse_mm2s : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2_n_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair2";
begin
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\;
  mm2s_axi2ip_wrce(5 downto 0) <= \^mm2s_axi2ip_wrce\(5 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(4)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F060F0F0F0F0F060"
    )
        port map (
      I0 => mm2s_dmacr(3),
      I1 => D(5),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I3 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\,
      I4 => mm2s_dmacr(4),
      I5 => D(6),
      O => irqdelay_wren_i0
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I1 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\,
      I2 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\,
      O => prmry_resetn_i_reg(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F060F0F0F0F0F060"
    )
        port map (
      I0 => mm2s_dmacr(2),
      I1 => D(4),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I3 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      I4 => mm2s_dmacr(1),
      I5 => D(3),
      O => irqthresh_wren_i0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => prepare_wrce_pulse_mm2s,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(5)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => prepare_wrce_pulse_mm2s,
      I2 => \out\(3),
      I3 => \out\(2),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2_n_0\
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(2),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => mm2s_dly_irq_set,
      I3 => dly_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(1),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => mm2s_ioc_irq_set,
      I3 => ioc_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\
    );
dma_interr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \dmacr_i[1]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(0)
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => D(0),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \dmacr_i[1]_i_2_n_0\,
      I5 => mm2s_dmacr(0),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \dmacr_i[1]_i_2_n_0\,
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \out\(2),
      I1 => prepare_wrce_pulse_mm2s,
      I2 => \out\(5),
      I3 => \out\(4),
      O => \dmacr_i[1]_i_2_n_0\
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => mm2s_dmacr(0),
      I1 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\,
      I2 => \reg_module_vsize[12]_i_2_n_0\,
      I3 => \out\(1),
      I4 => \out\(5),
      I5 => \out\(4),
      O => \dmacr_i_reg[0]\
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \dmacr_i[1]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(1)
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => prepare_wrce_pulse_mm2s,
      I3 => \out\(0),
      I4 => \reg_module_hsize_reg[0]\,
      O => \^mm2s_axi2ip_wrce\(3)
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \reg_module_vsize[12]_i_2_n_0\,
      I1 => \out\(1),
      I2 => \out\(5),
      I3 => \out\(4),
      O => \^mm2s_axi2ip_wrce\(2)
    );
\reg_module_vsize[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \out\(0),
      I1 => prepare_wrce_pulse_mm2s,
      I2 => \out\(3),
      I3 => \out\(2),
      O => \reg_module_vsize[12]_i_2_n_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized2\ is
  port (
    mm2s_introut : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    mm2s_ip2axi_introut : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized2\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => mm2s_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_ip2axi_introut,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized3\ is
  port (
    mm2s_all_lines_xfred : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_all_lines_xfred,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized3_19\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized3_19\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized3_19\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized3_19\ is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_halt,
      Q => p_level_in_d1_cdc_from,
      R => p_0_in
    );
areset_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => sig_last_reg_out_reg,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized3_20\ is
  port (
    mm2s_allbuffer_empty : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized3_20\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized3_20\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized3_20\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_allbuffer_empty,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => mm2s_dwidth_fifo_pipe_empty,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rlast_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_dqual_reg_full_reg : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_next_eof_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end system_axi_vdma_0_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_dqual_reg_full_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_6_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_7_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair135";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_dqual_reg_full_reg <= \^sig_dqual_reg_full_reg\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009400"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => sig_wr_fifo,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => \^q\(0),
      I4 => \^sig_dqual_reg_empty_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0800F7F7FF0800"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^sig_dqual_reg_empty_reg\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00036AAA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^sig_dqual_reg_empty_reg\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_dqual_reg_empty_reg_2,
      I2 => sig_next_calc_error_reg,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_addr_posted_cntr(2),
      O => \^sig_dqual_reg_full_reg\
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE100E1"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(0),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \sig_dbeat_cntr_reg[7]\(2),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE010000FE01"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(2),
      I3 => \sig_dbeat_cntr_reg[7]\(3),
      I4 => \^sig_dqual_reg_empty_reg\,
      I5 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF100000EF10"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(3),
      I1 => \sig_dbeat_cntr_reg[7]\(2),
      I2 => \sig_dbeat_cntr_reg[4]\,
      I3 => \sig_dbeat_cntr_reg[7]\(4),
      I4 => \^sig_dqual_reg_empty_reg\,
      I5 => \out\(3),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[5]\,
      I1 => \sig_dbeat_cntr_reg[7]\(5),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \out\(4),
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[6]\,
      I2 => \sig_dbeat_cntr_reg[7]\(6),
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEAEE"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => sig_next_eof_reg_reg,
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => \sig_dbeat_cntr_reg[4]\,
      I4 => \sig_dbeat_cntr_reg[7]\(2),
      I5 => \sig_dbeat_cntr_reg[7]\(3),
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(6),
      I2 => \sig_dbeat_cntr_reg[6]\,
      I3 => \sig_dbeat_cntr_reg[7]\(7),
      O => D(6)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_ld_new_cmd_reg,
      I2 => \^sig_dqual_reg_empty_reg\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => sig_next_eof_reg_reg,
      I2 => m_axi_mm2s_rlast,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => m_axi_mm2s_rlast_0(0)
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00000020"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg_0,
      I1 => \^sig_dqual_reg_full_reg\,
      I2 => sig_next_cmd_cmplt_reg_i_5_n_0,
      I3 => sig_next_cmd_cmplt_reg_i_6_n_0,
      I4 => sig_next_cmd_cmplt_reg_i_7_n_0,
      I5 => sig_dqual_reg_empty,
      O => \^sig_dqual_reg_empty_reg\
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg_3,
      I1 => sig_next_sequential_reg,
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
sig_next_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
        port map (
      I0 => sig_inhibit_rdy_n_0,
      I1 => sig_dqual_reg_empty_reg_1,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => sig_next_cmd_cmplt_reg_i_6_n_0
    );
sig_next_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_rd_empty,
      O => sig_next_cmd_cmplt_reg_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_10 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_10 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_10;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair85";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008440"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \^q\(1),
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666666"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C6C6C69CC6C6C6"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00036AAA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \^q\(1),
      I4 => \^sig_halt_reg_reg\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_sf_allow_addr_req,
      I2 => sig_rd_empty,
      I3 => sig_addr_reg_empty,
      O => \^sig_halt_reg_reg\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sig_addr_reg_empty,
      I1 => sig_rd_empty,
      I2 => sig_sf_allow_addr_req,
      I3 => sig_data2addr_stop_req,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_addr_reg_empty_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_14 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_14 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_14;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_inhibit_rdy_n_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][0]_srl4_i_1\ : label is "soft_lutpair82";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_inhibit_rdy_n_reg <= \^sig_inhibit_rdy_n_reg\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500100010000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I2 => FIFO_Full_reg,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^sig_inhibit_rdy_n_reg\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669666"
    )
        port map (
      I0 => lsig_ld_offset,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => sig_mstr2sf_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9CCC6666C666"
    )
        port map (
      I0 => lsig_ld_offset,
      I1 => \^q\(1),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => sig_mstr2sf_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F01018001"
    )
        port map (
      I0 => \^sig_inhibit_rdy_n_reg\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => FIFO_Full_reg,
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => sig_mstr2sf_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      O => \^sig_inhibit_rdy_n_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_8 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_8 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_8;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair88";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008440"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(1),
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666696666"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_calc_error_pushed,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69CC6C6C6C6C6C6"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => s_axis_mm2s_cmd_tvalid,
      I5 => sig_inhibit_rdy_n,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15574002"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(1),
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_9 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_9 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_9;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair86";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21020000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => m_axis_mm2s_sts_tready,
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20DFFF00DF2000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => m_axis_mm2s_sts_tready,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_dynshreg_f is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    \sig_addr_cntr_lsh_kh_reg[31]\ : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end system_axi_vdma_0_0_dynshreg_f;

architecture STRUCTURE of system_axi_vdma_0_0_dynshreg_f is
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(42),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(48),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(47),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_kh_reg[31]\,
      I1 => s_axis_mm2s_cmd_tvalid,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(46),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(45),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(44),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(43),
      Q => \out\(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized0\ is
  port (
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized0\ is
  signal m_axis_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair87";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(2),
      Q => m_axis_mm2s_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(1),
      Q => m_axis_mm2s_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(0),
      Q => m_axis_mm2s_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => FIFO_Full_reg_0,
      O => \^sig_wr_fifo\
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(4),
      I1 => Q(2),
      O => interr_i
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized0_15\ is
  port (
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized0_15\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized0_15\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized0_15\ is
  signal sig_offset_fifo_data_out : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
begin
\INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AC"
    )
        port map (
      I0 => sig_offset_fifo_data_out(7),
      I1 => fifo_wren,
      I2 => lsig_ld_offset,
      I3 => lsig_0ffset_cntr,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_offset_fifo_data_out(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized1\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized1\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(41 downto 0) <= \^out\(41 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_calc_error_reg_reg_1,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \^out\(41)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(41),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized2\ is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized2\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(24 downto 0) <= \^out\(24 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(18)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222200A0"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_last_dbeat_i_3_n_0,
      I2 => sig_first_dbeat,
      I3 => sig_first_dbeat_reg,
      I4 => \sig_dbeat_cntr_reg[0]\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAF0000CCA00000"
    )
        port map (
      I0 => sig_last_dbeat_reg,
      I1 => sig_last_dbeat_i_3_n_0,
      I2 => sig_first_dbeat_reg,
      I3 => \sig_dbeat_cntr_reg[0]\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => sig_last_dbeat_reg_0,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => sig_cmd_fifo_data_out(7),
      I3 => \^out\(0),
      I4 => \^out\(4),
      I5 => \^out\(3),
      O => sig_last_dbeat_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_xpm_counter_updn__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \system_axi_vdma_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_xpm_counter_updn__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_13\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_17\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  \count_value_i_reg[1]_0\(0) <= \^count_value_i_reg[1]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000696AA505"
    )
        port map (
      I0 => count_value_i(0),
      I1 => rd_en,
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => \count_value_i_reg[1]_1\(1),
      I5 => \count_value_i_reg[1]_2\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_1\(0),
      I3 => \count_value_i_reg[1]_1\(1),
      I4 => \count_value_i_reg[1]_2\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFD5BFF5402A400A"
    )
        port map (
      I0 => count_value_i(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => count_value_i(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => '0'
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\gwdc.wr_data_count_i[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \gwdc.wr_data_count_i_reg[7]_i_2\(1),
      I3 => \^count_value_i_reg[1]_0\(0),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_i_2\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \system_axi_vdma_0_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_xpm_counter_updn__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_11_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_12_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_15_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair51";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[9]_i_1\ : label is 35;
begin
  E(0) <= \^e\(0);
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => rd_en,
      I4 => \^q\(0),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I3 => \^q\(0),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(3),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5575FFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => \count_value_i_reg[9]_0\(0),
      I4 => ram_empty_i,
      I5 => \^q\(1),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(5),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \count_value_i[9]_i_2__0_n_0\,
      I5 => \^q\(5),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => rd_en,
      O => \^e\(0)
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(2),
      I2 => \gwdc.wr_data_count_i_reg[9]_0\(3),
      I3 => \^q\(4),
      O => \gwdc.wr_data_count_i[7]_i_10_n_0\
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_11_n_0\
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(1),
      O => \gwdc.wr_data_count_i[7]_i_12_n_0\
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(1),
      I2 => \gwdc.wr_data_count_i_reg[9]_0\(2),
      I3 => \^q\(3),
      O => \gwdc.wr_data_count_i[7]_i_14_n_0\
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gwdc.wr_data_count_i_reg[7]_i_2_0\(0),
      I1 => \^q\(1),
      I2 => \gwdc.wr_data_count_i_reg[9]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[9]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_15_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(5),
      I2 => \gwdc.wr_data_count_i_reg[9]_0\(6),
      I3 => \^q\(7),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(4),
      I2 => \gwdc.wr_data_count_i_reg[9]_0\(5),
      I3 => \^q\(6),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(3),
      I2 => \gwdc.wr_data_count_i_reg[9]_0\(4),
      I3 => \^q\(5),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(7),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[9]_0\(6),
      I2 => \gwdc.wr_data_count_i_reg[9]_0\(7),
      I3 => \^q\(8),
      O => \gwdc.wr_data_count_i[9]_i_4_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_2_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(2) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      O(3 downto 2) => D(1 downto 0),
      O(1 downto 0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_9_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_10_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_2_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_2_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_2_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_11_n_0\,
      DI(2) => \gwdc.wr_data_count_i[7]_i_12_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[7]_i_14_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_15_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \gwdc.wr_data_count_i_reg[9]\(0),
      S(0) => \gwdc.wr_data_count_i[9]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_xpm_counter_updn__parameterized2_16\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_xpm_counter_updn__parameterized2_16\ : entity is "xpm_counter_updn";
end \system_axi_vdma_0_0_xpm_counter_updn__parameterized2_16\;

architecture STRUCTURE of \system_axi_vdma_0_0_xpm_counter_updn__parameterized2_16\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair56";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \count_value_i_reg[8]_0\(0) <= \^count_value_i_reg[8]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\,
      I3 => \^q\(1),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[9]\,
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]\(8),
      I2 => \gwdc.wr_data_count_i_reg[9]\(6),
      I3 => \^q\(6),
      I4 => \gwdc.wr_data_count_i_reg[9]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]\(5),
      I2 => \gwdc.wr_data_count_i_reg[9]\(3),
      I3 => \^q\(3),
      I4 => \gwdc.wr_data_count_i_reg[9]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]\(2),
      I2 => \gwdc.wr_data_count_i_reg[9]\(1),
      I3 => \^q\(1),
      I4 => \gwdc.wr_data_count_i_reg[9]\(0),
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED\(3),
      CO(2) => \^count_value_i_reg[8]_0\(0),
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCC4444"
    )
        port map (
      I0 => \^count_value_i_reg[8]_0\(0),
      I1 => ram_empty_i,
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I3 => CO(0),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(0),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(1),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(2),
      I5 => \^q\(8),
      O => S(0)
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]\(8),
      I2 => \gwdc.wr_data_count_i_reg[9]\(9),
      I3 => \count_value_i_reg_n_0_[9]\,
      O => \count_value_i_reg[8]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \system_axi_vdma_0_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair54";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \count_value_i_reg_n_0_[3]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg_n_0_[4]\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i[6]_i_2_n_0\,
      I4 => \count_value_i_reg_n_0_[2]\,
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5575FFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2_n_0\,
      I3 => \^q\(0),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \count_value_i[8]_i_2_n_0\,
      I3 => \count_value_i_reg_n_0_[5]\,
      I4 => \^q\(1),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg[2]_0\,
      I4 => \count_value_i_reg_n_0_[0]\,
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => S(0),
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_xpm_counter_updn__parameterized3_17\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_xpm_counter_updn__parameterized3_17\ : entity is "xpm_counter_updn";
end \system_axi_vdma_0_0_xpm_counter_updn__parameterized3_17\;

architecture STRUCTURE of \system_axi_vdma_0_0_xpm_counter_updn__parameterized3_17\ is
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair60";
begin
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg[2]_0\,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => wr_en,
      I2 => rst_d1,
      I3 => \count_value_i_reg[6]_0\,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2__0_n_0\,
      I3 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => \count_value_i_reg_n_0_[6]\,
      I2 => \count_value_i[8]_i_2__0_n_0\,
      I3 => \count_value_i_reg_n_0_[5]\,
      I4 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => Q(6),
      I3 => \count_value_i_reg_n_0_[6]\,
      I4 => Q(7),
      I5 => \count_value_i_reg_n_0_[7]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => Q(4),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => Q(1),
      I5 => \count_value_i_reg_n_0_[1]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC
  );
end system_axi_vdma_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of system_axi_vdma_0_0_xpm_fifo_reg_bit is
  signal \^d_out_reg_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  d_out_reg_0 <= \^d_out_reg_0\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A88CECC"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I2 => \^d_out_reg_0\,
      I3 => CO(0),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\(0),
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => wr_en,
      I1 => \^rst_d1\,
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I3 => Q(0),
      O => \^d_out_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_xpm_fifo_rst is
  port (
    clr_full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end system_axi_vdma_0_0_xpm_fifo_rst;

architecture STRUCTURE of system_axi_vdma_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => rst,
      O => clr_full
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[8]\,
      I2 => rst_d1,
      I3 => wr_en,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 74 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 74 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of system_axi_vdma_0_0_xpm_memory_base : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of system_axi_vdma_0_0_xpm_memory_base : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of system_axi_vdma_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of system_axi_vdma_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of system_axi_vdma_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of system_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of system_axi_vdma_0_0_xpm_memory_base : entity is 38400;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of system_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of system_axi_vdma_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of system_axi_vdma_0_0_xpm_memory_base : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of system_axi_vdma_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of system_axi_vdma_0_0_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of system_axi_vdma_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of system_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of system_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of system_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of system_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of system_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of system_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of system_axi_vdma_0_0_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of system_axi_vdma_0_0_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of system_axi_vdma_0_0_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of system_axi_vdma_0_0_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of system_axi_vdma_0_0_xpm_memory_base : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of system_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of system_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of system_axi_vdma_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of system_axi_vdma_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of system_axi_vdma_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of system_axi_vdma_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of system_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of system_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of system_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of system_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of system_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_axi_vdma_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_axi_vdma_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of system_axi_vdma_0_0_xpm_memory_base : entity is 76;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of system_axi_vdma_0_0_xpm_memory_base : entity is 76;
end system_axi_vdma_0_0_xpm_memory_base;

architecture STRUCTURE of system_axi_vdma_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 38400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d2";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 73;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 73;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 38400;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 73;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(74) <= \<const0>\;
  doutb(73 downto 0) <= \^doutb\(73 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => dina(63 downto 32),
      DIPADIP(3 downto 0) => dina(67 downto 64),
      DIPBDIP(3 downto 0) => dina(71 downto 68),
      DOADO(31 downto 0) => \^doutb\(31 downto 0),
      DOBDO(31 downto 0) => \^doutb\(63 downto 32),
      DOPADOP(3 downto 0) => \^doutb\(67 downto 64),
      DOPBDOP(3 downto 0) => \^doutb\(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => addrb(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 2) => B"11111111111111",
      DIADI(1 downto 0) => dina(73 downto 72),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \^doutb\(73 downto 72),
      DOBDO(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30000)
`protect data_block
jpfECXOtKPUiUOYDDMYmNIfvyl79jl1222S45XKK9jCfJCJGMqgeLDQJ3T2C62a+hpRYt8eIcmbt
wb0vjtJn+3ceyZYaOr+qPImiLiPerIr/tJvEWO2LHQqXX9wxbeac0wXc36d7YdOFMVUma/yyoaTL
U4tQZPPMKOPDnoP3mRK1DCgt6BSyedJIxtEvzIRopsLeqXM6OdIYfep0Zo0xUyoLVDA+3UQPvlmc
nFbB9oTjoOiPWZ3S/TP2PJeZEOX3jDeb0DSX4GkPdRW2gXGZy+exqH4+KPQENbqNMtiu/marFj7q
eavbi3CIpCeqsEKCGlPVdABCbHRD3cdSaRbPTBXhVGAXvvUT0BwdAksODeVGALrsXe91jlxVA7Yj
7WJw9n4J3WM6IVEFVZJ+EvicVbyM+6bR60AMLYMg5/DpxRqea3nhd0Z5TsldgsJAf2gi+R7kw9xR
8FsnVQ8gB7l4tbIK+7drDGb2pY4K6KYC6ylzbOcKlzaNs5f/x2kHoWCgV26Px5vjp0QextSrhXuY
1qhfjoF2bSW7TzKdsm8JOFFgV9l6dI6X5uiGyn5O6TOAhScRPcO/xOQ4/JpJwG90G4NHV49B/IVt
mYUHPqN5YZqnGAU4j9W7aPs9jVK1FHampy4TpqcCfz/46rzuK0e99GhjcqTxd9B0k8gzmDcszVhG
8hpCJHUBxPJ/PbN7phJn6BzpaHh7sNeFrBmKlrqbcSsXwLBeqw2exQhvtqOSzhcTm3mDfU/Eom/R
dS2sG5FQYd944bhV/AHYmQTyBa7kfwNNUE66RUqlptH26iSHSb4I/YPhVlQgYMr430xpsWBc/ZyW
6V4ZBjiMayY9xuE2NDbcddr8fqczRGOEjRxQ6P1yNGcflgMgwgC409LL/BU48Z8EVgwX+GK2SBSX
f7V2foydnkm3ZOf6GlaGTT19hG6J1dDFaSJVRrJDr3tUlullYoRWK2Qk2+wUQAp9bmUG0uTjC+R+
q3ewXuvONlA0qxOo3+NorOrN/3n6nO6t040cZkX0DKCcUSXDXKdQAz658hoYsEe/qkhNPksLtMcE
G9XvOc7MPugqb/L1YU4TD0EUeBkJjUoz9G9Zvou7GF7KXDwlU5cO84EJOZrkvPR6ZQuwHd9iROdB
OG9iwDwNYn2pYTYCFKEt11/h+5SnOsnSZi9KahJu0b7SygfXdNbSWtiOJY/MYFQUMdl5f5aRRISh
y1PF7Yp7G9fRRueKFdYSNMW8IZjRZwX5KzKEaqD/bgUHS7OPlhtaAB4DGB+AQSKYNGVhMhFA8f17
gWvE4+Fw2bXY/mR56Xi6r5/5tSlCAMIbqVFWUdgeagOu5NpndMY9xzQzw04/PJ2l7XYPLcFPs/nC
+1gj2f9ZqB+TUrtwlJLH4Xu/Bkhvq9OZ/+QOD10thgzxIkgypag4NVzYYjTHkdgKDlCpmQ78G/tS
bfd9zUN2suyNQ3RDYxCRW9zyY9wxNg9qeDCcn5oTAz6MTdaYfr/U23/dr8wtxej5z+jPT+7VImQ/
aogt7sft2KhLetdeiYmkQZTQjPR8FLtZyuHQjgJIJ5Vq70ge3D0qPvaTf5vRkiZXYpJKGq8PsNXg
j2bd5/VDDk7gNCy8NFpmNE3Ep1/Arq1UE/ZKiVnqseo56N//Qglrl0WJVJyBUJ0cFSv7ZUwmTeBZ
enna0/RrdmraZ/Gp2tkCniLvbq5aFYMBfWNG/C8Og2Y1qbXypSNyq8Wiuo5X8O0ZuQlalDbLErMx
axpSNFF5T0fiTwQ/y/XMbUNBaRcR/aouS9Z23F1e6oXo+/6jbledsaAUZSuyB8UAcV1fBeogSbSI
MTbjU38i7cIr8yoR8uaHnQeXO3ydr6S7rHBp+e2GeidaNaRMJwbMPlhmTmSQYUr+05/cAqlmwz0I
bhX4dYAXRvR8+ROn/rvVPtlUBzACXC14+ihN7Vwu45Ic8Yck3PTm/97S+34KOYN/dVSVVgKtP51U
emxlCjStpZg6iaJiz0MuLSgTIGEjaH8/wY6tRdh8yk7Yg5S0YAdQT/AvcWY5YwUOjzaX4/RVPJTl
qC0ySrSb9qqa/tPQkpT3c+Oq1zPKS3IgH92ia2CSlogh90cgLvwhNbFMJXjpAxBV3zHlkWgWeuey
Nl2UyJ2tmjTthRvo9/c7+uRDmyyONsAK5hyOImP8Bv1z4t4wHVLrk/CDXezl1s8xUaiGXvlHO1kd
nAYYQkzSL29uX2GKkJ3wbfCz+YmLGWgjmOhtfEDSAhW0kVNFI8Vlah3y4CU0YnDl4rw0uKKJeM4b
2CADG34LjoRzY3cQZI4FpeeyJdYCXnH/R1wLYlkm8AkJqCL/KJ3wVPRwFVcTQUIXJPAem1UOWnwi
/GljKD0tnWrTdMqIEe6qT/zUfHdpqr3nkdAEDPfDxax4V7oKd4y3fWrLT4LH1WOWgh+XEAHvuoav
XOvNv0MrX9k4JMJyxJhw1qEXrsCQyz13peontFzMgJZbbESsc8Mlnm+GNA5Ut1CflgRQ70EIzetw
xNSaZ+V08lMptuWcyPeZpWQKKRy5KKz/i1gxhj/Ct1ph/CW0J1OlLA1Nc2Ur9NxbU+g6fOQCnWho
I6X8Hr7E/Tg2N4z2BnQXrRpp2y3ymZNGhwZ1gb46ljuXvOokV5zr1vMew8spPJsNX9IcqMIIxLG/
FVd13ULGr77yLiXoZB4SmiQFyujDHLQV+q+8YO7GeaKqBgUmBuz+Cy3Uk5HcwAWq5+DsatpbcyrT
yn8rbCo4gv/ZnPjQtfHq0GCVv+0cN12Z7Pd6bEjlkPOZnSQDDJeC3UEftREw5AkHon/pqXSGNsY4
5nVyhg0zqz8ukuPtXhP/zZ73JS3VNJadbnc/IcEa/0aNorVVoAe0MKZ/r5WMfR0jDHShZxn52pY8
L/oCx84ClRVN8MXvzjzlFVQHL0zMXTAkmflL0sxB56buo1UNx2UC2hiEYLQ5uF2rkULuObpGMs6w
nDNt+RNpvLWzmMrDXhZVKLwdQitvdnIWB5dmwwskALslIyBDMY9g7D8/rA5em/PY6j2yzZqjbg6n
oIqH1lgOQZI23SvNAtKCvIfM4PgapjkNps+XmujKYXbpiAOzmzhTmSvFwxiIGKjciCggBckwo+JP
KfOWQwl7AfDRcPCzh6dQ7vN45XkbWJikrYO8klhWSykBKhnALwljySjkrWVc2XQTLetMgWqAyE1F
Cz/4txDAIw5qT114CtpGqD+MGKd8QPrP/1q0S4mqtQX5urkZBZkJZY9soGgq22JGTP/mGoSDvsY3
/u2DpMaPn6L4bKQhxjiPNmPdjHLAQ8jyuyz29TkAx4R6rfXQRB2wgf2Kwccqq3mgY/r48pYqXU8z
yR19wsER1/IKruUbwIyeYcWHpyTN4krLRFX8SW3w2UXIFy+F8DmuCGBE/p+OpkF1TPL/pb+aeFET
XHOZQ819K48wAYCmIdf5re+wMrKrm+AIgLlHILVSPB1xg3uE6MgMsqu56DHqL7XAxzHVeR1wlVks
nqrXE0iIh/rP7kzpajhANUWF7y3gkLyEhDeR7w77sZYPVhgx3HPGkSyqVFr65naVA7p0uZh+QLfP
aLqIgemAWlI+trOAD/ZdT1CPjLf1QmvtP+BOS/ArthXK2zwXSjYgwyrGJtlCn1QBgIcFGj5y7nV0
0P/niDqVYp/ypTiQurE0nCqeq9dn/DQ4k0r47vESWD5gKzr7qwgmtg5oJYAhSGLdYTXj38Ea//6+
pcz4nuXFUAXtYiPjI5AojnhOt3nZnUakzm3uY4AfOpV122SNAWP3grjj0EAv0Jz8+OqJtpkHUXez
o6autJBKs6xbfJWvGwo0jqoDdKqsJXLzHaHuvQ+aUC/bkQkZj0/ks3O6n5hXlibNrGQIWasg9skv
XRQYeRULsu+wJbyk+mkDgm7MZaNovkMMh8QcTtL+S6IF95ZPlOQWr5RZEbjizdLB6d1kTLU4cWMf
J7YTQHoFSvLY1XweaMStXyI1Iryf4T9Gyt6lxy2rPKrFxX50G4K9xXU2zLtxyjDeE3gzvEAc+e1Z
dyqfvhHOXRzZlSLbEyQMwukvew1nuaaGnQ+NTZi29KussYLWmLjfikJfW/OXF9a1QFWGEDwiSbfw
gTUEix/roz9laZfK/AkYPKptl2pLsHdiKoqRcMagbyb+yDm+RsT2LHawcPlPqigsXtwL8i9Lg/dR
5Egio2quTOBr48r1bK76NyExPtqEoj09tXtc4JXasLUrNPqo0zTGrh/DgocDCtfQWwG6dsf+ds9y
SdZ4PdcKKQS0m/RAtlYi0BfJWoquvASV7sLM47Yki2wwEtdFdERsDQIJVsYyaWaUM9zffp7Nu1tB
0Ce4EJePT6rZBSveNQ+2ktmn8fm4fnoK8qkvLv65YLBOwbuqW0a5pcUoYohmt2BBKMTqTQjUKVdz
wRokRwbtXynKUfi3yuVrG227nZ1bae4hUeO36QPT9TaCQnpZhdHjWJiM1fU0pfuGJoUWxP63do72
H1Hp7mdgxi/fGxcfV2u4XyVOZSP2iMP5hIcaNMUQ2Al+rabaAjL4V4Kc8qkv9N24s7abpRWlw6ak
4hy/iACyBfTnCGmdJYHPVwfIXcx6A+PnUbtfW377iKtqQaSMTMHn/wgtw+n2mxlP2lnj+lOSNwSd
7KJWk6llY3KCsZMaXCoGzXEaJpmfZccdQBmvZAMF4ynpUOz9MnrZiDvyanT9c99vvoU1/DP1RVUh
y13eCYRQs0+UlP+IKMY9tujQmAcFeuqSdeoEFvuRIG6ErFiPxT06xtZs4EjK7+Ly5JOQ6a2Kh74O
+J69cOJhDV8zjpuNZ/B9NJCqiv52u/JfPBAmV8WfzpKktYHWZ9NjL6C6A0m5OsVSlLdN26Iuzys0
4V5Br2PwWr0NG+BGU65iNOyUvS14GYVKgxrINEUcmlunc7ZxJTofrhu3wXZR+HdyqMbWQXy1Nf5+
lGOOm3d3WVfb0JtdgakTbdR/MvyKECRFIicu1Q8gJestY9pM+VfqFkvdl/0uhLuRsaCIWXUrEoXT
waCRndnrqg3MeAMIu6mHBPJDhDTfQ3trMI/U2lSvBPjOyffRsGfCWp3OGRZs7DgpDsG3H/Z8Ud8K
k8tWdfSwKQVvj9wumnvICDwwHlniOegRGwJg4SmOF+39gMzRNGxh6iWfAcYfoJMgEPC8wL2sG/Cr
6WXc7ps5xybE+FAZimwrr6fOfD93HebuL7ufycByY5cKX9anU69Ybz1UGXcidhuzRnfYziTH1v7A
Hr69O/fVICV/BIt8af+4TvFAhZCwBtXdLZp1KKD9brx7isOSj0FE/Z/y+vUJ8nmGzypRc4+D4qb3
AWf0CawU4iQHeyOXIlfJ15prU7tKxVwZUYgNkKC73gV/xDOanOKeQfgdghcokTKDhz/kuSTy8gvI
q0YOC54tfy6qRhoocUYcWhkMxMh+ULkCIq94fnqatu+95bMn8/zCLb4LRUrTTo2HrcpZ9Fc5r7BW
UPH61Qad5erohMO14a6kTEBEqME9RRbmff8/2wGOEGl9PhXhc3EyO2WS7R8ffhPJIgJyCzHFaivI
d130c9V5nX30dNdcXt9prJigZdSo6KSqOvCoqZ1Uf+XIBI/7NwDjFrfl9BeO1jz9jIe/nAZw+2PG
MAIKj1kD5K9/I57wz7dIJGrsO8M9Jxo308dylD4JsFz0bLLYZuB7hQcN1tzid+9H0UZAxyvKViYL
h0i7plMUNOpqwjalnD68q75LCwzXCbKm0fGf/7D1o0/orovBsVhae2s5VBjoj44kEnN8DjVuxoV1
fUVzu8NZI+0QVOo34iRlbDr4noGVTfLxWtAz3VCIyUZanwknCiloR15mRPVFmIWxC0kL4XZ4aj2T
l7+OQpiXzVP/W5G5XxOvYX+fId9Sg8JHMqxP0gIXIMEhK0rYhoXQ1/0pLyIjNeiJV2jgxet0I71h
+0ey5V2hcX0S83/AeSu8gXQCoWRqqJyYBDJ1ceImG8rGGuk1+Q2qjybkTjuTbd8MLgrs1ZNqhsTp
j+puqTmeglTFHLKMYHfojw1mVpr1453dD4Dx+yzX244MGHNK5q64EfgusPvoAZa3kTg/Ph/uuHq9
NkH59N1Y1S4xPt0UPEKdzM+4V+rhdnsR40bO4azPheTp9hyNtMRX7xS6Xfi1fLUe5n8JH1Q9FECx
HqvSI9Hbl5xjZzJGfmHpw5YpH5bng14JElMv79A5fmf6OYQPqunu61jz0zI/urFVL/ImlG6BeZ0d
DyZA2STh/35LfmSJWzjcuRDHdf4ZpvTFGIu5cNIM/cfHxvXuGY24gvXT5rs/xJUfWTMzlmBeZz0i
dSL3ClC890zW+IbJvBg9EGHaPxOZIKmoFbZt8+MQmxFYTHOxeP/BaZkHLwcWt4qWCQR7JvqlT47/
atM306nzO0SEVZ4HK01xfsrtNx9wb2+Bq4qSbXxXNqrIDsrq99v32E8fM6MO46DC+1QD7u5DIjOI
dSdR8l8sjMMj+qex4jsK5KVyFgQK+ipSCUV/EJNWkBinuO6ayV4I+OmLJ892Emx4x00m4Y/qcFmJ
fkwoTJkNTtKvERN5bBmia0UMQ1mUzTceJykEWl4gpjZ9ifQ70QShCBVIIc0AFEFtOaR8/4bWjq71
Qen8wUAs428TtDU+BDcrkNgtuiouWzzeLGKyqZ2isl90z9mQ3RqF7XMt/FH7Tie3a4N1DUskX+r8
dAi4506cis9CeDQQGuHgAcyjJ+sUyoSHttU3i5WvThk4L3SVF9T2GFu+2kb6IoNlChOveICntpb3
pajGyHY69w3uDFiICQGWZe4IU6CVbAWUK/aRsVYtjhIyiuHS2GePamCXeog9AU6WAPeZvm5Yh7AX
RgHwD/4/orpU/pEoyKCQE1KTdBl+en2TQh8pIoLtwNuiHCFI7mj0bYsHb5b5j8FlgKa4njm9PsX4
+sLHMs2+VI+924kuZBKYPzbCDzLak5ZCzu2/u84QIIYzOSeeO+JaK8/Ry2tPq6aDNoz8LpQDICv/
7mTcQUDCrRExka0TFrcZOHFcxXDvbhrLHV4XEvh+royhA7U2ppw60FHv6FNpeXFyhdvviFzZE7ct
v5zo6HU/GLb84b3/vTSZPpadM4LrVJx9JRFcgODUgNXd/id2dBw81DMX5dx0wUC/5hfIIyaKLI+n
Px7+i7o224pdCHy+qM8CECh1Xpvf/rgIFz3FwJMWFCKMhm85o0UrgvB4TsB20nB/9qh6sImRwkAl
uIhdh8kf9Pns51hRO184RuqfxBTU7Qm1QRjpJjB/2OG8RzEqanX/KPoxlUnV710kCDc4vNaxmKjR
5/SgM/RI64SdX+n+CA9hSD5KyZwNH9axHYnjDuGVlRL2wfxS1GdvVhhbzqlVJn0yTban4tygvBMV
XgCJmNsf1nznl/+pHwwQjw9bfY6ALgF4xC2gxwgUKYdvxG8e5/V9z6eGC1OndPwMOUhXKOKtmqsu
pDjie6EbGMj+FgLFxg/z2XlfnDo9gSsAwR8umkXz2txD4MUwo7Zdn7tFbYTWlQDplv07ipjuuJM2
OOd7DYnUnSoReZglchyIc3kt4zX6Hfl9rLoyqweRfm31t83Fns8LcEZemsnwXN08wxSd+Wposiru
mppD+ikYpsEl5B8of+QjRVZRESsNs5Cn/kZLOcHVgQnBXK5g9thn4wwrF+BUApsBj7u7K/T+JrDD
BXe58S+jJu4Z6rfOeZp+ObC0E4MZldUZ8205CRSYkb7nrdAZGDxEwvzwS4QrY7fnkvDUV+5XUyFH
0CKQbVnutZuuiaKvjl0026w/HSl4H/1hfvjrX2MNezUAFjhRXdQ9iOpbFQOhNM98nlccD9x/tz9v
Qm83QZr/57FHWOKJmjC+JnLZQvMrLfKk6odvEscWEtpz2sZuKzBTCt2c2pOCHv9MgnS+S0SuBCL1
RVHEsru69u0HprDwbU8PypQdFEHcIjGLzpGxg53iPp3cvPopzcbBqnvxU0dN31wQ0Kj60Iz+RWxl
jPC4p/Ols5GUVSFH0cYP5UPw/rTJdqbrTNhDlSHNDqTvg40+boYREtKfTD4w1hrwRzRAX7VoeBgP
4ba7jIEYsG3qfSH0Ds1zypZDsdqbU2iqp9NSW9j7LznSv8C5sfXLgW7Qk/dQ1qYTsbZEvwKeOpZq
0EE0kgoaUsl7oKhzFDxNNqDJvGNmTd9QBU694W+wxl8rYB0fyJ70uWEUIaPmL4JJ4QNIfyMrUvCX
fUdxqdX+udZSk9Cr+cJSE2rr6Y12xudspHEFYvaF0u4LBawbiJu9snsiQ22P6FcMWsjecu2uqJl2
gYra3NE9EshgdF4PfIaDGg2b1jg7N35fx1vWkrEO8LX/E6lz5syPevRP8+D/HhuSWGEpbapVnjoM
CGGKWQZdY1TLnP2yWpCzwe0bsKhfJwvs7pEsmgw9cH/IrX8i/o7zXdaKfhEY4Hua1aRh5yBlaAuo
9Msms/57AzHu2eUAGGLase36KPzM2B7HeUCxX0HT4fNyeZWYNwEo5Uu8TZj5Ei1insRi4HJ8R7XP
mGbebp7iENA7amS7ZhV9zWSKkm9PMjZ7IUwpxKtQMrRximsnGAX8TaBN0rLT/9UxeNw8YQmT3LIe
9lUEGl5wwASinr/7NVP86aAk1XvWeycveSACn6KFjjgEMZL5tgCI54ISOZOtJmX6i/Foj/J9RJNW
i29uARjVl6XP8oTocyYThpXJqVUowAVAL9zvohhWPz6SHJMNTHoIwvSbpFJA//oED9ZAcNkT8lO7
cwGMabY7eUwKed6lqCAg/UTmyIZ/782UpqSYStENbhC/zAkavMPCaRn/8p9zT0rLe+22rESis8NE
491Y7+dhzMfaSRNbQ8UHuoQyMC9Atjv8fNwcgM/dVF2T3h/JoyvxtD3/VcOPsprADpCiBs/xAc6f
4NvgGgwDxVTxkPENB/Txkuu5YuW2aCuQ96+yLga1aAVNHoY/B504b8dnJNzfkApUms6IKJlKMRtq
ZaXPme+ZtcjljkcFWq8laz/xcXzsUhoWYlfqivvRgwkCImAO8TCv86FR2LeItItNB50H4wID5BSP
95dEuN4h2JmfFhfiMqlifgAh/+V9FNRVN7pO9ql3/QNF9dRO65+A1jV2YFQZf8c1V8vkK3Ivw9Q+
sCaHJ/avrQz05ICwnjLb+0CUKDEsOt9aRkkeQmKSrjXWlpKlBhWc7MhilbOliMAIJ8KRlysc04++
HjLQNGvr51ks4gajSydY8OWIU0X6J3fz77hmZzzy4LZM3u0mNjhPDnvidXnxgY9lSMXMZNv1CW3F
wokhsl8Vj8VI+3ODtCox35ga7IyqMZ9CK0+2AQDVjH7czD1SaxfDlsXVosKkUymwpVWPd/6lxSNW
VssJkZx1tHTBy6h13zqGBDU0xBIUhyp8HqSSK2OzUQFRhtfr3mHiWFKW2Ad2Mt8ssh0GJo2NUKjK
jqGdSrBpEMSEvNxHXz5N1fWC7DRb/gce6tMvi/DeKT130w1mRLdPtneo6U+taIiVJUZzo3p4vSZi
onJ7hpE+knZVkB6FpCwS+I62Pu/zvc9jamk02dg8O9RbZy7uwm5HUl1rAMBOba6oicbKoDJkd32g
+TCk63vhD+7nrvBJD6y8ekcuJx7Y6jjj8nj95SbSrLAsrGPRKDu+U4p/sOw9Gkk0qCWbJuDdLuNG
nO9q/2pwwnfFgjYoERmOpi8DvpeueAYbKY2Sx9voh4PfF+bUgucFjEIfOUuceZuwabrNt0Y+AcJl
3Bsq8a0G5MosfeZ7+TUWO002OVpsGiuvN27Y7LfPCxhWuGXgy/CrXI6qUJQD+iFjPoAYwsZXEkJS
YXYhjE693v9OjUX84xbsqup7bmWs/89+DiHYhKc86sAvK9JjcQVboD507/6HlAblnAPEbaI87bqN
eCdd3uhuqODK4UsRtErl79+/7cfrVF9gZWuxEgj1fE6N/fEAKEYKjNuHh9w/5obxAlSSvSQyGb+a
BbsOlkowUR7W5OHoyWZd75UcsGvGS40xGyewkn8OTb0/9K/Mmm4O6y8Hrl92bQxfBhBLMP/L9XZw
I6W4q2V+LesIFJ9MPsU+0EBXBRMnLUAwj49vvVUb4SM+wnWpTTOgcB+PgwXvowhIIOMXK3zZT+eo
4afkRiDJDknx2vsb3a9X+yEsDBK18oMx++B5IT6mTn4X4TZPGVX0P8uqGiRvhUONCcCx8NWEs1Lc
yyblGnU9t5m6Rf1grU5FtjzPC24eQHGWRnuuNJnlD1LaM2vDEt1K3F5wHhuzvPuY+KhHpLNc++Ru
tmGS0tZOV0jdtGcDlu21hHz5V3zm4UJD0cUw5uMNnozuImmnCjH/slN+CfvYUraf9qYChTdTcMvW
cPUXN9ynriAfQY4Dk5jMszI29NML1oFzgzJXNXUQ8aJjPtSCzfcjalBamoMHcYqKkZEcVqysmsQ8
PW1DUmeZH8/lYL5S4P4vUxaZaJBIen4PZMP/KTM3/8NF6qK9F2bCFZx9BnyKeUkF1HyI73QofVo4
Mrh21RmEymg3BBYUx5jRD6pJSjk549JUS5gcFDBkiY2isoFqKlq1ONOW6sVmleIbFp6c4nqRpuDQ
RwFUjK2ebfsR8JFxrzpcWFKtpm4eUQhNlQPbps45j/gsb3F3suXBa5imAehs2Dat/Om05zWA6KLO
fPUW/2LC78VA5JPNL/czZ+SqE1BhfPBxCchGnxEqtKoFLENV5/zPdsCtvAvcoDQgnvjP4lBMm+wH
2GQRpo86upemwpzpu7JJ+GuoignNs5xgDb1BFsFTPeVtihbKmt0C7SSDXq5vyNv1XCqgzIlVe+Yr
dqo0QTfSxVEl1eQIOosmpwL9+LJtizzqNoQ3velXFlQxCPqZyUct5AqqaeQ9fNZa3nr03+HjnDNk
8BMs9G31803EDvymw96kZCtaoCNpTyoDMrdgi8nvpkLvvqGyh2uIb1nO47/EvjbFKdU286SsWiOw
RPFfbaEJAbVlWn4M6fh9mYsrRY5v6ZYOwsjt04THOR2tuS+/KVkE+McpSeFYM6ZlXgSf6QgGDBHP
vaTb+iy+S51QH9ovfq37YSXY+K53EENMqPiwWiqONdDNfQoP37uK6FdPvvvEhd75GLQcQsaGWGSN
BRKVBCipq/qO20sKQTI4TjWHRZLNstlbktWz+DW1XK7X1ppxY4H7e4L/xcPfTvMGEGgnsvze92xz
b8LP8r+ohG+YF95NpoSNhrjzKq4tJ+iGR//S2OdsI0tz8sjp1NR7NAb8MVRk0HyVylp3Eo1GhyUI
KutNVnT7Ey6f9IJI8M1nqYZMgZInjFrxBEL07gGvagdfokpdLYp/7ZDYB+rwHI8DJRfvU/+Ze2+D
qTqjljKPwMSiV2AdqfoWntMpQ4G3qdFEUzvsfoT+sXllY02oxTFdfCCgpDF9mTY+HI1Q57TX94vw
Jq9KismlLnnzumXsvUCPjiEqi2p5IHKvCOkuGi4oepfKfCUrXLtt6SPVU/BkhTUmequ3Sp6q3RY+
cv4mBNS28tx7/zZJnkmmkxqzbIHuFAoOnGWG4i2e8NbEpGNOI3KwiIFaI1jiNBu33XTZaLAfh3n1
SMpzDJMdxalaw6LCodPOkvr8o4rBjrVq49kjvnMk15GwT/oM9lGowV4pIhP9hgmYjP5TTCi2q6Sx
MTxTp3+dZ0gkDX9bR/aWNJ1FjExwrv/hih7HQQP5J4iqjuQgMjHZjJB85ilfUDXEn6hX82oSrHnS
CZlOK9rrHoR2oyDfSX5k+a7u0pD8xIpbB9D/k4aM7iCa7OLTwWRDaE9IOOy839yeleiCfCM0DjyU
/GxNzaCQQZyKiBiU7B/Q6XJUZ8l6txAToYFPJ49MzfVbmkrg2qMAQlr6rUIrUfzyzvo4AHG/lY8Y
35Uvxcs+NKWAzF8OxigT66V+dbFCEY9f+ajp+oQi4OUBb+6PfFvQkAJsPJ/E+zpruw1NFANiNBAI
oXkNceHUspcpoZiHWBDMxsJxOw2V436YI6b8hNsN7t4ABy2/cdxWPzekBRvu665C0y+ExordyiUS
xilZ1mfa+utgMIxUyfeBy3mouVhigH0x2hOs+cdjJf32gaao5PHt1qR9BQlPxL1XrJmov5on0/Xu
FByzp5aK78WIkLUXyYozL6xNlhFXweI3cV3nOqIzzzuhiLKT0GgWMbLWDcvf05yV3ooUjGm8hNeP
OCNyyiByzbRfpgjPA+FxBQQ678LbDH3QFYFvlxcAXh2PTOZ5g1rmxyekOsNZAdVX8mH0V9Uu1LoH
dYI5M4coizGCBHR8+3OgLERqal3g/enUdUd2VIr8479/2Ka/ZfS4VRLAHRnZH5JUVKwU4PIfsHWx
bSx/40d4gXyEPl/eziKSszXcJCs3T3+9RC4U1iaGJOtKyw6Eu42cM5zsiIp9yenouUZ5Gb0/Vfaz
0ua4UOpaHlgvAJMrUJa+KXkWH+QjJ+djA2zlxz30TiLGyJqO6RPRWacn7KOfvN/o+txE+/cZEso3
sam99GJ648aqjtczu3d+Z8nptSNZLcciInGZBeizGzcxV6av5I0+QUdZW6KKrDSduTt4T9O048zQ
j2EZRoa4JYDfwz50a3jfSw/Yvsx3c3tJ6NbIaC24X4XzgX8rtX38PFGskVRcItsj+NNRXmteHybf
u95X97WvIJa4GgOLbSucoPBgK3O7gPdiG0Sqq9wGww9ymoN07S3Jo8bAB09FQjpA9l1/Rx7B0wPS
HDP3uts3xy5djpo+t4qID9pxQR7OPm4WnJNGk2HtzziZSHMW3FSjxtwXkwWAfNgo690obSvGepVD
DFq71ZcS3iMIOgKERTrWQqeruXB7hETpKgQD6Zau0SiSUfzPE9oosRjKrXhkuznLu2X5Oval9LDL
1xsOZM3BXVeTqZbiNEEZ8RLZ+wo2ilgrhVfgYR37bZY84I3Yz2t3MaohIqaVfmRBKEnZ98ZdC1ZU
HIKrZApaPyDFpgc+h1h5pNCnq0AVxmZztnNdt+fucyCCx9ycXkVczz5/2Up7A6uc8PsRqg+EAfXv
3gBheCmk/BFFCpOxKjJMFC88SRBBFQc98CJgn31ean3nzoLOL8fiCFARYW4EFBfQadwZ5HWFLKYb
xwL7RfOTBAhn5TRvgrP5UWbJnES8+kyRNUTkuiUp81uLMHiA97dYlCEI2hALg84+CK4SsQAOoqEv
1iEQ+EbJpesOGdY91k1Zr/WCSIOk//PDjqOyALtaib2PhkiamlJ8RqCHynh1jOpQNHPzyWjHayEt
a5CQQjqeYr0oJlzA3vg7gS9pkZXOUnzKMksGGo6R/2reAtfMW3Nht9v8uRTTuTzUEreJPHlaBc5B
eL8Th8WTy7uKI1wbVBlilLhTYJXfQqi9b/wteqN7H50TSaTONfnXki5f4pI0SKgzUXG9cRejrWRq
CPwGCcLqRUkTJCpBoGKen/Pmrl37md19jxf0THZXlCYYCcTAje6cffMC0fSp8uT6XoDDWrYZtBWA
G32jylWdzC+Dp5zH/rOwr1M+IHt7BuLyMfGkVhhEea0lDZr95FwcQW/umrzItXggE7ZuoPRJBk4+
0LQF2vtv2409/gg/ybJ8Y1zVcAimf5huqaH4yMKfGkeOJnfWZLsC6EaKyjJ4ScQs91ZmKIFCIQU0
6jxjlOaxXmWb2HaBiuz88wSBV6ZYImv5ickfviqs7/+SNszSB5EhxMabiWf+DI8oo/um+QNJm9xJ
0gV60KJn7yraabssMPIWBPUJBwxzo5u2Q9ox7htOpks+K1nHxKQ4z5ho06RBSwsxzHuvQv8nNiVt
xzhn0i9co6hHrx3Wnhz5CLceSL0xPKOFO85n0TKeYeE5FGF3OScDRiR8fwgoaY0ven4QwtOLRJz+
lz61FmU4Cu1hwfaFeibmjPo8Y1ysrvPlgEpgBONKPi4O7e1qKv+1oTgos1DZfvrq64aP3YHR2kWm
a/P3j4PcCgsRcINZZIRxtB+/hFuOBCkg1XFYfpZiNQ2+L5ilgCimlq0W3RaHgUCmL7pjO3SUKUiV
azSCKjF8m6bj4Wd9TozGrUdB8FnKTwmSru+XHxalIGxMSeEgPe75JoKpFK91LPrmRoCpWUn9Tn+/
J5Xqm9ujyqI6DABVwQ/MXYbYBlCwAdIgvP8tl55hjAv76GckfJjPRAGYlKPhzyR9ZD3HC+ur57Pa
4rI8nCz5sM4tBPRD628HDU6ToBfWe/lFqq1ARSQVsCa1uWHI/m948V4du9u1Utw8jgYg8wIEmqfG
iBFGtSb5QTibdCts6oBGNeYOVbEJr3CtXb9ajcXlHIrhxzP68WyPj/A0GVbyYNq53MjKD/YY5q3a
MrS8mR7AJg3O0AwfjPuHXpFMahsTQiVVeAlxJF22ukQO3pdTspFjTS+QkUQXzErIrd6nUJeI5mxH
v0AACrK7WEhOwkqv9I9GQJKon8aI4+kQ0ZpBUcu7w4kJ2WgjU8qUTg4omb/T3osoI/8ipmWZhM5c
MpIKwftSvLrsa/WzW1U/A4Hh0Qe8f0XwKWEYiOU4TduKuG335SbDNkWIfnYV6+lOzFVbU4VfN1kU
V8pkhqQ7O4mIo5CZvKZYH3zNvFESTCH4eMzabZ2Is/LYwX6LSKEtqVxGBKtNb4a8+pymVECetEjz
y/VmV4DmPMCYfhevc7e7dhI6BscVCY1YtgbbIsR37xveTNQz0nxAHGZzJ6ZuOuNbSfsv8pIeer4E
WC6cbq5R1s9pQKEWMnBIn+XU/lEO0v+No5O3HXR3e20ZEUsJKxX+ku8wj/ue9v1fOFcFDga612g/
w8IbK6h9e8TMsZ9Kcv+K8r3g7RcJ6EPG9ANH3vxdPBX+7gfWsaQsgpe+JyLblLdTMyBAuuyzd7qz
LP8UarGF/GLH8w3q2GCKKD/uXsg/F+ZEF5OZeSJwDVx3yz/bvwBpWDwFtaVrurK7G61Lhiihwckj
qgTW8YXPVWzNTqzJJ27NFYCKMhyracXyafF3mbF9JGxK66U8y4xaqqxs4JrRbFZ7xlQrPNoiq0gY
M1hEMhnkgjBdbwhWYcTLoFqSZABjW0d6ToWOrJraNyS5iLghwf7gykw8IrKgdhaH+HOze33KqtoS
MzPbUzb/GSGjxZ6gO4PYkv55wIJOPmvwvbdiWgHg/DNSgOQ8PT593TirBvTfvb7ySiE9NQ7C7kht
XEtR6hCjNl+RDefzkTDmiNQKmdw8jtkg1asyJ9avd3dTLUSAxQPhEVjbuTws/+802EYBs9lFVlLc
E/IgpSz/TO4mnhnWPqqi3V/dJHrYBDSM6OKHmJDYIZRoZN8Zxyoa1EEOMt/u8jGk7AgX/Fnlz2ln
YrMS4XYLtnZIH+8CheHFGUx2QXjmlYrgpE+lt5f+QbU52mS8rbClfWdNqMl6OJkW5PbPb9cg0vFI
sFsEpB+cbal4TQ1YZ8dTpMnRi9zKLOlJQ/a637sdKVmPpRmLLE0JS7aoazmahkP2UBIEPAnFefCR
AgHtXuVluTfiEqMvHfwOYutb/o3FvUXi0ytc/1iBKjdU0gMMIbipikLEE+fRrgkg2NopFwF2BNzE
1ohgWP7dwi920mDBumy137Uwkj+WZEileZVC+FoXhGqlMouHAHplGZEJTMgZw01BRMbdy6Bo7sCw
26MhoDRun4ER7iX8zQRdLRFzjIMjkZDkt9noXzTlqFDdi1kw9DmFLW5Wq2+nCyvyq57DixXFK5lq
V6a2G0Hibxq/eUeONniINI91C7zHHtg2KOAaq6Z7QDhu/6xBl2+AsCB76kd7Jtqz21O+dU+jXpB4
XMff0KrTAnm0JWD73m5VQuhKGbU7BFkLwzyo4uU1fyeMH0FEMpMM06SySp4rLWxZr5iqm2vRgqcn
yyO2ziz6wsiW85mPJ/gXWtJIzDXsRqipteZsakyUCTfSWB5a0oUFGzPvAzNVDGAR6VIT87+yyFwy
1qu7raWyplXgEyEOh9NEwFxB2PkOnRqpXHEqAaNMOOmqAkXbe99EvBURh9SH0l7zY3TGJDtXNiFN
NureYgZ8sXmIsP8d4IAvAdCOwe15pvQukaEdoTrdBqn/6eSxeL0fYlluXhabMShbgczNexadFa8w
yGCjv8blv+RmtYvy0TK5uD8ACw+DloZHo93JenB6QbxJJlKDLXQEdpn/wucx1IroBJkoIxQpfspC
gjtV7ru9fYNo0qbDhc6LggrzhNaAkyd8pjVZrJVdKERF167W+hbWdd+ORE1aGWIyxPSDZfBhNjjn
LJExxVaEuPq4VHAZ4aCH23F1w4oktpfqnc2K6FQrHll5PafQejhTL31YP6yWR3Gryx0VP7695JIn
SsSRWIVnNM7TzBsGxLPB+NA2RFJccdXO30R3mn8MTSB7I6BO3j+/yAoo9SudZLSQkgB7t6ZYMABo
+mikWP+b7jAUCJP11j5jliK3VY7RWnAwJFQooLndxf3JGjHKaC//EF23Bz7ESIpRojxRsuXm/h0G
HPFaCM2JOKNIHW9wDsp4OY/xheGRSfSM+x/zGHbsVOqRk6uieyJLpSoR+TU2TdXact1j+BGsaJqm
V899bgOJ0r/fQKSAOK79aNQQ/Gl4jA8chogDL1mVrDlR71airYpYXORivpoXMwxcxg1DaAAgD/my
D1btZOqVX6RTwMasjUcZ6/mesmF1EDlYd1y2kOCSjO3QJa6dwXXQpM9vO+QjufIuz1/ZinfH1VY/
yDkXIf5JiaEwlXlT8ZRfR2Dspcgegh/+blJhhJFc+DolBI2QZFt+CV0oSLmN4HFW5kaWdc8ntyRm
tmYba1pBxkzDCp90VaMULKuVosYin++8MrPSzmsCJUij2+Q0Sqf1trypmQpItlGVV/tZsJcUBmoc
4LDBGi4XcYoIz8DP1LfIwsEtMQ2jZtpduP+hZECdoUISyQA2COIAO9LX5pdNJcSEntpIrCn2xTnB
IB2QJmrCbtm8mC6gMu60aOKTEtYsUW2IeXkGFFGTmXJTfQ8phs0TSBBClrAbY2oz+xt3EqG1fjql
nG8cs2n9C2ythaMh9Rtt+NN572xE1LUnUDP42wTlweTrQ2fvlMX7bs7SGDct7k+FZ15b/RAah+1x
pJTpr/P1UMiqElfr9FOSLy3h3w3LWQaJKHOIn4p2sL9jgh4PrcQVs0m243suLEbvayq5zEh8x1WG
Au6167oZxOCMJBt5BVRMtkjLmASzv/tqHehDqBXzbwSSy1oTEkva/KWRp5tJ3OJkVIHaYfdU6eDa
m9j0GvOxnvR32DlfBFMrlN+mPmLDIfcGxYHU5ULi+2+W2YQAdN5uyNiv2kXEYIPx7fwPs7biiEhP
QzOJ4FXFsySXI2VhUI2/Tm8Qs+OC/2vTw2OyCaqHdppuA/9vR+GY7hswelZJIBN69eOvU7D5Yp/i
Zd4Owb57V8IkvYOf+CHB+VR4SrA0YdOZV1e3LotNdTc2SSo+Jd7jbRCa2R5Q3dfsT4bLE9pYi8Wo
lsCX2w96HfgSHVmy6BFXMDiIQlCrOcm00oPdhLMqbeRGggNPaL+3YZu8miLRZd/9FR6jOY0kzJag
43OXpvbOZn1z6No6UGzCFf18q5Hz7EDRd/dZyig9no1T4TCaoVkGLvj+hjVpoiYoHzsrWL1nPX8k
f9WacMb7MT2R5oXNkN42rHON4NyQDJeK3gjEwyPzeM86HSdFDv2UebnOTsYN+XTvmVPLZq16vARX
VUPIF/8Zv7XaUz2kb4nRS6xwfzOrQ6p24W/rSdmThnkVagtZJ2EBfNMrH4o8+bsvNQSc7zRFtQDc
eW0KBEChy/NvEUZwOQpLtDX9Zk9MzLwDkdzez6LdU3Dyn+7XbATX8yPAQtd8/GsFSCEZVONWXsiz
HVkNN7yOM4g89vbIOC9JWWu6qLkNM40+Ve3ROM8iN9xLZwisGhkK9H8HOtWlo1jaBYVMJrOZYjP3
HU6R5ANbGyZ3CJ7hyZLcQHgW21/a3aKt/SVu/QIj6knrqcwtxrJ/EUWyHOWGddgnUSnx941aHXQ2
yh8Mw567Lokd+sDN41D9kkSVsIhcoXqKTStFFeyoT7DEi4Kb4zpVyanzRbYYDrFeaqE0N/pbWbmj
7vgEWt/Y9vboqLaA8VsgkWlWAPkWMKSV9uaB5u9rEuryTD0Sz+o/Nt6cbQm0wuK9cTBorXaLEh+P
ZLaMjMJFOhoPiMyo4p30pBdJbkmdQaQA4Wi3OdTfx+9CpOslz4Ne383HYv3q2WiBJRt0AGllP5x1
MT4na2fS6xOy6RbuFdfasCgWmhOohp3Q9nySKozJzp7THEL9UPiIb/i76MBDZBML/r6tuW1Vhbe1
F8Co7JaBXVzB+G7SwS2WbK/JDvajKYDIjb3KBHYna5j6NH0LG8ekwgFZO+rsUwU1Ec5jY/rst6NH
pyeR4BDDuBt0HA+hDScXl0jDRl62TN59NyDiVwNAqnhv2ujw0xSZliFBnIgxNI29VS/WhBqfLIYm
eIG039UuG4t/FM/2PAKAZ8mU0w35Q9m7CBQ+gf/HVnW/yHr/+OQh94Cf9QI1PCNcFBMlDKnvemIV
NwolCDpiVBGlw+PttKs4ErL8CXuuNqjrBK2JGMs3LAsazi9ZmIzeI/c6Mgt+7sNVwT13/6p/glow
hiZ23sLooSY9QWBz5F/3+xOlDjGsYuyoB35dSErvjehcSfxs/AmeqbuGioP04MGhx3tsU8bzrtI3
s/FqYcNLQ1VQr7N4yfYYaHCkMZnnHEJZ8yblQXZ9LndVhPJxA5AFP3bHcummguqfY3/aXJdkhIDg
ehP5qQxEFg7S48XOD+X/Hp6o+uJkn5bOLXnyfJ2xcSZnpQupA1G4iW9y22GnaaGbM/qTv0IJXgKH
HYv9v3gGtLm6NCNDppw0dlRLSJTGrfTp6dJl5xFoKzspK/pF4D5M8lja/i8svza1fpWzuF7uKIC/
yxETyg1Xf0K8u034OSFrFLxUI9Stoh1jCekdqzdA4sVpCS9+Q+t3ujJzmcsNa3MQeu1z5WOuWTaH
cAW7UflYQ0wEDmHvSBFobO4SLXD8ER0HX+1m0XuudSWSFzcTyIeVgol1zy00xUoaghA8pFmFld8p
wsRK62EB8BKhhg4VH6K8MCDWxl1UstMQjv3odpjg9FB8DDfO8Bi9c6nD8QMIOT9UcOexlkN2axle
Z58/YVk+mv9yrI/9r5F0NVxG1wsUEIVbar/H0HcGwiE2rRiZSYpH3pEyxR3988yl/h0jguTaWV9L
8TeKcqjbRovnPGg76THIr9q5wNoE4qYVezxYof0PB1QkpVhXciTYWUDCH6g2uEOi2EahuDZq2l0X
jgKN7GBg5gfuTOKcvDq2OTuKLjpkH6bjxaeFScK4ZibPQvq16YOyxGT8eI5zMQMw6nC/e8GYKzIV
sB+dDaYZejeexlX62Vlc/cgZkb0MhqVa4sQKYeN9pryIePSvypwzGQyVkmLKrHXEXAEo/B71WGNJ
7VRlgpLiI952H+nOG0Qcb+1m3Yza4chr4xJCF8cDiUa544n3lGIEGR3YwT19c/KSP10FNvevnMM3
vjZdAjB+RBu61fajME82BKMrlVaq41yhqVigDpAn6wVfoHJya5ebYvEk+fkPbaL3Dh3xmSaguCMS
cPFgq+PM0++/2zUfQOxMAGQV+cbIPJDmHOj5yWgs39PeKNoATgiT1WJH0kSrqKBHMgCjAgL7NL0a
KYgdGGmHjDOCxtuIR6TDyqEIyFq6E4sJe5ZFAT35FthRD/MqzWlimRoFgf0lwqo6QpyNM/McOsA4
mdDVKfmQKgpHoNZ8qPBSjKeKUWUcwstSUAlS1+HADTO4XSlMpWYrsl4f7zu3BTv894Vkm0ENC464
rGoZmJIPurKJjZl7mYy1Q0dc7HDj5441MbpmBRZIn1xN9Rfw0LAEZJXmnc70o4qU4yXZrsiuU1P2
pIz/F5TmdgM372EBhDdSbK2bYxfU3L/fpF+dalNHhFCqnbeIcI4mSJh9ym0NS+2VWbBMRg3WtoUc
e/rv3Xun6NSmRVc7g1HfbMRj3H2NrYRTjOAUD+ASqY1Hz/OhiCtevVkkd4Mglz8deCPAqf/liAVc
8Ag0GMQE9e0R7JTcadZmiu3azuLk3zFv1ThtwaBrgxFcIT2pNZ/GB5T1+pNhY9+uoYgqrSxc/oSe
17HKg+hSkqtDoXJLaDyvotfP4FF3scqpusm3xgKmW0wPmWnp0W/EW8yXxCI+3ZTvb3nucmHyTAVv
WK0Ih9wQBVOzA4UE6p80f5+TfG+/AMQLOZ8Ztp1X47L4am7brmRms2mJaV9yeG7CIYCF6f7tt/FS
+xclpSOmx3ocygpC/q4K2ku3RSa53OdCmvIlwtefguoV/kRXOcDP3kjnQsGYBz4HLM7CJyCQdKxt
AWWB01qiD+4/QMRcgtlY6YK3OAbe+VXNIyintArx4+bi0+kakIlMOqXxj/jxxnnNEqqeoJIzH6+p
Zc2OckHp2s0D3V8IFsH63pfGwxOB0J4D680hyrNlFOSRWIiEtbbQBXZC6ZknHgJoQLzyYwH4ljGh
ikSjp7a6u5hEC8TRwCh7BYYqYcKz+vE/tKPMzKisZ11akZFn6E6vPIj70rvSSNPhtl/yhYGaDw75
XTALnCwT2wQX6blsUFjVSjg4t9xIauz283ics98WFTxZnPijU2HkhsxROhX8tEoaC/L5F5Cqm52E
URMLGIa3rOslmzikizyVdP53Mwy3CCJ5Z4ExlbXNlT6MWmSnhjI987qy8ZGHEuq8oIIdw9svbVo7
m9vmmk7sDjLNqHU7wFCa8+lE7yl+e2pZMMIaC9ZLrtJBHYwsRf8LFj0/NbpP69Ly/2viwMvOogLa
70QXEIFTYQ/nMr1Kh4hN6gu8STdArTdpc4Fwvv9bD2kW6MMROcfkDdBEH993HoGqX09EFrl0kk71
JO/UK6TTM2GDTR09om1Q4fPnzpGqMKKFnRrv36LDIgu4V+WlEPiSC5AYDZZ9e/Sx+1ciDTyG4itt
Go17FKVJvKrBrtUtIUz/NyqDi+wRXYOQlPBDpNdPFj9pMn2b++zetlsgVM3ZgWno9htllDQtYSs0
hhflVwKuljQvc/Lb57TVEu9X6JvX/AaPfPZvIXsZ46Q/uMWUXbNn/0JZKu4o6OxXj0cKpZccDvZ8
7Z8YvvNLPAlcWcxc7emImEOQuB+UR9gyxp6t2eRa/pYNn5yrDsleyxfMk77kogqUfx1kRZ+dULcV
JP/Ll8gP9pOgS0bPjRCY+yevXXteI1i2P4uY2Qdbfbi1t827hpHkxN8488q/M/Zy6JrZ7HtYjA7U
xSdnpK2aTo8YmKu/tPAgzpbUqdNVy7aZBUgxmh7cMnj3mhmd3OSAcEKsdbIvCkQCtYwLTjyoS7oE
2ScLwolKs3JUG63c+eha3gsZs/Vx63QEA9JA4CeCgtDvshbaLtUK4SUhygOgO4bA7pEqJgGCkS14
+/Nmr+qH211F/uX5by5SLvfQ+wEm8fryDz5Ffy0o9BNivcdfS2QRQXfyke4UKtaip0hOV1kvJTMw
vlD7siIN3pHK64U5okXfvSi8IFQUIKWixHbrQiucomsPo2wcNHl0bsp/PumGpM/HizXn4bLo0j4i
ZOs66kuB5EefcRp2ejQpRAI8gkQGIq8idURHd2MssPSd61UeKhxL7foI0N0YEJXcsc/lC3kiYueF
w1TBzjDkIo+VVuuzgIFINP3VqpLPwPkAojji1Y6l8v5gfsKQOLyfj9XWOft4L9141fMyLaO72lMB
8mq6oyYhRoCSDEWYKU8YkZ+C6ur0ilu1rWxsTlsFwk48pgAzZUROi7LSDSf23vx58ey+Rtp8qPjZ
5XbHK+Wd+eAaGuF2hKTJODiz6fKBDL2vQKicPa/4rwe20uq0DlJyZuAvi5sLF1H8kgsEVcaSlvoO
tgqvtzVnD/HX8FjdXJ/LcRrt8pp6BuZmGEdwAXoQVj8EO2Ew9NbP8bNjduJDjdFvPLJpJjbyIq5X
WQok0TvYnqL6T+ePLP8wg7h0boMSZLOfUPkIPlsJ2icfqccNFSvZcyMMKYAJf/PFVV1wEIY91GIw
idDfuRhpZRDCHOXwQrY+yCwo7cxe5sPZ4Yit5gyQgs9g8Iy8wJ+3laBGuHnx+l+O+MRCZ5UeB1jH
AWcUT8lHIVbcmiGR0ZNPzBBJYI7RqunWlzxa3ghm8JA6vB/7hVBUiRWIF3FVJLGLW7mE+HVoXZz8
uSsDk6ZShDVZDe9tpiX2L3EGt4hRR0aqryGY4xxhhdol88D5F2EPP5JG5TdpANGWRQM3hZkOuvtK
l59chfItPSFMzFIop08uBaJN966cpycyhhDRfq5u0rH9Z0/SOpEn6wsVkI/HyI9oC/X7mfvCnRy5
zrx4w/Ts7mH+BUOE0IK2C0ry7+KFPKTn7YuGw1clX0G/5PdpFJwzlKEr+mKA5t1g4tD25cdJ/DP+
HTu6QvJ3CXi/mxbeZitwyG9AWLNZUwXjELpy2rHbNFisy2IfqFB5DjKbiDmkF49L5LTZVL7lMgX8
gBN5Jg+LCpNH0W1qly6aGTElJX3tPGJnX09nu2XI1GrJsrqTzevJIahpKDmgD53hGfW3qk4SbFBg
NZrgDsKHQXsLoHRAmJwNDEUl0ovpYMK/eMqPhJtFCtHRnd7o65qUd4ZPucqGANEbNAY9dstBlyu5
kn+jHDBG7SIqMgtuaaMoONZKXDna3vmirG0WSML+isyG0cdS9XYt87qTV2r8By6UNowNUpqUC41C
h/MZ0N/dAkIyFlHjfcE+XIAOaEA2eTg+lkg5hcvX+clwRyxnZxdBkgV3qEzDQvjojlEBc7t0MNw1
MhRGL+wnYkUb1gEiRRFyhUBw6WZJ0x7f43qAUKE9+vnHuThbuEDGMCs05JVqpQjWeqkzvRldwsnR
NJNrq2kE3P+k+yiOVnnksa/dON+cOxVFMQdKBCENL5vJYH1f6+65YShr+vQvjHlx0JwZF+Bz6B2u
4rXyBlbxWpU1Q2yaoPK4+7s+YWZWNeGSLRQWJNWbVEG/PIiROxHVtRu2VBYQz5mTUjSyAZjN9vgr
005MuS8Ub3kERPFFSckzV9YBu5AQtXRZRx0hJp/3zeidqPeZAsE64il5hU+wAjmZ8heF2tJAcvwE
ElSfI3tY9XbW6PoWqmcGu9m0cuWQtRYPxrBQTSKWJeKJA0f5uQOtqUNQv5CSBw8UBYGmAaeCMkPH
gHwKixwWm+kxdXUw8Vp9fYKwOxtHXvsFBj10YHa4u4L2Xu39R7JLioZYOEP8h56jCxejrI67ZA02
WWYCJhSqyWzjqPdggfipe+7SFSX2t4ZbPH5+ZF0PM27Khh2kkMgS48q6NJH8BuM2bfUttrlMK+26
81/01DkVuhDyTxLX4Vwxk7r/c8OWvaBbMGWpyKdMDbzOEWPF900nrAXXrteareJgoyGLWl1d7HwC
po0UcHv+FnkkUSQa5FwSUZN0apkay5E4YaVtCl0jrdj3LiSOKJMUvP0E+vCgeoOsS5BIB0fs8lDG
sNM2eOUiJz0OzYRbbQNiALabinSLCai00r95lQM7c5uTJf5OlF9Ob1arMvPaqD8HzniepSLG8VgC
PiT0NY+CQ63ol6ehCXPoJx6bb1hcMJEcJmxxH71kXmByPNNc3/EeEZ56jybbRcyonjUJvvCXVGsb
XWRD+NvTF8Tt5AgiXOBiDFFHJx4K8Bkip8TC6UgG3UCtz7eKMDAHtIaQrgWCfM6Fn04wJcjQlT5i
QmIlDhtuNp/MKBWiCCkEeIucwoncVaYmL89G74mkF7IPWT2Lhxmp0aYdAUOH/OlXZI87Ty9aW49G
ST0/Bx+wWuqRTBHJGPng9/3GwNbMJeTORutLXAoyEWdcxLTpZlQXuqlePbgaZHH5Xv1R/ROvQl41
HjFF8vMCSpQa0tpqX0ET9X1GW2Ow2mythvR9Hv/9mE0UZcRv7MHKPb/QgQjnWIMct44EFIL6Ocgr
1wzLheuXm5Ka2fPJ0zGn6GXGpVsYg0ZOws0qZXcHkQlHmzW4LcCuwozWuiVpWQRUC3OqUdXvL4w4
U63Usdlq39QkFPdrqn0Pz5v3KFSu2JKZ+GwwzhTdTHpQrdYPPh/3LQiha15PmSV9EegFo8LNjRJV
ZOtV0QukhCABy/OI1wot+AJKucYWAYkGUnVgPJ548R1TlETtbQiiyen4wt/hvHBSY8xr7wbNLnvl
Q2MwS7WhEprm+H+JUXEPTjLyWRxvhPaLhrFiVhSwlSwFnPioLfuRrQs/Zt6jo0lyaCNmwGF/A1fP
eZYm9GI27XfmvLUvPy8eiPE3476M5Xuix6bqiX4onbqXS/QVkS9m/nbg+cV0CQDQifGDkcAs4WYs
ikXktTtc7945rkeSFuyBwv4U4MWulw1zvTwkTmgBdAJbqZXJfPfz8YcNzT97kVckDoNaM9TCPHNK
9rRKjPhHVktS4Gj+3mHBhjYoE9QnfLVguCRZyIRMjTN3GYVY/9TAHljzyXASrfO+4AhkAxVK48qM
LN1hunTTZceBJqQ0mvquQSSbXP4ay9tNXZdAM8hsd9NXuRGo1U+XL3VTyoP8MlFp8pyYeDrBmCHK
mwR2/nXumRHonS0a8IYHqaHujK4kmnBAV2E0v9B00DzX2upZuBREKF75EEsGxMyQ8oFmGBHxNQb/
5TNVadexjhNJle5wjZaksdPW4CNF38yPluCucxClGwRqdbpBpfesV9+NQsTwE2yZWyWO+PlLf6ur
oNTGLk8l/8lnAX2jdZ0J7PXHgYfxoj6furYQ4Y9VqJ4yy0ig348sAyaCxYC9eMnw+qlXVd92wp7K
DeuVfTyuX19K/DXZ/E48tdU1OXHvlQVPZ0odZ7NlWY26NL50MTzZo4Mcr5SutgF2c4kfQ7jcwTTf
HQcFgw9rLDRC8XergQWqDdDSAjQwTEaCnyz3DGAHFA6afw1GFu8dwqQyKwE+/KCID5z7EnCAlAO3
qoeUhqTHUW/4GR2aVcuylVR+eEFYLv+L77mwpLNzhm/PwsMXvtAin9M4PRsvkgMJHlYyzi3SPA5H
JANEh/+0vIfG0X+2VS95rt6zODyV2RQclSfcL376YO0NzteXKAafDrLKbB8d0h7xkjihXhyTkhkp
Z+S+I3DLSngIVqrW93u3deGXzk6RJFbMTMLI0GG/0sqx88B3bg1Pe7dBnoiIcSPm7Hz9JA8oXLVI
V1FxSn/Czo4+em4d3TYZS2X2qRBY4SZJ+N1sR1h7ZfiPq494lnEgpz1fLbiMAn3SEZS0UcZJflcu
/guL4jpqi03r09i0uBBVqqTJCXJmAgv+WerbLhuy+92VG+nExNtFgAIc7o68L3CcxnJP/+Zxovpj
I1Gm5yVTBSh8BRPqDqK249NRNIw/js8JdKHO1iEtliXtGZ8aNIVyqVxXZANRjLAcehl1nRcdQ9QK
O6ytUikR+ni9MGm3p8rzpwCUSeWe96ahqusUP/X5DX6UiCO+/VGG27qUYQqzyoXA4U53+8QNYSxP
MMcedjVnO2uENX7qsxgDMd7wmtMvIUMo634c2GEv5u4KjapJXn/kxWWUf+l/ol1GfCRpvAF8/g6F
fABDxwysogANOVxLL5+atIO9VpFlV7DZlRgSDutFG5aaj7Cxlm5M60bIWqYGWIl0xwB8SsULq6ls
modiSfpXrhMqlLl6CbznIxyjHbom9CbSJsCYevLNyCHfQz8Bax7GcJjKosG7OBWXiwmzm9b6sgER
AsfOqel8cuLmXp81XcfBeiLMYoOU7VF/HLkUwi/30S40nHyypn21SFbwFL6yPM4dwvYLT/QpGPL5
uW9UmUMfIGGIBFk/gn94Bhkcvf9LWdb2Zd/3VV4/da2FIDgkiHF4MpKyyG8cdKXmHAsYgz6ZYowI
O833NHlQp4taR2qV+bTUkbVM5J8SxxRNblJ+spW1piDLHWfyXP0ZT5bJ+6RQHc31UT2aAdng/o1t
pgm8TAItgov6upcU4HtO4bbF67S7TtJg9dMaiHcrk5J0gC8fLrF+PaoGHUkgtHP90nZoIuyp/fod
8MosJt7+Az5CjDI1AuuUKfEV1H7dR5xgI6KiJpiMY8d2sgjOs5pKKcXiMjCVoPazD3rRe5kiBS3C
rfaiO/NUrTq3qy+Vg6JkRZzxrrJ/SMDhLcJNbZuPLZ4ov6t5307mYisJUe4Fkhk1n7WiDyBHotnE
S8tyvs0kahq5pCpCErqFAUn9Hexu7848hH07I1T7BnNPu2A8lL+E3aHWQHzSLF6kWugIshF2AT3a
6IeMeNHjRmKJYqCI/45CC57f6at3n6FCGJRdvBIrLcFovF2wQQYo1wpDvlmcB8MohKeZ5bXzq8IM
BEbi1E4e6ylIPHRLq2XWAUVrOxMg1OrBYxz18g+B+8YMfbf41segsFxAGEtODZX4IKBUe8K4kgzO
onDwStY/izo9HsRBjL1I4WHoOLafXblFIa/zhuml3C7A7uSCLfB8Rb/iYugmU57yIpoZEn18bqEx
DaHj7EXX9m7GnzEKbDnmo/51ICs6oLOphETQZ35C60R3x8kdok8BQTXVzFsh4FREwF9W2vq1kopx
CCoip5sXUQp3EqwjuTeWauhh/BPF62U8rW7Lclukx0wi2F/F08tcnKkmFHMzy5zxMogLOC+p8FYM
aHgGhOO1zUklnMwrgl4ARWJwmhLLKzOfeHJNdaQJ2mtFCAky0IsKn7NVKeo2V1IojI7HLy5f2OTo
hpn8FQhWfIs2EkDoapWt8m+o0HBFfUXEunqv7wF4ddkjS4UJrCsnsPvojdxjWJuug6TUkKXT/lWv
0aqwm1PDWjx18kCz7o3GWx/eOxPPvoeL5syl7qA+bpriqXtujOOXIBLb3AYgXOqIt3jE8XwDcIiF
7Q6jf1j+NjraMp+VqVicBrKq6qugc+K8YlE2rvwwK00QqhFj+Kw9ET0F/lqfpC/G0GlB07joYOx+
6f38PsNq9dx4kBhhyx6ck5duORa/D0yHa+gYkZPJ1gmgopdWuhD3ozJQpyqQ7LgtIM0ORiHLdpfl
+NlDNsS9kDUmyAo2anmWYjTzf+X6p9PevWmMHI0jcMdH4qEM+02pxH7LsipOBnC5D/QHPAFS9Vct
dVfdred5JXvRdt/fy4WkJjb3IBCv2XR0KmoX7ZRTb5qLBoTD/+MS/Zmh1b1T8F1SpZbwHAUvtzdS
R/THbJpFB0xiNfduvVu0j2nVKmEeC1tZYmqh8O7DoGdCBm0OpOgJC0yZpoL+WW8eJne9wFO/0EB/
QBfwZmsWvCc261IR7wRjJFeF0h0SVUvd5WsMg0Bx9vDd+4qSJ8UsnzFAoAiTQgL1TB+847mkqo62
97/j9ybdqIJmefO+8PYbhjIeGdRWF39UByaOjkSZBg84e8Zk1PrTTg/hQzQBFnsKs2nf/WlnyZUn
CXydoOzvXfVQFa+mz8IpSDotHqszAnQVWszatnfCcVrpbZCtGwIsFATPCrJ7g0abtm3OgVQOjweG
cRw2NW8Xrhkm7HplnZ0ZSdICysUkaV0rFNTOgfnsSX+cuDwDV2olnA5qbiAkXkVqH/2Gi+g7R7Kr
QqupkJVyBVtSjUud3TClR+UWB+8slHdz1ChBmBG+qv3ZAqUl0s8Q+Gosd0jkg5y+31Vt/RTOAWJv
jgQUjQFnBJoUCU2rs3J0cca/Rvh7SNvoahJhgkpHoO6e1bqI6QqRbokWl9/dRmcfJ0Kc69KD2tPJ
BvksUD31kQSn2kfXpWXOTCXE2FfXyNJkb/HdWhZm0naZvSgnZ7EjYUDJYu+LjJXCdSU6Bqn4J9a4
OD3ziCW86zL00sy6XgDTFgIpJ9ni61v+vgCmT53vopMc4hs+xbYa4Efg6o4OeNvVy5824WFT6B8I
DtQ0GD3AsNkR8DL4eSZ3Uj+hP9nAISXkxe7Hl0bjuyEecWqQuugoxAqpSjry5wS2HF/IN/apOMFH
TqwBrME01WbJvu2FOzJsSN/5Q3UBhMB5t6zuwN0NULaYfNS1NbMdasU+KugqVjsT1QYYYz+1+DgO
sQ1vhfrFNv4Y2KujHT2ykqYyANSvt7i1AJpD2h0dx/UTY74PGVbLfNdteC8kXs9jTotyiJO/J+ar
G5s9uB11VHUyyjb9F8MZpeNomO7g26mrkysTt6tMLa+NiLsK+PuB1lhhuiCtgj/hmsdM/7FUJJ83
PyD4QViw1SEGNZtGhodLdOPLbFpbAf9AhvNXCeV2eGZkFpA7ivJoiUIGEW7Y84zaVYS+TF+74QEA
NlXBd/iieUcNXaL1Td/2bT1cIvNvEy+WYfoFvrsHAJDwZwk+0nLoGe9X2urKwZtlxvMSoIof0jgK
uRnGv7SMe/ARu54UXD9P7+fLqEaSn6o1/xz06ww/9tmg++K48YveKch75lwOoA2o4yxzujeNoRAR
owPXsLkwz3yTLbe8Rlb+PLy9mhxRUk6Ev5WLyfLno3RdPedDpxyo2y/Um4ndl3doGO6tXVOcSct7
KljjNvQfWRw95sxNyDM8qV3MBNaycbux0aA60HIEHoZwhGdPHycCvqfMJANQfh7EPAogQE6T/XNM
c13rlsaKGOwD9gl+x41wzDI/NlGspYU0SPW3bpd3jCQpZDZGlbV3gh4OlJ+4OCrfh+ZB5kWC9anY
/gybai2Z3Pc4/gSJwfNYNQuq8tOd3zUnsEFWqE5q6vlQ2z4OlbYFlzMkb85pxii3YEIx+bkP2tE8
m7LZkP32xYKXRVwICXnCZBEgyA377TnxWaarpzPblz6st1nFMe4ojR8Hog/H7vX51/0jnrqNgHK1
T6xkOHLbrXjG3D/b0FxWJGG/N+rw1mBlMB+wxyKHw8gV9W8BkkMO7sE5GDvRTAgzCffF5IVKyZtS
FberS2T4d7KYd6fmqW+YBGNFyWuZjcFTu6vEVTsSeCIHnuS1rTtysRq8JM1ane9rkEpBoIpkBLaa
m+XT247W0nTD9ITUi4CdQr4HwJBmc/+hprC9ZbmtpNNwQOm1R+8X6iR+0/TflmuGHWk+U+cNiwD5
mufn3BsLLEHY0a6HiCOAwhTSur8HfiT3Dhl2k7KSryu954+VqF62+DYozuRpdJZF/1uwNWIOFM6V
/RJlIxLPum7vj16in33sLg+UySiqqH8IMS7oyZp1PNW51SFpNsYMvQIBB5h7DjhtNiZD5ddYxdQC
HyH+a9uxg83eismPh+83uBE+wRwF8xeLrbxefAQyu0wGp38i7qzldr1+SI8g1q+RGYak6fSMe+4h
MEIypUskRMsTDOnvvlXwf/kP922C9syRQPJhxvUkdYp95GotDq7ldUwTl+Z/EjCHZgzlleUSlh85
XNkD7dRUsAX27/an1G35ExC3yv3AXfJNu/VnoXcUxWYip7JZUBx5U4dxekIlJvmjVOxLp8Z8gIyA
92REIwB1a88VCxL6B156sh2gf6gUwAokspWAQKR+fow1WSW8Q2TlIW+0z5bvQfDcmQ6jq0Ug6wry
ItH5g0FUPy3rjIIuFWiVP9jZU6+/smjCD0umrrZ6CHlu15Jj4tZiuKGakHxlS4ppRrHGnF3sdcuI
5w37RNbmtn+MRGQDR5ySo5ZxHaSaWEaheY/tUhceeMDluFVB7ihMUWdv8+xAzPzNE8BRmUfpNggm
PfA+758h3EMP+un9ktpo8WXjwr36rmfRZfu6jFA/Pg7rHAA95aFGKhPyh+R4SusKTzBu/DldaokF
b0t6ddvjCh7krYOyErVrl0cUk55SIMNQEhO1rgbbMm4issS0wLeWzaSPLoFcSmVeV/cPIOUlhGJ0
i6GhWYA2h2iZZq0yW+tc4Oh+q9BWAKPEnuLH8LNMWnR9Bu5OwsVyAmD6IibDPMKqeF3Sdt5UnPF5
gTUKDJ1Gsb4MgACTo5Lzm+fj/rB2oO4dSVz3DBxVq5OCpm/0s8yNNNEl3BotvOxGF+Qbegv0s1rS
HBeehp08Bgitcy92QWlLLeGGdvq0QVFSeXGTViywFiOTedwcp0k0JMYnf2KEJ2j8+DSL3VSRv5Xo
kMtJc0bJjGi4w00p14f9dZExIaCSNr39ShFwIu8pbWk6pmH4B5UkwAnqswuUmgCn5qMsWirOPWOC
NRB0X5rC+s+l1g2x7AwJ4GukdLP0RC/Ijpa8iejs+Gb9KLPQ68hI9s6W5hVXRBD3gwsuozzlbVjq
MRP1KMWX76H6GXNeUdsJXble9vJygCgL69vsRQWS0OHzgSpRsjwXvSSE5tWnuDjKrMzuNwX3AzDF
YpgCnvKcQ67DbDv9+04FZu8sy9PzjCIwueSANAHa5+lSIgeaBzREOk6iN3o+FsmsvhV4vGcA2w7u
kISqJZTW7T4ZlLVI6GcS5sTOagZ/RqaXDSBbOOTapKK/4BTttH8I4rqMJA862f5R183VAOEsvA7a
8uHCI5GCKssRw5aRZASNZFnrVaGmWFUgoezIBQK9LNIgdkoOXe+GibWfRm5nLdAggCMljc5YVyY4
W5SQtzqKOD5Or3AHfN6y6f6xa9l7EjK/NkIl/NeY9KPc9bP0EutecKUAM5YBz87GGAf05dGGq8Gi
0fWTYzJVibyadoz1XN9LOv+iqEU4Hpe82wkCt2Ia+F+A9DeMpHJJSlUENh9GchtRZYgV1/bLmaqV
9eujFwKzgPFP0Ei+u+Koy5atzJf6+dgHdKgntLkgY8ZrqtmpIB3SZcSe+G5VdiUnH590zNA9MkOK
e73EzJI+nTiJz/oHgdnRilhGPheXkEmtENVjsN2QOq2ZeDCsgxmP1P7VDfStIc/k6FyrYb1AQhC5
x0C7w/Qojghuv35U01LmWD0mebhIIXdsUnQ1bw8gbB3smwiPVUqqZana+9lR7DGaf/teSHtUZy5+
JpW/ylCuChIwRVXjPtRfcEiyPWvqunoKI/L7xH0GFJvJ5q6O19cga4bjT8nxuc5u92XSnvHPMCQf
5elS7d6ATR2rc0GvGJm89sqdYQpMpeqDnInqP42zujnfe6xHlBvqPq8RaW9/MFA/ybVy8L93ORqR
dd0JksZO6/xzVQ1WLtXkJKr7w2y+R5gxSxS41GTlzE2SiPuPCI8F4N+fTArVC6QboH+lDkSP1zDp
Ku/9a+d5YvLWF01Off5Q6Lt2oh/xnfnbW+zLZjs04bFqpkc7Xffr5x8oy/sgz6wk+0EoBxLjxJQL
dtdY+iZgQPe7xIiSvxynq1fMQm6CPBOm6WGUgVRzVP5VxZst5BV7zJ2EiPDi12n4vbPqWdSdS8p6
VJueiLULkV6S0fdHMOeX3lmZLq2HJp1om1Pu1q6oTL/ivnZcI/R5UA06+IN4r2/+i8zwt1SCmqZk
+YRhaj6Q5NKs81p6moCiGTR7J7Saz7IMQIiEWDbMn2eY+EBSCrR58vyHUTbIbzQPgXWrS9nPJUUf
6ESneT/jLpmtsJylSHUpJHJdzuNxLM5fIRA+xriRt/b7EhYSPTGiBY5tT7gAqZZHXvKh/oAZoBJp
UP/h5vXBla8qB4LM8Yo11QHkW2M0QYHxboEo5lcBaD25OtQXkYOzgzNiFSdgjqCC552cjIjmXwjl
mjF8bmA4Hsnf5lkNfD38CmFspEXXe4sjlyWoO0+wHRkpns9h8l435K0/UzqOFyjl15xKhh9JG4Z5
Bb8QQZlC/kcSCdM/v2LAmnRNRs1EQE1UX0i0MbeGxZ9hDVyiTRzC19C0VaonY08oNvJubswGulVK
oqCiAgdtgrSJZr4QCjvt6EKPKS3Fy93PjwgIS9WF2JoBm3JIE5OuGLsaj/JabWadLzpqeMt43vGf
MxH0pwiSK/xhPkVTMvatMTdSiLIE0g7zEpKDMiBbGSoihgEcu5L3WFjbpriUd4/gdpWJnbydys6D
G9F7v4Y8xGTP8WvojiG1f9WDpmesYCjn/txT89+JCuZijMKj50A0xUUQdrMqE0FnW0OmvkgtEicS
DMart9xdg2mv7x5NEw4rnF6gDp3or/XvmmQe9APYVj6H5gnU8xGh5AyHBhljZ23P6vR6fXjVO2As
9VLbVHRk7+08MQUsXEx++sKr49qFXVJSUFM5PdcH8GrOQris7FGjn/R/h8DxuUAZa5ci4ARQbaDY
KzDV+TnT0T0QpQZ3paABLofANCs/a36IsaPK9WHqUNBEUmbimdKVSVAXV6CxhRZyz3KKvWz652Hr
MEcUM5dWgfgJ6FCEXMWCejUL9bVZZbfvQU5jRAzxnPq2vKpSFYy5boS6nETUuNY6m/pD9Qz0HRCX
F+0pbGMeAEq5tU13pohyH0OyHDOWbA/iAkdt3UwuE756mWb0RQ1qBJwqU6BBlo8aZrHiZYYS7mxx
0DvMSMHD8ssw/FaH3ISE2RrrVGvjJXIYRIjZyeGkZoormIrID0YxhVZr2+K/aOGk2Bru5yFVoEpn
mfOdfLlC1uWxMBOAnc6p4KbVh+WyJ3/5gdCIu7RDmra/m3RbuWNk9gvgT30GN8+KAU1AkQcuzsBJ
srAYFcwXXiJ2slWZVb4sWAJHfZrqnH545hd5dwD50qFw3DzxEs8ZzyMefhX4QT4rpxt647dKDeOc
lAmF/25chHtkPVyo1sxxJsv+vI/8dFYJmy94JKVhX+XdoPH40LrF/1b/5f0/k+SmaY3jQjsPvy+/
m99vecY37dYIoHMH5lvYTMlwIiUD2rVZGbvkXYjC4s1ACyzi7FvtPeTmF42TAdjfTLawdy7+ouO8
kWOhKwCp4OxQKMRb4OoNjG42Fom/VA4UaElCcSwydg3n3ZC3LcdkJYJXITVQahOLyeFCruiA7hlE
suf+1UUiJPtYuQEbO1FDts0D4Dw74GrBPK9XyARt5WSF/LSo9LihIEoF4iersfm/G5WsnrDWz7Fk
HaZkDmy/8AqhDSQNqhzpcN64ZMCapfQWWUcIqxyt28c0YXe1s14F1vod8yg/Io+C8UHCViZsNUpd
0lGPMC6Du4fmq9Ir1PXFRDzONB6fEHJncBZ5NrUzzns8QM/oDsUvHkcOT/3RfyBy01yT4+WWy7Uw
szEPxevRTh2adDXHKik7MmoD4Tb1E/SSurKyQCtl4Fa1Cp9tesYfdozr9aD5ipdEqRAxboD6Q4HG
gkT1yxRvBvLVcf7N7Ff744lgjDNl6YYQ0QkgQqaZcNldJpXsl4bUp2/5EmoBs/ZUY2yawwDKekQe
WIiXUj2Jza0zpprfAjfs/HpTApwThBedWuwNIsmYTS5QooQdlQIZfT7d9Yg4QSSgjx/WgS2Hs7jT
olbEbkk7rkA5MiXBkaFCd/MpNVHiyd6q0v35FHKoI3+B2c3VNKIn4KWhja1G1nrUrCYn5qy92DlZ
5PhBpA8N+Sg0MpMJGcAzzzB5BAlaxwwdtM7360d7YHwtP9YC2clgv1usLqV1o7XDTWlm03DnY9ea
AZnlEtwKdmncjveYkmyXgEl14hWJALNaHwowMa0T3f1rhXHHe4TbCMoxa08p12LQg3PYIlbx64px
UK9dsCQ8T78hEOkGLO9HeJSIeVlpp3A8PPCuZwaYFNRKUcWCS/EEydVDMoxGW3cQsWc25lSSCWgT
Ziv6Dawc4u0Zxp6VUfechsSkUcsk117oaR153ZJXL/5HeSUdEnjg0fhNC7vqnjcysi2oC/dIsRr5
NZ1L8IAB2fdjwTIuewTHVbFpPU09cDetPC7AQW1p4jxgrwqtIoC6NBihYHGyk9zWsKFOdX7elCAT
WSxNV4tJa7x7oL/CkEiPXuW0zzUBP1Jm6mEjn5kA/KueYou0STrgmT3ju4Qm+Vtfayd52c3Z/Vkq
aLVqy6R9G2wWdL3tn3td8Xo3g0WEpSa/X6fwFE1YEZQQ7ERL2g/+Zwjqxr+7lfe/u4XN/pY4Klz2
pzMoelG1g696WTkSS8UsV0RzgdzbpzNN8uAqyWYjcSvz1ssWaLfsd5HOCMCWVhtw2n5z+uRl1aVr
tXUl2G3WwtXZI4VSGLH1s0vLAXHDn0Cq5Es8ZwUVmlcatk8bQLUlEeC1OKaJBhehI1mCSfV5gQNg
urcM2SRssTN4b7MsujD9aaqVAHit0cbtoIyyxoPkFFnGN8t5sKrueguJC9XOXhO58VIY6TuSHbxi
IbRtpEzocGSkzEuKEJC4q8WLUuVwDEHu4SvZT6kC5Wye4EAV1EAQ80vgk2lT+MMiVvflxWTEtFMu
eGpKT287OBsJ44GApeL2AfJpfAtGo5pXon9aWX6NttU66YCLizXw6UYyA2x52xr7q73AQ8qXCZ2q
OswEW6/yqxgwPwjODo1OHSLwdKjLWRdN0NOCXgPlUKcNs+8y1FgD6GqRVuHEein+i1NTFFpfYDV5
bFVSCbgia/LCAjt9zq8QM5k2sTeTdOVSAvgJBQK1LJyjUtdzPb6/y8Gri+x7A4OAiob43XhXnURl
FrJMrl7LPamko2e9IUMDwp8/P/UYghPUznagV5jnIa4tViuHhJ0zSq3Lw6Ze6abxZ39ECHp2HcPn
DJaVZczmr8voZGd/PY4sREb1Ei4CUEsweIwPY+BFTwUiA9S+GDNWqmW7tsJ1JQeWjc9NBxJ0VtxY
dVGqyumsQurjTpKHW4vdO6WQYWanhw71ZTe1+VjOa55K9xj73WZsypg2yFRyqbltOZCC6kRUKoNX
nzK8vmcYLhqxW8nIv9M8avnIUOXWZau98k9/CPcknpvRK8lAFyjRmxgX++Yy9LpzsGwwW2AQ1zDI
zDJySp7Z1fbDdqfUxQV+0VrRKiUyHsLMDtAwXj2h/kdiprc53ApA8rjRsf2q30AS184HsAwC6hab
k/phZvmDoA97Dlccnw00/AVo9s4JT4vxNufb+ukBlGc1a3UqFV4DdqfMMMaDI9uNHaw97T5ZERJc
1sriSPfxGGJp17U8m3EFb7MhtPRvLfcFLbMfhbhl4660M59FiGDHsf5CNDWifiF5kKDRVhXB5XgZ
jxhqUMHQBAWkhj+wqaodhYdS7j+6l5g2TvEqyuzTfRAMLMuRscvWBx4QCVxL/DiiYb+k4Qunbe2Y
YnWU0oc+nZ35WveqhbG08rLBueuMTlpsurthtF8CCyJGrPvA4w+I/KI/fCTw6PrXmPZUuKjuU2Mu
PxYSvtFQgGeumuQobC/DH2RftSAtpm7rSJhmOx/byjJbE2nHan6mLIUO1pR3u7LP5r68kQVA8OIF
tbZcpy1AfT6zYGzVgpy2JsaZgvNmda7uUUai4obj/Ci7WwjGuj3Z6rRwJQNi7Wg2pFfecw4yA/4G
olqvHaOQr9Ft4a3PZJLOJxqQizLQHp4m/9irr8Ezcf7tgk37BZFTwnKQyQSelCoo4eS+U3f+xBc4
GmI6v5CG/2Q1Wytof2tJ0aAUka0dyo60V2y/5SbwIG+MRMUmp3lQWOlBYQMBXufL1ECBC5QLu8vW
VmZxXk4G7s6EYdLkwRK9iiZagRNZkYouLWH4Rrq2ZN3xr2dTj6R2sZo2ZUAjHLuo4gQ1qe1mtpt4
lZp8TJCDp/FTnkzV3xkCPcs6yHE/uYdha4K1GM41uHD81SqTyijkytVuTkLos5psgYE/jApOF6TV
aYnM4zJfacaHrbzXh/SEeotMg0aSFdsENAdbvqNyQENbFdxtb+sTn5SWadpuNrfeCWjHwWcZrpBs
YtEH78Ob/6wBuvQbxrc7Dy+oXAlL6cZB4/dHaAar4w2b+eyGxziV614mevqlrkEkGPrkqGhArZN+
XIjEG2EaD7wUdE8paQJ3HwfTuInHfPHSqINobTatNTltzy3Vb7w5vrJN7xIZw4kML3VXRhAJt6+R
HrEXpZDcpMYHrwK0+lL6wyDuK7nbHuz9LLdVKp6Ic7Sq7bkHUbHVcxchigpQCiiJxFUlXd539QRj
isxheVCQK8pXja3RZ+EV+94xMWuGfePD+NAcwoS8yOF16I/8VDyV+fw4rJ2dDMqMHsAeTlvKuGKH
pdxy+2e8Xv9KVqiiLKPvns3AxdCjTImdYb8QaHdIHx+ivrMnGHBFN0JYt0l/PwHBuyL8s1x0kmYB
IaMi9aPQ9pO+SnYfBRFVTw1K8R333TuRa4e5P1ASJJW4c+6vJzvagrKcGcz5VzqgR+LQ8rw9ifTI
i9+TTkhwVstMgtcbejwgPkAO920NF1Aa1WFfWU+femUV06l94fXhh/kgN5nNOJ8gymbv1LZNvA/P
rztz+Nc7i1BUG9A8LGKdBxDpCSvgRz61YBcsNe6NWhIZxF9HaXTVGXYY7Z5nTtFqaMHKjxUIpM5Q
bufIqv9J06bG34NbZ1iIVEjeQKrK4AoXSNG5aB68gZquvduH6Gd0e9B/xLjyLhoJ8oJygPbtE1R5
R5Il9s4WA0xtA1DpqMSH1XSgTo9XAJ10W5rrfOR8opGgG9hWC1qOpiNx012VxqpkGd9xu33I20oQ
o0+zFXz1y9Mkr+FDbXPjoxPZ1UoVSEO97qGr7GiLpJWhT/C/IWnwDrCk1ZXFbYlGF6tO5DwZsAfR
tt8dfo9a4gDPLnOVQDTLreGp69xbbiT9FQ30exLtbO3NIqd8LzAM5yGyGCGyZPR3D1x9gTa+oVOX
HUepIqf4k7axcTOa5eGnKA9NeU2y4DbBFGnZqj7vmHynC5WfBops//m24vTWWUxLkH3n3/DGgkhL
NmJyPHeSNn1EuMTwEaLFD/Xp0MzZaLouCDwLd+a0w5Fqd0sDhuKw9UYOba9cm7ZizY9CUpz4brwT
Vxrjum/W2cE7l8Vo5rlNLyIn2eWX6lemoMFDLcfKILCOHQt74baKe/7rHbiRp1MfUANf8PlEpzJY
PsWmR/m9L2bZqNVmIuqAQgvU6XIRDJRrZRawIwqPbVFPXXx+ulqVBy6Itjycpe4zW0crN0NKkUeS
Aa/5jZ3SgZ+6vVuQSXikL9kePSkwssNOooi1SyZSxZGhf5Pgs69BAf9bxa1ZPm9dD9Yc0PO564pe
tD60/n0WPKGTDp7IIVsq4Xy3rhwtCc6dg2uTkkrl48CFh+7DG+DQuo+WUhgKPPGdVT4KBXrRoxja
/9i/uoAssC3E7YKy4E90e5/VU1QLphK9HpGStgG/A+rvgXXmKXGKmZOqSQGA4wwbFkPOwm0XJA/2
hb3YXjS7gCY3kG9m1YFJQsPlDzTnihTDQl2qGN7UnJngZUMZsPkyPvmxAiIL9BI+SV46ltYS36jW
XRo99soqKj+/SGgxRolasemmnm+Epl4bG5v3O8PWHUrYbB8mtLqln9FUMJ0Ix5DTlEJjV715O4lM
j+LaaitmP84BOSZGwc+6CYDrT9F2KcROmevWuxv95m+o7SByzDDzAr5d2+my3Drr9H3pAJ+wRXtT
krYXPI4u0kg3eX+1fdUoocbkolQXPUJ469Da8Qr9gYF1bxdv7NRlS6MSx7w1TT+ODBANtqttc80y
QCj1EZU8oSzTPnbzTo/NVh1pdZh+taXgml6FhXmzJ+nzRgLsrDBGpTFWPgLWEBN0Gx6KRUrMwTVY
g/kYS+kjuPQo0xyU2s9lbarO1Eo+bxWmKRrJJf9aOViqTO+E+cHnKsTEeHyBU2gaO/pwMlNgfktu
xE+IyNw29pj8KC3wYvocXRDrya7rQlIs2BWDsqwZ95BT1s735QoWucpQuGd/zXZMfvnT8zSzPzhO
GP3uXgUFChK0mp9WAXm/55onILTuuqW66rdhwiJZlKpR7Yc9KFehFqYr1FsluMrrKSz9FlXTlhZ7
V0jteUnrw5FBWRzTjxzNuTZ58IH/9JULfyZlL7FXCkQC2HJvWNrnT3PpZdGdo5YaPzzL4Yklqq0/
5yYCFcOlBbUC/9WDC2hMsqTEJMsi7u0exYvlllh8sr0f4skDbySWnWsOMLcxi0m+Ief6cakOehp8
up3cS/QrVH0ZeW9Aay8JGW0EtxxLea9Dq08rfRogUbmDQhZ7VSBLbqo96MPNNRzF3b09Ba79AmVP
nJ74YQWYXd5IW2y8P/e+a4W8A6eeC8Uomp5M+/hHQ1AnyASM2qCn3gVNlSsa/sNBSWcDrOsvCIVT
LSNT8bHgiZU0FVf2YeQ9KBnJULzV1tZLkZ9d25Xs+e7ju9715P8/AZGJ/bkNUlXrrHvJZ1jHYeMw
olQmTfSJgUuHAsfFk2JH3CTqyLHQCdVeTG3/pDG95QyoWFgx0UwJAu4UPb4WL3DKgXJfTJ25VeAK
RWsVg5ZRef/5RiwaR43Hz2mXFiudqnW7J5/FX2OAatnpe5Mlo/JCd4d2RUQlJzgpL74Z3DJJFQjN
vr7fmFkfqUAlQII9ZiN3qieJd7Nd9dqGbTtHDarf7m/I2xyhNI5Q5ufuBViM04H2djHyQmTyCjgF
JSoFgg1PR1+CiUnliyWR6iadiwiEEv8QptNHVVHEnFaPHKkvDCYhSPLnhdOlvyOY0XvvSzAChYum
BZVQHByXF8ksJEkErCZiaZX0uvulyZEuFkncdxUR0bti5QXrzcznzjd7gU6pSN2RkulhUU9RrRgC
Rp2LBePkwrXkStKI/RUCmoe89CLzYF95kdcaTTtsRMZAIOwLtlGSlggT3DrTbGaruPr7Oq21kP07
hlz7uX6iR3clnKLf7w+lWZBdf3KRlOuAMMGorpOoP+3AK2eHl25mrhIEQZRtPWE0JIcQnVVVuJZi
3F+R+3a70H/9Cec3vpdTzGXj4wg9MAww/dWFkbRLeJ05x1L6jkK5UkHEW16fuhGeVYJGUV84n17x
fFSxSZsHiFK7nNzCU63dQ3FIysmbT0hUPGhDf3yb5EOBYdERI/2PfXZ1X33U1KcxKX9VhQ4piLof
Xm7ajoIBrQyX3a1oigFMvNv0lwf4UYBfXo1+OChzxlSPQKE781sETtcqNpwU1nBjkv3BlMslUEQL
3FtVs4AxeuPAg8IriC24cmqPtYlWzHsd7N6FScLnxRXZzDYJg1ZKEDbze5gVn5pTFqmNvTbB6dkk
zBlh1jFm3na7xHXyXyBSRMUvQ7kpIKgFjQBExXJlFz6cPgJAgB/oMg2JB6/7tRyAtXO0/R+V5AHK
AjSt0AHe0+8x5KrnZ/S3WhyOjiMr+hqKkNQ7Qq1/OwWXa+kRjvoAny9O+T4THYWSOhsGUTg8oE4v
0Jyq1w6S3gApXK0kvgsonPgiIHl9bG5ObBhyCCP6/jE0ZBRPF/BiWcIwRxQcViGL13UJFSGcLbnt
PUTbQ0+YRYuepqlkPsL3WVDi8rvas46w5VnxwdrhWD22QQRwvN4Xi+DXZeXnmJpbTj57y1wZgeRF
fPa8Q8UmgS8ZJhkv955Iu25jIeRVkSSinXqizjTmxzig5v+p/RtBlpFXgJFGabveLa5gZ8ZASQEA
QZIR5v8OkLtWjGKE1szECXLvGDwZIberIHgcEhur8U9LpjB8p4mTA7KqikumZodGCsesdcOBUM0v
YLJbGfPX8Vmw+ovnOjgCRL1i8e03OWWEDhq7AnZRaBjpAdp8irpDiO82KoKzMsmiCPR/mW7LtdpZ
iZKsKAJExoqYh128A/9rB8igwewrKPlJQBCGG+7r3D/MZcN4qJYJVg2oC4NnHIQARD3WkxQlFAM6
sGxTPBDUfTpGKW7qVLhnSCDVxytt7nTPgGK1VZ/QqBA7vT/Ygv4hySHef/ZmZekxAIhDIeM7PZIN
RlykbZPdmgVE83yB+/QKvU2R2GU0ObSnstkIfNen6BHyjZTV6lOBGzvS4aiEbCV9hwDEQLM65jUJ
zyJsqbs/QgxqQM0DarXwLYCCmfH3ZpMCWQ1iIomM69t2yaEZz2/nrJxqIPt8nMbtrRh8oqikxU0E
hKEbHtLV7JliKmoawsR3RjjRSpe8RCkZkJKxlN3nt8XYh3WinCe1vtGFi+lsTrSkv+EzQoJyH5GE
NXVXlyb/b/5416TQdSI4aTw3U5exPy83hWdiXGp8qs2I26HCPe0hv+oawJISzc4c9gzNDYMsUUkn
exnRYzea27xrNvg4fgH88QDNE4+gIeQ+r2Yn15mVHJfTwF0d7QeLm9nhcrA/9wBGK/zKxBX7y8hn
ajz/G7q2hKPRTAfT8px5IlSkOV1nopiga1SPX3r9EcKVpeFrDWvF2QXfEkqD2vF0HNCethKDl8Nv
btRF9y7n1U5aK6liha5JNlH2HlLUeZEEVh+ThMzTZAcrCO6kC+Rjo1pBqmlsWM0HpMT+0c4/ny+d
ufd5YeASfx6SjQ0Dx8MjGAhUYiCPOE+4LntSpWolPd4/7GzHt/XWyBOu7luGrkED+/mnZtNqcHxA
6ahOtcHuIq+HlQiD0aj9ei51
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_lite_if is
  port (
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    irqdelay_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 5 downto 0 );
    irqthresh_wren_i0 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ioc_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mm2s_soft_reset : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_lite_if;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_lite_if is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal \axi2ip_rdaddr_captured_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[7]\ : STD_LOGIC;
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip2axi_rddata_captured_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_d1 : signal is "true";
  signal \ip2axi_rddata_captured_inferred__0_i_33_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_captured_inferred__0_i_34_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_33_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_35_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_36_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_38_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_39_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_40_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_41_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_42_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_43_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_44_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_45_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_46_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_47_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_48_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_49_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_50_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_51_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_56_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_58_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_59_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_64_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_65_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_66_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_68_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_69_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_70_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_71_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_72_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_73_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_74_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal mm2s_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal prepare_wrce_pulse_lite : STD_LOGIC;
  signal prepare_wrce_pulse_lite_d6 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal \reg_module_hsize[15]_i_2_n_0\ : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal sig_arvalid_arrived_d4 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\ : label is "soft_lutpair4";
  attribute srl_name : string;
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 ";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\ : label is "soft_lutpair4";
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 ";
  attribute SOFT_HLUTNM of \ip2axi_rddata_captured_inferred__0_i_33\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ip2axi_rddata_captured_inferred__0_i_34\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair5";
begin
  D(31 downto 0) <= mm2s_axi2ip_wrdata_cdc_tig(31 downto 0);
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\;
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\;
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\;
  \out\(1 downto 0) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(3 downto 2);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rdata(31 downto 0) <= ip2axi_rddata_captured_d1(31 downto 0);
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      I1 => mm2s_axi2ip_wrdata_cdc_tig(29),
      I2 => mm2s_dmacr(22),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(28),
      I4 => mm2s_dmacr(21),
      I5 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(26),
      I1 => mm2s_dmacr(19),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(27),
      I3 => mm2s_dmacr(20),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(25),
      I1 => mm2s_dmacr(18),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(24),
      I3 => mm2s_dmacr(17),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(20),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(21),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(22),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(23),
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(17),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(16),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(19),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(18),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\,
      I1 => mm2s_axi2ip_wrdata_cdc_tig(16),
      I2 => mm2s_dmacr(9),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(21),
      I4 => mm2s_dmacr(14),
      I5 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(20),
      I1 => mm2s_dmacr(13),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(19),
      I3 => mm2s_dmacr(12),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(18),
      I1 => mm2s_dmacr(11),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(17),
      I3 => mm2s_dmacr(10),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized1_25\
     port map (
      D(6 downto 5) => mm2s_axi2ip_wrdata_cdc_tig(31 downto 30),
      D(4 downto 3) => mm2s_axi2ip_wrdata_cdc_tig(23 downto 22),
      D(2 downto 1) => mm2s_axi2ip_wrdata_cdc_tig(13 downto 12),
      D(0) => mm2s_axi2ip_wrdata_cdc_tig(0),
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\,
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      ioc_irq_reg => ioc_irq_reg,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(5 downto 0) => mm2s_axi2ip_wrce(5 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(4 downto 3) => mm2s_dmacr(24 downto 23),
      mm2s_dmacr(2 downto 1) => mm2s_dmacr(16 downto 15),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\(5 downto 0) => axi2ip_wraddr_captured_mm2s_cdc_tig(7 downto 2),
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg(0) => prmry_resetn_i_reg(0),
      \reg_module_hsize_reg[0]\ => \reg_module_hsize[15]_i_2_n_0\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d4,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(0),
      Q => ip2axi_rddata_captured_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(10),
      Q => ip2axi_rddata_captured_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(11),
      Q => ip2axi_rddata_captured_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(12),
      Q => ip2axi_rddata_captured_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(13),
      Q => ip2axi_rddata_captured_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(14),
      Q => ip2axi_rddata_captured_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(15),
      Q => ip2axi_rddata_captured_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(16),
      Q => ip2axi_rddata_captured_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(17),
      Q => ip2axi_rddata_captured_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(18),
      Q => ip2axi_rddata_captured_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(19),
      Q => ip2axi_rddata_captured_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(1),
      Q => ip2axi_rddata_captured_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(20),
      Q => ip2axi_rddata_captured_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(21),
      Q => ip2axi_rddata_captured_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(22),
      Q => ip2axi_rddata_captured_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(23),
      Q => ip2axi_rddata_captured_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(24),
      Q => ip2axi_rddata_captured_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => ip2axi_rddata_captured_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(26),
      Q => ip2axi_rddata_captured_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(27),
      Q => ip2axi_rddata_captured_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(28),
      Q => ip2axi_rddata_captured_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(29),
      Q => ip2axi_rddata_captured_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(2),
      Q => ip2axi_rddata_captured_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(30),
      Q => ip2axi_rddata_captured_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(31),
      Q => ip2axi_rddata_captured_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(3),
      Q => ip2axi_rddata_captured_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => ip2axi_rddata_captured_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(5),
      Q => ip2axi_rddata_captured_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(6),
      Q => ip2axi_rddata_captured_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(7),
      Q => ip2axi_rddata_captured_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(8),
      Q => ip2axi_rddata_captured_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(9),
      Q => ip2axi_rddata_captured_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(0),
      Q => mm2s_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(10),
      Q => mm2s_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(11),
      Q => mm2s_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(12),
      Q => mm2s_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(13),
      Q => mm2s_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(14),
      Q => mm2s_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(15),
      Q => mm2s_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(16),
      Q => mm2s_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(17),
      Q => mm2s_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(18),
      Q => mm2s_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(19),
      Q => mm2s_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(1),
      Q => mm2s_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(20),
      Q => mm2s_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(21),
      Q => mm2s_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(22),
      Q => mm2s_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(23),
      Q => mm2s_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(24),
      Q => mm2s_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(25),
      Q => mm2s_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(26),
      Q => mm2s_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(27),
      Q => mm2s_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(28),
      Q => mm2s_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(29),
      Q => mm2s_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(2),
      Q => mm2s_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(30),
      Q => mm2s_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(31),
      Q => mm2s_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(3),
      Q => mm2s_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(4),
      Q => mm2s_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(5),
      Q => mm2s_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(6),
      Q => mm2s_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(7),
      Q => mm2s_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(8),
      Q => mm2s_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(9),
      Q => mm2s_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(0),
      Q => mm2s_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(10),
      Q => mm2s_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(11),
      Q => mm2s_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(12),
      Q => mm2s_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(13),
      Q => mm2s_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(14),
      Q => mm2s_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(15),
      Q => mm2s_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(16),
      Q => mm2s_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(17),
      Q => mm2s_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(18),
      Q => mm2s_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(19),
      Q => mm2s_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(1),
      Q => mm2s_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(20),
      Q => mm2s_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(21),
      Q => mm2s_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(22),
      Q => mm2s_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(23),
      Q => mm2s_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(24),
      Q => mm2s_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(25),
      Q => mm2s_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(26),
      Q => mm2s_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(27),
      Q => mm2s_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(28),
      Q => mm2s_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(29),
      Q => mm2s_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(2),
      Q => mm2s_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(30),
      Q => mm2s_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(31),
      Q => mm2s_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(3),
      Q => mm2s_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(4),
      Q => mm2s_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(5),
      Q => mm2s_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(6),
      Q => mm2s_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(7),
      Q => mm2s_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(8),
      Q => mm2s_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(9),
      Q => mm2s_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => prepare_wrce_pulse_lite,
      Q => prepare_wrce_pulse_lite_d6
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => prepare_wrce_pulse_lite
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => sig_arvalid_arrived_d1,
      Q => sig_arvalid_arrived_d4
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce_pulse_lite_d6,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => p_1_in(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => p_1_in(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => p_1_in(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => p_1_in(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => p_1_in(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => p_1_in(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(0),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(1),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(2),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(3),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(4),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(5),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(0)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(7)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(6)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(27)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(5)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(4)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(3)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(2)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(31)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(30)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(29)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(28)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(27)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(26)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(26)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(25)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(24)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(23)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(22)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(21)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(20)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(19)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(18)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(17)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(16)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(25)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(15)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(14)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(13)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(12)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(11)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(10)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(9)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(8)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(7)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(24)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(5)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(4)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(3)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(2)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(1)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(22)
    );
\ip2axi_rddata_captured_inferred__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(31)
    );
\ip2axi_rddata_captured_inferred__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(22)
    );
\ip2axi_rddata_captured_inferred__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(21)
    );
\ip2axi_rddata_captured_inferred__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(4),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(20)
    );
\ip2axi_rddata_captured_inferred__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(3),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(19)
    );
\ip2axi_rddata_captured_inferred__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(2),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(18)
    );
\ip2axi_rddata_captured_inferred__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(1),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(17)
    );
\ip2axi_rddata_captured_inferred__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(0),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(16)
    );
\ip2axi_rddata_captured_inferred__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(15)
    );
\ip2axi_rddata_captured_inferred__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(14)
    );
\ip2axi_rddata_captured_inferred__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(13)
    );
\ip2axi_rddata_captured_inferred__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      I2 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      O => ip2axi_rddata_captured(30)
    );
\ip2axi_rddata_captured_inferred__0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(12)
    );
\ip2axi_rddata_captured_inferred__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(11)
    );
\ip2axi_rddata_captured_inferred__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(10)
    );
\ip2axi_rddata_captured_inferred__0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(9)
    );
\ip2axi_rddata_captured_inferred__0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(8)
    );
\ip2axi_rddata_captured_inferred__0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(7)
    );
\ip2axi_rddata_captured_inferred__0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_captured(6)
    );
\ip2axi_rddata_captured_inferred__0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(5)
    );
\ip2axi_rddata_captured_inferred__0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(4),
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(4)
    );
\ip2axi_rddata_captured_inferred__0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(3),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(3)
    );
\ip2axi_rddata_captured_inferred__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      O => ip2axi_rddata_captured(29)
    );
\ip2axi_rddata_captured_inferred__0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(2),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(2)
    );
\ip2axi_rddata_captured_inferred__0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(1),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(1)
    );
\ip2axi_rddata_captured_inferred__0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(0),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(0)
    );
\ip2axi_rddata_captured_inferred__0_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFB0"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      O => \ip2axi_rddata_captured_inferred__0_i_33_n_0\
    );
\ip2axi_rddata_captured_inferred__0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      O => \ip2axi_rddata_captured_inferred__0_i_34_n_0\
    );
\ip2axi_rddata_captured_inferred__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(28)
    );
\ip2axi_rddata_captured_inferred__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(27)
    );
\ip2axi_rddata_captured_inferred__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(26)
    );
\ip2axi_rddata_captured_inferred__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      O => ip2axi_rddata_captured(25)
    );
\ip2axi_rddata_captured_inferred__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(24)
    );
\ip2axi_rddata_captured_inferred__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(23)
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF515151"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\,
      I2 => mm2s_dmacr(24),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(22),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(27)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(13),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_45_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(18)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(12),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_46_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(17)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(11),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_47_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(16)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(10),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_48_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF515151"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_49_n_0,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\,
      I2 => mm2s_dmacr(11),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(9),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(14)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF515151"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_50_n_0,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\,
      I2 => mm2s_dmacr(10),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(8),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(13)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF515151"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_51_n_0,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\,
      I2 => mm2s_dmacr(9),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(12)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(21),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_36_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(26)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA280A280A280"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\(0),
      I3 => ioc_irq_reg,
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\,
      O => in0(11)
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0505050D05050"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(6),
      I2 => ip2axi_rddata_int_inferred_i_56_n_0,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(6),
      O => in0(10)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0505050D05050"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(5),
      I2 => ip2axi_rddata_int_inferred_i_57_n_0,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(5),
      O => in0(9)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0505050D05050"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(4),
      I2 => ip2axi_rddata_int_inferred_i_58_n_0,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(4),
      O => in0(8)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0505050D05050"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(3),
      I2 => ip2axi_rddata_int_inferred_i_59_n_0,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(3),
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA280A280A280"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\,
      I2 => mm2s_dmacr(4),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\,
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\,
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA280A280A280"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\,
      I2 => mm2s_dmacr(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\,
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0505050D05050"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(2),
      I2 => ip2axi_rddata_int_inferred_i_64_n_0,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(2),
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(20),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_38_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(25)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0505050D05050"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(1),
      I2 => ip2axi_rddata_int_inferred_i_65_n_0,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(1),
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0505050D05050"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(0),
      I2 => ip2axi_rddata_int_inferred_i_66_n_0,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(0),
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA280A280A280"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\,
      I2 => mm2s_dmacr(0),
      I3 => mm2s_dmasr,
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => ip2axi_rddata_int_inferred_i_33_n_0
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_35_n_0
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(6),
      I1 => mm2s_dmacr(23),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_36_n_0
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(5),
      I1 => mm2s_dmacr(22),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_38_n_0
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(4),
      I1 => mm2s_dmacr(21),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_39_n_0
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(19),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_39_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(24)
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(3),
      I1 => mm2s_dmacr(20),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_40_n_0
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(2),
      I1 => mm2s_dmacr(19),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_41_n_0
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(1),
      I1 => mm2s_dmacr(18),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_42_n_0
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(0),
      I1 => mm2s_dmacr(17),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_43_n_0
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(7),
      I1 => mm2s_dmacr(16),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_44_n_0
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(6),
      I1 => mm2s_dmacr(15),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_45_n_0
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(5),
      I1 => mm2s_dmacr(14),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_46_n_0
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(4),
      I1 => mm2s_dmacr(13),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_47_n_0
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03550303"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(3),
      I1 => mm2s_dmacr(12),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_48_n_0
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => ip2axi_rddata_int_inferred_i_49_n_0
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(18),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_40_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(23)
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(1),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => ip2axi_rddata_int_inferred_i_50_n_0
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(0),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => ip2axi_rddata_int_inferred_i_51_n_0
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFAFAEAFAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_68_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(6),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(6),
      O => ip2axi_rddata_int_inferred_i_56_n_0
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFAFAEAFAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_69_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(5),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(5),
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFAFAEAFAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_70_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(4),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(4),
      O => ip2axi_rddata_int_inferred_i_58_n_0
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFAFAEAFAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_71_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(3),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(3),
      O => ip2axi_rddata_int_inferred_i_59_n_0
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(17),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_41_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFAFAEAFAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_72_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(2),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(2),
      O => ip2axi_rddata_int_inferred_i_64_n_0
    );
ip2axi_rddata_int_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFAFAEAFAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_73_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(1),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(1),
      O => ip2axi_rddata_int_inferred_i_65_n_0
    );
ip2axi_rddata_int_inferred_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFAFAEAFAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_74_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(0),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(0),
      O => ip2axi_rddata_int_inferred_i_66_n_0
    );
ip2axi_rddata_int_inferred_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mm2s_dmacr(8),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_68_n_0
    );
ip2axi_rddata_int_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mm2s_dmacr(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_69_n_0
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(16),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_42_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(21)
    );
ip2axi_rddata_int_inferred_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mm2s_dmacr(6),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_70_n_0
    );
ip2axi_rddata_int_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mm2s_dmacr(5),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_71_n_0
    );
ip2axi_rddata_int_inferred_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mm2s_dmacr(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_72_n_0
    );
ip2axi_rddata_int_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => mm2s_soft_reset,
      O => ip2axi_rddata_int_inferred_i_73_n_0
    );
ip2axi_rddata_int_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mm2s_dmacr(1),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_74_n_0
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(15),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_43_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(20)
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(14),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_44_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\,
      O => in0(19)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
\reg_module_hsize[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => axi2ip_wraddr_captured_mm2s_cdc_tig(6),
      I1 => axi2ip_wraddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_wraddr_captured_mm2s_cdc_tig(3),
      O => \reg_module_hsize[15]_i_2_n_0\
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => wdata(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => wdata(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => wdata(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => wdata(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => wdata(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => wdata(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => wdata(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => wdata(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => wdata(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => wdata(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => wdata(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => wdata(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => wdata(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => wdata(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => wdata(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => wdata(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => wdata(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => wdata(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => wdata(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => wdata(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => wdata(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => wdata(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => wdata(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => wdata(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => wdata(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => wdata(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => wdata(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => wdata(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => wdata(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => wdata(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => wdata(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => wdata(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reg_module is
  port (
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    mm2s_soft_reset : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    mm2s_dmasr : out STD_LOGIC;
    mm2s_ip2axi_introut : out STD_LOGIC;
    mm2s_regdir_idle : out STD_LOGIC;
    stop_reg : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    ch1_delay_count0 : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ : out STD_LOGIC;
    initial_frame_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0\ : out STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_module_hsize_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[12]\ : out STD_LOGIC;
    \reg_module_vsize_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[7]\ : out STD_LOGIC;
    \reg_module_hsize_reg[6]\ : out STD_LOGIC;
    \reg_module_hsize_reg[5]\ : out STD_LOGIC;
    \reg_module_hsize_reg[0]\ : out STD_LOGIC;
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ : out STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ptr_ref_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_counts_reg : in STD_LOGIC;
    irqdelay_wren_i0 : in STD_LOGIC;
    irqthresh_wren_i0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    halted_reg_1 : in STD_LOGIC;
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    introut_reg : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_packet_sof : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    mm2s_tstvect_fsync : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    mm2s_valid_frame_sync : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_0_0_axi_vdma_reg_module;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reg_module is
  signal \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86\ : STD_LOGIC;
  signal I_DMA_REGISTER_n_38 : STD_LOGIC;
  signal I_DMA_REGISTER_n_39 : STD_LOGIC;
  signal I_DMA_REGISTER_n_40 : STD_LOGIC;
  signal mm2s_prmtr_updt_complete : STD_LOGIC;
  signal \^ptr_ref_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(24 downto 0) <= \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\(24 downto 0);
  \ptr_ref_i_reg[4]_0\(4 downto 0) <= \^ptr_ref_i_reg[4]_0\(4 downto 0);
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.system_axi_vdma_0_0_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68\,
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67\,
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0),
      in0(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(3 downto 0) => mm2s_axi2ip_wrce(6 downto 3),
      mm2s_prmtr_updt_complete => mm2s_prmtr_updt_complete,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_stop => mm2s_stop,
      p_0_in => p_0_in,
      prmtr_updt_complete_i_reg_0 => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[0]_0\ => \reg_module_hsize_reg[0]\,
      \reg_module_hsize_reg[12]_0\ => \reg_module_hsize_reg[12]\,
      \reg_module_hsize_reg[15]_0\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_hsize_reg[4]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86\,
      \reg_module_hsize_reg[5]_0\ => \reg_module_hsize_reg[5]\,
      \reg_module_hsize_reg[6]_0\ => \reg_module_hsize_reg[6]\,
      \reg_module_hsize_reg[7]_0\ => \reg_module_hsize_reg[7]\,
      \reg_module_vsize_reg[12]_0\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      regdir_idle_i_reg_0 => introut_reg,
      run_stop_d1_reg_0 => \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\(0)
    );
I_DMA_REGISTER: entity work.system_axi_vdma_0_0_axi_vdma_register
     port map (
      D(27 downto 12) => D(31 downto 16),
      D(11 downto 5) => D(14 downto 8),
      D(4 downto 1) => D(6 downto 3),
      D(0) => D(1),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ => \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\(2),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\ => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(2 downto 0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(2 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1\(2) => \^ptr_ref_i_reg[4]_0\(3),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1\(1 downto 0) => \^ptr_ref_i_reg[4]_0\(1 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0\,
      E(0) => E(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0\(7 downto 0) => \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\(16 downto 9),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(6 downto 0) => Q(6 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_2\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(6) => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\(0),
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(5 downto 0) => \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\(8 downto 3),
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0\ => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0),
      Q(7 downto 0) => \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\(24 downto 17),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_count0 => ch1_delay_count0,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      dly_irq_reg_0 => dly_irq_reg,
      dly_irq_reg_1 => dly_irq_reg_0,
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_err => dma_err,
      dma_interr_reg_0 => dma_interr_reg,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => dma_slverr_reg,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[0]_0\ => \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\(0),
      \dmacr_i_reg[0]_1\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[1]_0\ => \^enable_dmacr_delay_cntr.dmacr_i_reg[31]\(1),
      \dmacr_i_reg[2]_0\ => mm2s_soft_reset,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]\,
      halt_i_reg => halt_i_reg,
      halt_reset => halt_reset,
      halted_reg_0 => mm2s_dmasr,
      halted_reg_1 => halted_reg,
      halted_reg_2(0) => halted_reg_0(0),
      halted_reg_3 => halted_reg_1,
      in0(2) => I_DMA_REGISTER_n_38,
      in0(1) => I_DMA_REGISTER_n_39,
      in0(0) => I_DMA_REGISTER_n_40,
      initial_frame => initial_frame,
      initial_frame_reg(0) => initial_frame_reg(0),
      introut_reg_0 => introut_reg,
      ioc_irq_reg_0 => ioc_irq_reg,
      ioc_irq_reg_1 => ioc_irq_reg_0,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_prmtr_updt_complete => mm2s_prmtr_updt_complete,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      p_0_in => p_0_in,
      prmtr_update_complete => prmtr_update_complete,
      reset_counts_reg_0 => reset_counts,
      reset_counts_reg_1 => reset_counts_reg,
      stop_i => stop_i,
      stop_reg => stop_reg
    );
LITE_READ_MUX_I: entity work.system_axi_vdma_0_0_axi_vdma_reg_mux
     port map (
      in0(31 downto 16) => in0(27 downto 12),
      in0(15) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\,
      in0(14) => I_DMA_REGISTER_n_38,
      in0(13) => I_DMA_REGISTER_n_39,
      in0(12 downto 5) => in0(11 downto 4),
      in0(4) => I_DMA_REGISTER_n_40,
      in0(3 downto 0) => in0(3 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^ptr_ref_i_reg[4]_0\(0),
      R => p_0_in
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^ptr_ref_i_reg[4]_0\(1),
      R => p_0_in
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^ptr_ref_i_reg[4]_0\(2),
      R => p_0_in
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^ptr_ref_i_reg[4]_0\(3),
      R => p_0_in
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^ptr_ref_i_reg[4]_0\(4),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reset is
  port (
    in0 : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s_dm_prmry_resetn : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    fifo_wren : out STD_LOGIC;
    sof_reset : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC;
    halt_i_reg_1 : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    halt_reset_reg_0 : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_stop : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_reset;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reset is
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_clear_sft_rst_hold : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_min_count0 : STD_LOGIC;
  signal axis_soft_reset_re : STD_LOGIC;
  signal halt_i0 : STD_LOGIC;
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal \^halt_reset\ : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_clear_sft_rst_hold : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lite_min_count0 : STD_LOGIC;
  signal lite_soft_reset_re : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal p_axis_min_assert_sftrst : STD_LOGIC;
  signal p_lite_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal prmry_min_count0 : STD_LOGIC;
  signal resetn_i : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal soft_reset_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair147";
begin
  halt_i_reg_0 <= \^halt_i_reg_0\;
  halt_reset <= \^halt_reset\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\,
      I1 => \^halt_i_reg_0\,
      O => prmry_resetn_i_reg_0
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      O => sof_reset
    );
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_lite_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\,
      axis_clear_sft_rst_hold => axis_clear_sft_rst_hold,
      axis_soft_reset_re => axis_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      scndry_out => p_axis_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized0_0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => p_lite_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      prmry_min_count0 => prmry_min_count0,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      s_soft_reset_i_reg => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\,
      scndry_out => p_axis_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_1
     port map (
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      axis_clear_sft_rst_hold => axis_clear_sft_rst_hold,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      axis_min_count0 => axis_min_count0,
      axis_soft_reset_re => axis_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_2
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_lite_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\,
      lite_clear_sft_rst_hold => lite_clear_sft_rst_hold,
      lite_soft_reset_re => lite_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_axis_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized0_3\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized0_4\
     port map (
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_5
     port map (
      \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      lite_clear_sft_rst_hold => lite_clear_sft_rst_hold,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      lite_min_count0 => lite_min_count0,
      lite_soft_reset_re => lite_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => axis_min_count(1),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      I4 => axis_min_count(3),
      O => axis_min_count0
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(1),
      I3 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(3),
      I2 => axis_min_count(2),
      I3 => axis_min_count(0),
      I4 => axis_min_count(1),
      I5 => axis_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => lite_min_count(1),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      I4 => lite_min_count(3),
      O => lite_min_count0
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(1),
      I3 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(3),
      I2 => lite_min_count(2),
      I3 => lite_min_count(0),
      I4 => lite_min_count(1),
      I5 => lite_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => prmry_min_count(3),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      I4 => prmry_min_count(2),
      O => prmry_min_count0
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => prmry_min_count(2),
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(3),
      I3 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC3C"
    )
        port map (
      I0 => prmry_min_count(2),
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(3),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA6A"
    )
        port map (
      I0 => prmry_min_count(2),
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(3),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(3),
      I5 => prmry_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => prmry_min_count(2),
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(3),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => sig_rst2all_stop_request,
      O => halt_i_reg_1
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized0_6\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_in => resetn_i,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized0_7\
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => prmry_in,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => sig_mm2s_dm_prmry_resetn,
      assert_sftrst_d1 => assert_sftrst_d1,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      halt_i_reg_0 => \^halt_i_reg_0\,
      halt_i_reg_1(0) => halt_i_reg_2(0),
      halt_reset => \^halt_reset\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      \out\ => \out\,
      prmry_in => resetn_i,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      stop_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => dma_err,
      I1 => mm2s_soft_reset,
      I2 => \^halt_i_reg_0\,
      I3 => \out\,
      O => err_i_reg(0)
    );
fg_builtin_fifo_inst_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      I2 => empty,
      I3 => lsig_cmd_loaded,
      I4 => mm2s_frame_sync,
      I5 => full,
      O => fifo_wren
    );
halt_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => mm2s_stop,
      I1 => run_stop_d1,
      I2 => halt_i_reg_2(0),
      I3 => soft_reset_d1,
      I4 => mm2s_soft_reset,
      O => halt_i0
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_reset_reg_0,
      Q => \^halt_reset\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_valid0 : out STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tlast_i : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    m_axis_mm2s_tuser_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_all_lines_xfred_s_dwidth : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    \r0_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  signal acc_data_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal acc_keep_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_last : STD_LOGIC;
  signal acc_user_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal areset_r : STD_LOGIC;
  signal d2_ready : STD_LOGIC;
  signal d2_valid : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_data_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_data_accumulator[1].acc_keep_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_13\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_16\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_19\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_2\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_20\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_21\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_22\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_23\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_24\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_25\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_26\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_27\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_28\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_29\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_3\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_30\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_31\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_32\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_33\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_34\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_35\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_36\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_37\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_38\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_39\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_4\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_40\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_41\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_42\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_43\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_44\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_45\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_46\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_47\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_48\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_49\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_50\ : STD_LOGIC;
begin
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_fifo_ainit_nosync,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer
     port map (
      D(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      D(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      D(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      D(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      D(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      D(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      D(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      D(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      D(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      D(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      D(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      D(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      D(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      D(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      D(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      D(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      D(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      D(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      D(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      D(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      D(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      D(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      D(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_41\,
      D(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_42\,
      D(71) => \gen_upsizer_conversion.axisc_upsizer_0_n_43\,
      D(70) => \gen_upsizer_conversion.axisc_upsizer_0_n_44\,
      D(69) => \gen_upsizer_conversion.axisc_upsizer_0_n_45\,
      D(68) => \gen_upsizer_conversion.axisc_upsizer_0_n_46\,
      D(67) => \gen_upsizer_conversion.axisc_upsizer_0_n_47\,
      D(66) => \gen_upsizer_conversion.axisc_upsizer_0_n_48\,
      D(65) => \gen_upsizer_conversion.axisc_upsizer_0_n_49\,
      D(64) => \gen_upsizer_conversion.axisc_upsizer_0_n_50\,
      D(63 downto 32) => \gen_data_accumulator[1].acc_data_reg\(31 downto 0),
      D(31 downto 0) => acc_data_reg(31 downto 0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      acc_keep_reg(3 downto 0) => acc_keep_reg(3 downto 0),
      acc_last => acc_last,
      acc_user_reg(0) => acc_user_reg(0),
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \gen_data_accumulator[1].acc_keep_reg\(3 downto 0) => \gen_data_accumulator[1].acc_keep_reg\(3 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      mm2s_all_lines_xfred_s_dwidth => mm2s_all_lines_xfred_s_dwidth,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      mm2s_halt_reg => mm2s_halt_reg,
      \r0_is_null_r_reg[3]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_16\,
      \r0_keep_reg[10]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      \r0_keep_reg[11]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      \r0_keep_reg[8]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_13\,
      \r0_keep_reg[9]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      s_valid0 => s_valid0,
      \state_reg[1]_0\ => \state_reg[1]\,
      \state_reg[1]_1\ => \state_reg[1]_0\
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer
     port map (
      D(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      D(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      D(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      D(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      D(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      D(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      D(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      D(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      D(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      D(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      D(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      D(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      D(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      D(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      D(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      D(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      D(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      D(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      D(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      D(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      D(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      D(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      D(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_41\,
      D(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_42\,
      D(71) => \gen_upsizer_conversion.axisc_upsizer_0_n_43\,
      D(70) => \gen_upsizer_conversion.axisc_upsizer_0_n_44\,
      D(69) => \gen_upsizer_conversion.axisc_upsizer_0_n_45\,
      D(68) => \gen_upsizer_conversion.axisc_upsizer_0_n_46\,
      D(67) => \gen_upsizer_conversion.axisc_upsizer_0_n_47\,
      D(66) => \gen_upsizer_conversion.axisc_upsizer_0_n_48\,
      D(65) => \gen_upsizer_conversion.axisc_upsizer_0_n_49\,
      D(64) => \gen_upsizer_conversion.axisc_upsizer_0_n_50\,
      D(63 downto 32) => \gen_data_accumulator[1].acc_data_reg\(31 downto 0),
      D(31 downto 0) => acc_data_reg(31 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      acc_keep_reg(3 downto 0) => acc_keep_reg(3 downto 0),
      \acc_keep_reg[10]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      \acc_keep_reg[11]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      \acc_keep_reg[8]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_13\,
      \acc_keep_reg[9]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      acc_last => acc_last,
      acc_user_reg(0) => acc_user_reg(0),
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \gen_data_accumulator[1].acc_keep_reg\(3 downto 0) => \gen_data_accumulator[1].acc_keep_reg\(3 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt_reg => mm2s_halt_reg,
      \out\ => \out\,
      \r0_data_reg[31]_0\(31 downto 0) => \r0_data_reg[31]\(31 downto 0),
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      \state_reg[0]_0\ => E(0),
      \state_reg[0]_1\ => \state_reg[0]\,
      \state_reg[0]_2\(0) => \state_reg[0]_0\(0),
      \state_reg[1]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_16\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vid_cdc is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    mm2s_packet_sof : out STD_LOGIC;
    mm2s_fsync_out_i : out STD_LOGIC;
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_dmac2cdc_fsync_out : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_vid_cdc;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal n_0_3 : STD_LOGIC;
  signal n_0_4 : STD_LOGIC;
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is "yes";
begin
\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized1\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      p_0_in => p_0_in
    );
\GEN_CDC_FOR_ASYNC.SOF_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized1_18\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_packet_sof => mm2s_packet_sof,
      p_0_in => p_0_in,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(0),
      Q => mm2s_frame_ptr_out(0),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(1),
      Q => mm2s_frame_ptr_out(1),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(2),
      Q => mm2s_frame_ptr_out(2),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(3),
      Q => mm2s_frame_ptr_out(3),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(4),
      Q => mm2s_frame_ptr_out(4),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(5),
      Q => mm2s_frame_ptr_out(5),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(0),
      Q => frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(1),
      Q => frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(2),
      Q => frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(3),
      Q => frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(4),
      Q => frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(5),
      Q => frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(0),
      Q => frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(1),
      Q => frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(2),
      Q => frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(3),
      Q => frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(4),
      Q => frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(5),
      Q => frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => in0(0),
      Q => frame_ptr_out_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_4,
      Q => frame_ptr_out_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_3,
      Q => frame_ptr_out_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_2,
      Q => frame_ptr_out_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_1,
      Q => frame_ptr_out_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_0,
      Q => frame_ptr_out_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(0),
      Q => frame_ptr_out_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(1),
      Q => frame_ptr_out_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(2),
      Q => frame_ptr_out_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(3),
      Q => frame_ptr_out_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(4),
      Q => frame_ptr_out_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(5),
      Q => frame_ptr_out_d2(5),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vidreg_module is
  port (
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\ : out STD_LOGIC;
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    tstvect_fsync0 : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    frame_sync_out0 : out STD_LOGIC;
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_2\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_regdir_idle : in STD_LOGIC;
    mm2s_allbuffer_empty : in STD_LOGIC;
    mm2s_cmdsts_idle : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    tstvect_fsync_d1 : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_vidreg_module;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vidreg_module is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_FREE_RUN_MODE.frame_sync_out_i_1\ : label is "soft_lutpair32";
begin
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\;
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => tstvect_fsync_d2,
      O => tstvect_fsync0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => frame_sync_reg,
      I2 => mm2s_soft_reset,
      I3 => dma_err,
      I4 => mm2s_dmacr(0),
      I5 => mm2s_halt,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\
    );
\GEN_FREE_RUN_MODE.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mask_fsync_out_i,
      I1 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I2 => tstvect_fsync_d1,
      O => frame_sync_out0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.system_axi_vdma_0_0_axi_vdma_vregister
     port map (
      CO(0) => CO(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\ => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_1\(15 downto 0) => \hsize_vid_reg[15]_0\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_frame_sync => mm2s_frame_sync,
      p_0_in => p_0_in,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \stride_vid_reg[15]_1\(15 downto 0) => \stride_vid_reg[15]_0\(15 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => mm2s_frame_sync,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      I3 => mm2s_dmasr,
      I4 => \out\,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_2\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      R => '0'
    );
all_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      I1 => mm2s_regdir_idle,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I3 => mm2s_allbuffer_empty,
      I4 => mm2s_cmdsts_idle,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_srl_fifo_rbu_f is
  port (
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_0_0_srl_fifo_rbu_f;

architecture STRUCTURE of system_axi_vdma_0_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_8
     port map (
      FIFO_Full_reg => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.system_axi_vdma_0_0_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      \sig_addr_cntr_lsh_kh_reg[31]\ => FIFO_Full_reg_n_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
\s_axis_cmd_tdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => cmnd_wr,
      I1 => mm2s_halt,
      I2 => FIFO_Full_reg_n_0,
      I3 => sig_inhibit_rdy_n,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_9
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => \^fifo_full_reg_0\,
      FIFO_Full_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0_13\ is
  port (
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0_13\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0_13\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0_13\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_inhibit_rdy_n_reg <= \^sig_inhibit_rdy_n_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_14
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg => \^sig_inhibit_rdy_n_reg\,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized0_15\
     port map (
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ => \^sig_inhibit_rdy_n_reg\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_wren => fifo_wren,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg_1 : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_10
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized1\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(39 downto 0) => \in\(39 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_calc_error_reg_reg_1 => \^fifo_full_reg_0\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]\,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    FIFO_Full_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rlast_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_dqual_reg_full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_next_eof_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0(0) => m_axi_mm2s_rlast_0(0),
      \out\(4 downto 0) => sig_cmd_fifo_data_out(12 downto 8),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_empty_reg_3 => sig_last_dbeat_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_dqual_reg_full_reg => sig_dqual_reg_full_reg,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_eof_reg_reg => sig_next_eof_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized2\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      \in\(25 downto 0) => \in\(25 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(24 downto 5) => \out\(19 downto 0),
      \out\(4 downto 0) => sig_cmd_fifo_data_out(12 downto 8),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      \sig_dbeat_cntr_reg[0]\ => \^sig_dqual_reg_empty_reg\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_next_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of system_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of system_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of system_axi_vdma_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of system_axi_vdma_0_0_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of system_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of system_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of system_axi_vdma_0_0_xpm_fifo_base : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of system_axi_vdma_0_0_xpm_fifo_base : entity is 38400;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of system_axi_vdma_0_0_xpm_fifo_base : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of system_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of system_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of system_axi_vdma_0_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of system_axi_vdma_0_0_xpm_fifo_base : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of system_axi_vdma_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of system_axi_vdma_0_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of system_axi_vdma_0_0_xpm_fifo_base : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of system_axi_vdma_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of system_axi_vdma_0_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of system_axi_vdma_0_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of system_axi_vdma_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of system_axi_vdma_0_0_xpm_fifo_base : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of system_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of system_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of system_axi_vdma_0_0_xpm_fifo_base : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of system_axi_vdma_0_0_xpm_fifo_base : entity is 75;
  attribute READ_MODE : integer;
  attribute READ_MODE of system_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of system_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of system_axi_vdma_0_0_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of system_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of system_axi_vdma_0_0_xpm_fifo_base : entity is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of system_axi_vdma_0_0_xpm_fifo_base : entity is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of system_axi_vdma_0_0_xpm_fifo_base : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of system_axi_vdma_0_0_xpm_fifo_base : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of system_axi_vdma_0_0_xpm_fifo_base : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of system_axi_vdma_0_0_xpm_fifo_base : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_axi_vdma_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of system_axi_vdma_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of system_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_axi_vdma_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of system_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of system_axi_vdma_0_0_xpm_fifo_base : entity is 1;
end system_axi_vdma_0_0_xpm_fifo_base;

architecture STRUCTURE of system_axi_vdma_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrp_inst_n_11 : STD_LOGIC;
  signal wrp_inst_n_12 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 74 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 74 to 74 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair62";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 73;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 38400;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 76;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 76;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(74) <= \<const0>\;
  dout(73 downto 0) <= \^dout\(73 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9 downto 6) <= \^wr_data_count\(9 downto 6);
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6899"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF80"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\system_axi_vdma_0_0_xpm_counter_updn__parameterized1\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_2\(0) => xpm_fifo_rst_inst_n_1,
      \gwdc.wr_data_count_i_reg[7]_i_2\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_2,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.system_axi_vdma_0_0_xpm_memory_base
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(74) => '0',
      dina(73 downto 0) => din(73 downto 0),
      dinb(74 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(74 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(74 downto 0),
      doutb(74) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(74),
      doutb(73 downto 0) => \^dout\(73 downto 0),
      ena => '0',
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => \^wr_data_count\(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => \^wr_data_count\(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => \^wr_data_count\(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => \^wr_data_count\(9),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\system_axi_vdma_0_0_xpm_counter_updn__parameterized2\
     port map (
      D(3 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 6),
      DI(1) => \gen_fwft.rdpp1_inst_n_2\,
      DI(0) => wr_pntr_ext(0),
      E(0) => ram_rd_en_pf,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_11,
      Q(9) => rdp_inst_n_0,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]_i_2_0\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[9]\(0) => wrp_inst_n_12,
      \gwdc.wr_data_count_i_reg[9]_0\(7 downto 0) => wr_pntr_ext(8 downto 1),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\system_axi_vdma_0_0_xpm_counter_updn__parameterized3\
     port map (
      CO(0) => going_empty1,
      E(0) => ram_rd_en_pf,
      Q(2) => rdpp1_inst_n_0,
      Q(1) => rdpp1_inst_n_1,
      Q(0) => rdpp1_inst_n_2,
      S(0) => wrp_inst_n_11,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[2]_0\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5 downto 0) => wr_pntr_ext(5 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.system_axi_vdma_0_0_xpm_fifo_reg_bit
     port map (
      CO(0) => going_full1,
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      d_out_reg_0 => rst_d1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rst_d1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\(0) => leaving_empty0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrp_inst: entity work.\system_axi_vdma_0_0_xpm_counter_updn__parameterized2_16\
     port map (
      CO(0) => going_empty1,
      E(0) => ram_wr_en_pf,
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      S(0) => wrp_inst_n_11,
      \count_value_i_reg[8]_0\(0) => leaving_empty0,
      \count_value_i_reg[8]_1\(0) => wrp_inst_n_12,
      \count_value_i_reg[9]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\ => rst_d1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(2) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(1) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(0) => rdpp1_inst_n_2,
      \gwdc.wr_data_count_i_reg[9]\(9) => rdp_inst_n_0,
      \gwdc.wr_data_count_i_reg[9]\(8 downto 0) => rd_pntr_ext(8 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\system_axi_vdma_0_0_xpm_counter_updn__parameterized3_17\
     port map (
      CO(0) => going_full1,
      E(0) => ram_wr_en_pf,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\ => rst_d1_inst_n_1,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.system_axi_vdma_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      \count_value_i_reg[8]\ => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6960)
`protect data_block
MerUf6NApp7y1F1fPoMJEC2FvCa99afVmTsca5eC1XzKktSdGlZFlUmqrecp/Im6uoUojs2aSRAw
+WIHeP1YERRGkxoyx4t/mDTUb44rJX6oM+oBoIwvoiiPLtk94Uy5lobS5Fz6pHS1cXr3UgxgTEkm
zhNNYmRTU+zs8E6CBRD0wHgXWrtJHhkHMmL6//cE9fV2PLGUnbK1cBxupUBN4AlhrO62YGz+AGkX
zpejXYVGdHOgtes5xKZTmvDExFyw/LWXpGFelUqWAhKWBNEBtgFOs8W/FNptT7O3R/zTWC0lOB0A
OaxTAt1dw0sYgQiog1BxmBV82OqHrbJpp4VhwUpBywP85xPACWOZMpNbB1OuciImGzDnuSLxbtJD
ezJ5oRfIPRUyqKNpMbZCbzRWYmpX2kOXT9w8XBDbmLJiL8tsWklF521DKHgx0VPGzVMF+ztf4MGn
z6Zh5jbzJwtstw7PfxKad3GwiZKOEAnPfyV2/u7Mo9WWCkOvv88Y3LSFKihDSUT4tVuA1so3VCph
L+TcmXGLHzFHVUqJ033QeiXafWEK3ocwNOM0EKty0yjbjSvc00gdm+w0KEWf1c48Krjxf4Qay3pJ
euSBg4QCaS6ohD5Mi5B+u2Ps/itX6KcsHm0zCRI+/k+MSHPlJlXbJ/6H28n6wISn2z87g0EoFvn4
TBtoFSeugZvjXA/sUZW8mNhN3oYE5YtujDm4VaQG36jmdmc+UbkEoKBQOTCCP1a5iIVKCEkBxy2I
59mBOtQ0cri+uebkth5cYzAD3Ai/HZg00DsxKV8tAPooRdJsd8/xP5KGwyqRx9tuJn+AkWieIy7H
IY1r95ObA3BgdmU/gxn/3uXoKC6qjcl3SopJ1XCqUlRaBY+HmsuQw6WpvlZ0QcU9mFzZa6yOF9gw
Yltqix4yYSl/7o9klNxg4rGmBCy1MfBqpCoS2aAWY260i7xDLUe0po6GGgituZxwsmHmFxrKoyOa
cp/ScZlsKuTYbALPOQhiC/zoU+KtEFni72xbYapkNLw8oJaXhyNX9uOpBFX3HY9/z5SUSx9K+CDC
/ZFCYx+/QsPL+yvxgCo0SAqLjdQSE54htJ9SeMIhXlW4FM1gB+6zie30euvd1vooVkAVcR1fR4Yh
Dkg+D5stgh2CZBADNbec4Yhj2p6Gri98RN6fHaGmiQlkpicCY/rZp4kys49JsR6h3K4HuVhqG4tz
WaRXu4zPHsvzD8Y620yRb1Ww4c6SeWNsW97Uf7M48pTfenVHnXAJlZqd3CnHBVRfsXkVFl/yR4Yw
fUjn355A1xB69WFGEC2BCvXRBnapRBVwG58Z53haMt5+qLRW3XXBZ+yhVPEIq6KKkJtP8PbmDuF5
RqTqRwVwfMkJ4f9PhdWR+OH/nKVMGfZlJ89FA0StM1/VlOCkESH/TOqQYJXasVPDl8aSf+nV/LPi
g55MTZTA/QU4GceFq3ze2dX4h8KFG7eBUyo5UE9DPCY2iPO0KiROpl3NDCL03OFF5VDm4TLdJf03
5TSPG40L0WtaV/vRGxx8hfIzbfPfHXfpsems5R8vaESfET3S/o6oNrqIN9otKq2o9+xBjBzjGFar
dHvUstnny1cY/JJ1DvZ1gZqoeQoCxwDitFpse9O74bsUDaFnv0PJyKpoOdnImvS/pIrq05zMHAZX
ZSn6ut0z2x1saBHA+KaOST06tVmWA08q8HqnQ/Zw2fcWWfTmMH/zA22vdzjdbAiWxmzVVKouUEuO
REHLETjmSVALqbO47P21VBtXlRhqxG+zZM4gouXa5rrPnVzMLtyFp7CH348cyEbgFVCk9JnRhqLa
hHCkTJl/Zx41UCWphwNxaSr7LvhyttgqMSOSzZzkbJRjiEMdNVPaFxBn2npL38dMJEFKTXds6jHn
CjobIsRVLEZn6WHgtCGsrzij0y90F2QsCGrKGw9u6Nkscm0YG5jpq46Vl3n1ZnvmNjWeXGUsy7dn
tDHjUL37SLsYlr4N+WegpOy5T7IvBmIib0usYOQI4rjUCouD3LIUK51UsGRE6CRg+GHT5Gxv5Xxp
R10KHgGde33Zzpq48him7Xu6qjjb7O+rti4X08aroD3PvBBAeoa/eeu2owPrHVPRA0EaazEGPMbF
RZQRlgfZYHhqHPqMWDrOYpAg0+vlI98hdbXjLDUjsGeZKJstXeHa8jeoG/fr0syjX7UyTjdoOWPx
E55b4VIZqhyxKuP3G5JaqzgR/l7t2WuVYPFo3qAuYZLE5EnKHD1wwK+e2CWQv+ElHB5BkOhXqoZ2
9w+kQGyoehfzgPzz98dVdd5wK4ueLz5UCRDWYTOI59lvNLPyZ96uFsuVPXbbCKKM2IOnJxK4Y15o
84hW2Ca+hrAmS2pNu0yZ7PFjN0V2eGCGJ8JGi3PJjOIWSrg2n7bklbQbold1Ko/GUSuNvL3HWR9S
KYLmb9LRVQT0HXcPOslLtFRKOyfuK+jRflRDx35PE91n4zXypx3FY1wE0aQWorK1ZS874otk1FZT
1UGftd3YN5k8n7zYzmiU3PnGZ6Yb0XDnhRWsAJiBqHaEoMF+vWYIoyfVaH5r0p4gXC+/d8TI5xXL
EJQjLFcKO9WFHsmRhAjm/isXwRik8rN12uwovwbJCv+/Wfi/W3UmcmgFGHC16OUljgiQjX3xpDST
P6fZrw7tkZfPGw24yeIqpzwtGxINJIHFbXRRbn/CnKOndiJDu7quqZJwem3s/0rz4LcEXmSXhldH
t5pALGLXOOICe/0ujdMfsoPNQgc/l0CN3kj0v7+0dTcvoOrE2cX9YQYB4xf1Mn1uyMNNmsJaCJuD
4oSDN/RL2q4xqFqK15PPy6Y3OuubLCfb5vmVm5DjjxdBm81EkcYmcN1aerqCJcUDjzkFZi+VOfzO
bzNAAPfvzy+OFMqYcHALZH06ACovf8Bjy4t0uEWSfYF2tZwdWXCU78D53+Yu12W+2mBavLYeFVNE
a2mVVjhXHIZApyDEY+ohrTLOtFp6zVVsz2XsIDQ0dpqS4/Rf1t3F8wWir/ozxB73wQphrzPh2QFF
wW3RURybXQ6tyEfr6tTjaqN5k/dF4AE0ZVBeLr2eFsl+W3l/Df52V8Ae/h5TzMJv3sq0i1zFr8Le
xsRCBGWkR9vK/HrVK6tyoxPSGbDGG5b2T370ZYW9ziFhZ1+XKlnxpI/rD3wCBRVko8PAt7ik/EPD
KvnpyzXNqluaw0oUqxa50mJOvB/wI2dSouTxwlUssd9N14WQEo/kAxCz56NUs+m4zpvW0BptmPZp
qT6XkgMdE7e6xDD2DnfcGez8Pib6bd+FiTTu91wTwfozOeC6P0vI4L6VdvWu0FwpIWxGdxWkZccc
ZIlfj5RTy/cg8Rql0M0P/ASvPyhRuCwSJapYxZERcTF5p5tfefrsiVOc5hu+Btt8y7UrW0VsT6AW
mx2rGSUyxjvcQj6F3VBAiOSUYuR1Pxh5YqxyrcSMehUgVgHrzSvzLLnfaIZuH0m3O8lJjnYgBFWb
DS2/mqkjo79QU8xTxsb5SKLy/V0IhJ7bgzkxO4vyZfuCrrsw65mmlaOSzLILHyubDDrj14AAoYE3
Yue2DapOjuM4TYUQXux9b3yNmZ2C47W6GSUBPAg15ZwXCo4K31trcxBemQ/vrBcj+ANEHDmngjFx
d6okgChhm5RxXDAdIGY742GdZEf0LzSlOWTDxDBzNXa6kulUs7Lq+pWOK/aujGZt/QpTg2uN1Kn/
3I4jpjHw9wgQrZtf7hjIESCvBRk+jZSIk86+gYt7eoskejpWkYL+/Cg0CScGRC5DJojTuzWdfFp9
AGkO7WfIerC7hG7CRDwcBS+hbBHE9xLl+aN4irC9neWMc5ZOr9ZQhpYNSGUo9Ri+Pih1czq9Tl9g
PxRKGzuYyFnXB0hwUemfOCZQ8emEcAR4LsUmTAtaX2FTGiiPqBNEye8pL2OaN3z+GJVLIXvt35M1
DUaoNoTpg5Wx2Bvj1VFsHhS25BKuW/TDho2H/y+hEgczgus5uc1dTlO73fOQ6M0xjTUaEUoyZm2K
qwewMqShUXcfm1SIT8L1q/XKG/Oe4nmGfiR3NGEK5PUNOdBIdu7UY2SdIJ4ODkb6mi+x+8DcFQsQ
kblC69/wtTY0Az6qtbM0RvSew0Hypgo+XAh0AEN3AwKEqzVjjeVPr8IWrT21TnKa91I8/0bfTy21
9UhuVBKTBwmKvh+Rs6ECqeIW9XB9elWCBb45pvHpO/8UNxnu7Vl20IslUhRT3yhw+Zy0KSZj6aFx
9/xeglxWYDmdP+S03wjJQrUAEdjkvEEZv4Jwv9wSW4mHNuOAaD0vAzyLI0Ef2DkaFY89RgKsIZY8
og0iY9Qk+LmCR7pl3gJIFkD4alhrjfAofXJf5tZ+JhgvusbRl0/auQlq1EofjVzUJ7FKjK8TmGYC
SD2kR6ECeNBDNtKWmeo2SR5HwMaLOJaY9RstY65lJybsE6OCIyBq1j8UxfisN6XqqfPbkCVgdxLp
v1eogoqIKc8rhMVwryYUp8emgIdP/PSZ771cXU39a+GCAgOACWroXjnMC04jIFgz65QY3/9+JceC
9T6KtDEPd2sTfU++VwrWZMe1xUiSS18adLkz1hYqDaBH+RbuJ74a/SkdDGRc/fv5WkT57ILPA1Tt
s8kQB6Etb65WYhuDROyBMhAOB29HTwQp1ceCWtI/+n8jiAui3UhmjLO0oV8HcvQ2lIlCoNqUQ7pL
YBQYC0NLGBIciOZ4aVOqYFAaapXOwr+rBucJ3H+5t/42P1GbROEucEPJ/+yW4oI/V+rx9BqkGuHB
ruPu5d68fJCBZHvlc1x1bvFF/6QZ9AXUwOjoG6kp/SxgBc1Ez3bxGJ1DT1NVQLYMDDwTI71x/li/
H7CivfOUDr5Qp3iWrgTNwdeiHbcZymbCKIMjLrxSLG0vosb2zbX9xUY+PFMhjciAAF80wt6F2LC1
ohrs6VmNxIzc9tqL5EcnT4mrYVdIQ76DBC0GnMEQp9QN3OVmX2Z5sPgdqUIS++QNuHPdTm42UkSB
8pZoIjoKLhLTeDM7lp/Q83WOS80POFjDBzCTI2g2qximeti9A7rU+oR579giJBtNoDTnUfhBFZPE
QEtcmR3CfMFMuzI0qFhMaSzOJdqwniLrJyeqjpRcHoyrpqV/jAY3eReSyYH58Ei38Illqxbk6QSl
r+0RdrpMZOFdb1W+SqrPfg0U1XrqWFbdRo+ByROPnqfTioxlDRiZV6Qf7KbZehtLvp5RDlNiBCwl
lO7xPsHQa8S5K2EfKc9Ywte45LEWGMpCKNp5pS3yKuvE6+MehBvz0/VNb01kWq8pJ7HvGCMVVRB1
0Ikmi8kFPcwkK7se3kIVQY/6KEVXKfocEvWx0n8Nt5ASaRpmAhISFM/TJCSxG7Gp/RkuS3dldDFB
EE3CjmynYCy+AGybmmZPJbOUGA0pMsZGQZL5WPLg4FrmgTRrRuoKf2q4B9BdxPpidvulq8Ko/77P
MzTcjtERjY5R01rr86NWljwEx8nXrdrRC0wznYIBEBgKT5gAQwQbjyFcXg/6VY6eMWgqCnGu8XKK
g03nCoAoKmWEjc/Tx+FeyFGPnb5PvyUDecfXjHZdPZRQ0nToztR0UNaEqVSuw7FRxG6N9t2wSwCS
J82Rf+Z6ZIyz6CCyE4S1suctlTq8LAwghVI8aII/TcbPxuaPrRDKPld9qyUg+5HfgH5woT4s77UL
Dhk/Z57e2j0+fVZkgpH4VkzFvflVm3/HqQwD3hrIc/NGVE1se8D4ythzSB9y89rQjOSxShCz5NJ+
+PWS7hflxtV2MNHEENHSZA+XT0iUAwBJKcCe7yXH6QndlEN8RsYbqDvfdsp9cwKEott2RN65cmyQ
O3YH+KK6/LP9BhrQ3yB4Pf9+EdobmrKTnn1tbKp+bOv5Nb4CeBIEDLRSjfpQZj0duvc3fxc452JX
2Zu9adtS3uOyEXE3thquvy9WmkkbF8pvDbdLYDKC7L9z5LC72rJfZ1xc4ceUrutx0+5ZQXqwUqLY
hSqmjz4glex0Acq/lLyIpoUQiGAT1EmXtgfD60FotDopPjM/HFyi4s5w8yBRiv1zGpHFKnnQT1Mr
CZMnda28bsxx1OTW9HNWGQwO9dAhyJukipWmGAUaQB/kcbnyUhtPb1dUlAnid+lrpJJVDvBvyLbT
5ysaiJTcLNwTN4XRosz+bFDrMYTiC0cuQU2zFt0+7LB1lFxN6Zn2NmoZ54I5Cp/BliQZWpXXGRsR
ja0OsWQtE05tJWOcKYkoWbT/LEHyTHMycH4T8s2N/gbXkOIn8z03+lN/IbD1nrJQEJbdmPkF3lhZ
gn57LIiNE6TDx4BU5G9hwl2rUbiaEdW8cVTVwyKyRJ0fMkec953ELjgVobnANn+CelDIFXSspgKr
jecHQOLT1D5M7kxsFAoC3zeVPAKDyaUhwkiU9nSbnEDt9qIplIZ3K45oi//ysDQv1CVao/WYxc3d
J+ogY32vaaImxJv3XYO1Kazl19TlPe45/V1xFeIPdOKRRL2Vl8eBB+2PDp2YTjySPCWofJ1zWPqM
DEaQIjeyY6Qa7xOw7eYfwECHgDB6e8tKgkr52zdr9IR5pgajiuNntUPJTq9t1JCpqM/iSFqQmsGH
HOI4A8pBI+5zFTWk2nhNRBmaTBIxHef+xyRBcBQpG6N8jzJWgZu7P/cgEX/25UHPTAjUdfUmaGss
DnSigc6fpnAWvzRbgKugI+K7pPUA6xa/HmMg7tZVsvfB4SXiJzW2y8bGsxFBS1co9l4HbeGut2vC
8AyX3CQgot4XB+d5xOZ+JwLKuYVLrD2h4fVrTYyg3HcAvDCMIRAsWd0Wl6uZRHNhWzJK5GI9PGva
N0z8PmTBnXpWK2nSNbw3VCSImF+Ip2h5FzLc/C6vYGxzUydBLF4oOIZVEdnv1di/nNfeKmSnFwYe
74wAXI6flVIKsT6GLJuJGeCe49sKm3pJwe4RrHs3Jwrcab13hiH7HT17057bYUSH++0Sd7ZuUQd5
zfRZ+Q8jeRRVWo8TKf3D/4x3CtyQMHOZoA2u5av6epqJno0XJmTaFIUbin2cEBeu42uZ7H37l1Py
auujG8AeEQFrlL75FO34DhsGs62Yb/bza0H3jlw9QAJJdiYV31JEj72OPQEp3wJVvNz4VgVHawCO
cvYP8xdP56+tl1PUvyZ5ezDpwHKYMwkMmAOMuBGSYRfkEV+MF0X7M1wDtA+OvD/K/XmlrTvYzETW
8rQFK/m8xyM82c91Mm6q4WtB8EqPqFlgreE9Y2V1LKpJ2rl4p9lgPbkx8QajrCKvS5N0pcMjkbv+
pYFAgUryhPbEX/TncPwYeKTVktCJkn9UCb1Vx2zwHd8kDSjUZtiQLIwyNymhLFGN4obxPHk5q5Iv
ZuaEE35PUPK5sQrt/Zg4tHHtjCRBkfRJf2mFjl7HyW10SjRmEg2R+qwR5XTT+RESTHCK2W9h1v04
bbTH35PFkSsCX1pI8pgOWdELSU6+EIUy33dx0wnQkzE1kjmyvBLnIw7+Y0IwHJZObZ2kXTzvRj2L
4Hgg8p6FK1wyaIrNTWuS48drOV2th6ffT8vo31JUDkt/pte7J1KQzRlRowfa7D5izDDbHZz1SPRA
q6udB9o8byvjBDEI60JfFVKXGkkYSEHRq6q0TGiJijfHUZBZgtAd+T36AncioFcOBoWor1nImaIf
Co7wylRpDof3tNeaHWhsq0MC2mwfPmyC5Z3yZpELebKGV9NjkF0e44gzMudi3Ty6EXDOXWlimTQQ
Fgj1aMQY0Fzi6a7DUzXDcUK/HyVegnh5xOHt7OFOsiS7vSTb3rXVZEqoGQSdmdy80rCn8x72uxhy
0+9viC3tlZBtx8tQVxcR+Q2W+/ZP+J18VHHK9S5ggiVgr08qvP/Z2cI38yoBGLuMS1bK4jPyVlbA
aChMOzIbL58+W1x5nJRtCKRSS7ojAUv1ZVzTOwJslGwWZ+lPRg3G31Iys0gDSVlSbb+8KBgnEOpy
WlyzngFayKbXG+zCcJzqpJBQh4ikMQD5Ijv/AFdfeirULzlVfmphMbzq8ojS6mjWHCRziX6l0K0x
maWuHQlKXQcmEUwbu0gVN+9WR6nmfcgLG79RvPK5MobASR59XPBPTfArhIAXP32op7/3l2tB+X4I
UEMOmzh1FVMTZ8sJm8XFezj2fFPCkSsq0wlBy2gQdKwKKcr/AM81LESyqsxPyewnndZ42lfBKRc2
JJpUQo6LXnRLWGIHrQ2YJK4grgBSNA0RBXcU1jOTnJd9t5h3XlWfCcLzhX+KxOfNHKn/yWTTz3MN
BM/Z/1hjCTgDRH+pKiszUtSO/TlI/+ZizBKbUENjCZW26qc920wlHQZhkjDPuBeuzJLWzzRJ4lLa
NoWClFoeSkoXm7V010gsmuOLHoAfOMyCEHasaJ9oC0qImBaEiJhZ71B2qS4oJ2RZ/zDO1pYrdsPS
1clTngJIDw7p5FhcQ5O69zrUxMUsw320TOVf/zULhEkEB3Mq770TlmgT1Zzpzv7oMZptAyS1lIMb
d1ayeruW/G5RV4qgVzvm2novk59rpCxleCM/CgbOVp3G739i19fSvY07iwOYfySmvtVyjtxkWS6S
nU5r54d4r8hyukoEDP88UYx4wdg1wQrC/7MfSwatHM4Cj6H+g1YNFxJ85R+4Kg4yS4iX9Y3H+4bD
GkJKm8jJUrVnaLIW165M5yYWihX7xgp0lIkems6F+lMRHuswezgsr13PCYxhYcWiuuP1qCFEBoa1
G1ONXPdqYdsJWdu7DJ+lPWglrZQjOoHbUDGGpcJtcWNFjptdJciQin2Qm33xKC948yY0kDGTkiks
ElUeKSYqebJiR3SJpZd4pr2rMF2jJ0svdqbQQcqFhHBQ1qdveFi70lNGLNcZYC9xmTD4x57Z9eB4
y7wuW/n/gzgIBeqDT7niDPzMqpLGBenWCOvk9WkXymD1YV7BJc2kN6qAWfekGtoPebNox4cbknWs
xxAMf+uMeTp2n2KVdrASjTUV1fxyl1APRD+HmMIIjXy5hn4osNHMDddZjT/39gJSt7bJUeRqa/8A
hduU/E5QBv685k6x1saWw1QFLdaBPeGFYDBqliXx6CZ87xq+7rDtES9Wgwm/zk0bjTaqrjm0T4MP
2iqduFfl0ttZJeRsNb/Nz/TvC4pxMIrmMkRFOsvgmr96zYxcx4DsDoTGjq8nuUbedHK765ibFmF4
Wsc2gzOFcPWQefYsalUqHHPS4Nmx9IK6UD04Ah2Wz4TL+lu6vENbOt5JPybyqEY/HqJLCepFpMTY
VToEbqy9
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter is
  port (
    m_axis_mm2s_tready_i : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_valid0 : out STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tlast_i : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    m_axis_mm2s_tuser_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    \r0_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter is
  signal \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal M_AXIS_TLAST_D1 : STD_LOGIC;
  signal M_AXIS_TREADY_D1 : STD_LOGIC;
  signal M_AXIS_TVALID_D1 : STD_LOGIC;
  signal all_lines_xfred : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal mm2s_all_lines_xfred_s_dwidth : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal vsize_counter2 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7\ : label is "soft_lutpair39";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter
     port map (
      E(0) => m_axis_mm2s_tready_i,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_all_lines_xfred_s_dwidth => mm2s_all_lines_xfred_s_dwidth,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt_reg => mm2s_halt_reg,
      \out\ => \out\,
      \r0_data_reg[31]\(31 downto 0) => \r0_data_reg[31]\(31 downto 0),
      s_valid0 => s_valid0,
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\(0) => E(0),
      \state_reg[1]\ => \state_reg[1]\,
      \state_reg[1]_0\ => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\,
      Q => M_AXIS_TLAST_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\,
      Q => M_AXIS_TREADY_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\,
      Q => M_AXIS_TVALID_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I1 => M_AXIS_TLAST_D1,
      I2 => M_AXIS_TREADY_D1,
      I3 => M_AXIS_TVALID_D1,
      I4 => vsize_counter(0),
      I5 => mm2s_fsync_out_i,
      O => all_lines_xfred
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => all_lines_xfred,
      Q => mm2s_all_lines_xfred_s_dwidth,
      S => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B888B"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(0),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(0),
      I3 => vsize_counter2,
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0\,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0\,
      I2 => vsize_counter(7),
      I3 => vsize_counter(8),
      I4 => vsize_counter(5),
      I5 => vsize_counter(6),
      O => vsize_counter2
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => M_AXIS_TVALID_D1,
      I1 => M_AXIS_TREADY_D1,
      I2 => M_AXIS_TLAST_D1,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => vsize_counter(10),
      I2 => vsize_counter(9),
      I3 => vsize_counter(11),
      I4 => vsize_counter(12),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vsize_counter(3),
      I1 => vsize_counter(4),
      I2 => vsize_counter(1),
      I3 => vsize_counter(2),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(10),
      I2 => minusOp(10),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(11),
      I2 => minusOp(11),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCCCCCECCCCCCC"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => mm2s_fsync_out_i,
      I2 => M_AXIS_TVALID_D1,
      I3 => M_AXIS_TREADY_D1,
      I4 => M_AXIS_TLAST_D1,
      I5 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(12),
      I2 => minusOp(12),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(5),
      I3 => vsize_counter(8),
      I4 => vsize_counter(7),
      I5 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0\,
      I2 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\,
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0\,
      I4 => vsize_counter(0),
      I5 => mm2s_fsync_out_i,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => vsize_counter(9),
      I2 => vsize_counter(12),
      I3 => vsize_counter(11),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(2),
      I1 => vsize_counter(1),
      I2 => vsize_counter(4),
      I3 => vsize_counter(3),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(6),
      I1 => vsize_counter(5),
      I2 => vsize_counter(8),
      I3 => vsize_counter(7),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(1),
      I2 => minusOp(1),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(2),
      I2 => minusOp(2),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(3),
      I2 => minusOp(3),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(4),
      I2 => minusOp(4),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(5),
      I2 => minusOp(5),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(6),
      I2 => minusOp(6),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(7),
      I2 => minusOp(7),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(8),
      I2 => minusOp(8),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(9),
      I2 => minusOp(9),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\,
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\,
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\,
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\,
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\,
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\,
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\,
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\,
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\,
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\,
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\,
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\,
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\,
      Q => vsize_counter(9),
      R => SR(0)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vsize_counter(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1_n_0\,
      S(2) => \minusOp_carry__1_i_2_n_0\,
      S(1) => \minusOp_carry__1_i_3_n_0\,
      S(0) => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \minusOp_carry__1_i_4_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => minusOp_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_mngr is
  port (
    cmnd_wr : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_valid_frame_sync : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_stop : out STD_LOGIC;
    mm2s_tstvect_fsync : out STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    mm2s_valid_video_prmtrs : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    mm2s_cmdsts_idle : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    sts_tready_reg : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ : out STD_LOGIC;
    frame_sync_out0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_all_lines_xfred : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_valid_frame_sync_cmb : in STD_LOGIC;
    stop_i : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    mm2s_allbuffer_empty : in STD_LOGIC;
    mm2s_regdir_idle : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \cmnds_queued_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1\ : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmnds_queued_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_0_0_axi_vdma_mngr;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_mngr is
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[2]_0\ : STD_LOGIC;
  signal \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_3 : STD_LOGIC;
  signal I_SM_n_15 : STD_LOGIC;
  signal I_SM_n_16 : STD_LOGIC;
  signal I_SM_n_17 : STD_LOGIC;
  signal I_SM_n_18 : STD_LOGIC;
  signal I_SM_n_19 : STD_LOGIC;
  signal I_SM_n_20 : STD_LOGIC;
  signal I_SM_n_21 : STD_LOGIC;
  signal I_SM_n_22 : STD_LOGIC;
  signal I_SM_n_23 : STD_LOGIC;
  signal I_SM_n_24 : STD_LOGIC;
  signal I_SM_n_25 : STD_LOGIC;
  signal I_SM_n_26 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal VIDEO_REG_I_n_2 : STD_LOGIC;
  signal VIDEO_REG_I_n_3 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_40 : STD_LOGIC;
  signal VIDEO_REG_I_n_41 : STD_LOGIC;
  signal VIDEO_REG_I_n_42 : STD_LOGIC;
  signal VIDEO_REG_I_n_43 : STD_LOGIC;
  signal VIDEO_REG_I_n_44 : STD_LOGIC;
  signal VIDEO_REG_I_n_45 : STD_LOGIC;
  signal VIDEO_REG_I_n_46 : STD_LOGIC;
  signal VIDEO_REG_I_n_47 : STD_LOGIC;
  signal VIDEO_REG_I_n_48 : STD_LOGIC;
  signal VIDEO_REG_I_n_49 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_51 : STD_LOGIC;
  signal VIDEO_REG_I_n_52 : STD_LOGIC;
  signal VIDEO_REG_I_n_53 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_start_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dm_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal \^initial_frame\ : STD_LOGIC;
  signal initial_frame_i_1_n_0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tready\ : STD_LOGIC;
  signal \^mm2s_cmdsts_idle\ : STD_LOGIC;
  signal \^mm2s_valid_video_prmtrs\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tvalid\ : STD_LOGIC;
  signal tstvect_fsync0 : STD_LOGIC;
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ <= \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[2]_0\;
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) <= \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0);
  E(0) <= \^e\(0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  dma_err <= \^dma_err\;
  initial_frame <= \^initial_frame\;
  m_axis_mm2s_sts_tready <= \^m_axis_mm2s_sts_tready\;
  mm2s_cmdsts_idle <= \^mm2s_cmdsts_idle\;
  mm2s_valid_video_prmtrs <= \^mm2s_valid_video_prmtrs\;
  s_axis_mm2s_cmd_tvalid <= \^s_axis_mm2s_cmd_tvalid\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(0),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(1),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(2),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(3),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007BBB4888"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I1 => mm2s_dmacr(1),
      I2 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I3 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0),
      I5 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007BBB4888"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      I1 => mm2s_dmacr(1),
      I2 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[2]_0\,
      I3 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(1),
      I5 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I1 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I2 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      O => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[2]_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(0),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(1),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\,
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(2),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\,
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(0),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(1),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(2),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(3),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(4),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => tstvect_fsync0,
      Q => mm2s_tstvect_fsync,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_valid_frame_sync_cmb,
      Q => valid_frame_sync_d1,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => \^e\(0),
      R => p_0_in
    );
I_CMDSTS: entity work.system_axi_vdma_0_0_axi_vdma_cmdsts_if
     port map (
      D(48) => I_SM_n_16,
      D(47) => I_SM_n_17,
      D(46) => I_SM_n_18,
      D(45) => I_SM_n_19,
      D(44) => I_SM_n_20,
      D(43) => I_SM_n_21,
      D(42) => I_SM_n_22,
      D(41) => I_SM_n_23,
      D(40) => I_SM_n_24,
      D(39) => I_SM_n_25,
      D(38) => I_SM_n_26,
      D(37) => I_SM_n_27,
      D(36) => I_SM_n_28,
      D(35) => I_SM_n_29,
      D(34) => I_SM_n_30,
      D(33) => I_SM_n_31,
      D(32) => I_SM_n_32,
      D(31) => I_SM_n_33,
      D(30) => I_SM_n_34,
      D(29) => I_SM_n_35,
      D(28) => I_SM_n_36,
      D(27) => I_SM_n_37,
      D(26) => I_SM_n_38,
      D(25) => I_SM_n_39,
      D(24) => I_SM_n_40,
      D(23) => I_SM_n_41,
      D(22) => I_SM_n_42,
      D(21) => I_SM_n_43,
      D(20) => I_SM_n_44,
      D(19) => I_SM_n_45,
      D(18) => I_SM_n_46,
      D(17) => I_SM_n_47,
      D(16) => I_SM_n_48,
      D(15) => I_SM_n_49,
      D(14) => I_SM_n_50,
      D(13) => I_SM_n_51,
      D(12) => I_SM_n_52,
      D(11) => I_SM_n_53,
      D(10) => I_SM_n_54,
      D(9) => I_SM_n_55,
      D(8) => I_SM_n_56,
      D(7) => I_SM_n_57,
      D(6) => I_SM_n_58,
      D(5) => I_SM_n_59,
      D(4) => I_SM_n_60,
      D(3) => I_SM_n_61,
      D(2) => I_SM_n_62,
      D(1) => I_SM_n_63,
      D(0) => I_SM_n_64,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \cmnds_queued_reg[7]\(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      decerr_i_reg_0 => decerr_i_reg,
      dma_decerr_reg => dma_decerr_reg,
      dma_slverr_reg => dma_slverr_reg,
      \dmacr_i_reg[2]\ => I_CMDSTS_n_3,
      err_i_reg_0 => \^dma_err\,
      frame_sync_reg => frame_sync_reg,
      interr_i => interr_i,
      interr_i_reg_0 => I_CMDSTS_n_1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\ => \out\,
      p_0_in => p_0_in,
      \s_axis_cmd_tdata_reg[63]_0\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg_0 => \^s_axis_mm2s_cmd_tvalid\,
      s_axis_cmd_tvalid_reg_1(0) => s_axis_cmd_tvalid_reg(0),
      s_axis_cmd_tvalid_reg_2 => \^cmnd_wr\,
      slverr_i => slverr_i,
      slverr_i_reg_0 => slverr_i_reg,
      sts_tready_reg_0 => \^m_axis_mm2s_sts_tready\,
      sts_tready_reg_1 => sts_tready_reg,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.system_axi_vdma_0_0_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_53,
      D(48) => I_SM_n_16,
      D(47) => I_SM_n_17,
      D(46) => I_SM_n_18,
      D(45) => I_SM_n_19,
      D(44) => I_SM_n_20,
      D(43) => I_SM_n_21,
      D(42) => I_SM_n_22,
      D(41) => I_SM_n_23,
      D(40) => I_SM_n_24,
      D(39) => I_SM_n_25,
      D(38) => I_SM_n_26,
      D(37) => I_SM_n_27,
      D(36) => I_SM_n_28,
      D(35) => I_SM_n_29,
      D(34) => I_SM_n_30,
      D(33) => I_SM_n_31,
      D(32) => I_SM_n_32,
      D(31) => I_SM_n_33,
      D(30) => I_SM_n_34,
      D(29) => I_SM_n_35,
      D(28) => I_SM_n_36,
      D(27) => I_SM_n_37,
      D(26) => I_SM_n_38,
      D(25) => I_SM_n_39,
      D(24) => I_SM_n_40,
      D(23) => I_SM_n_41,
      D(22) => I_SM_n_42,
      D(21) => I_SM_n_43,
      D(20) => I_SM_n_44,
      D(19) => I_SM_n_45,
      D(18) => I_SM_n_46,
      D(17) => I_SM_n_47,
      D(16) => I_SM_n_48,
      D(15) => I_SM_n_49,
      D(14) => I_SM_n_50,
      D(13) => I_SM_n_51,
      D(12) => I_SM_n_52,
      D(11) => I_SM_n_53,
      D(10) => I_SM_n_54,
      D(9) => I_SM_n_55,
      D(8) => I_SM_n_56,
      D(7) => I_SM_n_57,
      D(6) => I_SM_n_58,
      D(5) => I_SM_n_59,
      D(4) => I_SM_n_60,
      D(3) => I_SM_n_61,
      D(2) => I_SM_n_62,
      D(1) => I_SM_n_63,
      D(0) => I_SM_n_64,
      DI(0) => I_SM_n_15,
      \FSM_sequential_dmacntrl_cs_reg[0]_0\ => \FSM_sequential_dmacntrl_cs_reg[0]\,
      \FSM_sequential_dmacntrl_cs_reg[0]_1\ => \^mm2s_valid_video_prmtrs\,
      \FSM_sequential_dmacntrl_cs_reg[0]_2\ => I_CMDSTS_n_3,
      \FSM_sequential_dmacntrl_cs_reg[1]_0\ => \^mm2s_cmdsts_idle\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => VIDEO_REG_I_n_3,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\ => \^dma_err\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1\ => \^s_axis_mm2s_cmd_tvalid\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      Q(5 downto 0) => cmnds_queued_reg(5 downto 0),
      S(3) => I_SM_n_65,
      S(2) => I_SM_n_66,
      S(1) => I_SM_n_67,
      S(0) => I_SM_n_68,
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => dm_address(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_1\(15) => VIDEO_REG_I_n_37,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(14) => VIDEO_REG_I_n_38,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(13) => VIDEO_REG_I_n_39,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(12) => VIDEO_REG_I_n_40,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(11) => VIDEO_REG_I_n_41,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(10) => VIDEO_REG_I_n_42,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(9) => VIDEO_REG_I_n_43,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(8) => VIDEO_REG_I_n_44,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(7) => VIDEO_REG_I_n_45,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(6) => VIDEO_REG_I_n_46,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(5) => VIDEO_REG_I_n_47,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(4) => VIDEO_REG_I_n_48,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(3) => VIDEO_REG_I_n_49,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(2) => VIDEO_REG_I_n_50,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(1) => VIDEO_REG_I_n_51,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(0) => VIDEO_REG_I_n_52,
      \VFLIP_DISABLE.dm_address_reg[31]_0\(15 downto 0) => crnt_start_address(31 downto 16),
      \cmnds_queued_reg[0]_0\(0) => \cmnds_queued_reg[0]\(0),
      \cmnds_queued_reg[6]_0\(2) => I_SM_n_69,
      \cmnds_queued_reg[6]_0\(1) => I_SM_n_70,
      \cmnds_queued_reg[6]_0\(0) => I_SM_n_71,
      \cmnds_queued_reg[7]_0\(0) => \cmnds_queued_reg[7]\(0),
      \cmnds_queued_reg[7]_1\(6) => \p_0_out_carry__0_n_5\,
      \cmnds_queued_reg[7]_1\(5) => \p_0_out_carry__0_n_6\,
      \cmnds_queued_reg[7]_1\(4) => \p_0_out_carry__0_n_7\,
      \cmnds_queued_reg[7]_1\(3) => p_0_out_carry_n_4,
      \cmnds_queued_reg[7]_1\(2) => p_0_out_carry_n_5,
      \cmnds_queued_reg[7]_1\(1) => p_0_out_carry_n_6,
      \cmnds_queued_reg[7]_1\(0) => p_0_out_carry_n_7,
      dma_interr_reg(0) => D(0),
      dma_interr_reg_0 => I_CMDSTS_n_1,
      dma_interr_reg_1 => dma_interr_reg,
      frame_sync_reg => frame_sync_reg,
      halt_reset => halt_reset,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => \^m_axis_mm2s_sts_tready\,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\ => \out\,
      p_0_in => p_0_in,
      s_soft_reset_i0 => s_soft_reset_i0,
      tstvect_fsync_d1 => tstvect_fsync_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \vert_count_reg[12]_0\(12 downto 0) => \^q\(12 downto 0),
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.system_axi_vdma_0_0_axi_vdma_sts_mngr
     port map (
      all_idle_reg_0 => VIDEO_REG_I_n_2,
      datamover_idle => datamover_idle,
      datamover_idle_reg_0 => datamover_idle_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_cmdsts_idle => \^mm2s_cmdsts_idle\,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      \out\ => \out\,
      p_0_in => p_0_in,
      prmry_resetn_i_reg => prmry_resetn_i_reg
    );
VIDEO_GENLOCK_I: entity work.system_axi_vdma_0_0_axi_vdma_genlock_mngr
     port map (
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      E(0) => \^e\(0),
      Q(4 downto 0) => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0),
      in0(0) => in0(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dmacr(0) => mm2s_dmacr(1),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      \out\ => \out\,
      p_0_in => p_0_in
    );
VIDEO_REG_I: entity work.system_axi_vdma_0_0_axi_vdma_vidreg_module
     port map (
      CO(0) => VIDEO_REG_I_n_53,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ => \^mm2s_valid_video_prmtrs\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\ => VIDEO_REG_I_n_3,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ => prmtr_update_complete,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\ => VIDEO_REG_I_n_2,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_2\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0) => crnt_start_address(31 downto 16),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => dm_address(15 downto 0),
      dma_err => \^dma_err\,
      frame_sync_out0 => frame_sync_out0,
      frame_sync_reg => frame_sync_reg,
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_cmdsts_idle => \^mm2s_cmdsts_idle\,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\ => \out\,
      p_0_in => p_0_in,
      \stride_vid_reg[15]\(15) => VIDEO_REG_I_n_37,
      \stride_vid_reg[15]\(14) => VIDEO_REG_I_n_38,
      \stride_vid_reg[15]\(13) => VIDEO_REG_I_n_39,
      \stride_vid_reg[15]\(12) => VIDEO_REG_I_n_40,
      \stride_vid_reg[15]\(11) => VIDEO_REG_I_n_41,
      \stride_vid_reg[15]\(10) => VIDEO_REG_I_n_42,
      \stride_vid_reg[15]\(9) => VIDEO_REG_I_n_43,
      \stride_vid_reg[15]\(8) => VIDEO_REG_I_n_44,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_45,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_46,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_47,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_48,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_49,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_50,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_51,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_52,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      tstvect_fsync0 => tstvect_fsync0,
      tstvect_fsync_d1 => tstvect_fsync_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => mm2s_frame_sync,
      I2 => mm2s_dmasr,
      I3 => \out\,
      O => initial_frame_i_1_n_0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => initial_frame_i_1_n_0,
      Q => \^initial_frame\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => cmnds_queued_reg(0),
      DI(3 downto 1) => cmnds_queued_reg(3 downto 1),
      DI(0) => I_SM_n_15,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => I_SM_n_65,
      S(2) => I_SM_n_66,
      S(1) => I_SM_n_67,
      S(0) => I_SM_n_68
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cmnds_queued_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => I_SM_n_69,
      S(1) => I_SM_n_70,
      S(0) => I_SM_n_71
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => stop_i,
      Q => mm2s_stop,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reg_if is
  port (
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    irqdelay_wren_i0 : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 6 downto 0 );
    irqthresh_wren_i0 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_ip2axi_introut : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ioc_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mm2s_soft_reset : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end system_axi_vdma_0_0_axi_vdma_reg_if;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.system_axi_vdma_0_0_axi_vdma_lite_if
     port map (
      D(31 downto 0) => D(31 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\ => mm2s_axi2ip_wrce(0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(4 downto 0) => mm2s_ip2axi_frame_store_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(6 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\(6 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(6 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(6 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(6 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(6 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\(0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\(0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(22 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(22 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\,
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      in0(27 downto 0) => in0(27 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(5 downto 0) => mm2s_axi2ip_wrce(6 downto 1),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(24 downto 0) => mm2s_dmacr(24 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\(1 downto 0) => \out\(1 downto 0),
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg(0) => prmry_resetn_i_reg(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized2\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_introut => mm2s_introut,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      prmry_reset2 => prmry_reset2,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(0),
      Q => mm2s_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(1),
      Q => mm2s_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(2),
      Q => mm2s_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(3),
      Q => mm2s_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(4),
      Q => mm2s_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(0),
      Q => mm2s_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(1),
      Q => mm2s_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(2),
      Q => mm2s_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(3),
      Q => mm2s_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(4),
      Q => mm2s_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(0),
      Q => mm2s_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(1),
      Q => mm2s_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(2),
      Q => mm2s_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(3),
      Q => mm2s_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(4),
      Q => mm2s_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(4)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(3)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(2)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(15)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(14)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(13)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(12)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(11)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(10)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(9)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(8)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(7)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(0)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(12)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(11)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(10)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(9)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(8)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(7)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(6)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(5)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(4)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(3)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(2)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(1)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(4)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    fifo_wren : out STD_LOGIC;
    sof_reset : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready_0 : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    halt_reset_reg : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_stop : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    empty : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    full : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_rst_module;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_rst_module is
  signal n_0_1089 : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal sig_mm2s_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_mm2s_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_mm2s_axis_resetn : signal is "no";
  signal sig_mm2s_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_dm_prmry_resetn : signal is "no";
  signal sig_mm2s_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_prmry_resetn : signal is "no";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= sig_mm2s_axis_resetn;
  \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ <= sig_mm2s_dm_prmry_resetn;
  \out\ <= sig_mm2s_prmry_resetn;
  prmry_in <= \^prmry_in\;
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\(0)
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_mm2s_axis_resetn,
      I2 => mm2s_halt_reg,
      O => m_axis_mm2s_tready_0
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      I1 => mm2s_halt_reg,
      I2 => mm2s_fsync_out_i,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      O => p_0_in
    );
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.system_axi_vdma_0_0_axi_vdma_reset
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      empty => empty,
      err_i_reg(0) => err_i_reg(0),
      fifo_wren => fifo_wren,
      full => full,
      halt_i_reg_0 => mm2s_halt,
      halt_i_reg_1 => halt_i_reg,
      halt_i_reg_2(0) => halt_i_reg_0(0),
      halt_reset => halt_reset,
      halt_reset_reg_0 => halt_reset_reg,
      in0 => sig_mm2s_prmry_resetn,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      \out\ => sig_mm2s_prmry_resetn,
      prmry_in => \^prmry_in\,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg_0 => prmry_resetn_i_reg,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_out => sig_mm2s_axis_resetn,
      sig_mm2s_dm_prmry_resetn => sig_mm2s_dm_prmry_resetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sof_reset => sof_reset
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prmry_in\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^prmry_in\,
      R => '0'
    );
i_1089: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      O => n_0_1089
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_srl_fifo_f is
  port (
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_0_0_srl_fifo_f;

architecture STRUCTURE of system_axi_vdma_0_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.system_axi_vdma_0_0_srl_fifo_rbu_f
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized0_12\ is
  port (
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized0_12\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized0_12\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized0_12\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0_13\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      fifo_wren => fifo_wren,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      SR(0) => SR(0),
      \in\(39 downto 0) => \in\(39 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rlast_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_dqual_reg_full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_next_eof_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(25 downto 0) => \in\(25 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0(0) => m_axi_mm2s_rlast_0(0),
      \out\(19 downto 0) => \out\(19 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_dqual_reg_full_reg => sig_dqual_reg_full_reg,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_eof_reg_reg => sig_next_eof_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of system_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of system_axi_vdma_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of system_axi_vdma_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of system_axi_vdma_0_0_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of system_axi_vdma_0_0_xpm_fifo_sync : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of system_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of system_axi_vdma_0_0_xpm_fifo_sync : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of system_axi_vdma_0_0_xpm_fifo_sync : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of system_axi_vdma_0_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of system_axi_vdma_0_0_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of system_axi_vdma_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of system_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of system_axi_vdma_0_0_xpm_fifo_sync : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of system_axi_vdma_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of system_axi_vdma_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of system_axi_vdma_0_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of system_axi_vdma_0_0_xpm_fifo_sync : entity is 75;
  attribute READ_MODE : string;
  attribute READ_MODE of system_axi_vdma_0_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of system_axi_vdma_0_0_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of system_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of system_axi_vdma_0_0_xpm_fifo_sync : entity is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of system_axi_vdma_0_0_xpm_fifo_sync : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_axi_vdma_0_0_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_axi_vdma_0_0_xpm_fifo_sync : entity is "soft";
end system_axi_vdma_0_0_xpm_fifo_sync;

architecture STRUCTURE of system_axi_vdma_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 74 to 74 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 512;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 38400;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 512;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 75;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 75;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(74) <= \<const0>\;
  dout(73 downto 0) <= \^dout\(73 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9 downto 6) <= \^wr_data_count\(9 downto 6);
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.system_axi_vdma_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(74) => '0',
      din(73 downto 0) => din(73 downto 0),
      dout(74) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(74),
      dout(73 downto 0) => \^dout\(73 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(9 downto 6) => \^wr_data_count\(9 downto 6),
      wr_data_count(5 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2416)
`protect data_block
Qo1gXKuL3UQrYWTwMWlqfE3hUQajVh6nxyLcT7TS4juOPDQWnSocYC6j5V8J/SwFk33QD4Q4YiWu
z8UmYshHYGT6oZi64m4Dpv2YJJS3yrchDWfClDObKgIAc7O/OTlttMql008hciPisk6vLTWEvNyf
wDbz5MBaObu9ZTzKzYb3JRDQVNXNn/dhBRV9vZc5lSvQr0lgsB8Hmmzy8JDbQMyi8598WaWwYWAE
6uINxP1Mu95xqfnqPvRf9GJN9sXRFtAg3WOvtUPE4YU2W15ofF57YgoKqZ6+R+Jfbn32/8WeNH1m
zwxWFpTZRRxQCKuwpNX0rogVeaexD3mczLazBn4gRHvtoPpWf3NzKwDZHA3PDUJMMi+Uca8mlmoz
pJ2oEy1rbX7zTwQh/om1m1U5Ic5d9BzTO4S8UOvFutUwGFZDko9fy5nsO52IjCKic7bFt5XQ333x
u6My0HOHPHkIwX4Y52ZzeJYzXk2ljvSb0kQUbzFZCdM7IWs/KVO6OSecZkBzkrKi2yjiGJEG93Nw
OCb8x/j25k3QrWUW7xgyfwcmtqiFAZVQo148+oKVhkMKquKsxRKDZ9hahAwnXGWaMaqElas8H1QK
GV3e2HjVhqx5GFbJUYN0Bj4fKOLc6hq1tpkEe+igSh7ZX+OnpuiN2Cpbccb1AxQOsukzl9xsPoeF
kuUs3sowo7unsYvf/JTJbkIttEHegB2MdTo6X1GrSqcdDy1c+P01rnMqQfFEnglc2oQ2MjhL+Bkl
69mb1mdbhVQB0QrfNQhuG2/dDRyb71WHAj6BAB7v0ET9gePZVQWxlWhLTuSI20HAnbLXGiPHJ3ZG
dLpoz1kYxquhEkhhlbu+cqBV/UYL3kmUM+p9CajZd3Tdw6rDYC/k+DDSR+NEHZiJbybJ1VYQk46s
zovf5Rc/6S45kXEqc77BvL72gb2ZURqd9TBWbA+WSdhzamg3t9X7QEL0Y+v2FwPNcrNfCCZ47tgL
hEHZnDKFQl5WDvoj1nqlgH61Cr9ty7Of32Hu51EkLEGLLlB0uV0ZfX+jJ4O1XdkWXixEyRR/iMwf
/kHVTa78P7W3nzBD0GmtBLikvPBaOZlFD3TSsGwO9gv2l8YDExM2ZaLFhJqQ9/Wibiwe+l2BZQKa
AY0Vdw39barAtU/CLL72PuSoKxf+fbBJhq7NCeMKfXeZHwMVy3u7Sin3XkuT/UupaFsKoH/VMcPN
vKhxU/J0qn+P5zrwu8h0qBnH7rYPoIJIcXHfEDmQ9coZ76eukJjo18GSCNvtdlCE/jHv4PY84m/c
3G7Mk1QtNCdUNN9MgUawgGjRykEY4qUAARRcBfbau43Y5rbcA5966oSLc7GDAgr0uQCbU5ZGwgBF
77qSDrt+dzK/qzI6esKoTvWgKifg7UttZ7JHUQFiUpBnLGkf4nldMhcKUMaUxPbkJurGRfGqnqfU
CisM7lA5lLcQGLdx/6zMIsHYj1ZDzbRJ+vTgLrYV5mDKRYwAD6k5mx97E2j6vYtpRHy4OitZrkuA
uwTjVqozsZnSgg0FcILcyx01NcZK7WlWWS8Jh1CEImHgYh/8tNFfWEL9AR8pr6LIvlca+5dC0nMm
eXiEPpfX9DysZe/dX2NdeqorXFUyhdNLS5js5G57+ewQ7ObTdJrC1JYUXo8H/4FZxzFhMvBSBPnV
1A6sNYunTLNK+tlHMZY9y1GCgrlvNz9AHw8uJHRdQpMTFJR58fT3+pEUMimWXD2/Id5zkpqLG73J
71548+aH61LS+MR0+PLKySlHNHP6jfIQqLBj26dvj09+W5xXJCLg7StN3EEGZAh+jKhhXHGeWGW/
aiBSaJIg3eUt569vtQSJD6ODlV6nKKGLBXkTW2jh7ExpnkCqxUbOjGAisrX1pqDYwaj3oA2qL43s
Or0o7mot4rt89FFWYRKGpDkuABs7aPR+uJptSb3IftkspzcDNm2otCXiBXPbPKNn9/vQCAQZXgRk
7gfsVLNjMnaxakpqcIdVshhAmllVSZSBhk09NLFLs7/aDIG+/j7J3w18WEKEFIO9pdkuAaogHeir
0xJCAHU9JeEej/HgzTPLNyFv1n12AooMn0VkTMF0qGELuOR9HELzzS1Ymwy+8oZ/3JPYSHBCP9WC
nY5ChxnevBugDQlDA/QUQ2Xr8jIajiY719ALvfdjV9/oX1hGl+H/pXQNKi1/sdkV7ch/TXaxLChU
9O0UUyo4UY7Yk0mBPjFFDymnY+ZvvM1g8Bcmx548jjx0w6k+/E+Z1F6kTDJeI+LsqcRAxtja+SvC
6DBLKNTFBp4q9Ra83i33vASIbBWlQ2QmD2zkbAqjqanLaM09pt2CnpXkL+HCOPf9+IOwL3B5MO3c
x00G7hB6RQtbMKhNnZicAKNYqz42jQ2xOspBIJuE364RiVHplcHITMqEc1jPYolL8wBw43+QwOYe
4gIDzFEZ3bGlSfyajtCSjHKWA2yRFLdLYwMHNGdWz+SowX4LcbsZZTw0Gimj44lcgK//e/fRVG/p
4UXslVo4oGHm+7jaVBjcHLl9rwrbzgsMoIqgidaq7uXzzBxtvGzPnAY0gW6U41ILZaJRDjR//gPQ
1sJO+gF0DvARlLnULw1gr3hTjv4S4Zx4HPDhc3DeyTF0p5/LSyQ/BtBAgyBU+iSXfpJSUnr4Xlhw
9ujai6g1AKP2Xk6NdqQUvHkUqPf5p693XQqSrL85keKjuTFl8mkGsZ4yoUZaDmN7b40sRn8okRuM
oXRI1vOpcSqy9DEdyANQyTbaZoUU3zPTPyujg5s0EW5Um7sprPIhUpepYQQSKn0UvMnjkAS9uK9O
BTQHq0BeGXLp+oGkIKqS9pwHg4Qg0YbT7YrKt4hb3QStXsKA/hlfcMLJR6nlVyC+oDtG0I6Bdj/O
3ZYYe1aDt9j3wMkibrbDLHAubERUIiqzSh2ottB7aj7zkqT0mppVwgUMFQv66zFPV9BQBt3nRNj9
hpKd6a6nF4SznvjizDtIOKr3wCODQw0aEOP7/Vz8442HC5o25oYJiZFxHf8d9dVyIEXAGFcNgiOl
jRncvIAD3mH+rbL6afNCmP3LfaHF3oCFu0dMKDCGrYm/uiVcVBLEP6G/xc6DIkGUq1QbdUkIOY1Q
0NjsCYvewVDxzCd4UAFg0BsjOM50wgRyOpKmeD1rs311ARuutZ8i6NsgSsARCS6AnF7miDtXsGHq
hcVRTGROq9Sjo9ZQBepPH2gDZbVhsA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_fifo is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_0_0_axi_datamover_fifo;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_fifo is
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair90";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.system_axi_vdma_0_0_srl_fifo_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_done_3,
      I2 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_init_done_i_1_n_0
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_done,
      I2 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_done_0,
      I2 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_done_1,
      I2 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_done_2,
      I2 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0_11\ is
  port (
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0_11\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0_11\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0_11\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_1\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_1 <= \^sig_inhibit_rdy_n_reg_1\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized0_12\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_1\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      fifo_wren => fifo_wren,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_0,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_1\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_1\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      SR(0) => SR(0),
      \in\(39 downto 0) => \in\(39 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_push_addr_reg1_out,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rlast_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_dqual_reg_full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_eof_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(25 downto 0) => \in\(25 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0(0) => m_axi_mm2s_rlast_0(0),
      \out\(19 downto 0) => \out\(19 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_push_dqual_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_dqual_reg_full_reg => sig_dqual_reg_full_reg,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_eof_reg_reg => sig_next_eof_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    lsig_ld_offset : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC
  );
end system_axi_vdma_0_0_sync_fifo_fg;

architecture STRUCTURE of system_axi_vdma_0_0_sync_fifo_fg is
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal sig_ok_to_post_rd_addr_i_2_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_4_n_0 : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 74 to 74 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_10 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_11 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_12 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_13 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_14 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_15 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_16 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_17 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_18 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_19 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_2 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_20 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_21 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_22 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_23 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_24 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_25 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_26 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_27 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_28 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_29 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_3 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_30 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_31 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_32 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_33 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_34 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_35 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_36 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_37 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_4 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_5 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_6 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_7 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_8 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_9 : label is "soft_lutpair67";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 75;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_13\ : label is "soft_lutpair63";
begin
  empty <= \^empty\;
  full <= \^full\;
\INCLUDE_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBBBBBB3BBB3BBB"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I1 => Q(0),
      I2 => fifo_wren,
      I3 => sig_data_fifo_data_out(73),
      I4 => lsig_0ffset_cntr,
      I5 => sig_data_fifo_data_out(68),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100000055555555"
    )
        port map (
      I0 => Q(0),
      I1 => sig_data_fifo_data_out(68),
      I2 => lsig_0ffset_cntr,
      I3 => sig_data_fifo_data_out(73),
      I4 => fifo_wren,
      I5 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      O => lsig_ld_offset
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(73),
      I3 => fifo_wren,
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\
    );
fg_builtin_fifo_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => \^empty\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I2 => sig_data_fifo_data_out(72),
      I3 => lsig_0ffset_cntr,
      I4 => sig_data_fifo_data_out(68),
      O => \gen_fwft.empty_fwft_i_reg\(36)
    );
fg_builtin_fifo_inst_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(59),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(27),
      O => \gen_fwft.empty_fwft_i_reg\(27)
    );
fg_builtin_fifo_inst_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(58),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(26),
      O => \gen_fwft.empty_fwft_i_reg\(26)
    );
fg_builtin_fifo_inst_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(57),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(25),
      O => \gen_fwft.empty_fwft_i_reg\(25)
    );
fg_builtin_fifo_inst_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(56),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(24),
      O => \gen_fwft.empty_fwft_i_reg\(24)
    );
fg_builtin_fifo_inst_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(55),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(23),
      O => \gen_fwft.empty_fwft_i_reg\(23)
    );
fg_builtin_fifo_inst_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(54),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(22),
      O => \gen_fwft.empty_fwft_i_reg\(22)
    );
fg_builtin_fifo_inst_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(53),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(21),
      O => \gen_fwft.empty_fwft_i_reg\(21)
    );
fg_builtin_fifo_inst_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(52),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(20),
      O => \gen_fwft.empty_fwft_i_reg\(20)
    );
fg_builtin_fifo_inst_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(51),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(19),
      O => \gen_fwft.empty_fwft_i_reg\(19)
    );
fg_builtin_fifo_inst_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(50),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(18),
      O => \gen_fwft.empty_fwft_i_reg\(18)
    );
fg_builtin_fifo_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(71),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(67),
      O => \gen_fwft.empty_fwft_i_reg\(35)
    );
fg_builtin_fifo_inst_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(49),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(17),
      O => \gen_fwft.empty_fwft_i_reg\(17)
    );
fg_builtin_fifo_inst_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(48),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(16),
      O => \gen_fwft.empty_fwft_i_reg\(16)
    );
fg_builtin_fifo_inst_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(47),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(15),
      O => \gen_fwft.empty_fwft_i_reg\(15)
    );
fg_builtin_fifo_inst_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(46),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(14),
      O => \gen_fwft.empty_fwft_i_reg\(14)
    );
fg_builtin_fifo_inst_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(45),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(13),
      O => \gen_fwft.empty_fwft_i_reg\(13)
    );
fg_builtin_fifo_inst_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(44),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(12),
      O => \gen_fwft.empty_fwft_i_reg\(12)
    );
fg_builtin_fifo_inst_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(43),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(11),
      O => \gen_fwft.empty_fwft_i_reg\(11)
    );
fg_builtin_fifo_inst_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(42),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(10),
      O => \gen_fwft.empty_fwft_i_reg\(10)
    );
fg_builtin_fifo_inst_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(41),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(9),
      O => \gen_fwft.empty_fwft_i_reg\(9)
    );
fg_builtin_fifo_inst_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(40),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(8),
      O => \gen_fwft.empty_fwft_i_reg\(8)
    );
fg_builtin_fifo_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(66),
      O => \gen_fwft.empty_fwft_i_reg\(34)
    );
fg_builtin_fifo_inst_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(39),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(7),
      O => \gen_fwft.empty_fwft_i_reg\(7)
    );
fg_builtin_fifo_inst_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(38),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(6),
      O => \gen_fwft.empty_fwft_i_reg\(6)
    );
fg_builtin_fifo_inst_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(37),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(5),
      O => \gen_fwft.empty_fwft_i_reg\(5)
    );
fg_builtin_fifo_inst_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(36),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(4),
      O => \gen_fwft.empty_fwft_i_reg\(4)
    );
fg_builtin_fifo_inst_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(35),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(3),
      O => \gen_fwft.empty_fwft_i_reg\(3)
    );
fg_builtin_fifo_inst_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(34),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(2),
      O => \gen_fwft.empty_fwft_i_reg\(2)
    );
fg_builtin_fifo_inst_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(33),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(1),
      O => \gen_fwft.empty_fwft_i_reg\(1)
    );
fg_builtin_fifo_inst_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(32),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(0),
      O => \gen_fwft.empty_fwft_i_reg\(0)
    );
fg_builtin_fifo_inst_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(69),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(65),
      O => \gen_fwft.empty_fwft_i_reg\(33)
    );
fg_builtin_fifo_inst_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(64),
      O => \gen_fwft.empty_fwft_i_reg\(32)
    );
fg_builtin_fifo_inst_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(63),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(31),
      O => \gen_fwft.empty_fwft_i_reg\(31)
    );
fg_builtin_fifo_inst_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(62),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(30),
      O => \gen_fwft.empty_fwft_i_reg\(30)
    );
fg_builtin_fifo_inst_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(61),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(29),
      O => \gen_fwft.empty_fwft_i_reg\(29)
    );
fg_builtin_fifo_inst_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(60),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(28),
      O => \gen_fwft.empty_fwft_i_reg\(28)
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^full\,
      I1 => sig_data2addr_stop_req,
      I2 => m_axi_mm2s_rvalid,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_2_n_0,
      I1 => sig_ok_to_post_rd_addr_i_3_n_0,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \out\,
      I4 => sig_data_fifo_wr_cnt(9),
      I5 => sig_ok_to_post_rd_addr_i_4_n_0,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000404"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(8),
      I1 => sig_ok_to_post_rd_addr_reg(1),
      I2 => sig_data_fifo_wr_cnt(7),
      I3 => sig_ok_to_post_rd_addr_reg(0),
      I4 => sig_data_fifo_wr_cnt(6),
      I5 => sig_ok_to_post_rd_addr_reg(3),
      O => sig_ok_to_post_rd_addr_i_2_n_0
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D455D5D00000000"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(8),
      I1 => sig_ok_to_post_rd_addr_reg(1),
      I2 => sig_data_fifo_wr_cnt(7),
      I3 => sig_ok_to_post_rd_addr_reg(0),
      I4 => sig_data_fifo_wr_cnt(6),
      I5 => sig_ok_to_post_rd_addr_reg(2),
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF80808080"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(6),
      I1 => sig_data_fifo_wr_cnt(7),
      I2 => sig_data_fifo_wr_cnt(8),
      I3 => sig_ok_to_post_rd_addr_reg_0,
      I4 => sig_ok_to_post_rd_addr_reg(2),
      I5 => sig_ok_to_post_rd_addr_reg(3),
      O => sig_ok_to_post_rd_addr_i_4_n_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.system_axi_vdma_0_0_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(74) => '0',
      din(73 downto 0) => din(73 downto 0),
      dout(74) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\(74),
      dout(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      empty => \^empty\,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => sig_pop_data_fifo,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => SR(0),
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(9 downto 6) => sig_data_fifo_wr_cnt(9 downto 6),
      wr_data_count(5 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => sig_data_fifo_data_out(73),
      I1 => sig_data_fifo_data_out(68),
      I2 => lsig_0ffset_cntr,
      I3 => fifo_wren,
      O => sig_pop_data_fifo
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
oIEsiGcrQOEhS31XzzrwazzaiLDAbG+uO7a3NDI7o2T4iTAme9uSMlEKCyRt6PBEWwHMsYWvUUOm
zaf9mayABhFV3Vv3o5dsYhMSv/csUnibwQkrvKj7ByOvPW9Vb3y3MBfqDtdbsfeo6h2CMzya/qnk
od/r1u85fCrDdEOq6fY/kxoNH7UrmhLM4KerlEJASO2nW1w7kGWc/UoPDXbGJwWtb2PW9tXUnChP
DhYzsVb1HQx/kOLGdyX3C4SVbUnLteyjHULIvyxwOKM3n6dh+jKC/TWXRMg646YtjVQfkaLN9p5D
8pRvPq7Sv71xMRF4f2Wpf+YUXKH3UUon6JIZClwRFsKpr79qmCkm87VrGfHNqsyufNt4dJe6L26N
pVyQnZnrYsPefFUpJ0hIHTuw2HWVjjgHdIHpSoev70JGLc0aKg4Nbam4pUk8Ht+dHjDZnI4i8W+q
MXnuhI325FvVZaZu4iP5W8uzgQgZ9d3goTRoIaq1y6Kuv/zXGDtftnafE5DnHwuL28phUm63Jp7S
y9QMtCNI8k+Umg+z48vRkJy0iEl1lPXeUVv+NvB9SmxKMJWTaXc6cnrICLjIybGJDatnJvp6kgvI
zvm3zE2HXd2RdHjJYLAyCzpKgtADhESKI1elHVFpyTlW8RcCVvjBXF5F0g29W8ffhiPTIFfbNFi3
Rxu4leQX8xiRiVWFqC9UjR9nysde6F5kc2GZk/2ojR5dW21k1Q43Owax600UWo22csJ/anP6ZLWk
Sx7ABXu15VkLZWFcLg0h94/QOwGlnuGblUGy25uG0wJMwdd00hc2/wKXu0jNgwJ9cKX0raWRG/Y2
BVbxqwVz2MdvBORWxoxLFfoUJjGOOdpVRuSgNj2pqBM9C5Hjvi9jTjDyl7QeRc7tUDilNqV7wZxc
qpePLf6To2cgOMWOA7bGzh1CdKKAnU/nlFPrlNuwO2S6LXZykhCjhY0bE8MwShrzgbgVaeqZX6Of
Wkh+uS/zol0QYiDoNz/1QZeRtf8fbxeX9E0jupI3WYvhcFWg9hMA3LzRvwnFrVrQ6FrhkqU8s7L9
tkPmbyQ4pt+xpIPmrGDFdF8KBLyYJly5Nant3VWTwdnwCUSqCc/SHroEV9cUvzXMgsCNyTB4f1qW
SSlS7cD063ZlSKOhJw6ecithTLC5lWD4PdreI4+cqoryADKiaQcSCbECSrnNeq1UPwsPCYfR+06A
uZ9VKalKUzs/MTphDhn2HKEQJtxBwJ4SqRQC1xN7jZE0tvpeVtNIJzYUgcEtkdrTsyCz6sR6LBUb
CT7QM/xL2Wss0uewtKESh/b+cwIWZSh59aVdt5Os50wdr3lfZSRraqmRdnqo0ZFpJTV5ovSXCqef
qh29HUNoa9Ic51qymE1oDgsRP7ctGMrYlgUF+BoKK7KaAL+OX6o7drEmuvvflO37RrH7ewlQcbme
TAbXO1Xq1spXXcuV0wvxP0haW6yZB67ilodbDWSBEDynwFBXKJq6LZ38HFvvF+lUhNYNMVcfklF4
QHVj65kD6SQEuLSlG69M7ZhQt3MxP7jckPH0Fw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_posted_to_axi_reg_0 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
end system_axi_vdma_0_0_axi_datamover_addr_cntl;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_posted_to_axi_reg_0 <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      SR(0) => SR(0),
      \in\(39 downto 0) => \in\(39 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(41) => sig_aq_fifo_data_out(50),
      \out\(40) => sig_aq_fifo_data_out(47),
      \out\(39 downto 38) => sig_aq_fifo_data_out(45 downto 44),
      \out\(37 downto 0) => sig_aq_fifo_data_out(41 downto 4),
      sig_addr_reg_empty => \^sig_addr_reg_empty\,
      sig_addr_reg_empty_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      Q => m_axi_mm2s_arvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_mm2s_arready,
      I2 => \^sig_addr2rsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_mm2s_arlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_mm2s_arlen(4),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(41),
      Q => m_axi_mm2s_arlen(5),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(44),
      Q => m_axi_mm2s_arsize(0),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_mm2s_arsize(1),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_cmd_status is
  port (
    sig_init_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end system_axi_vdma_0_0_axi_datamover_cmd_status;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_6 : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done_2,
      sig_init_done_reg_0 => I_CMD_FIFO_n_6,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
I_CMD_FIFO: entity work.system_axi_vdma_0_0_axi_datamover_fifo
     port map (
      FIFO_Full_reg => FIFO_Full_reg_0,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      Q(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => I_CMD_FIFO_n_6,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_en : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_1\ : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_addr_posted_cntr_reg[2]_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 15 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_6_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg_0\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_3_n_0 : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_5 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_6 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_3 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_14\ : label is "soft_lutpair139";
begin
  \sig_addr_posted_cntr_reg[2]_0\ <= \^sig_addr_posted_cntr_reg[2]_0\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_last_mmap_dbeat_reg_reg_0 <= \^sig_last_mmap_dbeat_reg_reg_0\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => SR(0),
      \in\(25 downto 0) => \in\(25 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0(0) => sig_clr_dqual_reg,
      \out\(19 downto 16) => sig_cmd_fifo_data_out(35 downto 32),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(30 downto 15),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr[7]_i_5_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_1 => \^sig_data2rsc_valid\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_dqual_reg_full_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_last_dbeat_i_4_n_0,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg_n_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_i_2_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_eof_reg_reg => sig_next_cmd_cmplt_reg_i_3_n_0,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => full,
      I1 => \^sig_data2addr_stop_req\,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      O => m_axi_mm2s_rready
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
        port map (
      I0 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I1 => \sig_addr_posted_cntr_reg[2]_1\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC2BCCC"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \sig_addr_posted_cntr_reg[2]_1\,
      I4 => \^sig_last_mmap_dbeat_reg_reg_0\,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8EAAA"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \sig_addr_posted_cntr_reg[2]_1\,
      I4 => \^sig_last_mmap_dbeat_reg_reg_0\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => sig_rsc2data_ready,
      I3 => \^sig_data2rsc_valid\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_coelsc_tag_reg0
    );
sig_coelsc_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_3_n_0,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => sig_next_calc_error_reg,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => m_axi_mm2s_rresp(0),
      I1 => m_axi_mm2s_rresp(1),
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2rsc_decerr\,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => m_axi_mm2s_rresp(0),
      I1 => m_axi_mm2s_rresp(1),
      I2 => m_axi_mm2s_rvalid,
      I3 => sig_data2rsc_slverr,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_tag_reg0
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(6),
      I3 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_dbeat_cntr(1),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(0),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_5_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => SR(0)
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000400000000"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => sig_last_dbeat_i_5_n_0,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      I3 => full,
      I4 => \^sig_data2addr_stop_req\,
      I5 => m_axi_mm2s_rvalid,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D000D0D0"
    )
        port map (
      I0 => sig_last_dbeat_i_6_n_0,
      I1 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => full,
      I5 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      O => sig_last_dbeat_i_5_n_0
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      O => sig_last_dbeat_i_6_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => sig_next_cmd_cmplt_reg_i_3_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_last_mmap_dbeat_reg_reg_0\,
      R => SR(0)
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => m_axi_mm2s_rvalid,
      I1 => \^sig_data2addr_stop_req\,
      I2 => full,
      I3 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      O => sig_next_cmd_cmplt_reg_i_3_n_0
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_eof_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_last_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_last_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_last_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_last_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_last_strb_reg(4),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_last_strb_reg(5),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_last_strb_reg(6),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_last_strb_reg(7),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(4),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(5),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(6),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(7),
      R => sig_clr_dqual_reg
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(2),
      I3 => sig_first_dbeat,
      I4 => sig_next_strt_strb_reg(2),
      O => din(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(1),
      I3 => sig_first_dbeat,
      I4 => sig_next_strt_strb_reg(1),
      O => din(1)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(0),
      I3 => sig_first_dbeat,
      I4 => sig_next_strt_strb_reg(0),
      O => din(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_next_calc_error_reg,
      O => \^sig_addr_posted_cntr_reg[2]_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_addr_posted_cntr(2),
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F040000"
    )
        port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => m_axi_mm2s_rvalid,
      I2 => full,
      I3 => \^sig_data2addr_stop_req\,
      I4 => sig_dqual_reg_full,
      I5 => \^sig_addr_posted_cntr_reg[2]_0\,
      O => wr_en
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0\,
      O => din(9)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_eof_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0\,
      O => din(8)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(7),
      I3 => sig_first_dbeat,
      I4 => sig_next_strt_strb_reg(7),
      O => din(7)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(6),
      I3 => sig_first_dbeat,
      I4 => sig_next_strt_strb_reg(6),
      O => din(6)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(5),
      I3 => sig_first_dbeat,
      I4 => sig_next_strt_strb_reg(5),
      O => din(5)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(4),
      I3 => sig_first_dbeat,
      I4 => sig_next_strt_strb_reg(4),
      O => din(4)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(3),
      I3 => sig_first_dbeat,
      I4 => sig_next_strt_strb_reg(3),
      O => din(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_sfifo_autord is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    lsig_ld_offset : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_sfifo_autord is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.system_axi_vdma_0_0_sync_fifo_fg
     port map (
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      din(73 downto 0) => din(73 downto 0),
      empty => empty,
      fifo_wren => fifo_wren,
      full => full,
      \gen_fwft.empty_fwft_i_reg\(36 downto 0) => \gen_fwft.empty_fwft_i_reg\(36 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_ok_to_post_rd_addr_reg(3 downto 0) => sig_ok_to_post_rd_addr_reg(3 downto 0),
      sig_ok_to_post_rd_addr_reg_0 => sig_ok_to_post_rd_addr_reg_0,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 928)
`protect data_block
fBNrmQI764EpmXXwn+vFjgwTQhH9F+ZR1J00W+fEmuWZ8+EODpkqsy5tSMmS6OCPhGAgH9+AMOxH
n2Pk2dPnzPbaMatBIZaQnoWDzZLVgDAO7M+WLAFBJlLRvLzCk5GUFmJHG/BShjwVtrA2QqjQTc7B
2IPkjncPSGlfvm80bOWpaxpAG0BuVvZLRrgFAkyCXpFvApqsDxaeFXzA9pV2U3XJH4bpUR8j+L3r
UvvRWQ3t9RJGs4ov+HrAdmjGMEJ9rUL5C+eHtG1Oowm3QOPLfQXqchLe4EMktOPHSLPFs/HbjdDi
mqlk+7H/6TqgCM8N10GYjZ4CquUI3lvqt1OEkA/iEir83A0iSJpP2cjKorutT3sAiTcv6AKKATL5
3BjYReMkNkVYkBbVUunXICIfJ3KXnmC+R7YqcXGcCJsRfT5gWG0STCNI6r6v90SkYrHbFjR1qBox
RDoyUHJBIvJuVL9bwd/WHSp3HnNY0qIjE53XenoUF5iqCNH1b69ld4hnw7r+/6IVDXA7aoqV6iw9
Iv9AnjxvPnTneY4mSG/fTnFlljD7klZcKu5mrbxiD0zDT0uoL2zXnNmGdOV6KslOG0b2bHnJHBrI
Yief2SeA18P3lAmNMFbsmgiZHijk717BCESc5HG8vo2GO6K+c+yz6pPeWbTjl3WS888dsIuOWnq2
czfGqINgM6fhJKMaL/2621l7/dS4TvJ/+Qchm1rzI/W12BPSX3G1DG9qj0i4qopiaTE328Fzfrng
OrLLYg8ap4nbuOYj/4khvbBPkgqAme/RDweKwS2FHWiVbHVCc/5stur3NBKp/Rz3htiDFjXXY7SE
JW3iZvlZy2o+grtNquxzHHkYAfZwUW4cXU3/3zsn0CyK7TQXgL1jRhfE1yNA7iWE6gEIVcUU4u6O
TaW3MobUyTeydX1txBT9s2Y8+5P8DviHKLNn6eaU/gESB4wmoOPcU9z72sTLzOxUdHvq/0wHo88d
+pVW1OU3z73z7Fg2ObI1MQFQjJ/e4moOpQiJ143foK9d6qo6EV6vllKIRP5WUWiRt6XkefW48aBj
eCjzOIm4wu4ltTHq50K7sLT3+7kvDHVphxSkBhIyK9hlBc0y99hio44z5ib1eyP0WnpXl9PSwXA5
Y9YFMbDSr9dirCavwb/7KGPxmgEt7/20AtxAswHNhWux70XaIbI4xsO1qazh+mD8ArkCz0dSb+pv
nTfncO+JvUGbqUaZWKTmGQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_rd_sf is
  port (
    sig_wr_fifo : out STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]_0\ : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_datamover_rd_sf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_rd_sf is
  signal \^include_unpacking.lsig_cmd_loaded_reg_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_3 : STD_LOGIC;
  signal I_DATA_FIFO_n_42 : STD_LOGIC;
  signal I_DATA_FIFO_n_43 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal lsig_ld_offset : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_5_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal sig_token_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_5 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair83";
begin
  \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ <= \^include_unpacking.lsig_cmd_loaded_reg_0\;
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\,
      Q => lsig_0ffset_cntr,
      R => SR(0)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_43,
      Q => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      R => SR(0)
    );
I_DATA_FIFO: entity work.system_axi_vdma_0_0_axi_datamover_sfifo_autord
     port map (
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => I_DATA_FIFO_n_43,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      din(73 downto 0) => din(73 downto 0),
      empty => empty,
      fifo_wren => fifo_wren,
      full => full,
      \gen_fwft.empty_fwft_i_reg\(36 downto 0) => \gen_fwft.empty_fwft_i_reg\(36 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => I_DATA_FIFO_n_3,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_DATA_FIFO_n_42,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_ok_to_post_rd_addr_reg(3 downto 0) => sig_token_cntr_reg(3 downto 0),
      sig_ok_to_post_rd_addr_reg_0 => sig_ok_to_post_rd_addr_i_5_n_0,
      wr_en => wr_en
    );
\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized0_11\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\,
      \INFERRED_GEN.cnt_i_reg[2]\ => I_DATA_FIFO_n_3,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      fifo_wren => fifo_wren,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg_0 => sig_wr_fifo,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      I1 => sig_token_cntr_reg(1),
      O => sig_ok_to_post_rd_addr_i_5_n_0
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_42,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[0]_i_1_n_0\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF55005500B8FF"
    )
        port map (
      I0 => \out\,
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(3),
      I3 => \sig_token_cntr_reg[2]_0\,
      I4 => sig_token_cntr_reg(0),
      I5 => sig_token_cntr_reg(1),
      O => \sig_token_cntr[1]_i_1_n_0\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBDFCFC43400303"
    )
        port map (
      I0 => \out\,
      I1 => sig_token_cntr_reg(0),
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(3),
      I4 => \sig_token_cntr_reg[2]_0\,
      I5 => sig_token_cntr_reg(2),
      O => \sig_token_cntr[2]_i_1_n_0\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555EAAAAAAA2"
    )
        port map (
      I0 => \sig_token_cntr_reg[2]_0\,
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(1),
      I4 => sig_token_cntr_reg(0),
      I5 => \out\,
      O => \sig_token_cntr[3]_i_1_n_0\
    );
\sig_token_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6CCCCCC1CCC1"
    )
        port map (
      I0 => \sig_token_cntr_reg[2]_0\,
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(0),
      I4 => \out\,
      I5 => sig_token_cntr_reg(2),
      O => \sig_token_cntr[3]_i_2_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[0]_i_1_n_0\,
      Q => sig_token_cntr_reg(0),
      R => SR(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[1]_i_1_n_0\,
      Q => sig_token_cntr_reg(1),
      R => SR(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[2]_i_1_n_0\,
      Q => sig_token_cntr_reg(2),
      R => SR(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[3]_i_2_n_0\,
      Q => sig_token_cntr_reg(3),
      S => SR(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 944)
`protect data_block
L3tTxygYNy9ma5vPiV0Y7zIGGrugf13QZWvlAQJ//9yx2ofeO3tMtZNyqZorkLYuQxluYq0ytQb2
tiY1un7d/MQjakDMkqOYGPO1axviITCKqj1/9c4siJqARdODjh7rC6mSAj2LDjSpHfDg380Syilw
g3yI7K6UD3l0uZTQ65aho/ojvffgyMTjhNdrPpxJVStt9lyrRawnEfTDKqosXg7rd1ss7st9/yao
jg3CneCdJO77OHjkGCgqj+3o5o77Z6oEEvmjNH5aV+t3mRGuBXFnHTyS8WqjlsqiroNzy/ElWXU3
V5nchnAIdQFap4X0AvSg6HUUEntmh3o8/3SjeMrCYNJ2M5Mc7QWePzswqKe2Zu9pPUJPoX54mkIf
4QcsxDC8oBSykzJMsxbDmDQTkB5kya91t9C1VPomLGwp48/mQKGUijZ5NaLC3i3cUMsLow7ItWGi
yIErtZO7mq6iLBEkYKaCp8PLfr+vEzBe2BGaXo4L8yKicrjlhol8aexi9+P6NvMv71NSHvNam+vS
qRgBhzrYqcXVG4q5UbPQVrYCX6eWufVxLnhU43ONG9HK3v4kSKt4/zsvLA03S+8OnWP9O5+Hwyj7
aA7pKEcehNDejpsxzA5zHI0n0Vo2te/EGspIN7BOJVT7cB+hiDlnw8r+e9U3RFcfiUH1T7v/BzWb
pY/iy6MtKTW1GUJxwQXtapY9b4U/hCP2izR4PPDpYRTOvfvwIvTXyO6LZ0u1X7wxQeryqVHu0t83
q0o5J/2kKq70loUsALQrQhWS/Iw17+FEiCwWrrjmmTJRAhyMQv9BX+SAb/cUK6XCo9lV7+cqOFKG
/R2SjmeNnYAQ2P+w7nNmFS4qfXAVSAZVV2NmNV4xOVj7qUgaMFnpJq+rD5ilj8Ctb32dDvQmi40o
O7ukg+5L1RuZooMVsRB6a10TCaaBqZcTCQSAemm/JUvf/eKqVDOnsbQFCPnGK1/yHjMS8i1c6eu3
9HfXQ712Lf1VisuEdm/T7s4g2qrJDVUdm9SyF7fDch7jEK34n+/OpQUIPL8bbB6H0WSBr+fQCbYO
m3GNTZbBPnQ6gqK0DNvWUM3IRmIOCdVi4voyeaOff5G+JIHXAoROwZhJKNq6Bc0i7pDpQTO/qLtQ
wAgSePVQymnFoWG6sDNoTTwC9ofNCMrBqdvFG565KYuoGqjBPBXCNb/Ye/t9WV8Ii9CRDiElo/U1
QgF0/X/3RhYkmyAQsFCQJGxIOsWeAXxmOQKgSyEz52k=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap is
  port (
    empty : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arready : in STD_LOGIC;
    datamover_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_0 : STD_LOGIC;
  signal I_ADDR_CNTL_n_2 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_1 : STD_LOGIC;
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_PCC_n_47 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_10 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_2 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_22 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_byte_change_minus1_im2 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_reg : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_good_sin_strm_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg0 : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_xfer_addr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.system_axi_vdma_0_0_axi_datamover_rd_sf
     port map (
      FIFO_Full_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      SR(0) => sig_stream_rst,
      din(73) => sig_data2sf_cmd_cmplt,
      din(72) => sig_rdc2sf_wlast,
      din(71 downto 64) => sig_rdc2sf_wstrb(7 downto 0),
      din(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      empty => empty,
      fifo_wren => fifo_wren,
      full => sig_data_fifo_full,
      \gen_fwft.empty_fwft_i_reg\(36 downto 0) => din(36 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45\,
      \in\(0) => sig_xfer_addr_reg(2),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\ => I_ADDR_CNTL_n_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_9,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      \sig_token_cntr_reg[2]_0\ => I_RD_DATA_CNTL_n_2,
      sig_wr_fifo => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_ADDR_CNTL: entity work.system_axi_vdma_0_0_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_2,
      FIFO_Full_reg_0 => I_ADDR_CNTL_n_9,
      SR(0) => sig_stream_rst,
      \in\(39) => sig_calc_error_reg,
      \in\(38) => sig_mstr2addr_burst(0),
      \in\(37 downto 32) => sig_byte_change_minus1_im2(8 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(5 downto 0) => m_axi_mm2s_arlen(5 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => I_ADDR_CNTL_n_0,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_11,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_reg_0 => sig_addr2data_addr_posted,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
I_CMD_STATUS: entity work.system_axi_vdma_0_0_axi_datamover_cmd_status
     port map (
      FIFO_Full_reg => I_CMD_STATUS_n_1,
      FIFO_Full_reg_0 => I_MSTR_PCC_n_47,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \I_CMD_FIFO/sig_rd_empty\,
      Q(0) => Q(0),
      SR(0) => sig_stream_rst,
      cmnd_wr => cmnd_wr,
      decerr_i => decerr_i,
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_CMD_STATUS_n_9,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => I_CMD_STATUS_n_10,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => I_CMD_STATUS_n_11,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => sig_rsc2stat_status(6 downto 4)
    );
I_MSTR_PCC: entity work.system_axi_vdma_0_0_axi_datamover_pcc
     port map (
      \INFERRED_GEN.cnt_i_reg[2]\ => I_MSTR_PCC_n_47,
      \in\(39) => sig_calc_error_reg,
      \in\(38) => sig_mstr2addr_burst(0),
      \in\(37 downto 32) => sig_byte_change_minus1_im2(8 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      \sig_addr_cntr_lsh_im0_reg[0]_0\(0) => \I_CMD_FIFO/sig_rd_empty\,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg_reg_0(17) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(16) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_0(15 downto 8) => sig_mstr2data_last_strb(7 downto 0),
      sig_calc_error_reg_reg_0(7 downto 0) => sig_xfer_strt_strb2use_im3(7 downto 0),
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_2,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2dre_valid_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_ld_xfer_reg_tmp_reg_0 => I_ADDR_CNTL_n_9,
      sig_ld_xfer_reg_tmp_reg_1 => I_RD_DATA_CNTL_n_10,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.system_axi_vdma_0_0_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      FIFO_Full_reg_0 => I_RD_DATA_CNTL_n_10,
      SR(0) => sig_stream_rst,
      din(9) => sig_data2sf_cmd_cmplt,
      din(8) => sig_rdc2sf_wlast,
      din(7 downto 0) => sig_rdc2sf_wstrb(7 downto 0),
      full => sig_data_fifo_full,
      \in\(25) => sig_calc_error_reg,
      \in\(24) => sig_mstr2data_cmd_cmplt,
      \in\(23) => sig_mstr2data_sequential,
      \in\(22) => sig_mstr2data_eof,
      \in\(21 downto 14) => sig_mstr2data_last_strb(7 downto 0),
      \in\(13 downto 6) => sig_xfer_strt_strb2use_im3(7 downto 0),
      \in\(5 downto 0) => sig_byte_change_minus1_im2(8 downto 3),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \sig_addr_posted_cntr_reg[2]_0\ => I_RD_DATA_CNTL_n_22,
      \sig_addr_posted_cntr_reg[2]_1\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dqual_reg_empty_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45\,
      sig_dqual_reg_empty_reg_1 => I_CMD_STATUS_n_1,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_10,
      sig_last_mmap_dbeat_reg_reg_0 => I_RD_DATA_CNTL_n_2,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_RD_STATUS_CNTLR: entity work.system_axi_vdma_0_0_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.system_axi_vdma_0_0_axi_datamover_reset
     port map (
      SR(0) => sig_stream_rst,
      datamover_idle => datamover_idle,
      datamover_idle_reg(0) => datamover_idle_reg(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => I_RD_DATA_CNTL_n_22,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 60304)
`protect data_block
ziYju3sUi3he6xiMKkCcPnjCeF6DNT6yoBbhuufh+f5YX166cV5/sM41cORYN2aNGK6wrZ6CAe4m
tR4reWLWGd5uT0pcfKeAzUdOlEsaH4r+y7+IpmupyEizlvlIpIC2nvpx3j91rMv+U3jntDlVshhG
q+p8o1YzilH060R+CPYxWWPTwn3jlc2wbb/ZTaroFSCivaiaaqReEHbQ/azumj3alnB2+gHkNded
Wuw1PpgHnO5OzdEQVvsPVpBkfPod2lfMcF7SSIfrf8ee5gahMfuZ8TvPsmjgPsbYd47bY8mrdnSE
p0laKXGGMsyNVc11UkXhYglb7xIAiRJhlJ0M8nEocOpp4gAwSefp9wCpIYHh6mBfS6d27ulccF4y
o3QorQDkC4FdX+P65Y1GbUVfNekCgG7Qwfan6TGSEc6NjvcTHBKxi5jSBefJsVsr9Sfs0A/K2Tl1
lxkmr9kCHaCOtYbcBvmZjZcIyzdGUrEFIkTxZAQauvWtD3GPWB7YpIB9h2fbqE3mjacCMpB0z9Su
KYEvDkOJxBLA6KucSbR0/cSgiFZVddAUihTXkaOS6SJGcXa9KZda7Yhxj3UYUIQ1fA0ftE91vtLj
krDzTEWpUE2QPAB8HIdDI5mKSeNCf6NNcKxTIfNQHXVWRwfuGMk6SNEaAh0uHOmSuiyl88uaXoSj
osvOi1cpdxP1VU1mwV4x4NdbDEIG7AY13UgGbOntiGbljnFvAoRNbHHHMOrcMGR3/m2JqyIgJ0I1
du/tSSbZSpshdtsJaU1ZselFJ075xKcQtmvA7Pic//w8ShB9VNrp5SYEuFNvG05KuqrqO+ik1SD9
TVm50It+wkRluQm0dUcmeb6UFus6Gwj/8KCFpmkyJ2a4uXhKyxNrjU4snePwH3V5Zr9lIvMbozdF
MmBhvKIPewqb5EErMF520lCqpHmATZvLjCeSkqxZTTSkqo1yJfLtqul+AFeXYzcfJx5lXc6t6lkJ
tdQHx0Fdy3pm5uT5VBxVOy1rDRnDdpevBKHQpoDTVKz5T3P01ylNIpa23CvWEJjjumfWUhIb8NyL
GnGGnM7ZjuTXNaDUdL7/HF1qRHcU91PFS/qM22yp0E1VdeoBvT0vDGlvrsRnxYbH4Kvs2dStL+pc
W3OY0EgfS23aKNPmhsgk0ytPsT6uZwSpUrHoonfHTv6LPZPYQ1zSS0sOGleL3nTPPd6NKM9j0b7B
KyddcjTcuVtA9TZ7gyUXkLx7zMspxOwEBgxRWj9aResEBYfvuxDWNrq7itXDgXk768z/fc4eWh4B
YcXCll9VAieGIzWTgfAZbU3VvTMBgf1QtL6KhQ8Ts5Cy1HwFrlf0rxPjmFgRJYBw8FLG9lrfqAa2
/5tNHnfif8jZ+O6mq9gQzhq5z1ugHAiZd6Yfpe0R1ZXqrgqDFoVSS+fB4I6vaTvqp1awFmfDd8LS
dm9EmXEmkdiT3nNsrOzqdgxfLrCcG6p4/mmJew/TeT9IVNnxZ0DvmocP9TzRFJkLm7YstdtWp0pq
4axb67G+jaZFOTuzcTun5EJJEAmVM3GuSaDMEivZ6E/V4ZbuTwXUe5hZ7xaefAK15RiaBR1NrthY
+ffN6kMUOmA/5RWOjobbCJSS1Hak8bgjideiNmdAfHZCDYi+Gbr+iGmGRBx5jEpAOu2F482/P0Zk
EoBaOnKRvqEprRlkF08fc6eaRRymwOYurL6lr4QzsyJnKSdoZOjtz4bt3QmPSdhZO33XWy01PVl3
ib0dbHPKQgj25a4GJQKvu7STga6Iq2OhyJtkfteyK4llojljRPpwe3DoynMXN+P+uK0+dWMjYRDn
WkeuGMBDzFmZGK1hIQ67akFT/t8H5YJzAKrWDXHO9PmkxD7cUr7+G4bgqqO7SodMKiRfGXqjV3i5
5JE6ci9mVEsHNTwGe5gm8f1lou3Kgj4DkqMHip6t4cCMySXPXvI3ACViqA99EluG7cSZu3o6Nft/
w0wA7ayvPE13k495m+jh60eP6IOqp2qmwoSv6J5LkWWex7IRVlILke/tM5VaY3iOiLrd1nMYh9kk
VBYBOIWGiHPBA/3OXmOf/0yB9spitzNKQhV+19utZ6mEVYaA/8M9jrVXTP0NUPQN+eBsTc0b3vj8
zeRFwkbfgfsriMQ5hayS6lGzGLX2s+ajmKSMJeIxpdu4m327qHu81gQcB2t/vv78LWx3QXMfCc20
DrA49Qyj531CdawULC71Eljvalxk3NwbAIQ92d9gW3flUdIHl8lSe++Cr/Xw12EvHnhgBqf7Xl6L
Eq+1f1Di/opjVkLtLHDKfnry7Mkun9OCR51AdRSa26iyJ9hpqNV1J4+f9WdgV4e1V/QkHA6SudSP
xpKT20n1Q9PS2KcRolfYW8d6Sw55wRO7CvRB98z4R8c3UaLiM1gNnzueL7GoP1guVFhZa2bsjRcc
sayWKWqb68lud5ziIwkDjWq3YshjfC8xOoxwjTErrHRRRldZ4YB/lAkwW4ZyWlMUOFnOddUnzD3M
EoTPU9QbSYZ1+ax9DHi8ThnLq9eGmwOXxpExrmCEAdbO6znriZZndBjygrGft+IwFu9vooYAUjDX
I7jhy6dbvUrxk9qSNszJ/EZK2PJut//JhwHVTBs2FY4+i5aK3IJTgoNSQ2q1jy2xRFb/GtBFMnFX
c5NePUtJaBPCTmMibjuduw6REHVb70wqzWcgBVui3VGQ4UestuWsXTF4iqMTDquzcowjnSDYI+mZ
vINqImm6oeUZQm447PI72VaGnVOnAQfHwY44SD05bXsBvVzxJrRq/nvy2u5R4DM3e1hnoY3vy30z
Ky7UTfodpMfmAxs4Hg6B+wNHy+wpNjLIplQk9PNQoCsD+js3ovzKvrzSB8xikJYqmYYzUfPkr+o2
5AUjvS+z9e3c+wiy4mVRZrwWkRC2nLyeoAWsgHdWfr/W64sHXIceLR11PLBRMKrtXoHq71mKDFad
RQG45o+khfzcsW5U43fP1eE36a9Ynm+mSE85EytUWFlQmm7azznj02MSDej/SKqbnrpzUYahLKI8
skiEgePMzmsZaOJ3n7VGvbm4CT1AbXVROqUqcbuzaWRk0D3HN9/8LhR7eF1lstC6LXdQlSBm8nHr
qN3oVYFeTMXv2z7xwIRZMulO3vv2PEQKaakbMMH8GfcIExEKuxau+0Mb5xfbB6OC+FHNDqoDVhrU
1XK0Zg3LJPysje0G3lsm2Di1/ZophfrTLe2IID+PPWFNd5OKBdnPx+2OJWVpfSr4ysUAfH/GE69E
mtBwtdu6Sy+yjZVskElAzLH0R7asFoEhrqeQzphwu7ALnD0nbOgo871aIVVwDLVcbYU72EZ6mF24
kBOnvaVjuux4eSviJUG5Hs7QywyCYq6pBswKaMMT295FkmCBsQiPo2Yn3mdEiiXBzAAJrf1dV8Xy
ZCvn0eF2NxMEWk5jwjVcuMtPpwbwF3Q3HKOzGSN9ADeF5UDykWeW6ZqCIw13OwNMX5861mSDSFXq
frKxCtOpj/LOrUkkODuJD0I9XFAyafpju9SwudnD2kWQLTrC2lYr8a64NtysBWOZyCvzukP/h5bw
yd0h/d4ReOEpXP9HcXJJ0d2gLZYXJsf65FpseccOePoVeWex8VDelYWKlfrmdSxGDTqSFcraGokg
/jsbqYonm6xQ/q7hPb3gULGuPk8xv2dHQKfRfts+alOwG/7B+bvw7dVTwmWflfHRC4EnjEWsWRfU
c7AAMhSWiBpZOXF3lBx150z3RJrlPIOwBDeyZ1EmYt90kzebLH9/DPQI3FHNO/5ObKX4hg9ApYw9
qc23V9EACUyCCGbLyAMhDFZ1FjyRKXSm5Accy7XkNDGGoFr3mWANOC/+5riUq7/+izkrYaJ+2k4O
/romSZhN5Aw2FXKEWyUwFzfTwY3n2dSY3vltf8gI/dvTaxSiM4gWNeQlUPL3Uzp4IU/t8xcCQocX
5kjO4smO6ZcFAw1bTAaQjoMBPEzDst2vPFFZIvSCHkwxN+q5sBwI+D7p2CLUCH4rThyMlvq7f2kW
eaeufmmq2h3XE7v7V5TCQtslKt8SQ17nrWW9D16PGROxrts8eGeFa0SY7foI5J+2sYCFDFemFONd
t1t535tvS3jdO/2p5gElg3oF95fVxhhWrU1E7xIIhmdi0OGZNwxL3EvCdVkpbovjDidqbO+9gBPR
VqFCw772Uk5PPXsK44oq2JpXZzNJ2sirydEfN3PQ+ztLfijEhAYMbW+TdwfzAM67n2y7R0MUjpg1
Ym/SFWDjatb0mf4KocyMmjkhPU1FFHSsnXOqiXBRZg0JLDEhPV2s+YvMp5fb93tO8NkN7n1ON9C9
QWaSkm+jjp785+dMOM9lVVBcq40X+V4b9bxkoImn9/JoicO4sdI6Pzb1TBwS4WX1rYeRGn/ceqaw
ldM5sGpz2+G6y2PrmdWUMVM3m1BkSIdrXZ5Mzb2mJMoy1bzjqbjx5KHu0h/eODNumLTsViM1Gjwr
hJ3Q7wIAXwhvlqz0kZc0YCbeQ+ivtho/gb5Kkrkc0ZzguFa7IbTzjncdqXLI+sTe1sbVE+kyk7I4
jynMersogCTdzWZ/lYue2/F5+oSjzPgI6LI03uazcUinltFKfz7oZMxECg6g3fKyG1R8VmbQJ7jt
xJjJ8h9r7+VuA89krdrgdfP43sMJQW5dGrlPFZ8vVkKytwJJGNDlISLiwCVPXP/+cGk8qzfiUTbi
oYfSDjX3/6wEeTgGUrDaPX6bMIxsCtiu32SQwCmAzIMe2yYDg4BWsDP6baY5glMQIX7zVpj7X79/
HOae+aR1dE9NgUYlOZUT10hjQisbGntXMbjdnVs0/CTbz3qLv+ZO//7X8p9zMnCH1Tjl26yoW2WM
qN3uapuI39ShyDBkJCW2gZ+RvidCGT5HIpi2/eTuLCiuH+EbwiZ4AcnMPHGjoJEne5TnBTga6LKW
SryUHROxaG4xYAPjY4mUJfNJb1vEiGbawZk5qvw3phHqrpSgZpgNDXTMysmLvhE1/jMXOMPCaGgh
B39dPlPwFr96b+Sje8qgCoGPiw9Nm9NE3b8ZaH+fo/Aoh/BM5VcM+agiS2hV3prE19GqoNoU770z
4lqI6EBXLcSrBxk55Ail0oFvgkF8H9Q/4es/MxCcAu2MM28bbk1YwITW3rUIIbB7IGDtCzwjebAs
IHh3sVnu1t2LiBj/htHszzo9gkWhDlf993qxnLnwTLvwvDjqBRqifh/zsT4KrtOm/J76CROsO8Jy
EBhICXZfLflvUFeObqR/HjEehuFYxbQUsQV8UiNjdoWSmPPhGOtV3zqucdH+3fh+hixI12dXfSzA
pgNHah9vRUPaRQyMCcFKhYxsv9EyPlr5aqFKR1Q6ffAAkzlZ0MBtkAHnmCu7O1eD8+clh2YWv6Yy
F0dBLNrkRaxJPf3fTXUthyt7YXAmyoiG0pDXUfi4gLFQz4fr++W5/XgF+s/ps/yJzA2MoRs+Ni77
VJb/P+N0z7h4jkvY8vlyqXL6gOPVcBB9FOyZAAu4rdGhVeunqMB9ADPqZ9H57VCld8GlZ+rL1W4u
eo3fK+0ZHMYkEQ7pYGWV3KbUYSA6lDBVpEnc9wlrpIovOY6C2ynU6JRz4knYWyZ1rYpXSYa+06Pr
EX3yXqEkwr68qewnCuLQxNQ2mFQBTTizL2f1rGTzB9o8FgCJDYCuncS1HoigwNiviBNd6NYgzize
g8JbU59WztRg0kY6IGEynsdeaQVajU2dBoe/f4BvB37SPshJdrAWFU8n5BB0UP7pwGSSDPXtLWVf
NQBGQSu5bw8mL2yYkpJmYjPnFyTi+AnhlzFyhqKpadWfZSvbngK+2dNhBSD9bWAQxZ4+4YQoBy/s
TD9eFoI9j42NmZekqilsmp0NFo8tlhN2MWlSJ0zeKQPSahaUra6o8R0aw8wDzIQqCDl3KO0LQpo7
7FZjuDHUX9+8xqk2T/xCOSnXE7T/3ehEH41nYQt+LlbV7mUGVOpDi552EHcYCx5HsMP3PvLJC1KR
Ewn93nxHofYb/H13V7DA9B3FCojTEZ2FmuLvN42CeQV+hSnGmx3+NRg+b3rd9ALdP+2cXjwfTvAB
TjAVSM8+fSGUVc/mniUBg9mWO5eihgFefRqrWUA7HHRI8aPiGGl2NLWRzgswMAQFTqH//9BxRF9K
0IFvCODUThb1dRMpX9ZlacRF8j3PGu6vqjVjNP1B7QuipeUozzG86uv7c8W0LNQ/5LTa65LEBQRU
ma/XZ8/nuPIe3s2uRyJEidsqh59LkItGgB4JDND/hmYv4XbfBSZgIrrt5JKq7bP03UnhJBYhElDC
HtWEnMQuLekR4kfzPsKXGwxsNcqtwb9QzNzwE/F5t5Irf+13IOXoLxqwvnAt7pjSXKAtTzYRgoy3
AdQfR51ortXxc2Rvj/yorC3RwJ5pa60dHgSQ2q19c7NgJ/GEK7Hh82VW4RM4KFNa1nlSndadrHE+
yaHPiMlwJMtG1Gm1ZYz96iFCDWDBn6BG1PVCxR9LHKszK6+cHU6/PoK6XBZtrU6hAXCFj0O+bBai
5pHK+yG8XjB0UD+0YOeC/QNRJu1qAaUiY+XIf54RCh1C2uPjTwrefM1h4ekl0E5P5bhbtGlSsAjf
1A8UinYkyQzXIMGhqJenT/sx46qubCfY6Cn3ZnY51XTjKgIOVEYPdiV9e5ZdWIxduniXsAhyf9xU
7x/FLJFxGcTdl3//vc86aIRZGnkdWhLPA17u0JQKb1e+LlXlp1pyq65KHbvsADh1o/fansGeRAjE
3xVvVQQohWGt9dv0EU8MD1Ozl7BjPO9VM24Z/yaYm/ZjSJFEBRdpvdcqZFUl9TexHrpDA9gIpUEW
eQo/NL4NUpIFA9vsdSYgPeDKaaPpbJbyiBL5ImA4XYSdnJM/jNrSJhgsBa5MKOl1Xti0ZTY8b7l3
6AAibMBUtUL15W3Ij11jyCyzuHTEntH1n40nfI2HaDcECnmOMoy4u+V3EZMC0OCsLcEox3iCv/sN
EEYe+gujx4g9XdWOAOchjPGGlEKYqKJxuX8C6ha71zHDnDMC3V0e7896OE7bpnJiohc97/zGj7Gv
RhxFl84vwrhyZsVS3X7yn3U8aXzprWC0miNoYYv+mbBSQHrZN1iUL1RUzBS7ldFfWV6Oo2+ksfEP
rffkotFuxwPdN31cARI3NmcQBRihmd0Cfgppmw8+quo1ypjfYuZ9nNrMWQPzc+oU0/72nBixLOmZ
OjnEO2iEuMsVOwgxJAVhrWr0Sb0s0tNi7EuzGyGZhS+1PKSGkEiw075eDeB6cOPmxG0IzUaFLGHj
AnuzGJV6GDU/maUBq03NwdBARHMGU+GYF/hBnNLZowXBTXdF3s6btcqueld8HmC5kn+ReXRTd4/r
byRkxYJ0SBpL5G8v2Im4s5CHBlDL4k5o7iQg0RoY8mU4odTcOv5jXVTnw1aHFSjlNiOBBO8mRpA3
sMXqXQWDSav0K9H1zNkIEy2trt7po3axpfrxfQLjDbxxzFiw5/zsRLGSn/nAeC3uu834EaXUopFy
C6sGaeUFchCZJwIa/wCObeRvvjFjKLCkEEYWDfZmWrjWFQfPCANiqVZwb60DP5mS3zEJ02WguS1F
TVdbXhCdjWCJTWtlIosQvHmQ40BG85h2MUpErlvwA0uU/pmlZ0JaZ7Rb8Pq5QqIi4gyb7i9X3eRw
9JQAK34kMyzXNp8ekCcdtFhuXuPufTYxiY2ZnLmMW1U5zmYBL74Qj9XlB4exmLuAocJWXeIPWnzv
CxhpsfpcErQIkyJw24KtgQbMBFuZ2eQpyoJV7aiM13Ax9iHAJSEXEGZhxiwvmWWl2So1Fm0kfGpi
dGiPbS9mjcNf1qJiOfn0S/3P02Dhr9qtn5F1vMjoLeddGbYzvEc9jZBP81sx/7IHc4DC9RiKzL/C
Cf3mY3VHd4cT1t4BaEI1FupFIt1FgAf/U0Q1A3wTs3wYW+giIeSjPKEHO1pViNn8edE1s8OLUePV
wEc5Hj+FI9yXf0k3AkCHwwcSdd9LYqPGraIaZZQOp0ziZuFmwWFYdM+CcIiD8N2JzDHIKpIIOjTq
hQLxmuwfgYkNRJi7pRikyBbUTngkoMLMrCimQ3nGsCrxtw7k5gPsePphwjpPgLg8NRgU9q81z6jk
i9YYdYhT4qKBwXtMVTqu2nA1V9ilh8ADIiJxUWPEVZEJ0NgOiXewHcNnCKa0g2JNNp1VgHTIoxi7
4+IYVXhcRk/u2j9mDx/T4MiSvv5kwQjAi5yxudXbgnvw3C+jQ3aSmfmDZChoFwJTQYxPncO1aGA6
Nx3/WryCC3NicX8GhYXQDoSG+0WZh716DUoRQOxKipPRdlbQgqkY/Z5+tzj+N2+fYZEQSUdAW9vR
TD6ebfhedod1RymFEb6s2WcQwq/bF+4LX5oeBf0bDvR1Zz5zrZbsTcpWV/H5QgfeuBuzYaSHLeOA
qaeehzsM595ycVIc7ymKG8jeN7oGFai7bU1xE1DeoNk9VlY0i9ZmjUDqxgmG4tUHy7I09wV89Bd3
2qolV0SbA81ZL7Jyr874PcFnqSGaClAbRAXWyzz8AiBuw2hilnIcW/0/BFvSGm/OsUv30+EhJxw7
K5vXuETO8lO3txw2OmDESdozaAIljEB1DJocnEimVVox97Ldw0rUwuZ9rp9S3MZiyx2sIFuC0wfv
09N+ZiESBrkS5i3Dfy7/DLFDIoI4lNUhCe17GGXuUxtwLKVJW+ktP8CfQRYf6w4cFsGYfKlPneKl
0+1PQCgKdksz3V+ZyLc6fi4y3BKgjJlUxtbydQQ4Vm9/bkJPcKFXt8wBMcoGyxPBPTOxwdPwVsWW
bI1cq02oDgyHtFmd0/GHbHtmqVvhdcT5n8kNQbglOnQbi7STXX4jYrXXB3vXsMgNzCKIsAfn5CCE
TdfxEIiCvwh6+nmAjsQtWs7P2xLYkXJiAo7+bIqu8NCcbShfjSQWIcmh7FzBt2hFvuefbs+jCxZh
SNggTX7vtuHs1jve7SWysqvyIQdG3nFKwKd6nB6fHTb96lp7UcnOawRZCLyI41nzmEziPMIwRFy8
JBi9MN+0si6esGvKvDFrAhKWJ5Xs1rSXld0I1lYpDNzyggPtOSj9wrnEMfhf3hL37uZ4gQAYiRPn
ZTU7IqrIgd51UexdUB9+8blH9dn8xj0CqnVAC5Zr5FNt4jr7BwoQcXlU4zbxsagR/ckDsBmTAOxg
gZLQCno6rB0d6INhOxRoPkvs35CiyKhCSRyvFCzBbliTOuV9axkDtbKCKHZQF06BiqzmnSYWgHoQ
p2j45q70UPDojbWunTs/8ezgJ+JkAxsLkGIjHQctfju2vG4xL53fpYC2Itb6UBZ/q+9WphrMdoDh
HOHs23WSuH/vCqs06eXZ8GZ8/ldSTk8/AWBxOdrOfDKmal7yJBoydpJQ035Qnvy8u2yC6cv6Awag
qeCy8mCVGaDhc/O0onMmc/11qu90hQWwKQkMrtrAUIwlusfLPjgEgX3hJX+QPYj8osUgowIHC5XC
ZYmIuir67jxMU/cNiBqlxgUcfaTZanISpkogv3N96h6iWZw9ns4fn8uGu/IDWuxQWDG0S3w7D9PO
VYuir9gfvbRPz0aKZDV6eOLx0L0XAxDZqrT5JKahzC5ChykmcyPiTFzKcj+DUuzkvsxg2uAdXW4P
xAv8NaSfD9LFvDlE2GP05GwkY/TjN3v8dCJj+uMV3CAFQQB5UmdIxaoRfZ+BSy6sv32Qi+0ix/bp
H9+WJJuT7bcorwFbQakfbB9kCeEhs0yOOSDbknV4vF+UdJL2EjmtnM122/AQExM3M5AsUiAL7ojq
a/DO9zNWKz6APsXXahIxeBO1Sv2F62TuYPFOV+lRLWrfrUniL8nrpBJ+G/jLPrfGV2AZMOXJlHQI
dGj/qbQ96J/artUoX8Yey9DL1XQQOVQ6iZiK9SNLbqqfNVOr5Zy5m7icWojpJW+Twjy8OaB44zbu
zcHJFCw6fdBqpI9k/cqr69VIAcme0npmvtR0WFCCU3PMyatcwyD3sVvO7tb4nFMUxvkzNLl0BuT3
9fURGmsCfr0vKmmu0RStykEyvPxd9+pvvaLD82yNrjrv6PyZ14FISwHjL2p2Vgn+5mwHs2MUjO6W
ACDLwE8I+YlKBjm5qpyDeYwLyRf7gZxFljlnj9k8L59/om7MRCK78Di0g5I9w0Fb5cxWHBiqdYuD
9tHI9y4SZ93opuS9maOTZoiA+PVHaHGGG9195eVvay+5zg8+/FCYbJiC84yxjhL2KuWSOORo+S85
P9eFX6YKu7E/n1Af5DcvRMhlnnR23ip2Zw9UFwz+GRR0Mbuam1sD0H6oT3pUOo0kvwV7FQkgF35D
DwFffhFhNnWH5qiauL8qQclcrpf+FY0O7kHkffXDW00nLXiiI/LRPFw9RP/Wrnnr6FEVyF5xkUai
/U5PTV088ZDiqi6esofsBb7vR8ylqnest27KGjkjKP1veTUFFKvHgcvaOblwC5VAPmWtsmKUBcua
sgyPZ5DMy0NT9L3MM2uvOA+onqTijql68AybyJcLHGVxpBTwamkUaAy4T/TQR8m2J+9ilDlO3Zl4
QExrVep6ovfzfQUfXHOhNEU20Y+l4Xe0D/5idrrE521a7WTHGfqL0v3uAyIJ8HXXwQC5UKbi1s66
f4VcjNYyd1AliSzQg4YhPwPqfUheQ3yPuAzBgGrPZIpl3J05rVj74oNL4N5Hwh0+Hp9nY2I8oJzE
0hiduh6D8gZbCAGJvh7UzvXbkTWhXmZX1KPxs/aY9y3/vaUDg/jFxC9p32i9AzPHeS8QWuqYgrBI
0dHltPLWONHQLNIZKe8/Xtx3/EBC2otRJp38J+p6a4fWFc14Lai6hvNcwTf2n8ZIkGR1LEEU1bVP
mM4Ddd0dmiPeM6zXqtCJScrIiEOuTpncTa/qMO1DWG3ceYap4oXtN9WfaavqNWN2S4Sr9fBgF7rN
KIpxlo9vi1BmzP5fN+VcbYXstiWiLX7DIZAz4e40l3GJMhzLamFwGDXDXi9T35KX3NQwZaI5QK3X
KK0Qf3qXl9wJcURj2js2r89QiwGRtjqk95Udk97NRoFpb4Hdxm2X4jP8KhNVZl7x9bv+KWPsHW3p
bNkKD5GounfoegH2AyabQneJNNEtmUhU/LNFwgeTM+qJf4Bx0oGOhFQoTPS2TUKj3gtVDPrBPaUj
eaIa1DdfcJjwarIsHa3mnr8+ozFVwdWS1o1PbFH8pt1aGZjcaBXIgSOQ2GUHT9o9FB8KblfArSh2
Ttfyjz8qJLmN7oHHBb5N2M/NZ3tMBcE2mCHHBShjP6/V+sBSxk/nmfGD0Bi4RQnvW0CkQX/BCiKB
RdBSB2f8nBGeODDpFebm897wa/rfGNsicngk3AhHpjknK4xcOcDPezQiwWUnlivzWpo0WHPeeaKN
cJRdDrLvUCowBiq7xeimG7S6HJ+dPzzXzggbAciVGrwFxT8Miw2pLTPRP1ySkmGrvUW5nChCBsbp
kuZq1bJFSZ1P8PRYvOrvUqXW62ckUOMlFr3arxbZ+yJ614cQBpMdFSfe6ro5lvr/wT350nmyR1/y
6CRZX1d6NZWQuNSwPTe9CGp+Z+MRfGmnaD7XaZlylZ3A2OqWJuMyOG7s0rBE0sRMgI4a1EBV7RJa
3dy4A3CWKUvPYe1XDcbF2OJcuW9AibuQ5IVgT28UZFIhxjNYTxbFloYWXVxQTyXIrYf+PV8tuWw0
IHg4KTyeYBnZ2LcVJ80DtdaS0OI35+ND6tEPv3z9ov++XNPz8Sg1ww3xrVLmugPm5C39YrsCZ7X4
edUsh/KkNqCGJpjh/XxqnrB2QVlCrECQlLIq7rWQwZOV2UwQ+RjxIsF85IU3pTjxhWKI/ExEz0p2
UtsqFmmjpTsJEa+8HT62q7YQyDWrg20Sg/vr7Rn2tiDZUWRg3RTEB7ISiCUy5DAe1eGNRDNj/Yc1
0VhSJwdW40A3lXt5xSV2OUuobXP9mQH2VXeH6P1ddzhDkOC8Ax+UZBgPDypUjIpb75qXLytOe9Li
XvA901W3UQ7lD+3zscNIeQ+PeN3Kz08UqBvaFcbMm7avHaXt6LTF4koI6l+R1WFcP6/gXiv+qGPt
LpHlHKDEfKCITXIHTsj1hZrw4xy/K/4NVkGOEmzmz37Qhb9+Uq1M8FAdSsx/uF+sI07PpH6L15o/
Uuix/N9ST8wvhrwWteZ99ZYUZxrNZnFKHJukXA3GHJzD/SW+gFFFgZ/+Zfjc7ujkmrid/PM7H9ei
DkFCKFqfkteGvB2XWv0OUqYbPeTcWBn6BRMSFmOOPspAW7Xmnrn+r6hNaCLi691fNcpghSdIc0B3
+nDQ5DnZGsXIhsSUsXdQgJpd7D3BPaKo6jFffzvZZPGYGzUYxYgYcp4cFEdyyezHjEIm2dj72xX2
TwMf1hiOjrtJyus4mWz6qfcJrRkDpcSEp23/Wz5fYeskugF0lvdmMCoPlSIf028w8b6l0KTTJJeO
dg8HUA6DOYMLQi9XXWXvdYNwIY0PazluuDhiZIT0jQsgqYQeDaI2whG1HxlJqmGjXg40zwdE0uPK
Lh7x2YfAej1n/manCwO3/nU7yKJhc2mbR5effYZlSenHlQXTxXYpbMYTEZ0hragUXA1RzNyQtVGb
aOznFNZSZkmPLRHYiIqdsxnBVqu5vBDzdsyGNeh9tyOIL1YhLjISru2MEP5LQ745DBmOgCb6Vmyy
u4mCuAgSB5tmZyVFMgok3U3SRMwTdgISJzg62mMeYLR3SzuyDwRrMMa/+M+pdtIpP6sGyNfQgnwC
ezboZcBk0xbG/Uty0rX0FPQ9Hcme2qMNZrto4pQKYgMsk+Bv6HUzp/Z0PmAjo5K5iFJf/uFmgnPP
svmyL5ufW6J8Zv1a6DkEIkTfO0biouc5RDRgCpadX42cYUPsj1LHgA9O3VuFECSuOeX5qfUSffiJ
gPXjmxf/8kXppwq3FMxhx9M0P1MjQlWwkbMSR5re9F3mseyS0B/8Rv3A4G/Xn8NO0x0FA333phQL
9zT100jKydPf8QjUENxREq6SUfIOJiCRtB4H4p84ux9Br9e3IxqNLN7+2sNe1AtWIzYxZiY3PG9k
JT094uUfCF5d6rPprb0vq05LJ2vxyH4n6uNk+JIzd8WodHwyuytvBU0GUBkoB0Yfat8LkeVZvRTu
VSXgRpKK8Slh8zqcRUc8OeN+qP/ImXarakvtAgxEHTgaa7bCqCk7T9lCuvi5NABT4fu6Z5hYaUyX
fuUx9DmCPqXV5E/YnRhIURX2I/wLENPH01G0Y7GvZxyYd6FypNyTt+Wl1oDg8k8h3sh1V1EwJFM+
xlq1sNQ43LvwhLDoWzMve3wbJX4p9CvXjnpdaur63aGQLhxph9NMPv27+a8y8HcLRRHhLVk0we70
I/XWQeqS3SMD7w2+tGX0NvRQZqq1zpPYu5YuQ6pGRQQgDQ6jzttYVINIvF4+00opkeoHY8uHzcSx
BcFBuvNUtKS4t4O9GMylgTXz2Ds39Yu9x36vUqeGi2K7mCw2Nk3AFg2Sz0OM1dsgfpdxsIOdTgkc
nCe4PeWkJGvbnSNy0EO14KfUbZRy7m2ML4cbqmDMr3vKL5uW8IHnEi8dFUsREnBLLsEar5eYFTAb
y+8nx7HPN5oX8d/Sv2hXUOpeOeI+dbwQGQt5kvprmtrVQBv5sI8iyWWvLVJUC911FzmCrO8bCKSO
mldvCClnPCNGy6WQbjK73ULpcuurI02a9ayDN1PINmj+uHLXH1YW9alVIaOnIFhINAssEiIanlUW
5I1HjkTy81qfCMA0IPYYvfFQiXE2eQRYo2QV1RTkVfQfYd2kg42gFI/FRDGms+Dio01y97tSiwCB
urSMJO4ovf8069Ti7a5Cdq3uAktaeNzSdNLzmzRw5SV+Da+Z0+65vN6UHorP4JcOj03m3+Q/bOZs
9mzBx9pDFrMkqSBW26+9DDavRs1pmJMKbDOvHt6pOkUyDjh1DUte0AGOYzWsKN1VXSwMwnmbc9J3
PyqbkKsADQNGnRYx1wpLJ0MQQuiSENnTPSc395tHQog4I+VqGZiE8KtA7NtJYL1urLADqRjRVDhd
6dJljMC7rIJnwUNzTmmFKq/ClBkgXYo4TgrMh1cwv4SYqJBUhunjmY4vrbXQmq+e2UFEgPe0wXc1
Kd+kcqfdExdlUE4QwKgLHE9IkH57iR0EmVAB9QDhG9jYezpbjTLlHA8kOS8wAyZNEx++V0MNcR9K
6KXq94N9OiBPKRgtzUAypYYDyN6sK2vXOt0iQRMI4dSZMqgekXM5VQMcQ0qtzRLnLxC+BU9iNA1s
1Co5Ul6Lkuo0iREmBgMHEbugpFdd31IBAXST76Y4FDLWQGHBHsoyuZhROMw9JPmk93JNNx53Zs6e
iTHEeez8THUODZ5AoEbxlTZ6yeAxqL6XTMe/DWYrEg5UbzKojFtHjVDY0ngQ/44gfmTgNwtWs7hc
gwl+J86cpD/TrE84YIi7H/YYEewp8k805VqN2ucnrbn5Zj8azma5L3jSojMMRx3JKTkdj/dY5XQN
N925FmivK4UVtxyoNBTrk7Cl9k1eeY992W+F3RUBElesshEK893qv12ZO93uSDq7c2aCePjWi0jB
kICmIqeF/kfUjOuWQ9bOpdd1WFG8btVZvBYgBA4Xjdw0d2OUecyBckXpLMqU9he5q6FqDAIc2G9Y
yjHxTaScvfU7y0RopW4gI01GOPLeH4g9x2dl5DiBH1TkwpMIGXBm0wvZAIfnTz/7fGWKP4UJ1IY+
Pl5Rn1S15SP4Y5Scybce1vVSJw2h2sB/fhv4D00zywbz9zJFukZhkrrP3Iy+jJPKjRQFmjMM9lbg
ZS+Pt4r1m/D9gZ0hxmr/XKdWadH8gckVDopxaet3+GCdZIrmzdOsT4XZhNMP9P5dgMhYI6aJsEzh
R/37i82ZQ9hgSt2HaW/UHWXn7q4Kzn/9AFdtb4ap2k0wKRPwizJu7GiUGMis1ROHac99fntc3uIl
B4LiETj+0Gp2NESGDWfrUbLbQWINQyZMQaqrq0WhS27fLY8pV4Hl58Ni6aLtyRmh5evX0v8oqE5D
9lGiXYiMQMsxQEfkcpBmAUH1FKdupQRLnx/BLHNBs6F04/3nXJotVltzxsur/W8ZRRX0UlHeWQre
VspOJpaJBgq7Yxm2zCwQDsWfz2r6O0Wed13IqTacs/U+kc7jBLhMqxHJEpz2etVmx4ihTMZvth0v
4ZivZeG6JmXBY4HXtyys6CZ/V0DrNWnjWOWoND0ICF9Ii9/rTTNkewB5O1mw+Rr0fI8ceIg//4pW
klt0v7c4T5CNG5DdV/e5MFtPq5ie7Imh9b2tPONKrXqihz5tRFTKHODsEwKaRnK/5P8Trza/9wI0
oYEpK4hO7J3ipayXGaYTAfti5hfcc4xzK2qz99bKUfTiMkPFFT73DWiys/qxzh+1fvnOW1oiaGzZ
/o+7mqrIaD3VKGTPHHUXIdBzxJ88HKeIDzkxuTWjNYO88wShUCU8DXL7wILRp8UbFG3ZZXOyJpFI
gfoHnXjNj563aHMISFcFIjc1WT6kfz7vJpwyi2kfQYDtf9765iJi7/2pWDutpJME9Y1M9U6hB41E
Z2cVBnyxYt2FjvAbq+Z/gh5XFqzkNOqn2M5Sqa0SClb2k1Ej3jmD/Y2PDODVGFRPGnZlrQTdnG+N
yLH6bpOzh8n3QI/T/XOZu5wW64INhqkoWxAvD8UbSAx2wp9mfqPuZwpw7gnEGecr6s+ct9JklfZD
I5yJPExGSN1ZyMd1OGwFaVP+8PJl1DozRzqpdkIf3ebLc6fwXVeJvOJXYbeypWWwJQvvAxaUgG05
IBj1MuURXv9JQpuXXzgIjQT4Lu0yrlt3fTLRjltEWuCc+PkvGkddv1kdx3cQE+iCu8Ygkv57lfZw
Qf9lqIJffvomNaTaoR9CY0YtI3372DmsQNvw/W9Ihvt9y56iAsc4YqT3azsM5SwCxw8qGipMUcdF
Ul3Dqr/S7PDOTUnVaIrkCOmU6XC1u9FFwf0G/UvQbQVqM4xc+mEEm+Rtclt8VPboohfaQbmNfj8z
GnqEEj7PBjdvF4hab4hWRXnkqHSdy9829a/t14fCS42sf4qDNP5Xg9HqZsgcbne0rnVBoYh1DssM
Q/evr4aC+Sz1Fqu+iXYXbH+TsACQap8jNybpe1jETTWUH7Q85cc/DozfPDXfRIS+XZixcufPDPFn
Idysv91Y/kGnxhLUbYBy4BcrGAR/dKNEhcx/JMHtBWyht8b98PnJIBTkhFyERlGyu9NqN9siFyxl
F4U/QwjRzf2H4NwS2lR1oJpSOhYpS3fYdQTXLj9rjoIEzkclfSTkd14SzYJGLrln7aFUzxTz75ir
QWIK1/aSaxsCzzoDA5naWducXBvqCZ+V7hKYHIosiuQ1sPAHeOb5qacmRzMUAeyBklbuDlWlkXOE
9gnCGYXDoy3UKxGmSQ9PhtzeGmxfkkOjeDiqpcU8jjLIdxcsxdV7C/MGbMocJOdbbljBBs3eFGnE
MH3R3eZ5I2BD9MKCiWEkWj3K64hhNhNaDmnuOEsLZeXdco91vipEgC2Y5GDq5bLlKkjtKcZDJl81
aUep//hEpgUM6ebrpME24XeKJ+9sZisJ1NpJd5x8cOXTfrJRghHMjd4W9pe7RFOBAhwu01rfXrpQ
E6IEKgVAnuEeABBCB5sk/u8eHIb4XyjOfUTyzWwO4D1qxxRH4vwA6pesysX7p7cTYqL6g8UKkpzT
yc4sT/Q2V2INzb/B495W3CHFy/uwplAvrNuZYT04e9nnoGWQaz6US38FuF+hGcbhxGYAGS/ygh/x
aPEdV05J7zG829xtTrSA7PXHMKgZMOkooBVE2xCg8FechZunVXuio0glxcPH9zN4dXTBn/3rjrub
+0gm64Zich+gXLH9lgai+D+pNan2nLs3bm1to7P5GnAEKnNDl0q21sQNVe2umC6U2KFreEu4W5Nh
vdZxeqfAnoi1vg8+h4UuasBL5PqUixfUp6sBGelRQ+/aT33IdgD+n6U25Ylt9gaYbujlpROkDvNs
JXJvTqNbQ+dZZDD5ppnWtNATUf6p6ZVt7hVGxMBObnLNfYH5QXAkXwZWk8pVoswfNjU7mIRpUbun
nZUgX9BsHDVQW7jtskqdul+WD73N8p8xkSOqAV4IpD4KJ86EvEbK7aqHXtUc5coHWrrb1m4zNBa2
Cd7gNrFz/r0x8Ia8R+QRN2lengmvHIleknNUrlToJ7CWqQAGAurDmYpiJ+jIO6FmW8D9NohiXanq
/p+6z+A8P/V5+vhLiHpjvKHTyiUJDl5vLjSsWF8bFRUbeywVD9AFc/VnNxju5QKllMJL5QNkitw2
usa8KDE0N0MZXtRNlZJjhjW5ugxo8RAe7+8LT6MOP0aGT93Qw2tzrNAVM4R8fn5ga4sMRHeWiHas
Q14CugLHBkJLF6qt+lmu6qp9w+AAl+DYpB1B2svg4Eo/CtFGJT6kqmFNiD9ndwvill1MthnZ45V6
HLD8sp+uGQOawfRaJ1HLjWAs61wu9ATfsUiDBzubiEGzc/0j5YB0HQd55hQRgl6Jv+t1St1+4zmJ
kLLCZ8da1qyzljyx1GqEPbJnGSsADClj4A4gNc4chaAlsa28Z4kvnH/H9WZUpX1DSzrLob3VMwxx
AT050Xu3xCWmjhgKorzLLyH9fDM1gpTqFSO7UO8vfGt1nVCaNKq+zxJ9o2P/Tp0AsGgPkr6Y+JQx
lAAytTQdPyHRX8jr5sVOm4KhwWIJqaIrBWSnySTWkTnMytbwaokP3gz6KhBMl+1UK3t61Brltj5W
Xwhn4P1OB6qOqROrloqHtuNHJdKDNFmUQtYB1zaJhmd3MmOBSA+9H/BWD+e+QPlKrGQsjVhcy7OB
ESs1exAq8VoVLejQAAeRXySOsqrXLlY7lj2az9VgH/LOstmmihmNSUaNl4tvugNqYahODS5xovUf
yFl24BiqeP96Hs7WPMRuRIwPigwhH+nwBiSIi9s4X9qStiPj8fXe/UabvvnEu7/yPWiJws9f2Vnj
KIHD/J/DSgglgQUnSCKK2LVvhFMd7Ha1HIRhCTRPODdNCqtqHaQZF9VgODYoOibgYU7RsGWUW3vW
3At83iw3bjFS+3C8OqcDnPp5ZIAvvrSFOzLIDBNFsWfUoftBT7FXxmKaSiRXNVTuLzXWH+copOZl
MJpwzRrW5idTpiBvd5q/9xwsVlTPYiwZOrtg1eaOGfOaJSx3omoGH+ermEt5391UpMYuWqOLjjKp
kFTIawHJR3g4/n6U1+UsjwT0X3/8Uvh7SejcOw/BhX047+nsfneHt1NxpFLSixKrrGcJFPsydm6S
WaXCCgTIthN5TgoI1qERUMhxFm+20ZpZh8Lx8ogJvOpjur0uvYP+uR7fzVRik5V4JyKd4r+vSqwB
vBrFJ7TrOffdzcOXPU4ieas3zC7HtTyYciWwxJ+m2/vb6nHNpZhzNtWiKwUM2t9be3naOF68/y6k
0hhmJqlU4yHbEM0rXcNf6XHYxSXnP9CaI7gFuaZ++bpJDCnBvfT3DvhNeg+I5FAQYqp88kwkhKMt
MRqAs1tshswqHk+p0o3OmUzCQXhU3HgszlVSrvDwD676WYMIYFmAfcikSOMasX51o7Ty838HT7b1
2C9Gc1hLTNRvXbOUSbdzutaVCCMTecCMipdQO14K1KV4AJUzuHhb4Crtluxk6ZwV85zHDyX6aWad
qKFGCy0uwt4fNfqedA+KLYv5Q21xyNp79AFT/I0d1DleuuETgYCVthcFMoZtyaF7ywThMcahMpM9
oUXgUBgD3J47MsTELwLSm/AXPssdDc5f7tYWgpi55e+mGTRDLMK3raSsspituukUfhy/uii4GF0X
N+aLbjXLQ6Hx2HzAKs/Vy9/rf8t4rgwKR9QacirLk5trZORp3dbOQTjlzEfZAWP1afQi8/Z8Bj3N
PKk2qWL/c46r1wlgqzN6397K9Dnmx9APtiXPgfLVDvSVs/VB3h2NrUm/VhH4wEQ7ePBAHtmou92H
cWmxB6s22SG6s8p7aw6tp1qeGu04SxSb/SfpFrM2Se/S+K2VjZG2Ffvdh8jSFvdxmbhSWF46WI4A
xqAJLrB7zdX8Xe1N4yV77N0VUER3VZ+tsNo6t78JoqxFr25lDeb0pRTPZ3noe5wplvGv5N659PJ7
iCrFTVSZTByYlS4bqHu2VKKnu6kDqD/TFCsA42HS6OyZrDKEdRPrbX0GVXQZGWLl+DeTWEoSuoLh
8tbqIk7qjEW6/Lh96YbvLpFL5iEVSESwCAod3AnOu04/ymDFLQkG+2SOCREGINwclYINeF5QSNG9
k+HB35slSmqPTajnfwft0UeVKEOJSJ9trgf0i4Uw5kwC6HC1nl1eCbG/m0mNHMSTyt3WYZHg0e+6
qoK92ZplKTCwq5QeEXwXANIJKc8M6ZnqjWRtBxlecp8SYXnYQ7/0B8eYOrOd2QlAnRmYf3mDtuV1
Eq02788xdfn3WDfLJEKlaEoPazs7XNjosLBXutQkX0BpI/a0JyZBq4BIbmVKO8wmM2gmJ1PqB/f+
6zYvtuyMeJczqLh4HyBi0XYWFC7ajPEqAt0LeYFKhKarjS1Rt+C30hUU3AFY1gYypIajrd4JQovu
iEd1a+UT6vuIwZK88NtxF9KwlcRCufY4BrQCvbrFxtr7OET6kC+ywlyO1LeaXYq7geT/X+2xOX+U
oevhre5vjFX9f/v75L6eTw0IW0qEXCzHs2cZj/YWRtIf1zDcOUNHq9tcM+Q/uU8WW7ipbBugJk02
yseEkYLMVAyz17A+eoHDQ4Yd+rfu6dsadK++olv9WTEUU/xRhk93LAQ0vaCXvophZWUawoDnMDw+
5Y7zFuFq0FfDl4l5A1piueWGuiFnawmoxgTnNu5UcWZC+LY06qukeFJtRQMsZ0cCTWNloxsxBACk
i9VcEESschrf+8uTIziY/bi1q6pOB08ndkpE/bPiX7Svm3oZJJgLx//cGW/qs9yT5YSCT8k8TypG
mVSKRtkkPJ/OHwYlUtpyKr023sNXeXPlo5syhhITQg4VYQVTOIUXvq78AHdrXrEGd5hRDNa9V5Ox
0WPOLI5U5Q9XORRsAgHc4vB/PVplLYRLTyo8TDxxk1c1esRuC+dnXz7F3QAoh3IVQlRDSBH+QXR1
SKBc27BwQfLBsawe9oR9NhlrzV/qLfz3OwHlpF6qBkvlndbnjtEtosSSetknyNr5FbpwhRvy3w5v
BdMvOUhG6GoR/HV5rYviuxT1aBZ+IQD3FUA6b1xS70rWxz/YoQWWtYZEGsyPjLm8/yMnCj/MeGRa
IolTd/pujjiVgPcxlGL6IIrnp/yx8Bueu2vbDEoxHzXh2DDMZ82f+ZqdmxRgptcm4pGl4rjwAoqW
9WGXsSuVQzVz55DNMFk6lJ1ng/x4+awQcaSso8MEXHs6v1rgSeEEzFhyBwydh1pzFkrnMhWFQMl1
PV+fYlVjjLDRhkp6Gga6PvpCTKRHnnj7TyYKctSWTUSteQGN9ldZK6kuw9WD4ai8c2CscQ6hPQx5
qJLXA9YNqhheNZaJosm7Z6kQb+xZnh6mmtt7AVs7+ujtL/vq4fRexQaCVKsxs4hAU4UGMYEiBYnL
hh+7KkSo7Q63aRS9iPjkBrb0OVit1LtfhIuaON4GOr9qd1j6+uThmWBa4oPp+IHJo2NPp66GzkOD
3/ywXJwec7Ijho2Dhl/GKGkRrSBqZ+nvsDe4he8EkfUigRKD2ZtJH9jOO0p4XHDCrVA1RigXvg8B
sxG+iqGJ3lH1zGmD4MBtyd0dU+5xELyYC73sNMC49Cc8rIf0FnItyGWj/K2YotW9Z0TRYpyVwdc9
0cByxUvbiILodasDzUJKYap/agy3IHLkmLdB/sKa5CsDpJHXvLBTcVQH3NIB5AUgWXp/lfQg1biH
q5jxLNmIjvWeNTE2ndy5mn27ZLh6esqWVEs8O0R0p651eFQ+IYS+KiZ808wQn8E63KIgFOH94i0E
tbici0/uzaXf62JUE2gB53Iv9XWP4Ew3GpB0BvYpXf7A9CBfM3ATqof6jatW+IQjoZmck0rgPXVO
xRW2PjFDu7LSx/rANdW06YecH4CE8keNl2mzHWoXcc5/5iyKsYgMrd0vvdjWupau25NjaL72RwZ2
VegE2SWD6YjV9jT+ul2pHUmon1nzgOL+ynA45Ykj2rXY5lUFmiBLirAFyCmQsAs72CTNMtqKfq78
gr363tSUJ4JbKnogi/J5ZY2SFQsPb5+R5wxOm7Pe2dJPsg0JBnMpKjJxw8Xy2s3aWKoYrgvCdSwY
TMPVDU9WcyJNT9HP+XGYkxJzCi75V9RINNXHTwW4p1UKp4iRQWkOkWeDZJUoNhvdsRmFaficZuAS
9pMrOWkmBpUWdueqx4lYS8fQQRll6X7k6A9lckkPKkNgVdon3l6PJF7gO57FHJv4Jn8mlxGwgCjH
xUePnoJFA1z+9v+paVuETIZ/BKBGfQTaXGTSflOklATvbwYUwE4lC8nqoNvBzeqCckJRBlra/Crq
tt+7AcZ0MEaTYxMzXGvyg/NjzpEtvwBdI9JGprYmyJ3xxTW7RvATBGR5z5jLiy1T0GvqLkYfmWnm
zMZarVe+M3CviksmbLf1tnp44QhOLHJM1n6r44KfamoD20qkkwe0ZNHfx0qC2Dhq+tJ24begqKAA
QWUI/+a1QaAT+pe8468G+M3lc2VJNASOIHOfKkTs2QENYMrvt/jEKmFoYwubGGECRhMfhB3kZaPa
hYdOWWXi4BCp2nKCp/yM6BplBwk2XkJzeP6EAtIqWOyVYnxPByuEmAt1QQ5Ge8wUxbZkXq6bpDFM
NsMfIyUfLNfa05GTcRI6pm0jCku0qC+HxfpBF1OvBL6F8MLc5MXr4RKVhRDAPI8ACtVYAy/mkCtA
gGFK5kg66k12+JEDURknjh4ZraU0ApOL61untkGs+aNxCJq2by6PDPQm3VHNSeZjAp/7IMi0QhxR
Oyv64cUt+qtSDY67EPoIso2LDwd73irmbCx3AUPfIrFHv3jcObo/pAj3GykXSpk/DKlRg8OV0tWr
atUF40kG3Q53wJO++XOmwZpAMZnodiZITI/NCIGr6suaTZAxyDTS4VxAxvzBtQ6F5SyGYEHwmJvo
dpnQJF3AfbIGsA1lrT4Y83fM5rqaedw/Sqk0YeY5pym5WlNJi8WyANRuRGGKJg8YVWWBXnBsGgQQ
8v4DUaIbAg6SBPIAIPEk6KhUIuIpcqCJd1kawgtj02im3J/GAWnUsomGDry4IK3N2oGRzPRnr3rI
qZPRv45IQ0D3LGNWvkJdawykFyMSpivIwiTLvJFzzlPH0gxAb/8bmQytLIFU5E7nagQVMtTglSQN
V0AzwnSX4W3arAcy635lSc1/fErflSfj9hlveLOA5TA2Z34xX3vEIp8D2MhZSDsAAhHJAv9gyHgp
izDwETS6vMTHdoD59zPevmILJUfSyFKjqaq8LE34AGD1gtV6wuiL/fsWILNHheuQDH2beYgPhHsi
Cpo+VY1/bCSu00dba1eUFuHNNRmalBCdf5kK8FY2J1UEW74/Y2Cj3B77fp3WBiYswit0mkde4i4b
yaYfsH6pX8bkiwr7PpKEkQTIBeAJ9dkZTNfae85sHnJJztaseqoN6aPu47x+rAcAHi3zPjK5GlO6
rhc4KFzkIu/Yh6A5Rx/612M7oGdxzIjA0z6LiZ0cuXOVXgCQtH2gwIiahkWkrB8AHjWOIQOIN97S
E6xsngastCJLqA2FCjGM34KFcsFUHFktE7zHCap/BBcPy/kaEyfF3e3FpFmXNchzUL7fzFpOr30v
IHWKluYuQlPf2KWLbjs2US2v0oASJdTKxORMf5Biy9xnxGOO1I/BF7+G1Lu77aQqSndj2w/RJohn
Ir7v3dEuKpznqvqg5y1QVsOueQQ5zvvkpVMDlpYdvYHjzlE/V2OUlF/w8tpqA3GEKovZuaM5BnDr
NR4UhcbzCiqAY4etg1ve/fFXcSo//8jHw5qpp4KeCIpbVBvXyMv3H2eJyWWOHLBXXLIN9EAkpUqQ
CJTUh6t+3pOHgd1RvRVzfmacKwe+zySoVJTgtEBvz0v980z7sZLwK1UtIa846M1FCYII/c92XMhe
HP8/jfztdhiViLekn1JJnz87+QdO7XBJvkXQLDbUXSC+CTxLPwJgWAfGvkeojoR6NLsQj06nsFfp
A3FdCXbYikjEtk83kRHGDNyFt4YMEDeZhH2B2KqF7MBh3I15BjqkxCQSnAt43vj9NabXEOzQBI+q
ce4Fvvv7nHxAePyQfpNwGrCBruZ1GfmrGrhOwRg/3iCWSBq2zIitA+jq0Lky3fCz1sfWmGP8+utX
MCq0++hMlEfjjN0roOs6d9Ih+jNN4scbH2mOkDX8a0xh8a4R7ElJl5qO2YicoSomFR3+RDUCn3MI
LzE4jDvgfKkRF6Ve/h2U7Hq166ciJEv/FVvpEH4p+x0u0ipkewZYnzdmmO5fkXluTqdPv11IKw22
LMNdj7lprwAyCXotRCEfHvIkizPHn2rVH+CabqAciXrN0HMteeC80nYF2EH6P58AuNNbfehYd6AC
MoZAhMfNpWnNsZ/7gYOtEdCLRqahfv6tk6UpbagayuqLkhxdN0jsHhNG/IqAHYrf/jmezcGky2O4
EyAo3AnosKD+rkfnwbl9NRS1IZCB4m63Y64/qNTuvo0Ced12LQG1o4Irtp21pINDCidLu6J/EO2d
dmC8F07YJsFgvS2UHDilf0bKBqm+5TLBUGLr8eQYMzm9HreoZZQiJMb9LJpejmkrWysRIANrWcbu
HrB7Vs9Dq0S53AxR3BTF3lsWgNMigf9toyg0+2ucJnh2l6+ldOx4znVtuhFENY1ReDrg0hAW3CxV
F2RnyJ1rZBv5Sxy41U2TF2XnI4TZtEeiUkE2fFqOBHiqMWmUW7JsxrhgLoiYq5WBe+x5wgBEwSzg
M7xb7M3PRCIzBlcxF5vboZiug16++E0llNs0ffMmo6Wdds31KL9kId8nx634n1nrbJ9J/96kWKuU
JB1bf8NpSxg0m9mZFm0mC736eCYbJCKqtVy8L6KrlXkLZtXPGpaXMO3dEnWvpwWfe5EXXwXTp15u
zpAvduNL4Gj/neXfjt37UDxYyRWy4OrFMp4R4LnBctsd5/Q+ar/i4NEXQkejKxpHFgM8c2Ml8mBr
EVgc+/+5/Oa3k3HjPV72wbkEb8AotbVnc070vboKQioZ4bhHP+gHb7XFcLEG5jP+VxFFaHmYjxqW
AbNYGe1hxsNfKTy9yUbD2JDSTtlc2dxi69oMBQAjj79WfMIcRfL+lBxzC5Rp88mkcuTm9U2eA1tX
erboCsSnO6sTofO47Iji8qVHhf23i3TydeuBoKmMARTr+JRC1tlfs706lFsL56jLWPXSZVsWBjmb
ZvLWZEJmbvEB7Wt9E749sOgTJP20x/sp0D1zI/qIrBsOKQmcvwHN/arOrpSIhpqc7LGCmNtdgwzD
xsqfX+JrplJJWOvk6N8B597yhwGIyxqqCH1iKQimHYwQs7e+djdl9zZJaQy65TdAssLm7ORvNNw6
UbRfmGR7il6NEACk3A4pjR/rYDYqm46ibpRynkVpkVo6XsUXEUzPrqakB7RxZzk8v8gEzMnEZNUZ
yK8r1oNweaM9j2wy940f7LumBu4u0c20+t+7TjG7zGlqlUBmo1W1eke9ISSZi1qnHQbfJPrMdNSA
xIHCv+dTp0zT5HD0dxJe42Kui/4C3q2K7F7IwSSagGezrsqx2fUR5i2uFrYmMXvOiTKnm+jcoeZr
vhAcedQ1vAzfybL4FMBDfOVweGF64LtE3Ql0/1Yd2zPG6SDbiYag8Wrcsd6vatHE9HJp1Kl053qi
7/10tiogHRHdjxKywjj5Ro+Ujo6VU84doaBeIVyhz9dylPWiASNJkkzKMdMR1QNjq55fER3OqWl4
45Bb9PzgCWyQUB0/ZK2FmAnyGCZfq+58/MdzruiYMTJ6XxAKlXv1IAw4RuK+/uH/IQbIc2AFrZyk
tExBcsT+q/jc0IL1+GigMMDh0p49wP2YoqtbkkQDM+7RBotcJMaYV2pK8QSiY/0l6B0S8UXwYzgQ
L2yr3cihiaL+Lo3IYzNvCaRO6OOG0hTLnu9qKH5kU0GfwqD9zApAtT6KpLU/kEdkC5k1s60w0EvQ
FKTsPMB3O7o5wZCTpJx0Kxkb5L/XabVB8TfBrgs5lLqkR3rB/zKrb33ei3vvFefJDwcO82aGp5sH
ZcTVzhtIZkcyPc1KHWTA/+mrI2OKdFdYLaNsw7FWMBEcv5k+DwGKNoqmX7U46OYhRV2B6HbuJnNX
C8h74oWuHM03+L5I1pH1FzSTMi9wkLfhRDnUL3waxGM9C8/Cn9LKplCNuhoIQIQUtnsIKrphzW6I
zpaxWs85uByN12Yxz4I8/qffExjvH9dC3PmhFiKZA1O5rNkMCNON5jV79Q5xPNFWWYO1m0OY2Qz4
vkmYQmxSZWNlzhBfiYydU27K0qqFStuwfQ7Y623UgEiCoOjh+dLmQ41JyxadJjHmI9BjyLoWM4a1
GVugkpU4JcaIqVgX4UtpuxIuTRld+56sNuhKX7aaaW2CIQAAJ2x4tl8P7KtzOt1JZdx3014/gzXL
wdE9feOFDC0SP9qcTIeb8MEPU5r2KuUnLsxDsPjvb14zxYt8RlqA9MtmuCCs2W9brkchDhgAEvjD
p9aHRYbhY0tn/TwneCF+mHjB4vYQvQEHkinm911NIsQ8CrXlXYHcpVesjztX0e7eypaglSGrsmi2
qQ1oTWCfupF+kA3XaUL1/duT5qJcB7GBWYkCJYGYAqcgCYC432jxTgojqG+Q2mIWEfVQQZ22c1Aw
YRK1Y3J2NjYgb06Wmx1xjstJW2y9kuSUX3iZe/UUpw9loqJ//rwxRsHBRHjC3CTdee4V3YIxayAJ
WvWtHER4YndNlSsF1WKPndpyLppEwHJEL5bYRTUh1k6lGRrjQBKT5ny/5X0zlPSLYgJaJZbnDrrx
IBxc2wTHd1xvvRUht9UMC6+WLl1ic6LJ/ERnkD02GxzJ97UlL9j8Qoy7v2lPJh7a1a+HF/ALqtL+
e9V0Su1Ka1DDY31SYdpW1+dUS7RW+gCZTgOGGLispL3Bh1beg4kkiQCHarSZICQOzevlEaB3TiqU
cnh/k9mZ9CmC7FkP2xXJwKQ7aCnD9bCfoXTR7UdDKmZrXf/mi97oWmhtBzHKAqL078yMHJsI+lh6
4vEvmCN26N3rO3OHYUQHuv4DssCnlR89q3yzNv5aCZEyg1jFCXrRjVObIb7grnbO363RjsfSDsgo
AB2sJO+X75huLnKg5Y9Pd486NyMi+CloNU/wi7HuJJL26eqbXqmX5R/TsaBVbzbaObRg2NxXlJom
eu2r9z3oZd0EXOHnNn2yJ7R3etizPOJhgLvrimqJjwnaOexL3Ua8g4MUbvdQi+h6vU8bhWXtDLbc
tu1HuxhgP/3U93XHB50E6d9eyjZcjlBB8W3eJ+aFlCLPkYb9xILA4st05/veMCzIf75mLW8rnU1q
IDtIHeKin0t6uGEl9wtlKTDrQYXDJ18ydwXvtXT7EEdbB/Jz0b2U2wMv7AEUzhOBofYqAdgL7SKB
7NPVD7Xt68hVsf3e+OjPWP4p1T0ZbmUoYFQlOKUZfGPkmp2z7RhxuqY5jw/MWXJnMiT6w/oDvUOR
MB0P5XljspcqZuZ7YHk9gP3dwe6jwX+/z2eZanFClV4vxsQ3WDJFzeCEHNYkGN2E0x5TvPRJ4mpS
2/0ykuZYD4/Gk+1imXquXDhuxmHT1tuD11f6B6A8ytAW4wE3DLqrvteoNwKT9JuO8qs0eucs4KiZ
IkxvbVp27grImaeVROFtsAI8iRsrmCiLEMSepFMOxXOgDOxLMNWhgzBPRymPFolO6fqZkGoi73m8
dQ+dNvjJVPox7RnKIFeveuRZHEzmiao0guNpCREwHqQKH/I1OMeVKjB4NjZRWbMA8oO7cfo86lzT
jmaig7C/YrM8fdDgnTs2963wFQWww6m58nBkSEe7F1gLWqXP3Ovefhmp/uCj4Rd8PDcnAmB1ored
RJqKjn9hvypeDA4ksscU67o2hqhSgLkDmi8+dGJAuW8LjnynFOe3a3sZdza297UAadoZUgspc+R2
/kvh3pgzJe5K/4KSzeyvAbElLM0BNKpDT9cxdUteiM5JGj6cNgGhm1OMynBXUgscXe0OToUEO7T1
+kxk3BtQGVbgZo6Yc5+r/P0fetNQ+mM4LqsemW9FQNSRvYnaPauAdgT7pjXML+qdzI7oqfE6sbjB
I6pW3Fu87kX66ezozkP5CP6Zi8rheZFR4BfdVDXI2uuWjHhahrN/6yYZ773E6PzR+Q6KZpcUgf/v
DH7amomz5eJiOvcliNr4R/0t7nprtaIcfZfnSaPo14kZiO1nHyT7XVNu2uLc6hMimFrTazYoCbyc
znPkPP7nETBru/xiqcNuQDr0ZVTUcFdFFvdO1S/ak6iXSWam+Lm1teq2ZHiMBG/SNM0jhd0IqRYH
cC9hZ82OgcyGwEVE+pL20yB2G8yKnp/98TFnl4mq0y9a/icosOLfmt6YqqUzgE88rRNhzTIGjgvx
mPZYaQ7FNV28uFQxnDgERzYaj4iarQvgYqcfQT6vLh7Bg4Ge+m4Y+UzfgNfkrNH2yBOQhaU+MbJ1
NPCS9fH/cSEAFVv0nx+l8C0LJYADFRml1YKYXKIYOu9/7GhM8WzwcaWK7fEh2iug27HnOEw++uNP
VWXwWnmSIJkgB8YZRdLAH7xuIv1HGRZ6vq+EkJeLxVpBCZZZEtaTQ7i3tVgSmQXyGfy7KqjAmbK9
3h6OPsEP3cWeQXwgfs6/iCWaC9ptZwDd1g9/5uJti9me4/XyO1By/YiW7P2fEWwYvRAjEmaovRbB
tRrC3cJZrisNPt2o65Ykc4N9zOgT4xSH1YMEZe7u8bICDUyy8I+6U18voNMlToCD9PLgosFf/SVk
ElYd56Us1NMF/cB/htIJVaHpZMnteZ8qwQDnr40BmpONkyY6GkiNxH0YYXgLWMOjvEWtkHV5Ne0b
ptys45uNEv5H0r6b9bGTOo4C8XfgH0CeuH0n0eRS3Z9Aw7ZOKcSD6YDxMbOshWeb9VlhN2zEQhIB
kGHIp23VzAQlbJNX9+FUIiaOJV9xqBf2HYp2Y/OEobGivZxJb+CEGqItzNXkqUOdHoCcfAeTfcT8
m1vaIT0tE1WL1jCTcubilVY2x5ex6pYJtunkHEv2vvgUwJydk88qy3VO2vngS8H19Q/Qj3o3miUI
s+s4VrKkcux8W0Z4KSanveRCFkajcx3fF7OqTH6fRiR5uDbVnJTSXiYET6+KgKIawTNZcaEdCg5g
oNVVMwGSDrbvuFia/Zf385Z8tC1ZQ7sCVTLfu0DchwtBg68Sxl+Iv59lm6Spiq5L7zdv3Tx/1563
FtfDXS667WMYmWnEdOyOyFCCx4Wjky5n9HBl+BuOFKGI588zl0WUbl6GzsSarvzRE4RPq3NcfTlb
zl4aEbNBT6da/fWAD/mLuEQjdLebdmHQpctPVkJ7w4FO3+WgTeE9XlmNYQTNA7mjZ09yKIsGegIh
1vmPKbaunVGa5lSA8ebtvDV8iEJjDAZJskNLnWZsMwjqz/3XYl6rbv1v/9PTYVjDj0qEG2nUHgLr
Fxb7ioXqFp/jNFhn5FEPUb/IK3MpPp34JQbU6Mdo/er7IHE56/YwWcd4C84rph5I9aWm82sUvop2
CHbBlaTt0UWs7mlRb9rr025YI1SKkIfg+USHt/tO8uwyk4LvBmb6hf77lnDEgeQf+wyVZFu855A/
fTFCVPHLIQG99OR+4Sg5h+n/Dq4dJkEjFs5zRM4kEodrsQ4xPyBeENQYALl/pDZDkAstAmb5jUeL
r45mxbzgTNB8ecWLbW8J0fJxiHgrcA4oKWrida1hT0DKiZzHzlMWX7yxbtsN0JA+va3bHNEEgnNa
mJpRY1pGTTs6MyGM//3YVE6r7udeS7om9cfkVQE2zns/+wvfnFVF/wi0xhTv6SOZUsZkHhcbKPsK
nYO2yEHSa0Afe3TYy+1U1WZehAN9Juq1LNx0smBuhH3IQNmAtxENdF8gtuv5SypYNtm3gqN9pOm3
iU9PD31MkLSOo59FRNIWKvQ7Kqp/Az0xMi70Da96xXbOJjYmS4t2/lxxHGsTW2KEh8ZJWeOQMuAB
R1/D9PpL0FBwRc3ByJU8abpbOI40caub6kjjsYkaymIbq+ru0fLcqDSlZKFgKnZlU7KLxyY7L0g9
v7gIgz3qAvvHpx0Sj5R9vdfoS2wgnbGqjHYziMI9f2om2vzCh9thjXVIFo5vekzxrm88GyoM+sdK
/WF7gp7Hf+7mr78/d2cxbuuFU4Ro1fFcUQnLx2NRoDUKToPo4UxXQdQDBlYdtYP09zNkJEz7ILf9
l8pMY6sfRuosmxBLjd0HX7LkYAU9tvqrocs0dqEq3uh1ibzpCPkDr0pDtYdxOeT01stKPFel1rO5
mGCOazyJK3jbmI8Y6j6RJMASgICB8u7qm0HdvlnwrVakqItV5PQloUEpMPabQFPQuGfiNjASZ+RP
2imq5pcQyXgHiWgzZdIfK3TIhEYXmDM7wCSttPur5H7OaAUPjXbqUqBHLjQ42tGs45rQuoZvpKAq
feom7F4NI7ePDkLRxybw50GYPeBNjkTme/Fb6clBs0aqe+Yg8xpGVpsoPQtZri0DtE0hve2EyMM5
WpBJv1Kg8IF+kqPulIuulnfOkiKuaySfimZ3CBuxzO6LGy6uIvT0I/rndWnf+jshR/tvr4Mld0Bz
+g7iseZjhJJ/9JXjunwVez4fODdDEeFHI53/R2CBTvz6CmKU6J6Vci22R4I8EGz4+BVvujT5YDW3
Yar0QkmYGXEaH5xakv0VJ5O+vAixRNggAsvOQjujix0HcJaqG6LoBIRya9VkkAn53TGsi7Gy5sM9
iOfawIXJ6mlnZvZTd0WJ9RDUFSS7U38HK8qRL3Y0e/mONoXoD/Qx2OgEjR9bKQ3AuSn16unTj5EV
oKgAbDpNRGuO46nJEO5tX/pCD0ee8Si0e08drBj7H/vfa4R74DPNtIobMRMhojYEjQLa+4QCRq6C
ur35n/vfF2Ihkeob68TakRKyBTxpA7CFK3ZSNo+kiCzYRPgzdxGzRkCmArvPM9g+vExW52ZpFRLz
X62ERK8z4+2M5QXWAdSFzuudbnvBJzBN5w0wVnYxZBejVQexAS0LDRrqFNIb0A64dhdQ9CJiX/2M
H0++X+csxW1AuN0ZH44TqUxUZHNMVJVP2mqiFNWzgdXHWvZ33KxAwKjGNpznNIB91Ysr9TRwwhWu
3r++CVle5VTnSHhxJpHEnbhnOkxZsdNA8aNQGfWNAGF+yHHarCSkBBFHRlwYmg1UT516TRPvias3
/RX+i0cvZ/NwntZMCp0RoeYn8DZmX/3VFpGJonai8nZfkGTXk5c9g0PNr/9lX8jUVkO3QIXeBalc
ytkCkMdw7bLxF2ETi5mITzFVyg53bt4HrdGq+NPLtIz0BbFkPmMkpabdo6wrcHDhbgA6R1ukJAL8
UChgXbjCSk57NEc5sLMv/muqlRihTn0xwKjQZ2sNz/BUEXg+EG8eyZ9JRd0yFGuwTBtSycop9t2E
0BiBXljcU4UKo43LW66J33TuRayZpBJ7ar6rqLr4nT8r76fLBrWisgqCnGyH+IBxC1a8vltz6Wuf
bQiYvYIKEyDKvkISXIawUrqYnzd3er0UOZBhg7EUcYcas9nATDAHAQ3D3ip93qwNMqnksczGT6O/
UTnD5bol73K4Klh0g1cn93T/V8J3nNQliw1cm0zcFVRrP/dRzWR+sY3P2CpV7iGeT8mF+SnCK4uh
QXLRp4eSVpF14Yd31FYItINYxeP+7m2CfkcGT1Lb/5EQw/cVIz+QZ/Bxm03NgZwvGpL4SYDFFQj9
665VzUsZaTQDWRXbW0qWbv5nIEBYambOUI3ILN4smCkhBr+FgMyIQJF6/6wlYTGAesfqRkgQ8gxS
CDzwceieRCGihPO/vhYS3fNj501Cz/sq/E47WGeGLgDNZx5Af4sNkHy6yHPd131WDg22QuQFdwvG
pgCy3QKLGs112G5DinEcH7kIRSPgEkUnsQK8eKuB2H2T3U7BAOsFO43k2Tb9bmAVKvWIZjS0hk4p
aontqo0R8u3IFqGA1727aLWffsj8SE5KyMZ94fbYUZRg0vWGanrAnfNjWU+tlCEsrtBE8BhxolES
fS6fzjNauS1patdr6wkgFk31bqF1uCab7hxSBdBssuUpf1kVeLprJAHtAeklQIJsSBuZwobbelNP
PVSqjUAaaw8hb/ykO0RclTeA7GoGVKVFKalm11W202Sma8ZZXIWhqEY7260Hw1ZTEHkp7chMcp/w
q4mw4Z395AJQTb8o6bDT81zIIqVQiDkKIcVUymlrrEAeKqVGUK99NFt6qGPczfAe2Cwl8sUe5FLH
Ci2+oSLMvzKw48ghlVltrzlfX6lV6xTUJJAjje2S7dXkvb7yzozcUzs0DALplwKHge4VrUfoMiNB
/+p73d0brNA8vfgal+eslO8O1ZVnTXQjJLzRA+AHwZtQ7Bsl9xmG12ZNUnZtasOmH4CbNLP1D60+
CsKNxDIbF6vhwXvRi6fZ2wouC6Jduv/RvPKdaYFA3fsKTV17S2Pl98j9WSprZqFEaH+pWjKueQPK
lsZQrX2A8o6ZaF/1ZhoexcjEPQO4MQxVP1BGny1KSknSxPiu2jVITrrdneJXgE7cu7c/xnrAMFUO
pm7mWY5Jj+Qu9IbKZaNMldFSy8GYUqazqBkrmYARidOd8TNe4pI3UChNDXr95gLTDy0n5lJeHOP/
ON1mtAGKbIvMT/cATKrfqG2xn+Vqod5TO+cmoI0i9dJKE7f5znVb266EDVqXQXUinSF4sIBNPP1N
+AWo+1ihEI82Qq6ey1SxSZ7YCZ+OoycDMfV8ePeLXinDPY/YxSq791sHiczsqrtaYtj96otjiPO5
eo4TldjI9y76qNY58/FzWjFkPEnOG4OxH48RTWzpcM65OojehvnUGd2rmYXGJTwgI2lw+Zxl0TX0
W01aFp9C0MFx35JoIEAdDSw7z80Aa2IHDEx5jLbDfFOdD5fBkbO+UVPAjX5g0OhfDz/BR0KVjcxG
VQFBfevGsKwUbx9iwqMa98M+S2xwKYrG8KB6fxMPaSxWsWIW/Y1muQWACnq71Rr/JGKTdy5CYiSv
u+nZtDvkM/2MaoiZduQRaPZ0xsdJO6/Aal8zke6P4uzSHDxw4v7zNZ0t1oAQ1uo87FOf32ccCKCr
Is1CkLrkDvPGiyKZWC0en61IjWYRX09acBI8Y70Ys3f+RgMz7m0y6UisMmMS9hWSa5KkirAw7gYC
gkRy+cwGAGlnx6pi3hNt8KhFdpYoOKTTTau0AUjZ/CMeOix77kPhE9+zVuaiGzgdGyPH7pkyjEhb
SeHmb3u/oqbd0sxMbTa0y2OzeCq6pk1hDWK+bDOdeaU/aGpGDtXjl4h9dKyIduJVsRkFQ5jWRpyf
fP2oIo0L0FG6oSFVYvib3kShYcI2VXk6wDEUWGcdteNFWo5wYzEeTGKi5/nebOfV9rj9u6NzOWyM
WmwfJG74XerhnbmBJLw2PUagx3CjCpwvLQ6ac0EMj8Vh23LWT76DP/II/GmCxOh4XvOXxvYWnX5U
5KbyMZwELkXd/6i0gy04L2MWCQPHfv1b5zgMGbJuTJMYSQODCywt9kxmDE8K7PpSoLZpxRPbYu3d
4QUAyUuGXdVJvt36KdvtwILkUs/3r0M0sjA/0zSqggy158IqXPZed4wZJ52Dv0dW4OeP+U3vU3KE
Sq0Xbnl+Zzwm8+kttEqwvFug2XUIIjOm6K1+ZQSptHk3WVxiO9iG++nBnhmRQSTL8ZrK8e5xpNV+
MpqiwYCBnmNkJnW3iewkjRrTVC1fcShciwGiFrkO+EV/5/B3Rz54nkkKzE36Z+sqsE/7knF+qS9l
lcf9veAylG640AixFrlwjo4WqRo2D7/kzP/+70z78uQr/zFnvsTbUURmE/2kh4PuNrj2h1EBX+is
HW6YeWuF85vkdr/sO9GtaQ1Qa/uih59NwggM5jHIOUxBkP7N5wRY01Eus0eFkDm/nQ1BWG5JKHdk
QmVJk8uy+C+QWU5gInNOFB8SLH7xri2JLcjU7cTRMk7JnpELxrLLYGyIHOVKHGzJHROfCSyis7SI
JnyDmd1TOr/65sE63EnQKSLzp4gFXlJuoMcMhaPFrBD2BQ6Zbof0+Tsco3D9PPli74dLjfCef2ku
hWvdjmXe4pCFt8K9KWzco6Q4KzT40q+M1uahBJO+bgo1a6c5WHH4i9kyYXDQ8XYNbmHS0v68+1gh
11V2jl7pywAtV+37v3MDbDIpnsxvsH4NB0LYtUetEnkxNAkgnIpl50vyj38rwv/gelEwBH+nQFvx
L7KzJYkK2wA4nfXH8EbU60bZ51vtmWmYwkLy3ds359nLiggUw3qqtkhtg9lQ/W+850AtHAO+KEJK
qRYJF1sE2zvkpN+PEi2ezBwW+6LjydcTR/etbHIWIkBrE6EojTSS8GhV6tphZbRVLfOQyM6f07J0
+hKvf6HcumWoB/54jIl6vLm4jopGbtNpZ+ooIp/ZZlTQ2wPQDzVyO4+mgrjCoQF2FIRv1mNgSNYK
jOJJGQxGSf4Flb4bJIDF22W9O4y38jl4KufwNWPZiHKTJuWhOdPHAIyqFMqqgD0kRyva6OtSrycr
jNt4pS7lcf9aTQcrDgf6aCPJbDT6oxnq2u5/W3rU+Q9Z0XBgXEoZFuV7i3uALU+O9ulByXuOfAGI
l2C3yV/WHdacOtafKFlceVN+dR0wkOX4WZNhUZtuWVHfAAQbp2XQakAkXrne0vk8byJu8WuoFojm
qdosnj8FNeJP830oet1IOeWxtgzeCL7KlWW0xQW+/DlQxNmsiGTjhwP+7aP6K8iwX3KNP1HX6l1L
XyvQrGcPtumeVMBzD5/2vj9QWEYZLBuXS11o+GpOLldefYv+oCx3VSnhGmInvo4h+k/kSP2FxVqa
o+ABll3koQqnPr/iBcM9CD2dyvCbjPuT33kk/7jgwH4eKSS9E2VUqkhZWH4v3kstOsYr7w0eirwV
OiYPMQ8KAFtqUWZi0RWOiAcC2ilz3aw7SihxxsES/jGDFDeEDDFIlAJZBp1NpIvSuRu85uCH8Gyl
k/zHCbWQcuDMJ39PQ5zaGh4osjG4CFCk60kWF7/gzpLkTtPTYljHsYUqtAAhO5ogNiyuq0MM8vCF
VRYcEi/DRtdh7yVP3a5izw5rHqmo81PKRPlAJQpmP32K00Y+a0B4Qx3qxC3jDNGGv2rAOPKXuz6r
A6PV6av8gMWSNNarduunH3cT9qJGTfwScNP8tGajtAw3X8rnbypFP0Klp866QaPa1pIaLyqNZIbi
R8e2VBv+x5WP8HiVWNTka+CNXc4xvp8vxGsTL5a/jUw39BCFTAU5sBlUavghDmi8ddzngEZ2Fqdz
Em2RydC4vtWEeqk+UkyexFFYq8u7WhF8j23JYA0yQRxPZlt2ZBgJg8OB9jNQfXiuRtCxfWqV0HXh
MqglMB1a1r7cTj9rktOPHpv70gtS9EEVSLplEmVSaxVHNkQpSnj34/j0tgbjfKFw/a4cstotdpE0
1VRYYCcY3tGvMMTY2ejtjSd+l1N69W+QkNV6sSJFsLfL3+qH4gNFkUa3GzH8n3OjsREFG5mA0l2G
tBEraNvfs4mC8H1i++wW/YjYo3HO6I8FKUAoHd92qsCAynoz5rPNQAGtgKDKqzDbLPo54zhj77z5
l4hN2SeLwB7hYCR4FTdWZmsvAbnonvl7S3dZHyd5mu+A+ufW7/5PTGVXJ255IAPoCzbxeifzoVpA
ddln+VeUXg4QT4LSfJrP5AMV917iDOdNOZ4rZHCqungZDtInfIUjMsbqDAaMFrVWdzO5OT6ZzNQ3
7ulAX+qgVx5TFv8eCr/FV2tyGmveyJErR7fWZHsq1MGv/9cKv7+yxHmnJw4WJB20zggvfs88JmhS
uXVuOV7pWgv16rXrb9Th7s3Fk+8aBoiNgtCnJVpT6OAuStTouamnX9Z7LZatNk8Fq6WrMnjM9M3u
IfiAmaN1iBfymHqCazQjgHjyr5DYehXYBECgWqdYRskY5WljF91VvBnPhujTapMe+HgpAoB9DQcu
0gu4rKYavYkzVXUpsixC4HruQ6PnHA9kGId0Ce3GttGFdQyvJzqryfX57SSFYYXu2GIx+UU2jI9b
D8DTyXMWlbUQWtwdxkF3I4y8L6klsOesUMoyoRx4OrWYS58NNdK9ssw5dUdZyycBqKxJWdFZ2Y4d
/Lqjhuw6nnLX8VdurCxtE2MgOGgyvjZ69jBDf6/ERgYw0rXxN6f7Wiu6/df5RcXMhTuVU/C0G7Ng
ugPNmRFhxRDPJ+F210RWeBI5x8opN2cCcZGE5jRcDJeStNj7WWzYYMe4X6NhggvPD8FI+gofzXCS
SeCEZcqOromZoaL6oBz09lMNWzQiddNMELUrIR7SI8DnnrQ3AkSfdfI3A2EzYaSg7BFCQQ8to4NL
KQ4s8XMUuhyK8Y9kPFwbaodzjvsfPAqen5TnrOBsmQyH77zupgnSHWchX7Fq9EygGMKMVX0yegev
CG+E+KLk1C+swTgDPqXZpkYJX2fzShUfsWH+JfHRmmjQir4gpDAeFEYvDkDf88XuPEiWcKgPnELp
c8HY0zXBbiCNMJV66zHBpQtzy7T8VH0iDzFP2GL1bttpkfqsH0qEXsszi6cgJhmaEA/0//KL7ZKf
1RfpxMJ8/fg9AfTEPdkVc2py+zI1G8H7zCLrEUlztWOQBQffa+5QqoEhjK/Z3ghYioSKGKP28gDU
a3Ta67eoz/rUqhXrOg7J4IPUavCUTpIsAYrK6A1QlXWqoaxxmAE8d5QCHBEqNoPB7yd7XrqNjVWU
Vom6b+y1OqI8rGAM3fFldjN37GIe/2TT9MjHOBAhiPrqCarylUjyktY6NeNztOrna2lT1VqlepX5
beWTSe+7pz6wWJPYE0rr3PW2TCmsroGg0RQocPxuSzPkoRLNjOiYtmIopyUnmXQX4VFU1jmFdDYe
JE7xZ/elF26Dudgx8OokT+Wc4aOI8jHVwmi9aYLe/bIpVashSfKRuMN8DT9Jq/QpV5Y8CgmP/xn3
TwzIj/ap6RoW5mHLiAGj+bCC0cvvOqiHTgltoGQ7Zku5WwqwuCwqPqS36hzlP85VDZ1eXq/YCrNh
UQCwGVgtQurixrETT4UgbPOwOb2FrodJTT7bdnpbyk7gG37Bvz7BIbv9rLtYI/MvAts3xLwoj5mz
OXoDjFHiLkbK7bRCGkKgAxfuk0WKvY1xpRS/jhob5QFPFpiVzAA6TwmTQcz262NFSnCrM5TLIdU6
AfqKnJHMGGGF6z2RtCXs1COM1+/+RF3XdLo+0WY1/pNcQJxvyDZEBtcZJ8Xqumufaq5TdYUxwUYT
Umbr6Ge/PFQXcq01R/wWyzdsdf9xadtIRu/wjPnsAQzRYR99jMhh+CHENDC/FHPKoKeIzwH7rM3M
K1Oke9Wa7Q/sYFELQENPu5bg5PcxNsYlKNbffoy62Wg40c4FTn31JiZgvqcVxsLn/qhS9662yeXz
h1Yeks1vRHwe7mTRSyMG6sWoQvd8FFO0eUnr4opDOaK0uuZVi1WwTRMRPpBdUmWWasJne4m90R25
MwRzXYXYN4R0RWOfIoH57uxWu6937D+v99Q3xWYKeyt/BeMCkwxy2amtY4AS3MsADUKbm1eIK6JM
tBeHJHXJnGR9bX3CWp9C4YfFJtxdbwJ5HmS388EWWtvFfDsdCMVN3gN6wKdSwarq+ettJqPanQn8
TC16me7YqIIGA0UXBfEwCo85j6dYxHd4pGdZWtr7h/X+h01dQsNWC9IDDun7R8AqZeS2RLp7MkIc
Pw4RRl5fncjutE2X1cprK5lDlRgLpUf50DEYca0T4zskOnmLptsS1oF1tPgL7VYxRXjYuhnQK+Jk
HM3PEti8z+2c4MCk599fCIp86Y295F0yHTahz7uCsY7LgdUvUVGuEkz5Kcd4AfI7ZInWddFuv/hI
gYRIxut79qt7HSE2VnnDRg49SVLMiVixp57pTDfHU3NI9iFB57uEw6A9SOi61FlT533I3HXRDXOw
pjppNfaEPNPpC8XAR3Y2RdZy4jbAkoOZan1UoC/lW0E6k5pehh7oXuOqtX42cJjimsUUAxo0UWN2
ytde1R/8uvkBI2ooSV9KfWCebbzppW8MeusGN5V3xpgzlsrOXCdKnqNrDCfzE1qRNNZpx0Q2gULY
Ao5SuPdpJb7SOgnDJ3DKGdXfGMMZf/gC6xLJs6KHjCugtFlxLmcopvAdZnBPZXgAXqgg14HbBHZ0
90ivOYjT5SgENnCzxCsD1C4QKz7amsKg1S/wDDhShwp0yaoxr2MzqNyQAO9o+KtX2mivai9Jn+dr
B+ioFXoOL80wRkAjUDNMHQEO/xhDLSKw6lAAor7w0QtjpI0BWGmKen95CBXlqPvLk+3nu6LJDO/i
gpka1sLFLcRZbXBYbL2fNHLc/CiInDyvzytNOL82HHH8ddQ2DX1EwcKoeI4YDp/1px8uf/AyyWPn
PiC+KnJQvx4Lb74FPKlpw2OvGG4gQ7c7sPWdUusqCiqubelR7yvsUln/g7l27XSfhR3+zZ1tZuC5
rkBRaRYdL6v13dzDMxwhdt/1TMYxeUn6G2H2y5/1VlJWBB+RnQfWBMZ6NYERoZ2h9QwqnLRn56us
FOvStyL5uZm4IKqrARqVDB+6J/yHimXHaG8T/BMZ5IhntcCZDdW9ZrqswLhS7Dc7j6Q1ER1k21FZ
vwgeCsnFxyHVgbU8iftG5fMkYFwXhqQP0RRGO64od5h3n4GtQwkqXc7HHkvGEHJcnjCJFgkI1ABJ
JKXwYu0lERgzRthQfufB4BkfKpqiDVHHfGawxDdJCceRCdj8OJW+XZG7QS4iSHXg5t+HQix8LElv
EGGqHz0HQazMS7hSkpYU6R+p88nyfBg6WxMdytKY1EhaKrjhBSYwJdIWs0QXCCcIp2jqrpqrQmVZ
5tg/wRntFpR1+pzzfG/SZZnEB9kLkapj+dJdQtbfiR7HqjrJYVTwz3i79hNuLwM0C11LAmsI4yw7
LZPx6yXvuq+J0Wy1xW4d9cLetscpLw3OtEV2xJfrF2SRdetq5QvSfI+cxq6s+JsR075TIyEPX+iJ
GpeqJgeuAtRHlHiW8i5QeKulsUtpE34Ie92IdtpEny2t33GaG3NKzhCti8uq2KQ/IVdUdzAi/NOB
5fO0KekV/m9bnd+lJEze3kDbWyZZ1XFO4kqGYqInaCXNjvhHQYQ6Oi4PHqVckn1mGES9uvyPfOXR
Pr4lFC3Tk3V0P1sIlSxFetkdubbmk9A7s3X3X72CoFLN6WBJpG7BGbmVwrnN2Vzc6d9tx/kqyueW
2+sdwoFPrUPmUn0KRHe3BNKYk23yPRD3D3/1BAJkD101mE7GbXCdC1KUgme89ECFy22rI/Va0vTB
rrFJTXejCvZRikVYXONhsHB0IOyQqr/iUynuDhHCt4oBV+BuFtogeybUa6objjSuXrlLasSMrPoN
uLaDPKSQXSMPuUj1pgaNzoYA+QJP/gsazdPUO9+SBEFJ3srB+zyU3GD3bLLBH94a9DZgA5xrEHd/
kHWwNjfuh1Fvlp78mcPpakN++DWCMjYcmgB3811jhdI2qZzs8JpQtHF4P/evq6w47LFoqQbCDpM8
PGi/1U2kNs6NxM0NQw0yZ1QCKeEoD0oBURh/MwCckSto/gERfImw7E8TMEOO70fc2vNibL/Tcyru
hqiVgluDuAoOjhtvDxPnhXIrY7zjFRu9Xolk+np3Vfl+4DhrNIPglIOr1vks21jYKMJSodqtgk+y
flDkNjZ7gJwz0R/poOHy6zgZA8t0CkHTMieT389RJxxiK7ebXv72XyT6jte4xTfcYUN4yJhbcLbn
DtbMX6p6Wp6S5EgrYBrfI2wA3HEULUk84/kW75dr+9rYv+rsD02XnLdvKSxGpwBD00muZENraA1L
NBY3j/kRZvpESWmGeaDkzXkC96Ha/MEJFQwPgCCfyBoqdnCcdlH8t8XuklkxsXjByxtZQ7Lmpura
0pt6wEus0GIk4FRPWcW4g7gbMqFTqWp8gFOMEVL12eUN4g72OhNfYtGkEmZafyQoZ6t/QGTMnflz
+7bAuilcfXNXn+Oi07O+2cLLlsiUO3EVKkldypsdLr/gSDx6JEn3xt7wl4PcC9wVp139UAoVKC+A
2s5mxzi8f4rgsVI6pQpMdFRnF3dIHOJTCV0tOW3RFHcKTdSVxMVe2vrO/RKe4locleFKPcOyti6S
pMAxI1npI55+dEOacRzCeEqiibcGLJidDUijElSujeQXuu2hr70qRC21JNMjitAHIm9/wwNBvLE3
9V4KlQ+DdJqaVpouu8C/qPFlq0IdqbOMS3iAWZOa4SHmH4cQb8F3dhDSaTzeZDq4IeYBl2y2Xcc9
BWxTGFlAnpAsq4qHx3HPsOzy5bOP4R5ueeOJCnjnb3FDIhumdhnkvo2nWvcpbmvoA1qP1Gzx/5BN
aJtM65AUup2UsGCAaz3m8HjTNn1B42o0gVrOBYU5eD9DJku+ztnd7C/IwmnFaLGXFJ0FsumtEx5c
Fp1aSptrWNDAvyZgrAELciu/+smkCiHJCHg/kWlPHTxuxi1XrvU1nxpfE/wn1tNjvx8m9dsQxCMe
oroHWgjgzyk3bJihAWw0DezOj+zy8NN346DQ3bAQnqh7+DDCjWRQ5Pdi8sPcnvr45JNwZy55Yl8i
AOERCA6E/IVxdviMf5zGlMvXNdN14h5XEFCa1/GtSzqUDX9pC9+WHVbwJeuY171HLjT+Q/vVWCOe
06IhDWhauSy8Fu5IyjrNiFVgK6gZSkHU8WaEiR+YpauS3syPnIsgPRI4sSZ0BtL+4fSzIDw/CCCp
H8WXqBoFovqz2jF5t6qGeYfCdEqNbvJSqnzMSU4blctzBibZxaZt1IxzU/iyDURWjqm70ztHXq65
wPxMU4KsvUDHV5kOOGQ18fMWkgieyXsLmtGJZHu5sI5eo0yIlq9CDxKVSD0TCoUYoeJDoC2TqlhE
w7rxInbnU2evAEYDwTnHhnwnYaA9RQ2PjEgyXr5AhPRzvQROOZrdEGDCVxgg9PgM2Gr2mo40dkj1
ARW/YOpf1L7avoOI//MynCJsX6ev2kMReiKKDkIavguRpneKnl5w5A+ge7gll6Jkkl9mrj7OeSUi
zW0916RENxA498K0MbDjfhpBWsm3d4sHCtie9Y/EA11mIjXBLQ0auJAeFGJqnoWgknmg9p4oW2yk
XfPcVQdiP9Ah59u2mFBQ3mtw4pVPyrz9X8pQz/D2Rr3uKI1RJsVP5h7c7re+HhTKJmVMRgNgYyP9
zpSYRxdJvSSBR6S7l6GxrxruhyXIySacdHfhjDLHbZ/R+RjgHfPc85CKqebWEs0J8FifkHmcusys
dMMAXywXvjPJZ4ei+B9r0DH6VcKIt36fV80MVLrIOMpskZSw0sB5QFaI+Qg06/6YwHyZTrN2P994
454xRsVVAmeny+SuS+l752awZkP9UGUnivoJxXL1qfNWJX9sGmT51MjcbZEEIT0ogN17LkcZt04Y
VwUUQqti320S3GQE1coZuU68S2voZuyrXFbqK1A3pDKmVrjxboLLFa+viI7E2XKO5rdXevU41LKa
aqy9OE4GYaosH8MRFMdd53vjEg9wgVQ4MHH2dH5e/9vgjJ3UFMpJ7UONBuv37XSvFMYMenlIAFZg
+kL/5dhkSXMEJf/XqzUxGCkd49tVcN4VpVmoEf1yjlj4RhOmx7WUE83gnp+caLwKsUuIPdJDm28G
eMVXoU59rQYZ7/zop3cnFi+DWDpYX+d2Vou57+tpQd6mmvRSOJouf8qNVicL4AGmjcim9LAN8ocg
gij1lVHgF5NKbbbyO5pSqOEiGwaLH5s332uGS0KR+i4naGmkHJvHUr7Oxm8STuRsacKQdJizOnUl
2RsVu/tXsKC3zm8psu9ScaHjKj18AjGt6HTQ2z8NfxcgsExKH7YFyoULCEGIwZZb8bQ7kAaTHZpg
s7DOfLTsnRtFqTcr2sPqZ7ZlfgibMtCz66bfQo5miGAC1MIhANX+SID5xHl2EF13lZq6YsuaGmse
29AF56adhTpBJwFCnRu3mxrrIHyil5ZO/ZEFh2DsaYOQ5HCx1aOlm5hegbXDr1zAM4SjS+Vrd+dJ
ZvjEiwSFdQPKr+FbCFXUvXMh4xUXIEWZICp5qCXP+towbise01Tz5aHjyrvVK0srTmUoiYiIxvkb
vpE/V8U4xRbqm6jJ81ij3OM7QCHhFaYo1hRfFy/N23DcXd84Gt8vGZG+kt6orgY9/SxoNlrGH86+
qOH0cAZGkV74I+TwQ8idrMC0wf5dczUUC8g2LgFdmL93Ctbh53z9GT3xmG8YfWumOtVqs2v/eOO4
YocXxCShxlPEyGJPVTIKBuAOvS42CdOHDgk3DSvzhLVR8rr1N4EhHF1Mv4Ont19+hr27LLwcB1om
HYnEoBaxDle5y5IUd90NyEeJ+GItG9xNID8cj+nGUS5lF2SxdgZBzx39Q9RslJt+umSAffSEIjE6
t1/bsutnLjrc/9IRcLCEm8TBE7ib8I3iVs+/iva+t27hqxnvM3+u99INeY6uCGwUTUUggxGHb4G0
1FOdNfM/Om0kecu30PHhdeZ9+4XNZU9/KwIwzJeB/0FPfxDy+uyzzDYxRmjDv9wQ4TD298bF8k95
GTnX26nd1arRwWOMIXJRz9JPtAiEVSbFhAizZba7tk5f03UEYfz9MfTLALyPqKEZudn/YXqdrOEB
vablRSFvSS5fQH9UleuzOpLFPJzRoFq/9mrfrEtcy5ZC7Kz6gbaKttBn15cpynjt1ct0tB+jow6G
OVPHv0S0E3VpRCHjTnNBOVgDGNZ7QhNGgg/dKezCiGZlPwi5UPdsBKMtgdIgd3J4GS983x4xLA2+
6YwzPbPNzWYoDF1Ypfr+T5WWfWX4sLw3jV7IBgkDND7lQ4vhU96m3nnRptAZBGi1WWBSEUjOyKFZ
YWsX4FyygXH4+GdLfj0mBBXdvOTTYMAXD2/bFlAbKwWGUk68XmBfsMpalgPLDDBYWZnwInigRQ2m
+n37t5/jXj//tBijJW5Eywg6bZFVN0/TIlKR4TUm7C2e1zpe04nS29McF9H5Z1cocQW1V3Uhq15B
m/+A+j+m5KtLtiO7LUiP0asHesCx26tJKxtpp5xxbdj3V8xGAgSnlAV9OcKezEWIxeSmZfgvqob3
25hQwWBhaYX6MDksfNXO0N3WmSdeMQks2q150tcziUVYmSxkEZBiCvJ/zre8IAaNV0oSQF+ZDPjJ
ZqXmpLAFxFY9ePzHcaDxTDOHu3GlFfNiHuDMcTFHSy6tafSbS0F/41glRHkZTPpoDR9SJFZolIOa
2VYmMY0f6ZK7ww2IiRhaKsdC7m/vbiopoqtkzO9rKkJS40Es8JE6X6koJ/IdnI76NndP84opbseV
JGdNKDa+WOjM3B96v3B6qySE56KApEJRNmoGKZ52tLx5Kpf6/EUmeOin7OF10HqVxOSImvBthvQo
1rxCpn5xIiMM9gGwdHlnBxru9ivNMpXbPZwnAOwHzToGdIrAtLl9BRbDgfNL5LT5nOwwtfcZutCz
tVNj9JFyPaCXVx2CtuIyHJiaImwz+Ds8qIh35ZlCbCAQvtixdrZQW+XDdt5kQGfSZsrtvtyv9Gew
oiABY24IDGkgBdFAYnMvuVnQw40jBWiO40aWtRgSohUSZ1ozZ6LsFBFCINV9ZRT9y7D0p1MXNujT
rqQTnwUdCKeKgGc4qNCZ/gRRmBJuJTk+++MBETxF0+jXMQt2JK4PgDL6CaEsTa6sgRtEFa3jmm+H
2kQ68xnaFZTb9cpeDuwSEpri5+WYYG5fHY3c51t7QDK26fCfCGj8qQMrCO9Ccobn1li1VSAbzmb5
9U1uxi4kSccvrr+6MTTqNXzqFoqhbuGdASAGJT5QR2NTGcH9JFIXw/MV2Nq7vTqgp9xp/ansXXkP
L1Sbyb126oKU4YIUD4Aj6O5JiEdR1RijcuGT3n65KU9rQhZvXJN/UDKzh7PrsedrNYnqGhUVnGH2
xaoU8PCGNQDT2fhE8Trps92xW7R1ICw68nBsLnBHocJK6JHxTfXCu+IE0eG7/KM4pFbmKOQ249N6
kJiWy8shEz58sAXNRD2h7J9rs5stFpcyZkig5T0Wej5WQSeQCUjdNTBs6XBz5UdJGkJ+3F84G8aJ
U5koo9CPHsydEpapOUP8fJHenypRd3Km1gGlHWEKD7H32FkKJrxkGUrX/VkfLBw4UCR3I+Sg0dac
Ex1Ebhusj2mG0DRuz6q7p2so3Z7deAFIU+wwDMPyOHI4bxt18W/8Q0cYujSeRVy1ySmtzEtq+ted
4tJmXdlrWXdv0kZbqCPv7G0nuT/cwg+haSdUVLV/jm6Ckc+RQFT4ICtThGseL2Uk0o+3ITfvPdkk
I6mQd4GkGwgGlMhIDHF6hPR1Pjkmy+zvcI9z7lKP0T5fIRab3HLLzqgj9FvtE+vPyMhfiU7/Xd6q
1yYIu7CaAy9C2aeQLQGQa1XRvGfze+Ts7ucaGFzOWKOLkgrHyKBMX83DCn8iPx07GN/iVU4NOs/s
obohDCnl3yGR26nvlRj6TfFJkG5r6uvCWeg5q5fjjV6L7TTJ4h+EM5J8vlUDUYmOX43kdKOr1WCa
sefof9u7bYWLGXkjypKFP01xf/+Dk2VBOUiVY05Lk8fhFx51FpVT/HOO83U31bb+j1nrZCPOq0SD
9W7535LuwxC57DFTVz881ehs1i/+huskVuc/SwbuC1rcoVmWS9EZXGZLzmOyF5+XPcsw6lcEDsdW
oH+8sqxRy+46o+zVwAlYU11YTm9fi+OC2ewbtRIfpJOEqB5+GKhgS9qucv2TevTrKVB5M2rMprCH
GniKEV13Wg4J+UHurhwxj82mEWRfqCzOVSsC2eOE4o09vFkpLdQdCSv4Lvz+9cXsiH1yqa0Dq6UI
zK1B1zqA+e0gxQ8Bgdvy62x/d4bXCKe9mf3uyu3E91jQHWv248dm5/gHw/oTHGJYt0Dr5Z32tCuD
ubQEBogcKEKUFpKvRUYGCwcZ5zZMrvTw88DUY2ibzi+eZdLwa2GIi1Uf2wC7r6zNGpRL86T0bq9n
XNIH9Y9KKQ+SQPAztvBo3sEKOD0Ml8n8NScooiEyDFUfRUguYPxeblIqJkou3hlNbHm9687Cp5sq
7/7AxC49jjvdqX9xKQoFbFPfXh2/YOTEOBTBECgN4johWgE7zs/lXzT33RyS+9+vsdcqwSZ4QXBm
osYyXW0votNwEyUepfOrvAlOce+8HuKwvvoEPDt9ioGmtdUL6seXeMV9aRH1k2VN65R8kJ3YsYnS
8dGxBjBvXs+0RdvZS9+Ka9tHBQTfK3H2NmjTPPx2VrgMAH1BcIcFNMSduLOr5UyQSFQhrNIpTNji
nEgHDueo1iBTz79HA9sc5A8oDHHPDng/ydMuxvLkT+9aO2weugsXJDxDynhi0WVTeuNHjF4y6q/k
vR+QHYHdrIMOlmokREoO6Zny+XrzI+yYFoZDU1s6+grveQYSbcd1BHN4Vk3uthXMlJZ2UbneFfV4
ICbg394dHpLwGdl1IoKd+VOc3Qld/PMvaVbB2A93BWrMNlkSfxJG/I5agTVlBoHyUU5Gh8j+XdDd
pwhmKTfCfs10WMEtrXlR2SErA9dmDqVZ07aGJACNij0RYHk8hxY8G88rkkPMHYS6NGIqZ2hBzC1H
nNF3Z+CNIOAe2PUSmcrjRfVhBV3zt62lrAxV5r7C3/4uVn7ObzsmjH+6RMqaTLWzFXewP78qAKX3
scez6unAgWJMQB+i/7HpXUeRG0xf/YVXnfPD7YdJJjuy39zcVN6q98fNQpZliA12EFno7tzHFF2X
02jaIMiQinDvMi8N/t/V242jIBSkGwXpkLE3SYk3FhvCJpMJEopvqjHGXSSI6wHCBk6a1mHxQLKz
9AiSjkzvufYlBQ1AgnqnRJf1O3HivDCA8Cr72JtwAptwYUNLOhKUxBGpM+AXwQcvmkSPzE4iqCxA
lcFIq3TWHTvjMxm8BG7d0k6PoyTGqYDGt0oIsAMACI/+0a08V8tqnAGXrr+5lU6hM5sQocKmurlO
/iy+xQ/gCDaQ1YYR31AaGSY3gcsFQ5dFOf8WH6uyeehR1g9h7BI4ExN8WDwzrGBjzBE5UStWLqyA
MUlV9hqOXT1w0KCO4U/V8rnpQEgJukAai/JP7/fyMFkU+jVzYTBcmUuKPMd7mxF4HWFsMWtYsYJn
vuXq616GiD87DHW10A9udzDDnbundlr3I/VtVBS2VavX1TAE3rKpqyQv0aL6//0s2BPxjGnXUdpr
JFIgiN/U2UBpp1hMOaZKdkfsPRf41DWEH25LYhMi+zwjEg4TVoQ5Lv0S85XB0WSQKP2U5ITWjfK1
JAUP0Cxju+ycgDyQymbacQAygwQcz3YP+07r3Tg8nMdABVGrbd8jvTQxP7M+NwCvZRvzjFt3upbZ
N2tYyPHM6yYu50K0cVzyoLQoJRSFd+SngxY4ANiduhSAWUKbHID1sWer4ZvKelj1O8Rwu2Wiy0Mo
zFvTu04/VY1kEb58KojiezaC7jZLcXmQKxdX/Z6ziXMr0Zt+5a7dVTliD37ZbQhZzfmFYUdztEuq
j9kHNYDSjPJZcV8ZTdeamiNZqvUqmWIC6stCmrj2buwNF5wSAccPnZizkPFYe6gSABgO5fRkuP0S
f2Gr6vRV0+sDH/8rPNhvQPFa8HEaFt3UqSNrTzeIwl5jUCWXsQOf042XDmaf1R3bwvu0IJ0fgg2I
uj7u2lqOKOCs4Kkem3sPcVkcfpQbolzLKEFraip1BBzfAEk9NfJgVGDfT8WZh6xQu6Or1KUqsoPZ
pII61W7AyafLr9XAhKf11oD98ZGnoE8WxboWQiRNqoa616/cREbOLXgx+QWPRbg0Yi7GQvMiQSCD
BaB+BIeRHCSO1Xm9bVMIr0N5ijm2IRBgShAgxNH6KqyL1VJgXaC8nP3WnY0EmhJ6F5zBFMcYeICd
QRVpZgL1s7P2fzMZA76pSiUI5pbovlmJRlyzCoYXvd9YFWrNq5Fd85BX5jRqsaS9HoRxr6ZA5tnC
vADABmUaBsjYIlKPuXNUz6KvACWX86oF7pWAZx0TB5GY4xWYzrxZtS94Hqq9PM3V0ergGwQMWsUB
U/ZJbNAXozHW7hJTk9kotAxJUzJjcQ9mJnrfYR+zbgfmgctMKHMKen/6UAiZQVa4qs4RdmBEMlKo
6cKaoiOi8V2nnBV6OiwvZRf8Ud3HL92izPgZzD9KfYVtgveD9OybsZy8aYfUBLuNOEpPzPrVKCVa
CfwAHyaUC9I8gnnVUp0xZTAsumWyW2QXy1w+dV5wPTUVXz8aTI/PIPUY0aGQunE2rS4vCj7H7TzU
hLUuS6RGqgxI8K2P8CWOPboeEoLaqm9mDTH4BDm5SvtwSESMQo3ZQdEX4nswgurHjRk6DXmVcrfW
vEWixmxqD5mqTicaS18ldhb+U+1xCnV2BjOB8lzfJP63OWmCWIIxrf87J++V2Hc1EWji4DFZQLPq
NzBPQrLDKMvtTKIpSSlAqgYDHrQ/k/DA5tpNwdFPZG9K+8r80qfvYBBe7GIkFKrZM4VqUjMlxyz3
mLZ+MkWz+KJs2LW7vQ0FFL/bXJNtvm0hvUm/+tlmMte5sC2RxtItfJgkJw47/or294ZRGRgyhofZ
rzKOvXH4zWkCdp6HJJ1hgGQLIavQwmb1VaB3gEo2kz8eHeUfDPlJu3nGvubsnZ/So0rnQAOKBaUc
ACD8juCFnPhws3QDiqJ206BMnzWzL4Q/+CD3iugzlpM5h9k8IOyYYHe5QaKUnmyOUT5GP7d/4Mkd
8J/+vzF1aiJKRu3sT4DdUt6Wjt2MJfAQXmslhBe4WPEM2Zo387xTrHBj0hYSKcehBzhnQz4Qsrqm
znXKh/05a/2SGvwZbVUUWmoMKh1jV5RPXI+lrHkN8h25FD16RIdoS5/cjUt9KDJcGnPkhQkWX/ic
/UlTxFMcwmbjYoQW7dp7A2wxLPDPsNgp8xgQdJUDhyacKPzV/gnxU3n+cjrndJTh8LVa/DzE6WzL
+7uEF0/1NLeLIsUWb0aPAy5LNt0HNTCap4P5ZMtCF0yNBH36NxXxTTpjoqpAlhxXKsH+q86HZVDI
QtAflvGMJmjR0MgvcOe+J6hhEFOO0D3eLCWaJ+ZArV9Uczh3Wa2P58HKy4rntTsUbOCeCAe38ycL
l+8ebuQUVpOCz1tG3CjotX15ixwLZVmjnum7R7P9/HuucD15npc4B6YCSHsk2zKd73t1zEeLEgQp
yUel5t9OsOX4MW5h+F2HHHob1PqkFDMJaBFLY2st8VRT83c8ppENF5oYUOk/XTrzN1Wj5pptriOl
HvA8VSg/hp1FwpsZ4g8+wUDT+6wORGDQPtR8BxL7WmSrWPSUIH11ugc1dYyKoexHGVxTrDy5t+7n
SJCVP39nHf+IZd63A5vWXIyowgCCm2H/iFswHf9r+kUoMATdCrJargv46f7dhNeR6E8NtAN9lcLC
foSd1mBFqa0htklYGUMDMle65loWJrUCQ6j5EkjQouVzWG/QDG+O1PkdEBWxXrT9hUg/sTz7m38l
u7guDKCnBuhnyQ1smu5pFXfDb2mRhUSnT6FcfH0/Y6aZ8G+IRccAtI0N3ScT/Bk22/N4muz3e/RF
N4UkCj1vhkLvvG6864SU0sVWWDktEkR6rO0H7/n7NWHfBFsvZim6sekwJp6wUuwqEz6ZyFUFOikZ
rrYIxWvDMju9XfQN9Y2+oFUF7L/xT9PbgUfSpPjmXceObjFm9ib1xxi/HZkaoXgX+qJCJ7r1CWca
V448wWpGdohEQEGiNrDUJhUSUeuey+UsoOZ4cYeOPAMFReGhVaGwZyliYGac0pm1RcLPHAqvr5QN
Kmt+coh8TlRj1odAfuvuNUr0QSZwFkBVgnDsDpGdutlNqgXyGpqGdooe3xSG6xh2FGaVOZ2s0hfa
p5mN8nVcjNRos9cGME49SEAMGZZG+pMDyQHbtZ/oyijfNcxOf4ejnyWDp62WikXUtRxKhwG2HIKm
9Q8LKgQTNayxRsai0S6ve+3LP3xiTDqFzfv+X7nuv9qagiwGGmIY9CKvtXKy77xcDsY+yHBH4M+m
EoWR0xWjLb1AvTs3KjFDe6esSFidBXt17iTRVYhe1PmOf+bGJmU9kkxINby7HpuGkhN0tIY35xlh
NkA52KniGLAI3Ls4y/Q+BKEiYu44UNk3bNwQL1BnFVcdYD0qdc3YpWOQvkDD0tfhqla2PXk0eRsQ
5Q29gwyeQVR50terX1FKsvFH8SpeAUK0gVDxlXJLu7O3x3LK+/Jks1qc6GnxsggevgQKZn5AUHdV
X14TKw+NnhxhVhBr7h+VQutbOw8jlDxdzeSwt9nvySr0HhyuFJHFjcl0T5552hf4lRJRTD90A6Bo
0RVO9T5uqdOdWosFD1F+YdtiHQT0Q+bWVyQ0i4CBq7WtxheFjuxSJvOPRLAwj1Uw3LEFZqmFw6iC
AlaF3FoualENrtfl8w8JRRPpJUlQDCRNsEfg/09916EBNN9/zhU2mq28AWtFXrEBuLA0O/OKakAG
uFEL+rQAJsgiN1RngVf81zx4tejBUumqdrPxa0APcZq8sjRC1pdkS3woqyLvY/OPTa+a8Ixb6Sky
QEH+VLpGvqYI2N6A15gXd5iMzN6QFOmPpMBL38bbtazgtiXARGWicWshgVi4QFUepVVRigGpRtkz
kgk/yCPlPYoIBQcwIhJrQVGWagQuBRB8bQwWgs6TPG/1xCxZn/154hZkHbtjo3fnYQjwJsxOCxTh
9JePEyhx424CFgordzjxX43/mV3mQmyd6qFbV2WJD+X4T9DvRCPIEVqD25BN6XJoh/6ltLtPc56D
n9Kvpz2+j5fZzwG3UdalMk90a49CMFKBMTv9Sv6E1J67xIfeHF2GV0yAiwqDU3v+ZpLEGExm37Zm
z4r7O9NIDGTg5MZoVwyuc3u0pKE+FBoUaPSEdzW2l273J/FmNLINqb9y6O7V9r737nuG2kYnDvYZ
MRRBKlsOp1/c1IIWB/9L3YUyIfC15o10MQl/ejeP69GuJJ4P/ZeBC9QO7cwG8wKHqZ5o6PU/7ilp
eStDv7eA3GPNjSMxCIZnBGtp7xQarVV9xXrx++tPvp8RePgXceVCZDHbQ3T/2br5uKiYlC1JM2nv
I6bzCPmBvjsWERd7fqBLRxRuNfpnaa9Bk77B7cwZ1IgVFn1zCHer2RkomtOVu8e4ceKogqHLW+gy
Oy4JVIk7DqBesatDxr769Ae6SGALQpK6Wun+wodQoZL9L/jxStZOro9vta6gejqQ144nV/rqqlgd
wjk2QW/K/4P+tfmxj9US47MvhcHvnspyhWXT5YYpCFmC7nVWIRVrRIAcT0HTQkBZg05d3FWU74Lp
FxKu4WojzuKrMpBIm8rCRXwLD4K1UNAsTvYhqmcf6J4s+w6St8+JFLXxfroORufnmzdUIvJ4EQz7
ELOtANrSEc744RenP2V6uS5pcUp8y/Ckl+KGWO+BG7HIgf4KfdUBjcxgzchfwNmPom5QuTitsCxU
a7dFwEcxEnZUip05VASpCiH5ZM2hNeAyNvRVtoWEvlgtsVh1igvGnZ/q6MTOEOsG2Rahh2CEHDI9
CmCUBKLahoMNE+jeC2DwtZfU1+4wISpf6CvspbF08uorPWU1wEjTHBJsyI4jeFBoXDIZR5dtUaVa
qiIwy5GBG0Usv+e1Dm8RUfOJAE7cHOHHFRr1Bj/HnA+ER+kzuqfmeUayRd1dKqbi3I8LhYEWlry6
n5GWfAH5+cXXjnrr/6aaKNaoSsTIooFZ3CpU5OU8CHMUsCjPsOzR/09/C3VanOmw+6ytCq5+gacs
qkRwaGMivStPQ/ClNfErIjXWJUXNg5rF74bZj6yDgeMgcY3vf9KS82XtDe9pRapUI8LX7ElrssLF
YJsYFypEinQmwKNygXdnpLroZDQuuWXhbAxu9wjDDb/PBcD/UOGeb8n55uSmdyfVkZQ/y39rzd28
ff3kIZCq1E6V+fOecAgrQEq/5SlyBnzG04Y6NoEiasx3C5GlUe42yAGmdN7xqTF2PDlbCo+9E3NF
omi68Iur3KeCvFRswFI0PThQOr0RwfMHHbygxrda9OETeZ6bkhnzzH9DyNntFpDEVXonLZ2KciAE
3NFbjzMrFMZwOQWkWmhdpLdavBpsHOrUoAWS48cqhDQs/02h9kPd5K0TCIAmjZ9F/VNoLYSHHgPj
texV5sjrMNLNZ/ErtmBoDq8VR99Dc6xtyN41iMWQMgPULbtrYxB0e5+qg48V02esiMzM+oizFSpf
+QKtE4+NOysWNeDMFyqupXVWMTkX3exMR391EmAY928A8v1xDihjRLzepiVHNYX5LHcdXaNlR7eI
4t9r3Lb/oIxZieg6LO9OXrEXIArVeAeElyGzKwikOAuhSWZ+pgIuLOxCG3eBEEr/h4upc9TKtaYa
WXfBvduo6NobDhNMfXLZJOnU9B3On5uWSRk5Txl38oWWl7OpIs1JB9+6Sr2ZlqAeqhgVTh3qWJAA
HLhY8B7aiKmO0wtG3U5o4ho2UOF6fxpnbCCg3YYIorU5kR45i0S+Acz92+/bVI5SeyV0Hl8bsw0p
4hkl1WED+PTm0WRNWCfrEjcVgCCgghZpQEa1UvWht09d0wXACrVEuxfZMtnsPGdEzr5UhMJH9Tmp
o6FJiaj/7ajjZPQ7+xO1KKaLBLNqtKxpQYZNbFIHk1EVkjVeD9xvCITnpQbSaZ5tUSMGFXtc8Nyi
/tEi4WS6f7cjNnLyDMZAAsWXGuDiNU0u8RwQfHWB5cEeFwCUxt6Astroq+mZNneYMR4yQGtr8INl
1KKDp5yjK472uLlKQnsRvhZCSWokdCu15GsxTxWcRNyO1fc4CMispX8Zfqq1mK4Cok9+8WxeheOo
Ths9g5m8IzVkOaJhAFsFe2GGLKbUXam7NkymsFcgiH2jTFBsB05Ev1EpeqXHNtJbmS3BsAnvH3wF
HNrT6op7EhWEx4g39KlBRSFdYhPLoRIDtY5WvZ5XPyMxXPOwCc7F/Xo8B+YXl0jre84yQ/JiXf84
+8cgSHhhaam5PjBhwyDNif3XdVs2ymPXqBaD8DxUyglPBfH+HtcK/NNHZXrBnwQOs4khqHy+xCF1
Fe0u0VaPNdJN31jKfA1tUnMc6JWIWQEzrvsDwlBFWtU+3VcvOhdwWpMt2zV3aioasR55GpmqXhkd
0znnUOH9kojRSW6w4q9NOwnOpkXoMmZH9rh/fz70dLzYquNGiSZYxX7d2zkxkcnjBCC5Sl+YmarY
r9eLDYIgqHzyIL8u7zXzVVjUaWsb2RaN5NQPpMfEzutc/eKQREQW6WLREkRnyGmRWTAXBUmyhgEi
X7xpdMkAST93C7dyCcR1UdsIIcyblQSmsvq6w+0W9VZ0JtTFR9iZz+0cgRPCGqCht8K05Aa76t/I
KTmY+FKrslofdjelfmBo3L7pD4f6Yqzt5wNMi4t2Rphs+84T9rFPaSWSwnX1JVQNy0qtfyJpm/0V
e8rwkMpRbrujc5kJiGNFXgCsgELrdB0QgGQI7c5MqusI1n7ohE+uS22idF/IG5BxzL49Sc58PH/S
SOnx1XgFq4XxyeJT6jEigX/iRaAosQGgrXDabXxRLX4JedCo4oCoZempTJKXg2UUPHWTerq31GBC
7L9mJnzPznzHOabVlFEWd/wfabSb6VRVIRl6f10fkZN4nOXcvlxrOTJXuI2W/l4tY9fADxHka+RB
c4J26GX3YgOqrJxzF85CE07GwFjH5tCFCRK7iX4PBuRH5w+z6KBEs4WYWjGaNH5j4c4X1aBGO6Ke
HR4Wxg9Dusu4Nd+Y2hINUo/vOj70CAGJFbCtTrUwYc3kTu7p2zSNeHsBCstpT9ra/o1oOdnXIk4a
ob3OtHWGVDlIXPZjWMitkfGVggy9CJA5fcE3QV6bQ+lOZDhfsL3wOomnSsxZ5OLA8JJGdXIZje92
YzJdJp3XA2/PUP6lWkN3v0wzv8FGBSMxoPrCmAQ2tcDTkaU4UirrVQj0TVhkK14GR6ydnYZgcRCJ
XT7mKY5lDDsY3khk6LFqjNlYXkqk0xHInkkcBSXuY2EdlZbXv/knkzqBBEAyo7b3DyU+uHt/UdOc
/CIhGP1YD6kVZO/UhJmSgWGQLWV3/Y07So4D8dEdwU3HUA96qtyPHAIktwgVBcbcdcSrzccE4zi0
IqrwX6LGJHoyE9dCOUB5x7C77oPNznoTLIx1IyjreK2wmTp1JJ0ciPWB7PhBgu1C6rup3iOF+ykE
VuCkS7S0Db6Fj3Oeb9djbJcxi7qoRWAb+EP3ET8ikCAg1xyt0YxabXOQejQD3Iui8758TBhj5HmJ
5mVHNQ3ZgIGr80jjcUSKvBKox0Ij7Bm1XpXQFji9ntSh+nejOetw6rn8EDfzykJA4GHRox6sOLF9
hjl5uezNMvWhgc7vPWXsVAh32Wu0Co4ITD6LzHbF9f9gvGYcB/GOavZGW9W6fKijJ9DgGBrk+bTp
vFvdCP1b1Cb7mwGCpDaqIoFj2YjIBYzPC9BDtQj8J96eoPOHm7mdVtEpQkC0aivxmkISY8OKmWH3
ZHTYn/0BEZ0vpBgURhKFzzJZTu9f5Rky6yD/zUqm4dLK4TBLAYr9vbfon/E1Rjj5CdolIJWjqJA3
479NX3FCaEHWIOHPv+YIpxcRtLaQWNnRCDOVutCi2pT1jrRTTvrIYmoUOdylxYJDJldQ7/uI+uM0
YCJZNNpx0zqJBpjFmLUdpsQa4L/mf1R95/O1arFsD5nOziLtz9ChlLxdZC5lOrFqU8aumNJsbBbf
STBj7h5GsFqaJx7oE3UX3WfHrrEx3e3LxYUBWZWZWMXrpSzHPrqCVG7Lvu3wmDNeFPyN1e+DB3Lf
yeLZjcGPXdnvEZ7xANMkzgPUybQDF9l28nOkvHlekBqVfzwYZumWCdUCA3gedqDm9rJseRrPvY5Y
K8zbZWGg+ty7GuS0k7MDSyFA4Q+ygF5YuGK6cyd6sfb1orwgr6EoHLp2wQAbhE7GBmo5jnDtA1+M
fpgb4RIHRA97lklEmkyqjw27njThqNmauz9Ty1iOjPSurZL3zef9MEwyXnl77RBefyQ5TrrBtmNa
H1w9/Kyt/rELEvE9GCVqBgwQZk4dIaXO/U15w69boYxYFWfuPeYq8SG2t2CVhQlw4nPxqyyZn69K
x1NU0WUSHnXS9jPZVznsRqQ7BTDWevgBmoh8C3G/ROmwRWDwPBs9TxsvY5xPhdKJP//W6wZMyIHM
quV8SG7QlaYJ7/X2MXXsIZbZnvivMFxd4qnIvPjwEs7wjatzo/FkYGOuYxgMQ8FuQ+FbNZTcBCy3
ILgYg6D3VXO1DmtwA4k6mq+v7axuxyLcTPvie2H9OUXdh3HCDmDmhHg3PkojD78w25aocvAt9UM9
OcniESBPL9CuFCgbnfwdmgN3Rjsd5slr5Fjbgw6XFzeJAaYaw2/IMtOQbwnnrEZEDizxA+dpcfaG
pLiok1N6eaGO3Wu78mbNRAQRrVkqf7XBUb/aXQsyQBSWCKu3oUScdsREPeSacAqzQ3024+wYSi5b
ma/TBTpx5ByLawImb/39LbQNPm1WBt0bb82eXUD7ZLTmg0tUGhSX1SVrDEm90hKxhzNaJWwyMXty
lfgn3WWYQ718OQ34YcYTkObZ7fAhEEcvzgH7wHPDd4P1iWEC85m7U0MktNyDEjCC8ttrrZeRUxie
QimMEPhWvr2jGAeJ85+wkfYVEwn07JJ2M3fTg+2DytqrVQG47/Gos/qOUu5/7W5BEmuCm2t3EAiu
tXVEGz1DxFXzGW9ffQGkCH2J/KHKBMO5nsxHYZLscDgTzuPOaWDl/QTKZE1zxYXr4wXGIxhdSOA3
+utUYfcLx7JwbHbCFPUMzYRdjOAsylBK3nI9vVgX7MSQsesSQlqRBCSpeiAJUsaqwcE8gvoLnHR4
+1vzSHl6uKnJ8En7YXhGaUhqy+EFDeWxJ7eWUmxoKKTlODWZSVyFHZhl9Y2aJaUlnmJCRjiFFafR
ZcH8lHahGA9SMkoko7OpjGSHZfwroRkVLfxxTQgNGC1H7Q+o+HH5PZb4IjtwCtNcflszszhEIF2t
1jD0q2rn9MgNzFrHdqALo9XFA0nYzK+pFjs5hl9raEjmjiZThqyahvl7vym71I1Z5xk5MrV1gqyo
0QC+GwhIspQ2TWhbnR4w5+OMWFd9LuMGVNSK4BobLEQ8V3fIpd4Cuz7fFKsEkr9ra6E92S0iCo39
D8f/+dnyIdKNAg/mIvEhGljtcMpoNF6Up9vNCeMRyLzYmjEc5x30eDGhy0f9q63HKEIfbN9E+cwe
rOFmeNqaw7WEqVFDk3n8VmaWnspCBjcYvbsT/+ARUeaVsy347VG3Mm2QsGVat+dKf/GyLzaDuNjD
RzNonsOAWUNEw4l/Nq46dIgYwbA5I4g0w0IVxYVUM+seopAxyrmpI8eam9F9+nW2H8DeV3l+YlV5
UfkdsNCFhZGQQ76Bfsg/LqZeMvuW/1aL9frdQiXFWzGuxGxsOMCCVpyIj8D3bTpBVB7AYOIdZxZn
Xw9ZbpmInkE4rpBFNc52wWmH6+5Kpk7dz2Hd2JyX/LY5iID6TrMwS//luoLipbKKr9t2QrshFU2w
v7dYov2PY4ODltORGjpRNl8MeVJd/4dSM6djJKus0KJrEcFxvz2MR48SxZ8jK87pMApMZeei59as
wT9vMjhoNKr4N+c1SDUHIPtOy3ga/kAukpyp9T40ZzsjVPCZoCa/J2zVLqneKPeSDe9BAwrX4Gql
k73R9lrepN+BK9gk6sj64styMGU+3uN1BPJyD+VwjiEC+4iSPhQcv2kC+nZrvlC2W/v28f1ulaSp
YE59pBzsYByX0fHIRBmGdp1BW5qy35bP0XKMrS+5cW4wXEeZAnJzNoWVwctwSXNe6CJ4br8vOBwr
5wU3L2ElHyrWxAPdM0IOmu4irqiKLuzKdV7hlSEXbZjAlT37hVbA/arRZ6fA/N6Wb8nCVOe0QpKt
eQMHZ0nw+lktgjCxj+f9BzrT77GYtLGg4uInFu2RH9m/74VvMDHj341tFwM+TgJogZpaF1TiH3fO
XLyaEfgdQ6pFipoYFsHlDIq8Rrd3ecH6Ob77kWy7IP2GzOeDWrVuQP5nOY8hCSY941wy3/xZ22Le
oxow0MGtsEx3fjlKez/yn1AIFNVC9xkDqK2sPfrhn130d7qkBtG6mn5nBD3ZsnybK+DBcj4TcYS+
RuJJ6O4KCJ88hw2rR4eKBElLvD6AxfAlwFwow6aYEYyniGtS2MffXpWKFH0OXvWcCi+zdrWalSOX
YqYii9MrktJSzYk5bAS+P1eGHXmT72kxNW8YAK+P6XIG/m5s+2xIxhHabSQf6kEOlipH+kYiFBj0
BE1L3PwC/oZrGEwYhNIZ1qzdEO5J+axk5u5TiTvnOSzIehDN8ZYcPKuRtSZV9XHDadwpLhYbl54j
vJgDrG1V45zcwlAPxXeOhAWSPm1UCga9A+7pJGB5OOyYoXbYCI7WNjiLYWEGpWY+DRnj4bMVSro6
SFaml/hGgU/JvVNVO4fxqRjq6j4CF0/4Cl1Px/KBdrvsjnt9Hz83HArmwnMy7dHTXol+qTZzNINm
CjoU7EfmBXz8vrjz4CoUw4vI68Da5MKBkrX2F0A2cW0q4gnw62+Qa3y+5RfPua1tk0WsYm9+8R6M
J+6onye+Us/yJV/Jvc8tYzxTfqc781dOnRdiF+RyI5Ucgq8Mo5yFjxP4YVk/dASqhjjKFWe3X1NX
eg2UdQJYZM9DtPA/vJRFNm35fLnYV4HsQDBwm+bU/R4B30Xktbaw70rADbxvxopNYl3T/f0DudhA
i8CfZHkcrXLLNjki/mLxO+SyMoBkNf8+tMzCx4Co/Zzr6nVn6eXWr+1kq8nNcjymyVtXQ4PKo1Ms
2VZ+d75NPkc9myDMuNIqTmp4I1Xb2YQpQQKOVgIrsdWZpRYSEE9fKeHjVGpqfhbDVAJtFMyC8IoF
tAdOWQrbzAY6zwYZ/0UMUhrC1bNDaw8M2hHjbqMdSxcNILjkOyFkIOBKnO8w09KPjw3zZAig8VPc
idhrHM1JlNUX9oYkCiYHRdi+s0gJrKef9i0kJOVfJTt9fP69iBzyStKBlwFYUZGkcXZiVAgqB99k
U5fJQ9hLurCEooSU5q3ffJR/D4d8Jz8LguPTytGbZZeabo8IlDr2X1vY/kFC3TzuVdmPXCBewfbV
e0SbC2NuZRC1yL6mXrZC4wu/xiGhPowN7f0hJZ8JoBIYU+2VZieXX90P2MdxQgO/ARqkdOx6SAik
ySSHi7EHuo1bakY3zN0q/E2B4eB+zFAJFqlWlePEEMnSISEqS4zLFYSxVhdgS9j6LtvL4HPO+sXS
3aD8Tj5AN3DQsEAv4vxRQtYAPJyp4ei3gvKuyq8wfYRj+ksBc0GQtj1LHF7AfGZdRnCZRr5LFZ2Y
zY86MAc4bcQQBXkMIivG8voV9UchuUoOYShNnvN0jihF8dDYDGT1pFS6v0eCMPSDp2y4/YWtJJc/
ec+5PqSf29B21GBNwVqXoDU6ms/CLQlDabubDGKgKQfV9P6y1r8YSvZP2qppX5WXweA0bjdWAdOI
OnwtHyBQqTmc09ZhcUo11/aRTLq7NB04RDpGsV3p5P7R0AG1zODtdTwf9CQZceSRm6avRUKUsbz+
cUllec5xSgAB4dKsSHl90H4QZtdzvdfWrjiRbxmaW9CbzU6LQdFEHMy9zTuK5LzZIelF6Jj3OaGW
PZIl9vMUkzi5HeKfBTg9lpHFLZEumjUxMvISU3I+/TFT3ZmpUP7OUkzaUpjCa+l3q3x+Q2klCRtR
SM83W3MEQn2uNdkh49r7I5tq90akNuD6W1AZULoJdgLqBqKhwTOYLzk+48V8y3wNkGTd0NbRICqF
XnHoSAR9ZFopORjQOuwYN5UyglG2tayxbzhd5TQYpqIk+1IfOEcV3iBM+G/Z2l+CIUxEBGSgJmw9
sq5JsgZIirliESKejo9ClRIzQZi5CBgdzUzoGdQQSU5ktNMX5kVcjNomzcbxqm4lvNBgIm6PW6Zf
mRjR9+mwCmC/Z8GCjVK6H08/BMfCtD5B37nP3gax4L4GoyCFVgi+XDaoDn9h+8jUm/PTIXm5XyuL
+Y7ZdFM7UbTU1b43ClIFsg8MmGGzm7IIzqjBgYQNeYnC0Wlq4WPZo/CSqBwwi9yEj3AWRwJEY4+i
5dY1lyI0qxiaCGoOQBLH8vuqrxEfssVlTQjfA2d6LqE1ZKHrCmEH2QDi6IFz57hJl80gVAYMiB3E
ooaMdH1IIjIrr4KfKkxe7HAz9kCLCF5oIyZArBDb8ivD3tZvi98YHdFfca8xtNrfTQaP3Mmc5cYs
PQbSM1xQf/zzmh4OB6RKIjBv+SDqiEPGqyydUzT/nH3T7Uf4OYaXIsNdBv4bvoklAiIpYmQs9wIM
GdlelKwm9Dy6U7kEeTqtJVrT4ctpoP5lJ2oiByoKmGuaijkhVKBqxV2Pzr/n4rZlLYRk7GCdIWwG
HcIvwwkEMgvXWxj7uUCUx0497pIzDGty0vBBbeVCCiAS3s/bVNLY6uL06UYFD277NK4Q3iEco9tm
EFU9+j/nMCeMp50aKTNZOHy2f6NnKd1PERdqSaAHIHX1WLVdKx0iNqhmeElhdftycm24EcQk6iAK
AxPmFXROoXATWsOgTobeg08fZhnFeFV2NQxCJiEQaMeemtZx4EwN4JFwM9jaUQ7qpD+RLIzO5+pN
tvjCtGaX1NW/jcoU7vXr6y+KC5NrjL0SpRMams/7DOVPRh5bm4QAShk0KXepd241wpsKDeg1AyAa
5gRZs2cFT8Lf6QdrWfuA7rchN9RuI4eUx9EMDDy6zv1pcbTyclpmwrog4RH/tiNMV8dBlV47QKKy
chVccm1TP8cVmI1bECigNhkXQ3AU9pDyaM1Aj/F0NOpiOoP6mAacp2CW/7f7hWmPDZIUqKak8/qh
Cf5FosgCpInpIkf2gkN7lgTScC0t1P+ZHu2qrzZriy+fceS77CLSPphrnzOwRsYN1GkZLJlKGkIF
HqPCrZzuD0ER3HojhRnwT+Gqy+OrdsSuY01UU/NiSScY2TZ2+Lu2Ho/eOLiI6rXeH/ajG3RA1/4N
SwkdhVp+/iVQsSYjzh9tkbtk2fxf4alkbFizvblMzjx4TdF5JCDzetCLptHYkjOvDaXyjBlt9uss
cfP/kkwpwt/Vb9TyFPwSmdRPfHUmDoFGpaSG7cNR4AN6ffX9insoiRf+GUvu9iqn41x8PN3FVywq
bugv/RLbLkIZMXkqsVINy+M6vci2sFjZkQxYHFdDj7DgxQyFre24GefwusshkorPv09GlAG/EoWL
Xn57oPz1KN6cQvPUCsFEtqrWSp3g/dVkg+WOTmwI9VJcg1Bn3mlsD/KyA79PvdKG619I+JNV/MgQ
RLfgsGWreqdwiAS4MwdrlkZuN8pVhRqVwp7qMeds8uTKgkva+HzCyk5RN7aNtKDqA2TNof15viE5
9lcxdjIt6h7WROyK8QLBtDlg800Ks2JhQ1g3Ky2h7/Fh+Ay5O+692tD3WCmR++OMyBj1LkojOpME
9bPrttSHZD0npbOoNcmLds9XmRqUp86YqEeSR7KqxPkq3jmcwJpXyMTBDhQak1DKLXiaFwdBo5Xs
gri6+mCPsNC9Axy4U2S/FrVYktXIgCp0FnTJ/ePGA87P9URJTbba/TXSY0/TohuOoCJ8NUBV+WMf
WRrcpQykfdQTB7kpkGgUyWvejf5deSMUTFwznSoUveec7QXgpboVUNCaZGAdLI1XtYlCT+ZXfAe7
ZQxk5MjogvtRNWwQYy+9vjryOpJNzu/qZAmarwdc3OY12nfdzgqhY4S84MgS+LsaceXjHaDWRiY/
tCZWE6NOxKe1ZCvalyLJfASzQ9afhOgsnx2Z/Jx4RE3NZHTq0CK4ZI3gecnVVB6l+0ICPYd7Dw0Y
33xoO4F6R/T55/K+Cu2i6arCFZMCzzNCl4RHdFp8qgzAFxMAB2HbDa3oyILvtoXRv+41w0WW/V1A
kiCEj8Ga64lPwQw+A/8qTmoup0WfkSgwQrOM1UVyEZi9vgFrQ47GnIodyO6Je0P9PEtXDGQUwGEa
MBreVy1Xj/oakGv5gtocnNTZ64Rz5gJXNERLTjEElJydE1S1+y5gdKLKKa6FdvTUba7EVmF9ghoX
JO1dA4O+tcsc0Df52yoJ9NeuGxrbeZ5cCMdYvmEor+XN6NoVuQ2y5uDVNmo06GqeKNm5cqOatr70
hXCRyLpuZ+zJKXyQ4jh/qaoVD20yf+CWH7IBa5zR0k/C4sYRDFJ2oZ63IltcFY2FsxZikNJmQcWs
pKTIsC3klO3OD75fAFh0U+JWk9qadgEpMjMRAiPDbfk5mLSORV3anIwmnI4zUXsORQqn1O8Txq60
ZD4fCTkB9CpO1X8HJIHoKmSGZSstY/gUM3AOGiGCzu5wvyqBN8W7SvIrd3lQmfRFbIsetBeNYcHF
0+VG/TlmuwALO9pvEFiRf2AuPi8ZtXchng024lgFR1q4f45HtijlR+M5Z2hauzzWF3sgUSGpafHQ
EjMQRFI9HCGCcSgtUv7ojDjH4so0HlU0onHR3K1VfCRApugoyYR6Q/4W86C1U+44rqqvYNRNtTZ3
kcHSzvd9OxVxOYRL1buckROWntDz8qOpce1cliecX+5KDWzXiVMr9x+Y8XoGXx4JiV0TJee23/wM
dXpal7jLjxA3Dj7uYu11YVi3CWnhPWPqNnDBgSKq/T5uGTaVXCkt+P7vjDib9tfjKHoda1ipzOnp
ccP7+5Wf6sNQvFeVS7vIYlbZ1Qd1Vi6s3wGMXtKHxhJ8LnT1fHY5Aj1ngZvg1CDgAdchwHtLuQD5
2Z/h/9JwwGZmAvyfwaeKXc/v9JQYVkO9BOKoDpTzc9r2D6PLbOdpDUBVmNi/zWUIcRQ/YMY36O3c
/1umbg2N8IBOJKxgSPuPk5JY8GaUz4R4XdnJ9+ZQ/Pj81EA4IEPry584q+elEl2GOhfvVynOlWQO
dow4JMyjbUlz9OV5y0VirhsuAJ4YTV0iqc/Ges67maXMYaL6X0a6yn6WBMPG2lNBeIFnhspBQrjQ
Oftefj4V9hKn182v+D+uCQgYoIXpsUR+sExkytempfut6uZ4kGEy5GvluzGi8h9z49Jkr6H891pK
HIXhqe1oKdo85tfOYQSUZhpkw+bG/aRXDTgrUqfbyKv1Gb53Q8gZ+e/Gr7P+xYMEaunY0cJ3RvbB
WOH69d3GXbG0b4aVm7SGc+6mVlm5Z+V4Vr3C6xgEjjfHQnTBzuIoU0jY/JqwumkoyB/PI7yo7FoX
82HzAheyLl1/JIVYo8v824pNLaR1RVMM5MBApl1x9Yz8gbjev41bt3Bwm01CBnPrtIT8y2+FSvv2
nLR04xhAYGIB9/XAUJTCEuuVFIrFL2EeQLE+zqmvPRl3ikr8XHCt9XwOQH4gOfLDHnSbSZsTJcIQ
idbjby6MzPCrF407Ligb8CvC2EjLvj00Kx7SuuI9lZrANPtIhNGlYGU4OQNTl8D0bnrDtq7OXi5Z
H22K9MsI7buoiwuk46ooArreuihXo4J4Mv4Vuh7Thih3NQC9Q5pBPAqhn75mz2Iw2wVvWv0pPM5z
jK995tU54YoWjaj/MFVe43ZGSVSFaeXowS0lfjDIVx3lLtk0nL0nomryMuoDS6kvSvCOj6+MiUuV
xjmTnE4920J+a5NbhfcSopVGOOtmrgULWtiSqQRCC/wiiTSDp1o79kLaLLwQzJBxWZJyBj2m1TR1
o2NaYIUtoa9ZMFJIXcU7LQSueRtv47BxwCdjVDmeZwiDn/vv6ajz4pl/Dfug8fZsr7mWwyjjgSho
7TH0o90Z5iGhK4cyz7QvcRBVXcfOY4zpZiUZ16nixzu3H0WK5LLRT0LB4rqpi4rBUU6NoQYonNaS
3aa2zJ+Q/2lAUy1vaVknjMKysIZogbj1QXgmb1j64dtRmHn4PbJbtKlb3EmTPJsAc1ANKKHG/aJI
dcCKLF7aYvxJne/SkMqTKxlP/9X7hmGHurCjjtYdJTg8W8XHEWpgIVsV5kEOangbihxCgXctaTz9
Xw242mZZjL6zhaVu5tApG8Z3dx7X9vHmm00ggdUzbDtlwdNcmXbajwZuXWZhq159Ly1eFcdKWov4
LDvL8aPSqw/jAVMuEbS8Y1xJX/W8WvxPNvC0SvP7dwq2/MCEFP+gapVY/013ezxfigqYcPZX/gnU
zOzGscYkmdKgVnLasFFurrwJ/xWRO0NSqPMJ3qYd90ICG60nrn/xBokFE2tq/f8jKhDkm+QbGLr6
0NtLedlEM+zZB4prMPfkfMMtOMU4VJj/XraPeOPawcUPYj730WcQHKjmhz8n4WZvAjK+Q3/wZZwQ
Ja62BlvdvluoEDhbVVknq6ESz8rV5EOkJjA0yNVTXp+2Wie/0j7xS0FqjRsOXxzLewLNtnJ67l7g
z2+K0N3E3iiXV8k3VvLDwYMTTx7bC/u/J54z5tgl7gngeSe5jVovyQrql9Hql3Hf7m1ZVAsG61J1
q5ecar+7AAqMwZdYfv7T6076fdo0s5ie2xYKZq2KkcoauElLYaq3oYIH/hOl4144G6xXGZfH8jHX
CUgbBZ0c3wz+/CRqBxPClpEPmqY6tSb8u2v4XzTkAZ4fzkeX9CPb8IcVmZEgfAP5hUwbR5H7CQpp
jmV8StB1n/EYPXxfUttqDyS3pBb07qi50TryFg0u3DN6Kqux533IINKy4tpEyXYekeaBSoL5HgTl
o8KbDJys2rfQJfZHk9kKwghsawFZE5qewcqtv9blaggqYc6GyHNAicepUUrktddPtRbwmz+OJR6o
DmGHkdYpuhzHmXbkR1Mtq6geZ6lwbcySTdK3TMhtUEis5/KBB22GeCHJSVfoJRjuT5KLJ0qGOPLq
HfxJ0XmU72zMBO27/GThSQzJw2iZHKZKQq9I3edoSU/DDxrFlNdmCTqELoajhncznZRodx1oe3sg
eqgjqe59xqFQDPb6/n97VwACT1/gEm5taLPLt7nxiYh94gkZAL6IpChRcV6oTTq+LLXVPvsdCCqu
BTf7NpTs7JJw1G3MsyOmo4kof/ZnXfLvXnprsizsKM08o2gFLlibpj5VHY15k65BdhXXraWC2qne
U63nm/xpsGaU82/R8poA98mdsP9TeJ2ivoaExAp80YAJ1M4sAVu1i0Ilmc6NPg63s3DGMAKqY48L
nl8DxcmuQ8SEFDOfj26GscuGPUsOIUXPfGL3TncC0MR2TpEi0HUFVVFv5Icoutd+QzKDQ3jVKM9L
TsLT5oy8xeV6A2SJCpZXg7H8CCUzEWBSH5nEdiWdQc2XvPmdvGYxhKl6Ma0GOEPwgm1cgG5sUs8/
zbG3M0KWtz6Odcvq2ENU7WlYAILzGMlwoOJH0XCdU4IDFQtb9NmvV0OIl0zOoHolk6tHLC5Xv/az
I7FLFQuQOrl8SHLF9a7cCiIGomwIm7uIu+Eg8VkZ/wfA0u8DQUQnF6FuBz8EDpogAOyI2FKJB9FB
ZbXVTqnt2oQR8HC8ehqKTZgRbJVlrdOKljaJVVCnzWFw8MWM+ejDW6BWKOOV9yW5LkQBqlLI4Gdm
ubwUzUu7K2wfe2pkD4qll96uLLw8USkaWbIbU0sQ8jNoOQpkt98OupBjNDox4LOI2N/rrwUeYlbq
7wMWIBJshLwax2jKyJRRivK6sa54jnPgxJuenFHCXTslSH4cmak9OmQtk1R9zq/Z0e+BiTWu0T6t
+dKF/GkHx5+1YANnR3cpkn29Olxoel7DiU2U3Sx6XU5qudA1BTKWP9qxCSgQk/5UKmIpW688elbH
bmdhkpE40ARgmB8ED8YUbCwcs1e96Xt0/ysAVML4KVb1X+VQ/xNj0ilLlTt+0nCxYxGsmL2bZ7lm
k7m7vns0EKXvhTZjmvkvWmx6uhX8S09jdpIIe17GSlNWzU/2KAV2yITcovZCrTzbeTY8lI15FqsW
N942ZH7rEN+31uFPldSpamISVMS9CGCVIeuxdd6A4//ttrsSfx8zWDuG/Ing94JhDKZJDpsQldSy
SzS/tth/wLbA70nfeK8Mf+l3Tc/WDK2S7HSR7BpbH2zJVm37tbjw+GSy6EpusBQGu62kBhpLm3V8
FO5Ntc8Ol+dI1/GYnmKiBKtynh3gELPsoocdDhkF8tTejEvEd42LD4u0fN3mBvKUj04dNVrJwPre
Et+HTcsW7WxPdBGrDFrMbYhzcTmSLWDfUwKkLxVNnmSupvZYQINYiRWpUI0M4nTdW6EZBMAlcjjh
1iKa9++UsovvLMYOjAsnxOw3K0FGncQSiIBNNO4hc0cUYBuLghlG3PtJHhUwpyySuTKYc13iYDiz
KUyjnwfdFFk9WgLBfVqkgp/h7ADzDCIYLIHCVOG+xRL/Ibx3VqKOCgwdK6yN01Z80Md0wn5UrcR7
fBR+5p1GyvXaoV+UZI1lS/MIWpa22cXA9JVpPKbmvNU5HG3GrLdkKUac32DMgbziJNlXTH0pjpf5
Z03EZHlBkFo9ZC3zmjFxT06YkylsoJq83JtUduxeWByVYPOxQh0c/vW4EKV8Hp54lqCrvm7IjzKk
zJRQfnpq7m1tO018WmMlCZv6MkE68ORKp9HxfzDAZ+J3fcRmyqLQHQONZgBCW1J2p+3ISW/IfVEY
OYfvvdCeB0JvRISOYYU5Lna605Kz/jzFBnS3y6Esdbk+iX5jwQMiPmKBWuoaVdUdLz7LEuyV6BYK
/ozT7mloTboyIUWehHjgR1OAp2SAo8xc+xAS0xp+WTnLLLVKw8L9HrQOOl0tYfKSJ8TEvdFGzHZX
HU43VkjemYkaTtkSpesVeNXQJYQg5jcXvuKiAVTFBqLWFKqKOVsnzT5865CeGgXH1JRlDRRpBzMS
ZP+pVHFIRyNzQAcBW9v5X03VTDBzuWoSQktViSaigeJhMdokQ4c0eftchEiFdQPR1uAdEzZaMuaX
onFxgepWV33yZvTK+TRnbgr9T57jOGVmQ9HManQCm0VDYTkpoXE648iSCSQJwsXqN5WPnahkUJpt
UbWLBtHKaYq0N8D6w5gDTE9KJs8ufM8tYStGPMXd72Cx966yCH7ca2TpRDR3WvMPE020rIQ59Yil
ELqO0qXxENkBRqTumZ6j2LwxC/Gb9gV5nIHEDTiYjFn94tJO4nehWbskhhywdI2CCACxD6fZ1S2a
4JKRbYfS+LK5uCRV7DCu7wzrYr3rSz9C5MM/rwfhSWzDiIoH3SFR6f83Ox6nNlL0aCVupaI+nefI
1RItoZ8N2REJ6AGE7mkeGIcYqdJrDekiH5+u6HWwLhBOCmCLgFsO1isqUmBrjtmwHiVAvm/bHngQ
xjtbx9L2SVeRbZjLVwpb/uJot/StUYlwLJClgbNdB3shD9OkTWiRMnZlqq/0n0DFeICf2qelCC8g
D1fAjyPFFho9hmfUZOgCaIDjPH6z1ku9g8LMt1AmopK7STe86oxrR6MY57X/bryzkk/s+tolLWEJ
GudUOevlHkQFmex6IV8GBftKiGgs8IEGmTr+RJFcEh9oavZpToXiHWkOToN+Cp4aAVQkuWeBYu/5
o8w9GyHPSgx3eHDtTjEYeRVYXQL2lCkHjPs0qUIL0mrKZOMQNwlzbyt6t20ZKJKDikwiuVC1KGaK
7n6RDkvSUAAOaUkqEqrNyvkO2Hk06SZTT8yERLOcaTRQz3spwoeyt9ttnR1WXayCog3eTf9gdYjK
0fkopFfK4xIUNTf9APMynp+0IgVmA9gWSCYbsV1sWQmw+4efPagEoBg/DzpPi2eeCP+mBhzQI03N
j5TROa3dqBnV1tUF0wqya8sDdlAC/PLBQPafYg/3xv2X7cQvzV617t1Q0tNd+cUnZ/fIXkTbQ+RV
XCu5uu09vNhoXQtuMpWSMjUFssOuALXELiLis2jcPwJ1EUXsrXeIhvtHywjiXuQGoIAE6H6bST8u
JNQh0SzmywlHrRmngKfGq0FFel5iavM+wujnjbqw5wojKU4CHK0OSUyevE6VLvA7VRra0D4iVVnr
QagLGXflE+YpZqcfPd+T1l2yFjP2NbOgszHchjODoNamPj/UAxoiK0l9nsBmUnrezxzEySourFNv
9LOgOvOfHrKLZadQH6eWh5aGmUH6Y8cTDoSnvelFmzXvQj4ucnC8PSoTedEv58CZ/ohpDWsrLKvJ
+hvFOtMimYJbB1c8t4YJSDh+XBA4gSoDNVL+gdxMcgIgr0aBXCzssr9LTCvbU4QCjKcZgF3lQB8s
0VXOLrBtUhqUEQSlx9zhdsbH/13uaj6PM78WdFAjRjeFLSD69gLXeZn0MQB+BqThRHpUEONRuATY
TyRMpClYyG6eGJVaZldwWaV0cQtXTe+spcWCbPVbaSU9avu403taA9JEJSMWCuvzQXomTYgg2fi7
tR+Jbzq2w5CzzvmGKnfd3sMiV2rbSSHlrmWcpO4Si1B+810n28n1i4cDc+gMM5gJ6h/rpnfYXyXg
bFd9LzH/ryTDbpgFyAypx5ZOljbLEH9mdlsWRltR1C4gfUeS2BFp8C5tRmpVqGQZIo6C+r0qei3L
OF218P3dR4P4FJPCVUDqL/aQQPWKq9YQnSjkwNQCCvnAKnoKHBVO75y9rEjmdHq6sz5h5VBPeBLJ
me+NDMdAUbA4bdED1vDfACdH+jHhJJH48vWbpmy650lZyR3TndM/0cAr1fTFVB9N3D9kVBiLCu+i
jR+emnHI34s0mFT4VZ/Ja5NMlNKp7yZ9Rk4I0k5742Yra4MPYQFl5hjkktLgG3Ir1HTgMwAA/ihE
AZpjTSY46ahOPnTKPTf/A19cBhex+31pWU4yOJrEC61gbClKKtIqrvVhRfk8D2Dq8trz7Qp80ck3
7thFB68nSC/XEBqijpgY+9PoYaR32aaltqYCcvD3IXoZgpQ9wRzaGsvX7FtXP/aIYaZxM+yytdaf
oU0ggMglrZ3gNWY0sUDsPquIkjXHN6jovzP0plSS08Q0JAdhhgDnNMS8zMJptmed1Jq8d3RvCzz9
oVU7PJMRRv9AuDC1AZMJg5oY9gPkutYqa4k96Y4+XdXDbwbvc4Bg3kNIIw/k0DJOKT2roV8+l+T7
Z7zX+epdSyPmvdqTCjwLQyPx+B7FbluUyUbTBrNvxxLUDljjntX7yyzBpdX1m+c52iVNwfLqa2DH
qF7y81fspbQzUYYd7+WpFznOM89DBAaMw3cUZyPv8B88flt+78M+aYEJavq4504UIrL9pwZ3tXXc
3G1/pIZxojWi/bvJZ/vU3wacBRz2VlEQ/hSKHy6T17JREHcCNQOPH+QcjXezqSLA0QousaDc18DP
Y75WPppperYbf0DCZMni7K2OLiML4laei4j3ucRWDK/wgIo0anktNBC12sUzvVwQNyfEgfLJRvbQ
AoyrTM9cI+DPZsopW2AuyKoIwCOzeS17G8hLQO+SK2suicwUThVLiHgbIoypgvB2+Je0OQsfpBiy
ID777SH0szCVkTArt0gb9eB3uhlqodryEe5qDbsnEV0JKiYBWShCsUU9sn7bKeZahEgxJqxqy/E6
S/rlA+mmZlpDoC1g0lpZewlZMaAuuXfzBVkz9g4vKh7kUToDM8o5hwyR/XxK2S26fhf2GS4Q8dJi
nzZUs3942ntxmYEobhwD1bEOHUlsA23iU7J4lTOHp8xI6bQjIR0dnnkv/M62OfKBsDpSdrkdJ54j
VYPpXQmjRhHBF2rqCYqdNKsAb/E8WUsuO0AzeTg//DB2gyiOfeEAFKilgITFjeECqlFrWZoL23h1
vwrEbd79ZMwkab3DzHBw5Ocjbevw+8wQVXHFK19rXy3ZpZrVUVk+IJkDEUUnHfEGY00q3dKfs5vk
aiEz6fvZwfkcDTtoNNxXwRR9Simtu+cS69JzzvF7Vfs4jHjnSP6RzFE97TVOk3+PUOrI1X2z6/cJ
u/4+o0kR2M8yBjDXbwl3XQaMfYHOgPwK0i8xXgbJ11juYq6IXr46wNZiWQZzmBmGx7nNzOzdAAB2
bC/W/qrVWEXhTboeaUxxX3I29TbV1wtYl2ZL87zQxkHSIdbhevElYph1uMO3SnwNjfSxSaPhLwGf
u3MKnaAS+oXU1A1/mECfLxhim+QpVEXZpnX/v2PDrv21C4jwv6MRQs4lkvyvY3Q3FQEzIQdU8+SD
bALNEt5oVpAMbcurQn6f968nnGs8bZC4lWtcGXoXbJs0/I/Ifh2zESF/sNDBAgi+dJkjnKRIAd75
40qLOQNRqNgij6hPFbyOeEOeT77lNL1wilQxoRzTjPntoNsxJABb4aJOjxTTF7w5zfzHc5BIBLLo
vgTDTuN7dvmNZ7WzEJAzNvTN8XtXy8x8mJEZUjW/1wih10kuw0/ViMAvZTWBvY5FHE0CTJuG3H1E
iTI8oK2FqkXXnLQqdo5cnOVzTZuIEQo5W0byO5L+QrqNIyI0DMWQb3jbfyS/iolCGbSbmJzeK2E7
AwhwUUO+iHlEKEfqUiH4/THz58C0VDHzIYZV0zC6nfhQjpC/SeG3fG9KT7FGwVA0ySgCOuiF1Vbu
gujkCTpfqbeFKvgMnK7JMV+UPOyxyDMP56rjzDksPqA08GaM0GeEPQyTp2sCV8QP8BsPeUYbB1Sn
/qglrrK9pOl2cntlDnfBWvwvUfvT2NGp4NeBMRPLQBYFiU7xF9ZYuyEEnrZRlu9NUYmBY4NXsgxo
H7h0fBAiJ0CEjM5MI1Mgk9LiZPfwLJ8GnxLSdbIyoAtIMamkgydT3fV07yUoOzj0vy6tACQisw55
WhIpUBbkRBEP5lhGYpr5b2CZ7z/5M8YoRGZme6+Tjm0McOjhw4qMdIf4j4GGL0LpR0S5dUv6Ty2K
OXkvfidfDkVTCVAzf6AQ7m80YInL6jo4aAMM531u7As49a3Kk08HZb3XmKXrMQdeYf9+kj8rqNpL
PkKiDWa1i1Eo3U0shOaEJ+EzMw1yQE8rh8xxXP1kC5E/BvRpew+e9i5sllLJITvzIgvK9G01+XNv
mtJBCvaZubZ31UR64S+kLhUcaS/rZubdoSDXKrSDfUnVAmNReLCGrqyfiPs4UNd64Zoe/RxrwJcu
R8JrLl2wxseXVhzYUuJvDyLApHtwKvtsyMzsCB6YF1eYg+tlGtceO9iqYPpR1Oowpssr0XE4QtSQ
ZU/DjuLcen5rRz3oYLjr0Gp8EUimeHgMLpxFnNWRUyeUrFL6QPiTyXrNWBK6JURXs2gpWsyq3o0M
6lxAybWD1G76RGEpD95PyuThtKvewps6xiHGmgHxTQYKDfqoG9zXFpxLI4ZeCk49Zi2qgjnXpHvS
ApsvDqaLv4mlEEwtVR4OD8Bi03tdizN7YXnX5yhLczq2uwAp9z26GTwKEuRNFVXECgneMN8chYwn
wrplui1L++G8wQc52+zcbPIOfmNXX9ythZduu/e1xKh1Pb3SGrtlbzzGcsug+2/Bk82GzaiqorsM
9ejIx535SDU8QZBdfM+bECX6gOJ+y26YFbEzIlrWVmlF+asW1lmbXXMR/jnYuKz6rQUP8Cn1DlRU
/rOjZwyLSZ29hab6wSUW+opi0Jy65iGLwOdbO2ieK1I8zQT95vpnmNNe+2MuCPWOuQ0xyJC4uUEb
LRMK40IGfjUNlzuuqihE4g0BEjJozM/6/amjIGw1pW0nFxQbT7plFphGCwHJxPi7diydheSPNpom
mGRZZYiJLIn3A1upZTcajRpjOIfuj2kRGxszx8OETCD60F8iDQ9P4lPBhGg3PFMNaDbN1CblyjpO
lfzzMP+lnuGsXUmxoaoKCdTVm8U/o7Qdgp9OLZTUHyTJ6sHasHLa1ns2DI4+fs17D6AgC0mTQrjC
T/YIYHJ7McXaWmWxb7uk0/lSkVl/91nsPAf4Owx9ArkuDZTV2fA496/9RbyRsDmDoMN/wyRtYHCC
PSMceWkJ9W8sH7JTJJYj3jGpigNVqynRYYctFiSjidwcj3QQWNYVoQoaY33Pcs83hdSZdbV1FHKh
fqGcwF6qXT/znM4ttRu2gH8NWIa34wpPlHurXEFYIfsp94KBXW1Rz24AUirxfKZkYv6LKfTv2ZYw
7U2o42frs1qbwycFBgxVAM2DtPeyFXlxmL0AEbJYwUxdClO5XHvvJvDAs4D21LrKQKVf5Y09eHAb
7djdm3XYJdIJYh6x0EX2yqaaWOOCG4bWKgm8qeo5O+58i5lyZZ57yxDZM+NRSbGrhb1uIKcb3uCp
lwgFVzUs9ta3v4GvS5O7yWQjQUJ5eN2L+hXV35wH4dWP5lyalabbOgdkb0eU3UsKEDzFqr7FLvh9
bqCDYy+Sg1Er8zXRFNL8Tblv54imocLFJcG/eLpwttZP5szhtdxfw8KOCfMQw9DbHQ/hVy0vMuoK
QdPKKdl3Ot0uXhukfIKiUDTAK/Ji96JrT8Vx+l2gfc54fGQ0i4PNamDGdAgPBYSP3vHd6RnLvE1A
vZcbBJpPobDsiUabzG7i6FXp1hUEi9jA6lyNflNqCvcawZ3a0FD9EHNA5QTEFdysXK+KJV4fil1f
GzCyBmqTXztVwHFkpvo4Bsanb29dddOK1xnW2wo1AzK0Xp3qVhVWl3Pgxdb6vsWhULblovK5onEw
ZWnZZFlcXuTf6OCkiKAMKfLEu1S+IZySA7D7FuBQTQ29fW9F11VZyKOuIJpR5ONeeDPrwEbRwqaz
Fq31p47GZMIut5Rzaqhsgt3lRvj1r5nHY0xwaUYMI4ZQHau9cK6oSClic9uoIuYwoeA986zFwebY
ECp601J3q3rkidv41fChLoDveFsDhgUWE14EJo4pMaUfxBWwZlsll7083YEtaA+HgSM6R4y2JCSY
YoEronUrmSJ4jmSIOlxpXPhRoSAw4hyJw7j72aj7buKAT+8wJ89hkiBp/5Q+ZGu4U2XQPysKWNXN
F10XHMKMyEjJ1c5KL8IoSpJFqgQZbUmguhHh7HD9gg1EKiGAa5kz0VJOvSrecl3JQQfWco85KErx
vIRfRS6BPu4riTAmFyDXjjgv0cRx2PaMNByTmsKxCvGxrRUGN2ak4TsH1W/IN2apV0KwFIfRsVFh
85svkHMW+XsGzxrjHa64JqIW/z5QvgRM/3942+zXI1hmDA3nTX0xwLePM8gyN7pNb9g7Q4mMbFI6
FHOQsi1ZTl4QWNwUm+GBnZeZSB/YotKi40TNffR4Q+jvJOpRg1Jd++RxfyGHKjEKo6xkILB5oTlg
uNnBRKqHCuwQ+xASLDcTBrjuGo3LGznAKbfZqgWvxs2dZF8imsszGfGzX8+fOwLvyCgJYjfdMTCB
FmL49JtpgvtRkWNs+vThZ8f7GmcK/zmEnQbD4rYXGeIqKnT1oB8OdFSfCR6Oto6xI0A+79sn7DB9
hrGMcXSHmIJTRBz1F794pu9c8smzUPcdgEFy/IWDZW3WG5ow6L3dsyXyBFXUQo7uy0S50mJAhrB1
tCizy1VtZNH1IBccId19X6ZsHHs2/K1oTHYkCi3qnQbwEm3g4n2VirLgYvFzq7D3wJV80mrlmZXJ
d2VLw+F2T+iKy/+q49b1cgUyeZsuB+CgL7t1ijRPKGXySh6CpDmcCfiJryTbgkrr0w8h5uS9xRZQ
SuDVyba4/otryPPHs0+EdcSY5jn+nxfQHsFTbiwQdoU57XQRs072gflI5mk3DlErY5RnojJ+TkYt
IgJzTH+ck//3BHEzTOSs1vc8zCmdulMrsAyIjzjDz+V9vHzF9Hh+zYOwS/LM8MBSaTlhqvmrwjJV
BbR2ZdAwJKCS33BoKAp3V6AY/CRuzSZa/FWVuVPCnLTTsu9r3tVtyXeg1eDKtHFlSfiIybZ2PvXr
NlDODu6C10stqJTmDplBCvw3GSFB/bfm8MieHygmbMKTSdZ64fFrE+tL+el5KtQQ3agpZb6iZfx3
G7377LTvYCuiHrTfF+4yBhaAcQaxsortn98hg829a4pZ8/PRTk4NsAhLsQoL/Gd8xiW2A/bxemLz
JDx0EJhf+1rvzXGi9ogQlJFSHV/RM5rpIpXPKQd8C6tzKFzboytP2TQ6lK7Ly8oDKpWPe8uWyX4u
BKCfLifviglFiiSaJ0Q7ocxXzn4VBux+pGTE9JN4MW7inpNb3WaG7zGn1AIZJ7GOB7IHYsqiLyT2
S7TLIi5UKYb2oFOKa5vNt+sX8nocQCe8iWWUfb66BGPSY6aH9oNYHqZ7nIrzWOQDMyOjZ8+V5uwV
2A1AchSP8EUQTaUU+uMRYz4IVBDQmSNkk5RGsGYszX5eHn0N/Gbu9HFQDSWQuwZ/+fOfsqf2bFfg
lLZycf4i7yi5/pBnrt+99VbeRXPg2BhbICycX7fqWm86jr3B0cHLJK8cLN7nDcLQtqwTEqQnTXhz
MPigQTScJkMltauIDObP2gCXa/gDbWCCv48ckLfzzhEa++huLfs5RkmN8w/19FkUiMfjcZVzo8d3
eymhMU7+jY48D8IRFXNeiKwYkqohSxZKHiKDzzUd9KCxqnQOPmbMK9VNwYBDJoFscqWMWbChOWXM
9O4BnBYnI1OC0dmj08IawpwIhVOhSv1RaUVuDVeUYhaTNbMQI0nugUwXC/z1G9yt5Q9Pnb78ZMqd
jYzv891XSz0QsW0OR7Gxg4m1UBg8qF/wuEoNBOzqL54LnZwiUFnb6H4EMbfpogrURz1P9W5EUCNG
RSpVdytYTId9CrlX8gMv66f5fxzOiXVr6N4HK8/fJ3+ecU78ukUS8haCaO2M6xL3cRSqADpLG0zu
5lPQgGivUtRZE8kqJGC4NY2zvMJaDhpo7ChHW9ECuP+qSNzWcFLtl2ei+KkeH4KMWorQc9jA9/aU
3Y9CLbt447EypD/nkuFjT4FkH2xetCoVPLl0xRVjXa+G15Id1iMoa+9y19QZKLbRuwvvCnZVjH08
1iP78kNSVkgliqxYT0FI1IqcAmFkEV7ETOYBU1VoVbl/RzcAueq0L2m8xna5Wf0wrkccLByFZHAG
Xt+4oubSAjgWwJOrKR+YIvrse2CPxu1Zbi/pt+vEKWvQu26IL3Q+wVlLGKspfMJILuAYQ/JKRQaO
7mWt140sXXVfsq4mrf3iRbnstmoj0dXgxE+rWyGoRKCiYdA+ZR0vNDtKH7y4XiiE1HQPGanSVY0r
KZY6X/B056z5vhmuaYBIkk/e1Vg6SYn8GHjhLBgkBgoiE4gh0EyM7v0Fdhoz0DbTJEZIZE3towAJ
+FJQm3CE/SMck/eilpZI/WzCaPcOhEfIIQ0JBNcyH/AVn/ZMDzRWfn7JvlZOxl3vHZeWjQtFFDXk
eyeKEDdneYX+LIGZSh2Nqs9+ZqYQapyw5w3kt0r365QLucB4xKWYFsrQjUY1N44xhgfkpppd3pH4
S0jmne014aqQ0G9/8QA9EYEZoA/zkNhyPtoouLLzZCgwCFP7a3gmMy8NTNj+fEEKFJxg+tv6zElJ
YaMkkz65Smn5rKvtv2tHZlW9rNZepD7pmSFS7154v8JAVU0uNVBbQAWn39V4pEIf8Oe57saEpv9E
yDn1LfrolIYrplTQHJthMWYMchu4FBwE612A+CTmsbFoWPQON5Ng4eypZxga62sBViHDUFzjQ6kc
x6OtwlUVRGT+WPVZXYUdXECbP7imtKfPDrVT9Nj6YuIbx/PfObEnSDvDEfNn9N1rJGjMwK9ppWZm
MY1+WAVBjqxykvIuDWhw8c0C1w94hqmKAd7HOyLRXkL2BVg/DKoTZbn27uBNuVn4DJEmOe3N42wJ
yZWEQZND6+fjWOTItN1yVu9mZhxUdB+M5z20HFqdlQiOnwmr/Kf+liWm8Hog1PDrHghnIbbGpqfn
KGn2r54RTbHypRwQ2Yp6p+cgkkpE69GJlNe0WvGcvGUxuy6KjJWs6Q7YlTZmCRLK9KK/iOm+ZjBM
Eqs4Hf9x/Aq1DQHud9OUKgO8CdihPMQ7c9EtePNwRlMTByVlGOPxlxH5Z5FBebNpPuEnXxIDbCw8
Bxdp5tph+TUrS76jHNxTfxGOulO4dPlftI9ANgMFdp2tg5+2t2BJ+guL7gmGBmnKqCwnjLn+QTs8
lqgjg3PTNUf55fvyrLdnUGMSMoRNx51eGiofNwiYav7IL60/4nDf7s41rBDX7n52/e9jH2/bS/60
dv7PkRs+UwfbRy1HxV/iv74uqPlj1gtU2yOfDE6iHTwXNnyeLP22D1R4CfX6qWjwgAHyd2Sq0BZV
MKdWjcNwW6H5XAQ9tK2RnutoRnGGXEl5P1NlMpD+mmxPeCkCMQ7yuVNg7AMXlZn+b5QuwudtvqRV
txknedkMGjkOZiTqYtE8stjIVBZA06CJ+abpgApRsIJP79AVFCzKr7RaYIolXhq0LImab9ea7XHX
dpEJ9EdtggO57rgNAit4vUkbQb/OQI8jtfmYEEnCeVHnyWwh5DKy+Fqjn1qsPZW+n9LfH3PKWmKl
xzFZqDOLqeamZgk/AmV+4iUFdAtWKYKRyr0nQ28S9B4XlKuZTgmSMYgE0JrU0hNYVipYFQa7pOe6
x3LiUpucOSofZRaDgkUm/uAZ9TwlDFBaL6SKNlxRuh0FC1KKGUQFkvH+p2okijYCVEjH2vcD4xPO
ItNyjX0aVSbq1eJ/z/CU5e/39npHdr/LElqPFyFro3OGXDficS4fJlSkX2P+2g3EuXQGWTDLewTs
pdNqi8jl5+mlAD8nE8aMQd38Udte2GuCxXzIXgv5oqxJ0Mx4AzRjZDYgVa1Ld2Sa6qh9876QhiuH
ExkqnRBlno0SeXlrkAqJFA6I6iKDbbKXytzuv8jngkJR+nLtSryFASywoLDvb/tQWRUgrV7YA7lw
mmnAlFwz/JDB2XuX/IctWSpEwo/22LHdZfgCxyBlkDg//PM+AMwL9Sf5CF/NcpwsIDg1vKzrfUVb
JLYNtVOs+kOEoZ53ZO82M1/UlmZumcqFaL46ElFku0ZuxaSAxEogHYRasfCpsS+4JiEOzV5VcyI2
KRyAmz1330nqlPVWgwHufQJm7kVwyzkVnNyNC8rYQxonAkz223zy8IW0ecidpv7S9iyL6EhJ9AZ/
huxcui6deN03aeqzxnJlN4OuhbdhxIIoLmVma76fT6SD5mho+XPd4Ty01QTrUpr8AFl39vMfn6Qx
SJw+WG21yKL9HSDXh3DAr7fSEsSH8T6s71hL9joW8nd++WibdPCaUaMXgTXsPxkpQ0FS3y4tQgXa
+y4Gm7QmDSEbW+uB9JGXlHtlqjE3QDpxqM6dBZc6dNdRJbjkM5cYFXxVezo7sy4OkT+oPxVdt5tC
4gIXt+X/ErZ8Vic3WyigIFMNxtlZjYJVge/AgT7V1xzPBkZ2CVnEf4nBbeBAKO5rgSUViWFZapzd
BzYHBiQPX51GxPzA1t7Vl15gGRVmvWkE5mPGEMf5Txc0VvAB7SZ9OTrFN5zhaW3rCWR5v0XiRcwy
egBAWg+YwxP66QsMe9nLVrsLZ8RyebMmhX6+4pWHmFattrqcrXPWXs47VuPbTB0z1cZ9Cby6zavJ
rxQtI1Gixp+k2sfBsaYOVQSH6ttgx13fYr+iV3x6c/sRFT46uUkwQRm+FtnCqFp0jjUZLp/WcU7N
OBGJnt8Uy9v76TZuvhfYRueN2ylS3ke/PJ3UQXKIGhkDrjZi6PMGoJiJ5G/H2Fg31Y4CEXXo+iNv
0uWQq9ZQ07V9TzlTwuQqPoZqjHYgNJXaxReOUgGeUvkxH0tjZKDGiarPffooyEFcloAcqYDYTZiS
Xf+CfVkHy1Da3zmVY6XH61I/8iq5WSHwOogFC5Auf9PNlqJRY2WYcxveH5Uj3rzA+1eI+RhmOZhE
9YQsUI8f3KYCdAcgRYsxj6Dq4LbMVGLKtKM0iTGNrwny1a/lWEdNCe2THm3zsBQEy4E80ITa1bkL
tVSm+kRea1gjAhonh2k0/quFtwdC3E1HIOrv7g6cvmRa6n/SJ7t/+CFVE2cWCFKH0X1v4i0M+APp
yYMxubvSwsQjB2Ma1djs/JT4wh2QhIABbBOxoVhgWEwfEiXagEdYb2oedLLcnhHFiIxrTqmPohHf
LEzqL+UXwMX9R1Igx35FU7H/ylDbhvJ6lnVQg4BkTxIDmhAKtxOr6t8HMLOEJ4f4jTUETVn+jZEm
oI5oepVjbMXYpMVjJ7qQk/X399wvx0ez6OHa5yqFDk5pcd3zRQTmgACKYwSYDCSPC4XRCoeOb7mA
y1UdmKyNUnHVUM3UNMUgPTzgPc7TQxKScoa9Jc8ECh0yaJZTnBnWPXUq59TP++9ob/ZtmosxfOZo
laNgJMRMWxxrKpd7fgwxHPb4ZJJNHVHWGCfI0HxYFEUkQglwLobg/6ohiwNyFTU3Noslv/l4xQ4j
1/H+uQgirxCv8sR6ClNfJR1W0rWmot65ONpCOicYfc6o3PZUOZg9wvs97INeCCN4ZJ7Ln6JGWQgk
GUjKS+b0Zqx06Df0b3L6XQ891tOLSs3JEPRA+uJN9iVXBrjYR/8S8BYxGFdLwDMQZzyHFl6ScJ/C
erDUAbvVyLPgesl1SnyYeOPU6+kwPNEkOmidqzBXrKWICN9qVRvKd0AgXgzFjK73HuwL+4fDrUM1
B/DM3ih5aV3YM4blAwLb1f37oqAGe29923S+mF6ny6YEXpnVm/Y+87+paemUNqwBXRvrx00o9XT2
S+NGXa6CmhEsVlkca93epEf7iRs52ZtIUAmIj1xEIvx4NrBhHV/0kPedzv/9xlm9N4U/MFKNkPcY
a9bb5toBsRpCCOrMZNpNgNsF8lWaJwCiWIjofmppksnayHYi/2kaL8m8D5AdRg9Xx88OEGM4xgUB
cY7tZqJzM/Jd3vG71EQWSeXRYi8uSN1hl5mcLoPVRXKXg+afL4olaKBvXMIBovLv8nFC1cUu3uD3
oW/B5r5E7NfBTSh/4X4UtoPgY8mGY+5femqraLGNhEckbyfN6L308pllq7mRU4ZcasMvA9nG2bCO
V2/IoiSVD5Te3acwf9FbnMnuZEq5+/Q+0etYvSsrjij9Ijh/74UYlOeEPqUqXDnkiJiGjG36iy9y
rxVhDseq7H6zCA3dpUGbGpCZwQcNdztDlWsyP5DdxHeylJpIloevbmbz+rfiRt1U9PPw3fUX5etl
rZl5ykVcJ2GgBltBFSDerJCcfRuZ1k9XwkSKWaEPWUNCG8kt0Z2yjeiAbrz8Huz7n60ezwBgV4Am
GTeOwLAqMGlYqVWA9qeTiW3qrLkj0wyoiAkilzAYBUJ5JJjkZ1XHoHKDycOecUD+VBp9ZZz3Jdn6
9CXA/0UGs8Ej3b2FwLpKY+Vd7iKClNX3Mr+OAQ0cUuG4r72xdlFJxRDdghZJ1UY/DHxGyTwT+QHW
ED6W/OXcdI9y81I1/LdD8qJWmo5SCnzC15GgIgB36Ng3yt78fWTzQKDoH8n6bMaDP2UA5DJ29B0T
TN3o4vbrYCPWlwfT8HnbMgqc5oynm4SD5PeyUkXBtfp97JFcWWq5xEblsYPAiSlWQ2msKiN2K2nC
EfTarN5BX8lvJwcAViipHSf9UeBKSbdGiSPryRwnA+mMXbaNwAIBekuYVUsMXPXuoz1ctKxj1dgF
nXib02E6xU+7GvCVT5L1BdBTOXKdyxogPy16lyUH/4IA1Wr5hZ+7Ix62wvSIcW3NW/x6l6P1G3Hj
mEj6TRtrCBG65fErCpzkRKeawWe/NtD0D3UbqEy99azyk7EEm5Av7lhIP0W38JuvzbB1KcIEh98s
T9Ji7H7lQmkMV+uEOf8td6FMcFWJzVwyE0FujLg5q5M0NUDAt1aSmYV9oWdn3Nyt57KJLGHeaff8
jsU45x9DXb7kvqsNIxReD1+05ylCl5MCRp8DAv6/b6ZC7odKd73RDGfLLRX0/6KXzqCQj0R6oJhY
sOnwTRnVGUNsOMnQahu3UOYzc7UfKSSqztzXiJ7QASwc9xgXHQEfsOp1DUAYZS6zQQSjIeD92I/L
8X27/4wErfNHYFjyFERudkfQIMQmEXpOOSw1ZBIPFW5WUQM7Axu77XUQVbyhpRcKav0pfNWnJFOg
VeoyTxWlP9XLW4+jqwRkQHimverv1ozJHIONGS4f+HVIJJmxONxWuZf6qIS/CBKok/IG/9RPw37P
GPlzRr8ofW6RRczjEs6ywLWEb/Rb7w6dTne7rSaOrIJEd2cxuaVzY6v1PUutw3jtNslu7r6E7ukV
IRFrB3VcXQqG7jZ0/kRGIJEl+p6iouz/kI3Mk48kWyfwc1RVQ9sztN3H/fs/RQP08tl89OPKlJ2z
OUFzw8HqWdhpBWNpUcmuUF1Ym+/8A/DQdESKw6UO1JDQPoXiJmO13bQS4BVfHdcmHBqxjwKBT0ye
jSE2R8IWGZJVtYTXXLVAJalTFv27n8crnREZti3fgkpIoenW1Yvd9MbdHpMzjuBD4tvWdUB3zokj
FW0eDNsYzEFRB8IPJmRzBeiehqlLck/NdWPEE94Oe2c/3rIJ5n+K5Twb1FMk3vWuGJZq0CcotcrH
NsMddaLsswi1uqKsIboV9Z6kxFirUz9bgQb+CFcy1qwbhm8ILbHurkdDWEX2TykPsk0sC3MpQr8n
5ZSoPKxNKgwKMVS6L7ss1wmN7JCDBWzo/n4S/DfJJil2EWB5OddnjxVdN8yE377wpz52aF/fmiJA
oGm4MGO/hqClkgIxMSju1Lm3RHjLYluVNI0eK7fSlF6RBdxSrfa+ikQbQ4Y5huPhBP+xxpBImVYJ
6IjjagDaHvFTswToR3iTk4dceUh9LNgkkXPRu+eg27I1L5KzFI72lwA0ZTjkYiXp5dJ/td2Emz0T
GeS1P6OyU8sfWlTgaJ6HMLBdRjKtGEOuoEoPx8YrgzI5a0nLwc7ucGxd6Sk+gYcSRrMqe/lxCJ99
dFvf+H0WMF0ZFp1T6LbOkdf5+LftRkv//yo9M0+wUyb7pJTOTb8lkErFSi6sfBV1M91kLN0Sadaf
xgSqrbIptJtqobaCpkKg3yT6I2vKhAfJZiupoOLAQNWPIUAk6NcGM3VqB1FEJyY0MZe2Ad8faUKc
pa0Ue80aaTHPLDhOoMXGoA4UN4LzE4KhEjoBCFLyi/YgymaLoT/9VQXEEf86U2FuJizrKpcWXujk
n9+MYB0TxtK9C86oXGsOOjopxt+o4uSUAgigoBNEs3+pGQzT+JAVtXOKWxTjt4E3Vsj1t0LZ88/F
n8ikSK2iii+cxmjvzHIRqqDrRv+29ND9/X4TIsWatF2lRair0abrFJ+WQOsw0NX6TDCFl4gKQqwi
u9cG1zmdDxL3syIwmmrQhe/dwJx59m1M2834VaAlT2I2pu2Rt7iBJP2YRSjbJRKM7oYqOLPGz8yb
oEGXyyTLBAr4S/uezVsOZnQz6BO+mTHrTDr4yVQaQIO7hHN2VlbXUsYJSqtaeDaThGZoLmLbsrz1
cTSPDfY7V4FKfDPA9J+u3vkmdZDGs10/uz4/TMAKFba67YBFQ3MGqDzh/X8gf+/d8J9vekhfxw1g
qK+AixYAJS2zkFVudZZN9Bbwzven3ghnOUYWYuI12nEWol6g0YBc2HHcwJnG6qGjAOa7mFDEPbUe
Arzzh+evCNa39SJcZA/tVluaNnq5hp2JgqiWSxC0rsytnCfkebcgvfImR5dtRfkaXqRXRSPvCEZk
psguRbEThk0doMoezh0vNsMwSz2ICi3T/myS7SwYTw0o4p4DZe+3cn+oKMT0jey/QOJS9A2eBlZn
gM8acx2AEBcWP8GZ7Xc5BuIAnZdUxO1iquXhOW5qROXtshKk7w2p8k4VvV5XycySQq8bau0nGcRP
gkLWG5M+utx30BEU8OiWpv2/GPBYwom/4a7kB+Oyf9zl+hxIk+GfEm5r5vA1d5lu4lc+3ZVNSGgn
fTbRZIWA9meMTNoJZl6U7CWTNdDoewV4Lp/AhZvdvBf7sZXAVmqL5a1RmPgCTRcDOPyYoYcajQMm
CM47Ov8NH2Tm6R3P3DtHOwHDlRN9adyTzjoqCyX2dfR2h2YVddO4LSdT04rG742PSM0cc/K+KHyw
owDJlN/NojBNLR36CXCqB+VIJRtNVInRzaabjESgzyzbJbM/pwE4UgZGRYWCt3Sxny9XGV+yzgID
nhtxk8hlY4yfgxWfsH5KClYgcjggGVoeGfkzR2RQk7Hswurxvnn02+fi032A2BAi5W1owjuy4kAA
Z9LcbexMeYL1ce5XZ075nY0VQp4l6ct0N0hyX2fn4qBqJNOcIoWcy0kyL77qcT8G0VFBILW7GLGH
gqT38vDgoPph5cEOXFdQc70wmApswizd+7BflPaNkZ56sexFhu8GOwoLBUnByCbeR6+JoZyF666t
ceHfI2fpdLi0INYAtWebzlYiAC9dfl/1rOM3+E9Uk85NdA60pKSgIt2k394s5vGabkdVLdQcAyk1
lPbyZVcmPn+bW2TjNMNnHE6g1rbqS66x6zlYucLo/AJDg5Ewz3zhsRr/IYB0I598PyqNGX+KV/m1
TVYTAhRcO77Xec8k89U6VuBrbauYYrrFg4dgpytQ+v/2orNj6fyJi/JzMFb7tNyAeFBUJB7wOwDh
ibtap9cAcZMYU4oHazPh96DRd8YI8v4iEXQt7gGywH4lnsJMtu3Ogrf/WKgN8281DFolYeq/v5p7
NrHMmcDzWwb5nW+VZVadFuLixxoAQLFhuluVOE+cKSxeMe6eKI/w232C6kkLRpqnYYjpDVQIXY/9
QJ1o7CfBMFJ8whu57/9vHrDtnUEY3+eYABJp45JH/n10cuBFgjzRt27DAMbwE76IB0UPvN8wK74w
TTTp+/TmiC9QchAqv/LAY1oI9EPYa0QIkGL6xKF2turdeV/49Q4FBrZ5mJRAn9jrzwoYFcrvsrd3
LudtyTXyLD9WFi6LgRvSbEjtF3J+90mk7qgecSH3zQC8hkeYaztdeQv1oRUuSYckhmJYlSuw1PjI
x3GfX16RAsyI5v9YuGpjfEnEOVznRC6GuS3CRyMjmo5KMaC7Lz5fVysDqaBi6xaC38D9vVTqsJHh
foGXKpOcO7RXIEZKKWJHkVurSFsiZF4I0Wf1o1NE5EbE2J+nkBe4p/FoeqC0oLnhz4h+Lmg8rXwm
335aLyFxXXnyNBffzJePr+fs7SmF8Mv5R8JVLRtsGdvK32wsFPJiRfuO52iugCuMyn4YAythaiNN
pvJatPwvdT3+MngY2uQIhxnP8v5K0/xHr4Z9PFHMnK5D07iUeps/fSMhZDnulMFsOw+x4Sk5Oujy
shOAglnEuLXpRE+cQnuVjnHPLP0UlIerTVO+4nXiIGqvhZtRNK++zP90muRRbCeYFM+5EgpIyQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover is
  port (
    empty : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    lsig_cmd_loaded : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arready : in STD_LOGIC;
    datamover_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_0_0_axi_datamover;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap
     port map (
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => lsig_cmd_loaded,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      datamover_idle_reg(0) => datamover_idle_reg(0),
      decerr_i => decerr_i,
      din(36 downto 0) => din(36 downto 0),
      empty => empty,
      fifo_wren => fifo_wren,
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(5 downto 0) => m_axi_mm2s_arlen(5 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      slverr_i => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_afifo_builtin is
  port (
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    fifo_wren : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_1\ : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_afifo_builtin;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_afifo_builtin is
  signal \^full\ : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fg_builtin_fifo_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fg_builtin_fifo_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fg_builtin_fifo_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fg_builtin_fifo_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fg_builtin_fifo_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fg_builtin_fifo_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fg_builtin_fifo_inst : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fg_builtin_fifo_inst : label is "";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fg_builtin_fifo_inst : label is 38;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fg_builtin_fifo_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fg_builtin_fifo_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fg_builtin_fifo_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fg_builtin_fifo_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fg_builtin_fifo_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fg_builtin_fifo_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fg_builtin_fifo_inst : label is "";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fg_builtin_fifo_inst : label is 38;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fg_builtin_fifo_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fg_builtin_fifo_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fg_builtin_fifo_inst : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fg_builtin_fifo_inst : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fg_builtin_fifo_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fg_builtin_fifo_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fg_builtin_fifo_inst : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fg_builtin_fifo_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fg_builtin_fifo_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fg_builtin_fifo_inst : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fg_builtin_fifo_inst : label is "";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fg_builtin_fifo_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fg_builtin_fifo_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fg_builtin_fifo_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fg_builtin_fifo_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fg_builtin_fifo_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fg_builtin_fifo_inst : label is "2kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fg_builtin_fifo_inst : label is 10;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fg_builtin_fifo_inst : label is 9;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fg_builtin_fifo_inst : label is 1898;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fg_builtin_fifo_inst : label is 1888;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fg_builtin_fifo_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fg_builtin_fifo_inst : label is 2048;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fg_builtin_fifo_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fg_builtin_fifo_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fg_builtin_fifo_inst : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fg_builtin_fifo_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fg_builtin_fifo_inst : label is 2048;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fg_builtin_fifo_inst : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of fg_builtin_fifo_inst : label is "soft";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of fg_builtin_fifo_inst : label is "true";
begin
  full <= \^full\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8888CCCC8088"
    )
        port map (
      I0 => din(37),
      I1 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_1\,
      I3 => lsig_cmd_loaded,
      I4 => mm2s_frame_sync,
      I5 => \^full\,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\
    );
fg_builtin_fifo_inst: entity work.system_axi_vdma_0_0_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED(10 downto 0),
      dbiterr => NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(10 downto 0) => B"00000000000",
      prog_empty_thresh_assert(10 downto 0) => B"00000000000",
      prog_empty_thresh_negate(10 downto 0) => B"00000000000",
      prog_full => NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED,
      prog_full_thresh(10 downto 0) => B"00000000000",
      prog_full_thresh_assert(10 downto 0) => B"00000000000",
      prog_full_thresh_negate(10 downto 0) => B"00000000000",
      rd_clk => m_axis_mm2s_aclk,
      rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED(10 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED,
      valid => NLW_fg_builtin_fifo_inst_valid_UNCONNECTED,
      wr_ack => NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => fifo_wren,
      wr_rst => '0',
      wr_rst_busy => NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_mm2s_linebuf is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    mm2s_allbuffer_empty : out STD_LOGIC;
    mm2s_all_lines_xfred : out STD_LOGIC;
    mm2s_halt_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axis_fifo_ainit_nosync : out STD_LOGIC;
    m_axis_mm2s_tlast_i : out STD_LOGIC;
    m_axis_mm2s_tuser_i : out STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 36 downto 0 );
    fifo_wren : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reset : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\ : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    m_axis_mm2s_tready_i : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC
  );
end system_axi_vdma_0_0_axi_vdma_mm2s_linebuf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_mm2s_linebuf is
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal all_lines_xfred : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_ae_threshold : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal data_count_ae_threshold_cdc_tig : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_ae_threshold_cdc_tig : signal is "true";
  signal data_count_ae_threshold_d1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_ae_threshold_d1 : signal is "true";
  signal fifo_dout : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal fifo_empty_i : STD_LOGIC;
  signal \^m_axis_fifo_ainit_nosync\ : STD_LOGIC;
  signal m_axis_tlast_d1 : STD_LOGIC;
  signal m_axis_tready_d1 : STD_LOGIC;
  signal m_axis_tvalid_d1 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \^mm2s_halt_reg\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s_axis_fifo_ainit_nosync_reg : STD_LOGIC;
  signal sof_flag : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vsize_counter2__0\ : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6\ : label is "soft_lutpair41";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
  \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0\(12 downto 0) <= crnt_vsize_d1(12 downto 0);
  m_axis_fifo_ainit_nosync <= \^m_axis_fifo_ainit_nosync\;
  mm2s_halt_reg <= \^mm2s_halt_reg\;
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized3\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      p_0_in => p_0_in,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized3_19\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \^mm2s_halt_reg\,
      SR(0) => \^m_axis_fifo_ainit_nosync\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      p_0_in => p_0_in,
      scndry_reset2 => scndry_reset2,
      sig_last_reg_out_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized3_20\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      p_0_in => p_0_in,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(0),
      Q => crnt_vsize_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(10),
      Q => crnt_vsize_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(11),
      Q => crnt_vsize_cdc_tig(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(12),
      Q => crnt_vsize_cdc_tig(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(1),
      Q => crnt_vsize_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(2),
      Q => crnt_vsize_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(3),
      Q => crnt_vsize_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(4),
      Q => crnt_vsize_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(5),
      Q => crnt_vsize_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(6),
      Q => crnt_vsize_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(7),
      Q => crnt_vsize_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(8),
      Q => crnt_vsize_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(9),
      Q => crnt_vsize_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(0),
      Q => crnt_vsize_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(10),
      Q => crnt_vsize_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(11),
      Q => crnt_vsize_d1(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(12),
      Q => crnt_vsize_d1(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(1),
      Q => crnt_vsize_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(2),
      Q => crnt_vsize_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(3),
      Q => crnt_vsize_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(4),
      Q => crnt_vsize_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(5),
      Q => crnt_vsize_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(6),
      Q => crnt_vsize_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(7),
      Q => crnt_vsize_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(8),
      Q => crnt_vsize_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(9),
      Q => crnt_vsize_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(0),
      Q => data_count_ae_threshold_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(10),
      Q => data_count_ae_threshold_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(1),
      Q => data_count_ae_threshold_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(2),
      Q => data_count_ae_threshold_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(3),
      Q => data_count_ae_threshold_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(4),
      Q => data_count_ae_threshold_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(5),
      Q => data_count_ae_threshold_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(6),
      Q => data_count_ae_threshold_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(7),
      Q => data_count_ae_threshold_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(8),
      Q => data_count_ae_threshold_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(9),
      Q => data_count_ae_threshold_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(0),
      Q => data_count_ae_threshold_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(10),
      Q => data_count_ae_threshold_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(1),
      Q => data_count_ae_threshold_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(2),
      Q => data_count_ae_threshold_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(3),
      Q => data_count_ae_threshold_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(4),
      Q => data_count_ae_threshold_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(5),
      Q => data_count_ae_threshold_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(6),
      Q => data_count_ae_threshold_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(7),
      Q => data_count_ae_threshold_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(8),
      Q => data_count_ae_threshold_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(9),
      Q => data_count_ae_threshold_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO\: entity work.system_axi_vdma_0_0_axi_vdma_afifo_builtin
     port map (
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_1\ => empty,
      din(37) => sof_flag,
      din(36 downto 0) => din(36 downto 0),
      dout(37 downto 0) => fifo_dout(37 downto 0),
      empty => fifo_empty_i,
      fifo_wren => fifo_wren,
      full => full,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_frame_sync => mm2s_frame_sync,
      rd_en => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\,
      rst => s_axis_fifo_ainit_nosync_reg
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\,
      Q => sof_flag,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID\: entity work.system_axi_vdma_0_0_axi_vdma_skid_buf
     port map (
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\,
      SR(0) => \^m_axis_fifo_ainit_nosync\,
      dout(37 downto 0) => fifo_dout(37 downto 0),
      empty => fifo_empty_i,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tready_i => m_axis_mm2s_tready_i,
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt_reg => \^mm2s_halt_reg\,
      \out\ => \out\,
      rd_en => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\,
      \sig_data_reg_out_reg[31]_0\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_last_reg_out_reg_0 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4\,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      sig_m_valid_out_reg_1 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\,
      \sig_strb_reg_out_reg[3]_0\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0)
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4\,
      Q => m_axis_tlast_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\,
      Q => m_axis_tready_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\,
      Q => m_axis_tvalid_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\,
      I1 => m_axis_tlast_d1,
      I2 => m_axis_tready_d1,
      I3 => m_axis_tvalid_d1,
      I4 => vsize_counter(0),
      I5 => mm2s_fsync_out_i,
      O => all_lines_xfred
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => all_lines_xfred,
      Q => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      S => SR(0)
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sof_reset,
      Q => s_axis_fifo_ainit_nosync_reg,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B888B"
    )
        port map (
      I0 => crnt_vsize_d1(0),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(0),
      I3 => \vsize_counter2__0\,
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0\,
      O => p_1_in(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0\,
      I1 => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0\,
      I2 => vsize_counter(7),
      I3 => vsize_counter(8),
      I4 => vsize_counter(5),
      I5 => vsize_counter(6),
      O => \vsize_counter2__0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => m_axis_tvalid_d1,
      I1 => m_axis_tready_d1,
      I2 => m_axis_tlast_d1,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => vsize_counter(10),
      I2 => vsize_counter(9),
      I3 => vsize_counter(11),
      I4 => vsize_counter(12),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vsize_counter(3),
      I1 => vsize_counter(4),
      I2 => vsize_counter(1),
      I3 => vsize_counter(2),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(10),
      I2 => minusOp(10),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(10)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(11),
      I2 => minusOp(11),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(11)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCCCCCECCCCCCC"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => mm2s_fsync_out_i,
      I2 => m_axis_tvalid_d1,
      I3 => m_axis_tready_d1,
      I4 => m_axis_tlast_d1,
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(12),
      I2 => minusOp(12),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(12)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(5),
      I3 => vsize_counter(8),
      I4 => vsize_counter(7),
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      I1 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\,
      I2 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\,
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0\,
      I4 => vsize_counter(0),
      I5 => mm2s_fsync_out_i,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => vsize_counter(9),
      I2 => vsize_counter(12),
      I3 => vsize_counter(11),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(2),
      I1 => vsize_counter(1),
      I2 => vsize_counter(4),
      I3 => vsize_counter(3),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(6),
      I1 => vsize_counter(5),
      I2 => vsize_counter(8),
      I3 => vsize_counter(7),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(1),
      I2 => minusOp(1),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(1)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(2),
      I2 => minusOp(2),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(2)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(3),
      I2 => minusOp(3),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(3)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(4),
      I2 => minusOp(4),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(4)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(5),
      I2 => minusOp(5),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(5)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(6),
      I2 => minusOp(6),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(6)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(7),
      I2 => minusOp(7),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(7)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(8),
      I2 => minusOp(8),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(8)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(9),
      I2 => minusOp(9),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(9)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(0),
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(10),
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(11),
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(12),
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(1),
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(2),
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(3),
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(4),
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(5),
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(6),
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(7),
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(8),
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(9),
      Q => vsize_counter(9),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(10)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(9)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(8)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(7)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(6)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(3)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(1)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vsize_counter(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \minusOp_carry_i_1__0_n_0\,
      S(2) => \minusOp_carry_i_2__0_n_0\,
      S(1) => \minusOp_carry_i_3__0_n_0\,
      S(0) => \minusOp_carry_i_4__0_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1__0_n_0\,
      S(2) => \minusOp_carry__0_i_2__0_n_0\,
      S(1) => \minusOp_carry__0_i_3__0_n_0\,
      S(0) => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \minusOp_carry__0_i_1__0_n_0\
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \minusOp_carry__0_i_2__0_n_0\
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \minusOp_carry__0_i_3__0_n_0\
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1__0_n_0\,
      S(2) => \minusOp_carry__1_i_2__0_n_0\,
      S(1) => \minusOp_carry__1_i_3__0_n_0\,
      S(0) => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \minusOp_carry__1_i_1__0_n_0\
    );
\minusOp_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \minusOp_carry__1_i_2__0_n_0\
    );
\minusOp_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \minusOp_carry__1_i_3__0_n_0\
    );
\minusOp_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => \minusOp_carry_i_1__0_n_0\
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => \minusOp_carry_i_2__0_n_0\
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => \minusOp_carry_i_3__0_n_0\
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => \minusOp_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of system_axi_vdma_0_0_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_axi_vdma_0_0_axi_vdma : entity is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of system_axi_vdma_0_0_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of system_axi_vdma_0_0_axi_vdma : entity is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of system_axi_vdma_0_0_axi_vdma : entity is 2048;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of system_axi_vdma_0_0_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of system_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 24;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of system_axi_vdma_0_0_axi_vdma : entity is 512;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of system_axi_vdma_0_0_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of system_axi_vdma_0_0_axi_vdma : entity is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of system_axi_vdma_0_0_axi_vdma : entity is 2;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_vdma_0_0_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of system_axi_vdma_0_0_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of system_axi_vdma_0_0_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of system_axi_vdma_0_0_axi_vdma : entity is "TRUE";
end system_axi_vdma_0_0_axi_vdma;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_100 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_101 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_102 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_103 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_104 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_105 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_106 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_107 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_108 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_109 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_110 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_111 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_112 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_113 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_114 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_115 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_116 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_87 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_90 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_91 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_92 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_93 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_94 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_95 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_96 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_97 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_98 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_99 : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_29\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_143\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_20 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_3 : STD_LOGIC;
  signal \I_CMDSTS/decerr_i\ : STD_LOGIC;
  signal \I_CMDSTS/interr_i\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \I_CMDSTS/slverr_i\ : STD_LOGIC;
  signal \I_DMA_REGISTER/dmacr_i\ : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \I_DMA_REGISTER/irqdelay_wren_i0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqthresh_wren_i0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/reset_counts\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_0 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_48 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_6 : STD_LOGIC;
  signal I_RST_MODULE_n_12 : STD_LOGIC;
  signal I_RST_MODULE_n_16 : STD_LOGIC;
  signal I_RST_MODULE_n_17 : STD_LOGIC;
  signal I_RST_MODULE_n_18 : STD_LOGIC;
  signal I_RST_MODULE_n_6 : STD_LOGIC;
  signal \I_SM/cmnds_queued0\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal L0 : STD_LOGIC;
  signal ch1_delay_cnt_en : STD_LOGIC;
  signal ch1_delay_count0 : STD_LOGIC;
  signal ch1_dly_fast_cnt0 : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal dm2linebuf_mm2s_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dm2linebuf_mm2s_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dm2linebuf_mm2s_tlast : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal fifo_full_i : STD_LOGIC;
  signal fifo_wren : STD_LOGIC;
  signal frame_sync_out0 : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_fifo_ainit_nosync : STD_LOGIC;
  signal m_axis_mm2s_sts_tready : STD_LOGIC;
  signal m_axis_mm2s_tdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axis_mm2s_tkeep_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_axis_mm2s_tlast_i : STD_LOGIC;
  signal m_axis_mm2s_tready_i : STD_LOGIC;
  signal m_axis_mm2s_tuser_i : STD_LOGIC;
  signal m_axis_mm2s_tvalid_i : STD_LOGIC;
  signal mask_fsync_out_i : STD_LOGIC;
  signal mm2s_all_idle : STD_LOGIC;
  signal mm2s_all_lines_xfred : STD_LOGIC;
  signal mm2s_allbuffer_empty : STD_LOGIC;
  signal mm2s_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal mm2s_axi2ip_wrce : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mm2s_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_axis_resetn : STD_LOGIC;
  signal mm2s_chnl_current_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_cmdsts_idle : STD_LOGIC;
  signal mm2s_crnt_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_crnt_vsize_d2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_dly_irq_set : STD_LOGIC;
  signal mm2s_dm_prmry_resetn : STD_LOGIC;
  signal mm2s_dmac2cdc_fsync_out : STD_LOGIC;
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_dmasr : STD_LOGIC;
  signal mm2s_dwidth_fifo_pipe_empty : STD_LOGIC;
  signal mm2s_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_frame_sync : STD_LOGIC;
  signal mm2s_fsync_out_i : STD_LOGIC;
  signal mm2s_genlock_pair_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_halt_reg : STD_LOGIC;
  signal mm2s_ioc_irq_set : STD_LOGIC;
  signal mm2s_ip2axi_frame_ptr_ref : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_ip2axi_frame_store : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_ip2axi_introut : STD_LOGIC;
  signal mm2s_ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_m_frame_ptr_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mm2s_packet_sof : STD_LOGIC;
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mm2s_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mm2s_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_regdir_idle : STD_LOGIC;
  signal mm2s_soft_reset : STD_LOGIC;
  signal mm2s_stop : STD_LOGIC;
  signal mm2s_tstvect_fsync : STD_LOGIC;
  signal mm2s_valid_frame_sync : STD_LOGIC;
  signal mm2s_valid_frame_sync_cmb : STD_LOGIC;
  signal mm2s_valid_video_prmtrs : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal prmtr_update_complete : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_axis_mm2s_cmd_tvalid : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal sof_reset : STD_LOGIC;
  signal stop_i : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal vsize_counter0 : STD_LOGIC;
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5 downto 0) <= \^m_axi_mm2s_arlen\(5 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  m_axi_s2mm_awaddr(31) <= \<const0>\;
  m_axi_s2mm_awaddr(30) <= \<const0>\;
  m_axi_s2mm_awaddr(29) <= \<const0>\;
  m_axi_s2mm_awaddr(28) <= \<const0>\;
  m_axi_s2mm_awaddr(27) <= \<const0>\;
  m_axi_s2mm_awaddr(26) <= \<const0>\;
  m_axi_s2mm_awaddr(25) <= \<const0>\;
  m_axi_s2mm_awaddr(24) <= \<const0>\;
  m_axi_s2mm_awaddr(23) <= \<const0>\;
  m_axi_s2mm_awaddr(22) <= \<const0>\;
  m_axi_s2mm_awaddr(21) <= \<const0>\;
  m_axi_s2mm_awaddr(20) <= \<const0>\;
  m_axi_s2mm_awaddr(19) <= \<const0>\;
  m_axi_s2mm_awaddr(18) <= \<const0>\;
  m_axi_s2mm_awaddr(17) <= \<const0>\;
  m_axi_s2mm_awaddr(16) <= \<const0>\;
  m_axi_s2mm_awaddr(15) <= \<const0>\;
  m_axi_s2mm_awaddr(14) <= \<const0>\;
  m_axi_s2mm_awaddr(13) <= \<const0>\;
  m_axi_s2mm_awaddr(12) <= \<const0>\;
  m_axi_s2mm_awaddr(11) <= \<const0>\;
  m_axi_s2mm_awaddr(10) <= \<const0>\;
  m_axi_s2mm_awaddr(9) <= \<const0>\;
  m_axi_s2mm_awaddr(8) <= \<const0>\;
  m_axi_s2mm_awaddr(7) <= \<const0>\;
  m_axi_s2mm_awaddr(6) <= \<const0>\;
  m_axi_s2mm_awaddr(5) <= \<const0>\;
  m_axi_s2mm_awaddr(4) <= \<const0>\;
  m_axi_s2mm_awaddr(3) <= \<const0>\;
  m_axi_s2mm_awaddr(2) <= \<const0>\;
  m_axi_s2mm_awaddr(1) <= \<const0>\;
  m_axi_s2mm_awaddr(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3) <= \<const0>\;
  m_axi_s2mm_awlen(2) <= \<const0>\;
  m_axi_s2mm_awlen(1) <= \<const0>\;
  m_axi_s2mm_awlen(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awvalid <= \<const0>\;
  m_axi_s2mm_bready <= \<const0>\;
  m_axi_s2mm_wdata(63) <= \<const0>\;
  m_axi_s2mm_wdata(62) <= \<const0>\;
  m_axi_s2mm_wdata(61) <= \<const0>\;
  m_axi_s2mm_wdata(60) <= \<const0>\;
  m_axi_s2mm_wdata(59) <= \<const0>\;
  m_axi_s2mm_wdata(58) <= \<const0>\;
  m_axi_s2mm_wdata(57) <= \<const0>\;
  m_axi_s2mm_wdata(56) <= \<const0>\;
  m_axi_s2mm_wdata(55) <= \<const0>\;
  m_axi_s2mm_wdata(54) <= \<const0>\;
  m_axi_s2mm_wdata(53) <= \<const0>\;
  m_axi_s2mm_wdata(52) <= \<const0>\;
  m_axi_s2mm_wdata(51) <= \<const0>\;
  m_axi_s2mm_wdata(50) <= \<const0>\;
  m_axi_s2mm_wdata(49) <= \<const0>\;
  m_axi_s2mm_wdata(48) <= \<const0>\;
  m_axi_s2mm_wdata(47) <= \<const0>\;
  m_axi_s2mm_wdata(46) <= \<const0>\;
  m_axi_s2mm_wdata(45) <= \<const0>\;
  m_axi_s2mm_wdata(44) <= \<const0>\;
  m_axi_s2mm_wdata(43) <= \<const0>\;
  m_axi_s2mm_wdata(42) <= \<const0>\;
  m_axi_s2mm_wdata(41) <= \<const0>\;
  m_axi_s2mm_wdata(40) <= \<const0>\;
  m_axi_s2mm_wdata(39) <= \<const0>\;
  m_axi_s2mm_wdata(38) <= \<const0>\;
  m_axi_s2mm_wdata(37) <= \<const0>\;
  m_axi_s2mm_wdata(36) <= \<const0>\;
  m_axi_s2mm_wdata(35) <= \<const0>\;
  m_axi_s2mm_wdata(34) <= \<const0>\;
  m_axi_s2mm_wdata(33) <= \<const0>\;
  m_axi_s2mm_wdata(32) <= \<const0>\;
  m_axi_s2mm_wdata(31) <= \<const0>\;
  m_axi_s2mm_wdata(30) <= \<const0>\;
  m_axi_s2mm_wdata(29) <= \<const0>\;
  m_axi_s2mm_wdata(28) <= \<const0>\;
  m_axi_s2mm_wdata(27) <= \<const0>\;
  m_axi_s2mm_wdata(26) <= \<const0>\;
  m_axi_s2mm_wdata(25) <= \<const0>\;
  m_axi_s2mm_wdata(24) <= \<const0>\;
  m_axi_s2mm_wdata(23) <= \<const0>\;
  m_axi_s2mm_wdata(22) <= \<const0>\;
  m_axi_s2mm_wdata(21) <= \<const0>\;
  m_axi_s2mm_wdata(20) <= \<const0>\;
  m_axi_s2mm_wdata(19) <= \<const0>\;
  m_axi_s2mm_wdata(18) <= \<const0>\;
  m_axi_s2mm_wdata(17) <= \<const0>\;
  m_axi_s2mm_wdata(16) <= \<const0>\;
  m_axi_s2mm_wdata(15) <= \<const0>\;
  m_axi_s2mm_wdata(14) <= \<const0>\;
  m_axi_s2mm_wdata(13) <= \<const0>\;
  m_axi_s2mm_wdata(12) <= \<const0>\;
  m_axi_s2mm_wdata(11) <= \<const0>\;
  m_axi_s2mm_wdata(10) <= \<const0>\;
  m_axi_s2mm_wdata(9) <= \<const0>\;
  m_axi_s2mm_wdata(8) <= \<const0>\;
  m_axi_s2mm_wdata(7) <= \<const0>\;
  m_axi_s2mm_wdata(6) <= \<const0>\;
  m_axi_s2mm_wdata(5) <= \<const0>\;
  m_axi_s2mm_wdata(4) <= \<const0>\;
  m_axi_s2mm_wdata(3) <= \<const0>\;
  m_axi_s2mm_wdata(2) <= \<const0>\;
  m_axi_s2mm_wdata(1) <= \<const0>\;
  m_axi_s2mm_wdata(0) <= \<const0>\;
  m_axi_s2mm_wlast <= \<const0>\;
  m_axi_s2mm_wstrb(7) <= \<const0>\;
  m_axi_s2mm_wstrb(6) <= \<const0>\;
  m_axi_s2mm_wstrb(5) <= \<const0>\;
  m_axi_s2mm_wstrb(4) <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_s2mm_wvalid <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_fsync_out <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const0>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_frame_ptr_out(5) <= \<const0>\;
  s2mm_frame_ptr_out(4) <= \<const0>\;
  s2mm_frame_ptr_out(3) <= \<const0>\;
  s2mm_frame_ptr_out(2) <= \<const0>\;
  s2mm_frame_ptr_out(1) <= \<const0>\;
  s2mm_frame_ptr_out(0) <= \<const0>\;
  s2mm_fsync_out <= \<const0>\;
  s2mm_introut <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const0>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axis_s2mm_tready <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.system_axi_vdma_0_0_axi_vdma_reg_if
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ => mm2s_prmry_resetn,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ => AXI_LITE_REG_INTERFACE_I_n_111,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ => AXI_LITE_REG_INTERFACE_I_n_113,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ => AXI_LITE_REG_INTERFACE_I_n_112,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_114,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_115,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_116,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\(6 downto 3) => mm2s_reg_module_hsize(11 downto 8),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\(2 downto 0) => mm2s_reg_module_hsize(3 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(6 downto 3) => mm2s_reg_module_stride(11 downto 8),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(2 downto 0) => mm2s_reg_module_stride(3 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(6 downto 3) => mm2s_reg_module_vsize(11 downto 8),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(2 downto 0) => mm2s_reg_module_vsize(3 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_143\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(22 downto 7) => \mm2s_reg_module_strt_addr[0]\(31 downto 16),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(6 downto 3) => \mm2s_reg_module_strt_addr[0]\(11 downto 8),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(2 downto 0) => \mm2s_reg_module_strt_addr[0]\(3 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(31 downto 0) => mm2s_ip2axi_rddata(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(4 downto 0) => mm2s_chnl_current_frame(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(4 downto 0) => mm2s_genlock_pair_frame(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_store(4 downto 0),
      Q(4 downto 0) => mm2s_ip2axi_frame_ptr_ref(4 downto 0),
      SR(0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\,
      \dmacr_i_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_82,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_83,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_84,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_85,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_86,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_105,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_106,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_107,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_108,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_109,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_110,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      irqdelay_wren_i0 => \I_DMA_REGISTER/irqdelay_wren_i0\,
      irqthresh_wren_i0 => \I_DMA_REGISTER/irqthresh_wren_i0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(6 downto 3) => mm2s_axi2ip_wrce(23 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(24 downto 9) => mm2s_dmacr(31 downto 16),
      mm2s_dmacr(8 downto 5) => mm2s_dmacr(11 downto 8),
      mm2s_dmacr(4 downto 3) => mm2s_dmacr(6 downto 5),
      mm2s_dmacr(2) => mm2s_dmacr(3),
      mm2s_dmacr(1 downto 0) => mm2s_dmacr(1 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg(0) => \I_DMA_REGISTER/dmacr_i\(21),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR\: entity work.system_axi_vdma_0_0_axi_vdma_mngr
     port map (
      D(0) => mm2s_axi2ip_wrdata(4),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => mm2s_chnl_current_frame(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_29\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => mm2s_frame_number(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(1) => mm2s_ip2axi_frame_ptr_ref(4),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0) => mm2s_ip2axi_frame_ptr_ref(2),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0) => L0,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(4 downto 0) => mm2s_genlock_pair_frame(4 downto 0),
      E(0) => valid_frame_sync_d2,
      \FSM_sequential_dmacntrl_cs_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      Q(12 downto 0) => mm2s_crnt_vsize(12 downto 0),
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      cmnd_wr => cmnd_wr,
      \cmnds_queued_reg[0]\(0) => \I_SM/cmnds_queued0\,
      \cmnds_queued_reg[7]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_48,
      decerr_i => \I_CMDSTS/decerr_i\,
      decerr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      frame_sync_out0 => frame_sync_out0,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      \hsize_vid_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      in0(0) => mm2s_m_frame_ptr_out(0),
      initial_frame => initial_frame,
      interr_i => \I_CMDSTS/interr_i\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(1),
      mm2s_cmdsts_idle => mm2s_cmdsts_idle,
      mm2s_dmacr(1 downto 0) => mm2s_dmacr(1 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_frame_sync_cmb => mm2s_valid_frame_sync_cmb,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      \out\ => mm2s_prmry_resetn,
      p_0_in => p_0_in,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\,
      prmtr_update_complete => prmtr_update_complete,
      \s_axis_cmd_tdata_reg[63]\(48 downto 17) => s_axis_mm2s_cmd_tdata(63 downto 32),
      \s_axis_cmd_tdata_reg[63]\(16) => s_axis_mm2s_cmd_tdata(23),
      \s_axis_cmd_tdata_reg[63]\(15 downto 0) => s_axis_mm2s_cmd_tdata(15 downto 0),
      s_axis_cmd_tvalid_reg(0) => I_PRMRY_DATAMOVER_n_6,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      slverr_i => \I_CMDSTS/slverr_i\,
      slverr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\,
      stop_i => stop_i,
      \stride_vid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      sts_tready_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\,
      \vsize_vid_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter
     port map (
      E(0) => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\ => I_RST_MODULE_n_16,
      \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(12 downto 0) => mm2s_crnt_vsize_d2(12 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => mm2s_axis_resetn,
      Q(3 downto 0) => m_axis_mm2s_tkeep_i(3 downto 0),
      SR(0) => vsize_counter0,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_i => m_axis_mm2s_tready_i,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt_reg => mm2s_halt_reg,
      \out\ => m_axis_mm2s_tvalid_i,
      \r0_data_reg[31]\(31 downto 0) => m_axis_mm2s_tdata_i(31 downto 0),
      s_valid0 => s_valid0,
      sig_last_reg_out_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      \state_reg[0]\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\,
      \state_reg[1]\ => m_axis_mm2s_tvalid
    );
\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I\: entity work.system_axi_vdma_0_0_axi_vdma_fsync_gen
     port map (
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\ => I_AXI_DMA_INTRPT_n_20,
      frame_sync_out0 => frame_sync_out0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_valid_frame_sync_cmb => mm2s_valid_frame_sync_cmb,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      p_0_in => p_0_in
    );
\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I\: entity work.system_axi_vdma_0_0_axi_vdma_mm2s_linebuf
     port map (
      E(0) => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\,
      \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0\(12 downto 0) => mm2s_crnt_vsize_d2(12 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => I_RST_MODULE_n_12,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ => mm2s_axis_resetn,
      Q(12 downto 0) => mm2s_crnt_vsize(12 downto 0),
      SR(0) => vsize_counter0,
      din(36) => dm2linebuf_mm2s_tlast,
      din(35 downto 32) => dm2linebuf_mm2s_tkeep(3 downto 0),
      din(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      empty => I_PRMRY_DATAMOVER_n_0,
      fifo_wren => fifo_wren,
      full => fifo_full_i,
      lsig_cmd_loaded => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tready_i => m_axis_mm2s_tready_i,
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt => mm2s_halt,
      mm2s_halt_reg => mm2s_halt_reg,
      \out\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      p_0_in => p_0_in,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      \sig_data_reg_out_reg[31]\(31 downto 0) => m_axis_mm2s_tdata_i(31 downto 0),
      sig_m_valid_out_reg => m_axis_mm2s_tvalid_i,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => m_axis_mm2s_tkeep_i(3 downto 0),
      sof_reset => sof_reset
    );
\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I\: entity work.system_axi_vdma_0_0_axi_vdma_reg_module
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_29\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\,
      E(0) => valid_frame_sync_d2,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(24 downto 9) => mm2s_dmacr(31 downto 16),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(8 downto 5) => mm2s_dmacr(11 downto 8),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(4 downto 3) => mm2s_dmacr(6 downto 5),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(2) => mm2s_dmacr(3),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(1 downto 0) => mm2s_dmacr(1 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(0) => \I_DMA_REGISTER/dmacr_i\(21),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => I_AXI_DMA_INTRPT_n_3,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_113,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ => AXI_LITE_REG_INTERFACE_I_n_112,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ => AXI_LITE_REG_INTERFACE_I_n_111,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => mm2s_ip2axi_frame_store(4 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => mm2s_frame_number(4 downto 0),
      Q(6 downto 4) => mm2s_irqdelay_status(7 downto 5),
      Q(3 downto 0) => mm2s_irqdelay_status(3 downto 0),
      SR(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_count0 => ch1_delay_count0,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\,
      dly_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_116,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\,
      \dmacr_i_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_114,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_6,
      halt_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      halted_reg_0(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      halted_reg_1 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_83,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_84,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_85,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_86,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_105,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_106,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_107,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_108,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_109,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_110,
      initial_frame => initial_frame,
      initial_frame_reg(0) => L0,
      introut_reg => mm2s_prmry_resetn,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      ioc_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_115,
      irqdelay_wren_i0 => \I_DMA_REGISTER/irqdelay_wren_i0\,
      irqthresh_wren_i0 => \I_DMA_REGISTER/irqthresh_wren_i0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(6 downto 3) => mm2s_axi2ip_wrce(23 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      \out\(31 downto 0) => mm2s_ip2axi_rddata(31 downto 0),
      p_0_in => p_0_in,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_82,
      \ptr_ref_i_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref(4 downto 0),
      \reg_module_hsize_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\,
      \reg_module_hsize_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_143\,
      \reg_module_hsize_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      \reg_module_hsize_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\,
      \reg_module_hsize_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\,
      \reg_module_hsize_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157\,
      \reg_module_vsize_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0),
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_18,
      stop_i => stop_i,
      stop_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\
    );
\GEN_SPRT_FOR_MM2S.MM2S_SOF_I\: entity work.system_axi_vdma_0_0_axi_vdma_sof_gen
     port map (
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      \out\ => mm2s_axis_resetn,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      s_valid0 => s_valid0,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I\: entity work.system_axi_vdma_0_0_axi_vdma_vid_cdc
     port map (
      SR(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      in0(0) => mm2s_m_frame_ptr_out(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_packet_sof => mm2s_packet_sof,
      p_0_in => p_0_in,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.system_axi_vdma_0_0_axi_vdma_intrpt
     port map (
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0\ => I_AXI_DMA_INTRPT_n_3,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(9) => mm2s_dmacr(30),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(8) => mm2s_dmacr(28),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(7 downto 0) => mm2s_dmacr(23 downto 16),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      Q(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      SR(0) => ch1_dly_fast_cnt0,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_count0 => ch1_delay_count0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      \out\ => mm2s_prmry_resetn,
      p_0_in => p_0_in,
      prmry_resetn_i_reg => I_AXI_DMA_INTRPT_n_20
    );
I_PRMRY_DATAMOVER: entity work.system_axi_vdma_0_0_axi_datamover
     port map (
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => I_PRMRY_DATAMOVER_n_6,
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\,
      Q(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg(0) => mm2s_dmacr(0),
      decerr_i => \I_CMDSTS/decerr_i\,
      din(36) => dm2linebuf_mm2s_tlast,
      din(35 downto 32) => dm2linebuf_mm2s_tkeep(3 downto 0),
      din(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      empty => I_PRMRY_DATAMOVER_n_0,
      fifo_wren => fifo_wren,
      \in\(48 downto 17) => s_axis_mm2s_cmd_tdata(63 downto 32),
      \in\(16) => s_axis_mm2s_cmd_tdata(23),
      \in\(15 downto 0) => s_axis_mm2s_cmd_tdata(15 downto 0),
      interr_i => \I_CMDSTS/interr_i\,
      lsig_cmd_loaded => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(5 downto 0) => \^m_axi_mm2s_arlen\(5 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_dm_prmry_resetn,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_48,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_17,
      slverr_i => \I_CMDSTS/slverr_i\
    );
I_RST_MODULE: entity work.system_axi_vdma_0_0_axi_vdma_rst_module
     port map (
      D(0) => mm2s_axi2ip_wrdata(2),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => mm2s_axis_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\(0) => vsize_counter0,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => mm2s_cmdsts_idle,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => mm2s_dm_prmry_resetn,
      SR(0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\,
      axi_resetn => axi_resetn,
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_6,
      empty => I_PRMRY_DATAMOVER_n_0,
      err_i_reg(0) => \I_SM/cmnds_queued0\,
      fifo_wren => fifo_wren,
      full => fifo_full_i,
      halt_i_reg => I_RST_MODULE_n_17,
      halt_i_reg_0(0) => mm2s_dmacr(0),
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halt_reset_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\,
      lsig_cmd_loaded => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_0 => I_RST_MODULE_n_16,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt => mm2s_halt,
      mm2s_halt_reg => mm2s_halt_reg,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      \out\ => mm2s_prmry_resetn,
      p_0_in => p_0_in,
      prmry_in => s_axi_lite_resetn,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg => I_RST_MODULE_n_12,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_18,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sof_reset => sof_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_vdma_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_vdma_0_0 : entity is "system_axi_vdma_0_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_vdma_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_axi_vdma_0_0 : entity is "axi_vdma,Vivado 2020.2";
end system_axi_vdma_0_0;

architecture STRUCTURE of system_axi_vdma_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s2mm_frame_ptr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 2048;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 64;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 24;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axi_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
  attribute x_interface_info of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
  attribute x_interface_info of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
  attribute x_interface_info of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
  attribute x_interface_info of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
  attribute x_interface_info of m_axis_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axis_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
  attribute x_interface_info of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
  attribute x_interface_info of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
  attribute x_interface_info of mm2s_introut : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute x_interface_parameter of mm2s_introut : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
  attribute x_interface_parameter of m_axi_mm2s_araddr : signal is "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 150000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 64, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
  attribute x_interface_info of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
  attribute x_interface_info of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
  attribute x_interface_info of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
  attribute x_interface_info of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
  attribute x_interface_info of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
  attribute x_interface_info of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
  attribute x_interface_info of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
  attribute x_interface_parameter of m_axis_mm2s_tdata : signal is "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
  attribute x_interface_info of m_axis_mm2s_tuser : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER";
  attribute x_interface_info of mm2s_frame_ptr_in : signal is "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_IN_0 FRAME_PTR";
  attribute x_interface_info of mm2s_frame_ptr_out : signal is "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5 downto 0) <= \^m_axi_mm2s_arlen\(5 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.system_axi_vdma_0_0_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 6) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 6),
      m_axi_mm2s_arlen(5 downto 0) => \^m_axi_mm2s_arlen\(5 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2),
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => '0',
      m_axi_s2mm_awaddr(31 downto 0) => NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => '0',
      m_axi_s2mm_awsize(2 downto 0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awvalid => NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED,
      m_axi_s2mm_bready => NLW_U0_m_axi_s2mm_bready_UNCONNECTED,
      m_axi_s2mm_bresp(1 downto 0) => B"00",
      m_axi_s2mm_bvalid => '0',
      m_axi_s2mm_wdata(63 downto 0) => NLW_U0_m_axi_s2mm_wdata_UNCONNECTED(63 downto 0),
      m_axi_s2mm_wlast => NLW_U0_m_axi_s2mm_wlast_UNCONNECTED,
      m_axi_s2mm_wready => '0',
      m_axi_s2mm_wstrb(7 downto 0) => NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED(7 downto 0),
      m_axi_s2mm_wvalid => NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => NLW_U0_s2mm_frame_ptr_out_UNCONNECTED(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => NLW_U0_s2mm_introut_UNCONNECTED,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8) => '0',
      s_axi_lite_araddr(7 downto 2) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_araddr(1 downto 0) => B"00",
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8) => '0',
      s_axi_lite_awaddr(7 downto 2) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awaddr(1 downto 0) => B"00",
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => NLW_U0_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => NLW_U0_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => '0',
      s_axis_s2mm_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_tlast => '0',
      s_axis_s2mm_tready => NLW_U0_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tuser(0) => '0',
      s_axis_s2mm_tvalid => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
