<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="X86 instruction listings,Special:Search/X86 instruction listings,3DNow!,6x86MX,80186,80188,80286,80287,80386,80387,80486" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=X86_instruction_listings&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=X86_instruction_listings&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>x86 instruction listings - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "X86_instruction_listings";
		var wgTitle = "X86 instruction listings";
		var wgAction = "view";
		var wgArticleId = "628229";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 289721892;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-X86_instruction_listings skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">x86 instruction listings</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<p>The <a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Instruction_set" title="Instruction set">instruction set</a> has undergone numerous changes over time. Most of them were to add new functionality to the instruction set.</p>
<table cellspacing="0" cellpadding="0" style="clear: right; margin-bottom: .5em; float: right; padding: .5em 0 .8em 1.4em; background: none; width: auto;">
<tr>
<td>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#x86_integer_instructions"><span class="tocnumber">1</span> <span class="toctext">x86 integer instructions</span></a>
<ul>
<li class="toclevel-2"><a href="#Original_8086.2F8088_instructions"><span class="tocnumber">1.1</span> <span class="toctext">Original 8086/8088 instructions</span></a></li>
<li class="toclevel-2"><a href="#Added_in_specific_processors"><span class="tocnumber">1.2</span> <span class="toctext">Added in specific processors</span></a>
<ul>
<li class="toclevel-3"><a href="#Added_with_80186.2F80188"><span class="tocnumber">1.2.1</span> <span class="toctext">Added with 80186/80188</span></a></li>
<li class="toclevel-3"><a href="#Added_with_80286"><span class="tocnumber">1.2.2</span> <span class="toctext">Added with 80286</span></a></li>
<li class="toclevel-3"><a href="#Added_with_80386"><span class="tocnumber">1.2.3</span> <span class="toctext">Added with 80386</span></a></li>
<li class="toclevel-3"><a href="#Added_with_80486"><span class="tocnumber">1.2.4</span> <span class="toctext">Added with 80486</span></a></li>
<li class="toclevel-3"><a href="#Added_with_Pentium"><span class="tocnumber">1.2.5</span> <span class="toctext">Added with Pentium</span></a></li>
<li class="toclevel-3"><a href="#Added_with_Pentium_MMX"><span class="tocnumber">1.2.6</span> <span class="toctext">Added with Pentium MMX</span></a></li>
<li class="toclevel-3"><a href="#Added_with_Pentium_Pro"><span class="tocnumber">1.2.7</span> <span class="toctext">Added with Pentium Pro</span></a></li>
<li class="toclevel-3"><a href="#Added_with_AMD_K6-2"><span class="tocnumber">1.2.8</span> <span class="toctext">Added with AMD K6-2</span></a></li>
<li class="toclevel-3"><a href="#Added_with_SSE"><span class="tocnumber">1.2.9</span> <span class="toctext">Added with SSE</span></a></li>
<li class="toclevel-3"><a href="#Added_with_SSE2"><span class="tocnumber">1.2.10</span> <span class="toctext">Added with SSE2</span></a></li>
<li class="toclevel-3"><a href="#Added_with_SSE3"><span class="tocnumber">1.2.11</span> <span class="toctext">Added with SSE3</span></a></li>
<li class="toclevel-3"><a href="#Added_with_Intel_VT"><span class="tocnumber">1.2.12</span> <span class="toctext">Added with Intel VT</span></a></li>
<li class="toclevel-3"><a href="#Added_with_AMD-V"><span class="tocnumber">1.2.13</span> <span class="toctext">Added with AMD-V</span></a></li>
<li class="toclevel-3"><a href="#Added_with_x86-64"><span class="tocnumber">1.2.14</span> <span class="toctext">Added with x86-64</span></a></li>
<li class="toclevel-3"><a href="#Added_with_SSE4a"><span class="tocnumber">1.2.15</span> <span class="toctext">Added with SSE4a</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#x87_floating-point_instructions"><span class="tocnumber">2</span> <span class="toctext">x87 floating-point instructions</span></a>
<ul>
<li class="toclevel-2"><a href="#Original_8087_instructions"><span class="tocnumber">2.1</span> <span class="toctext">Original 8087 instructions</span></a></li>
<li class="toclevel-2"><a href="#Added_in_specific_processors_2"><span class="tocnumber">2.2</span> <span class="toctext">Added in specific processors</span></a>
<ul>
<li class="toclevel-3"><a href="#Added_with_80287"><span class="tocnumber">2.2.1</span> <span class="toctext">Added with 80287</span></a></li>
<li class="toclevel-3"><a href="#Added_with_80387"><span class="tocnumber">2.2.2</span> <span class="toctext">Added with 80387</span></a></li>
<li class="toclevel-3"><a href="#Added_with_Pentium_Pro_2"><span class="tocnumber">2.2.3</span> <span class="toctext">Added with Pentium Pro</span></a></li>
<li class="toclevel-3"><a href="#Added_with_SSE_2"><span class="tocnumber">2.2.4</span> <span class="toctext">Added with SSE</span></a></li>
<li class="toclevel-3"><a href="#Added_with_SSE3_2"><span class="tocnumber">2.2.5</span> <span class="toctext">Added with SSE3</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Undocumented_instructions"><span class="tocnumber">2.3</span> <span class="toctext">Undocumented instructions</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#SIMD_instructions"><span class="tocnumber">3</span> <span class="toctext">SIMD instructions</span></a>
<ul>
<li class="toclevel-2"><a href="#MMX_instructions"><span class="tocnumber">3.1</span> <span class="toctext">MMX instructions</span></a></li>
<li class="toclevel-2"><a href="#MMX.2B_instructions"><span class="tocnumber">3.2</span> <span class="toctext">MMX+ instructions</span></a>
<ul>
<li class="toclevel-3"><a href="#added_with_Athlon"><span class="tocnumber">3.2.1</span> <span class="toctext">added with Athlon</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#EMMX_instructions"><span class="tocnumber">3.3</span> <span class="toctext">EMMX instructions</span></a>
<ul>
<li class="toclevel-3"><a href="#added_with_6x86MX_from_Cyrix.2C_deprecated_now"><span class="tocnumber">3.3.1</span> <span class="toctext">added with 6x86MX from Cyrix, deprecated now</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#3DNow.21_instructions"><span class="tocnumber">3.4</span> <span class="toctext">3DNow! instructions</span></a>
<ul>
<li class="toclevel-3"><a href="#added_with_K6-2"><span class="tocnumber">3.4.1</span> <span class="toctext">added with K6-2</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#3DNow.21.2B_instructions"><span class="tocnumber">3.5</span> <span class="toctext">3DNow!+ instructions</span></a>
<ul>
<li class="toclevel-3"><a href="#added_with_Athlon_2"><span class="tocnumber">3.5.1</span> <span class="toctext">added with Athlon</span></a></li>
<li class="toclevel-3"><a href="#added_with_Geode_GX"><span class="tocnumber">3.5.2</span> <span class="toctext">added with Geode GX</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#SSE_instructions"><span class="tocnumber">3.6</span> <span class="toctext">SSE instructions</span></a>
<ul>
<li class="toclevel-3"><a href="#SSE_SIMD_Floating-Point_Instructions"><span class="tocnumber">3.6.1</span> <span class="toctext">SSE SIMD Floating-Point Instructions</span></a></li>
<li class="toclevel-3"><a href="#SSE_SIMD_Integer_Instructions"><span class="tocnumber">3.6.2</span> <span class="toctext">SSE SIMD Integer Instructions</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#SSE2_instructions"><span class="tocnumber">3.7</span> <span class="toctext">SSE2 instructions</span></a>
<ul>
<li class="toclevel-3"><a href="#SSE2_SIMD_Floating-Point_Instructions"><span class="tocnumber">3.7.1</span> <span class="toctext">SSE2 SIMD Floating-Point Instructions</span></a></li>
<li class="toclevel-3"><a href="#SSE2_SIMD_Integer_Instructions"><span class="tocnumber">3.7.2</span> <span class="toctext">SSE2 SIMD Integer Instructions</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#SSE3_instructions"><span class="tocnumber">3.8</span> <span class="toctext">SSE3 instructions</span></a>
<ul>
<li class="toclevel-3"><a href="#SSE3_SIMD_Floating-Point_Instructions"><span class="tocnumber">3.8.1</span> <span class="toctext">SSE3 SIMD Floating-Point Instructions</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#SSSE3_instructions"><span class="tocnumber">3.9</span> <span class="toctext">SSSE3 instructions</span></a></li>
<li class="toclevel-2"><a href="#SSE4_instructions"><span class="tocnumber">3.10</span> <span class="toctext">SSE4 instructions</span></a>
<ul>
<li class="toclevel-3"><a href="#SSE4.1"><span class="tocnumber">3.10.1</span> <span class="toctext">SSE4.1</span></a></li>
<li class="toclevel-3"><a href="#SSE4a"><span class="tocnumber">3.10.2</span> <span class="toctext">SSE4a</span></a></li>
<li class="toclevel-3"><a href="#SSE4.2"><span class="tocnumber">3.10.3</span> <span class="toctext">SSE4.2</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#FMA_instructions"><span class="tocnumber">3.11</span> <span class="toctext">FMA instructions</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Undocumented_instructions_2"><span class="tocnumber">4</span> <span class="toctext">Undocumented instructions</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">5</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">6</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></td>
</tr>
</table>
<p><a name="x86_integer_instructions" id="x86_integer_instructions"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=1" title="Edit section: x86 integer instructions">edit</a>]</span> <span class="mw-headline">x86 integer instructions</span></h2>
<p>This is the full 8086/8088 instruction set, but most, if not all of these instructions are available in 32-bit mode, they just operate on 32-bit registers (eax, ebx, etc) and values instead of their 16-bit (ax, bx, etc) counterparts. See also <a href="/wiki/X86_assembly_language" title="X86 assembly language">x86 assembly language</a> for a quick tutorial for this chip.</p>
<p><a name="Original_8086.2F8088_instructions" id="Original_8086.2F8088_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=2" title="Edit section: Original 8086/8088 instructions">edit</a>]</span> <span class="mw-headline">Original 8086/8088 instructions</span></h3>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td><a href="/wiki/Intel_BCD_opcodes" title="Intel BCD opcodes" class="mw-redirect">AAA</a></td>
<td><b>A</b>SCII <b>a</b>djust AL after <b>a</b>ddition</td>
<td>used with unpacked <a href="/wiki/Binary_coded_decimal" title="Binary coded decimal" class="mw-redirect">binary coded decimal</a></td>
</tr>
<tr>
<td>AAD</td>
<td><b>A</b>SCII <b>a</b>djust AX before <b>d</b>ivision</td>
<td>buggy in the original instruction set, but "fixed" in the NEC V20, causing a number of incompatibilities</td>
</tr>
<tr>
<td>AAM</td>
<td><b>A</b>SCII <b>a</b>djust AX after <b>m</b>ultiplication</td>
<td></td>
</tr>
<tr>
<td>AAS</td>
<td><b>A</b>SCII <b>a</b>djust AL after <b>s</b>ubtraction</td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td><b>Ad</b>d with <b>c</b>arry</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>Add</td>
<td></td>
</tr>
<tr>
<td>AND</td>
<td><a href="/wiki/Logical_conjunction" title="Logical conjunction">Logical AND</a></td>
<td></td>
</tr>
<tr>
<td>CALL</td>
<td>Call procedure</td>
<td></td>
</tr>
<tr>
<td>CBW</td>
<td><b>C</b>onvert <b>b</b>yte to <b>w</b>ord</td>
<td></td>
</tr>
<tr>
<td>CLC</td>
<td><b>Cl</b>ear <a href="/wiki/Carry_flag" title="Carry flag"><b>c</b>arry flag</a></td>
<td></td>
</tr>
<tr>
<td>CLD</td>
<td><b>Cl</b>ear <b>d</b>irection flag</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/CLI_(x86_instruction)" title="CLI (x86 instruction)" class="mw-redirect">CLI</a></td>
<td><b>Cl</b>ear <a href="/wiki/IF_(x86_flag)" title="IF (x86 flag)"><b>i</b>nterrupt flag</a></td>
<td></td>
</tr>
<tr>
<td>CMC</td>
<td><b>C</b>o<b>m</b>plement <b>c</b>arry flag</td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td><b>C</b>o<b>mp</b>are operands</td>
<td></td>
</tr>
<tr>
<td>CMPSB</td>
<td><b>C</b>o<b>mp</b>are bytes in memory</td>
<td></td>
</tr>
<tr>
<td>CMPSW</td>
<td><b>C</b>o<b>mp</b>are words</td>
<td></td>
</tr>
<tr>
<td>CWD</td>
<td><b>C</b>onvert <b>w</b>ord to <b>d</b>oubleword</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/Intel_BCD_opcodes" title="Intel BCD opcodes" class="mw-redirect">DAA</a></td>
<td><b>D</b>ecimal <b>a</b>djust AL after <b>a</b>ddition</td>
<td>(used with packed <a href="/wiki/Binary_coded_decimal" title="Binary coded decimal" class="mw-redirect">binary coded decimal</a>)</td>
</tr>
<tr>
<td><a href="/wiki/Intel_BCD_opcodes" title="Intel BCD opcodes" class="mw-redirect">DAS</a></td>
<td><b>D</b>ecimal <b>a</b>djust AL after <b>s</b>ubtraction</td>
<td></td>
</tr>
<tr>
<td>DEC</td>
<td><b>Dec</b>rement by 1</td>
<td></td>
</tr>
<tr>
<td>DIV</td>
<td>Unsigned <b>div</b>ide</td>
<td></td>
</tr>
<tr>
<td>ESC</td>
<td>Used with <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point unit</a></td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/HLT" title="HLT">HLT</a></td>
<td>Enter <b>h</b>a<b>lt</b> state</td>
<td></td>
</tr>
<tr>
<td>IDIV</td>
<td>S<b>i</b>gned <b>div</b>ide</td>
<td></td>
</tr>
<tr>
<td>IMUL</td>
<td>S<b>i</b>gned <b>mul</b>tiply</td>
<td></td>
</tr>
<tr>
<td>IN</td>
<td><b>In</b>put from port</td>
<td></td>
</tr>
<tr>
<td>INC</td>
<td><b>Inc</b>rement by 1</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/INT_(x86_instruction)" title="INT (x86 instruction)">INT</a></td>
<td>Call to <a href="/wiki/Interrupt" title="Interrupt"><b>int</b>errupt</a></td>
<td></td>
</tr>
<tr>
<td>INTO</td>
<td>Call to <b>int</b>errupt if <b>o</b>verflow</td>
<td></td>
</tr>
<tr>
<td>IRET</td>
<td><b>Ret</b>urn from <b>i</b>nterrupt</td>
<td></td>
</tr>
<tr>
<td>Jxx</td>
<td><b>J</b>ump if condition</td>
<td>(<i>JA, JAE, JB, JBE, JC, JCXZ, JE, JG, JGE, JL, JLE, JNA, JNAE, JNB, JNBE, JNC, JNE, JNG, JNGE, JNL, JNLE, JNO, JNP, JNS, JNZ, JO, JP, JPE, JPO, JS, JZ</i>)</td>
</tr>
<tr>
<td><a href="/wiki/JMP_(x86_instruction)" title="JMP (x86 instruction)">JMP</a></td>
<td><b>J</b>u<b>mp</b></td>
<td></td>
</tr>
<tr>
<td>LAHF</td>
<td><b>L</b>oad <b>f</b>lags into <b>AH</b> register</td>
<td></td>
</tr>
<tr>
<td>LDS</td>
<td><b>L</b>oad pointer using <b>DS</b></td>
<td></td>
</tr>
<tr>
<td>LEA</td>
<td><b>L</b>oad <b>E</b>ffective <b>A</b>ddress</td>
<td></td>
</tr>
<tr>
<td>LES</td>
<td><b>L</b>oad <b>ES</b> with pointer</td>
<td></td>
</tr>
<tr>
<td>LOCK</td>
<td>Assert BUS <b>LOCK</b># signal</td>
<td>(for multiprocessing)</td>
</tr>
<tr>
<td>LODSB</td>
<td><b>Lo</b>a<b>d</b> <b>b</b>yte</td>
<td></td>
</tr>
<tr>
<td>LODSW</td>
<td><b>Lo</b>a<b>d</b> <b>w</b>ord</td>
<td></td>
</tr>
<tr>
<td>LOOP/LOOPx</td>
<td><b>Loop</b> control</td>
<td>(<i>LOOPE, LOOPNE, LOOPNZ, LOOPZ</i>)</td>
</tr>
<tr>
<td><a href="/wiki/MOV_(x86_instruction)" title="MOV (x86 instruction)">MOV</a></td>
<td><b>Mov</b>e</td>
</tr>
<tr>
<td>MOVSB</td>
<td><b>Mov</b>e <b>b</b>yte from <b>s</b>tring to string</td>
<td></td>
</tr>
<tr>
<td>MOVSW</td>
<td><b>Mov</b>e word from <b>s</b>tring to <b>s</b>tring</td>
<td></td>
</tr>
<tr>
<td>MUL</td>
<td>Unsigned <b>mul</b>tiply</td>
<td></td>
</tr>
<tr>
<td>NEG</td>
<td>Two's complement <b>neg</b>ation</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/NOP" title="NOP">NOP</a></td>
<td><b>N</b>o <b>op</b>eration</td>
<td>opcode (0x90) equivalent to XCHG EAX, EAX</td>
</tr>
<tr>
<td>NOT</td>
<td>Negate the operand, logical <b>NOT</b></td>
<td></td>
</tr>
<tr>
<td>OR</td>
<td><a href="/wiki/Logical_NOR" title="Logical NOR">Logical <b>OR</b></a></td>
<td></td>
</tr>
<tr>
<td>OUT</td>
<td><b>Out</b>put to port</td>
<td></td>
</tr>
<tr>
<td>POP</td>
<td><b>Pop</b> data from <a href="/wiki/Stack_(data_structure)" title="Stack (data structure)">stack</a></td>
<td>(Only works with register CS on 8086/8088.)</td>
</tr>
<tr>
<td>POPF</td>
<td><b>Pop</b> data into <a href="/wiki/FLAGS_register_(computing)" title="FLAGS register (computing)"><b>f</b>lags register</a></td>
<td></td>
</tr>
<tr>
<td>PUSH</td>
<td><b>Push</b> data onto stack</td>
<td></td>
</tr>
<tr>
<td>PUSHF</td>
<td><b>Push f</b>lags onto stack</td>
<td></td>
</tr>
<tr>
<td>RCL</td>
<td><b>R</b>otate <b>l</b>eft (with <b>c</b>arry)</td>
<td></td>
</tr>
<tr>
<td>RCR</td>
<td><b>R</b>otate <b>r</b>ight (with <b>c</b>arry)</td>
<td></td>
</tr>
<tr>
<td>REPxx</td>
<td><b>Rep</b>eat CMPS/MOVS/SCAS/STOS</td>
<td>(<i>REP, REPE, REPNE, REPNZ, REPZ</i>)</td>
</tr>
<tr>
<td>RET</td>
<td><b>Ret</b>urn from procedure</td>
<td></td>
</tr>
<tr>
<td>RETN</td>
<td><b>Ret</b>urn from <b>n</b>ear procedure</td>
<td></td>
</tr>
<tr>
<td>RETF</td>
<td><b>Ret</b>urn from <b>f</b>ar procedure</td>
<td></td>
</tr>
<tr>
<td>ROL</td>
<td><b>Ro</b>tate <b>l</b>eft</td>
<td></td>
</tr>
<tr>
<td>ROR</td>
<td><b>Ro</b>tate <b>r</b>ight</td>
<td></td>
</tr>
<tr>
<td>SAHF</td>
<td><b>S</b>tore <b>AH</b> into <b>f</b>lags</td>
<td></td>
</tr>
<tr>
<td>SAL</td>
<td><a href="/wiki/Arithmetic_shift" title="Arithmetic shift"><b>S</b>hift <b>A</b>rithmetically</a> <b>l</b>eft (signed shift left)</td>
<td></td>
</tr>
<tr>
<td>SAR</td>
<td><b>S</b>hift <b>A</b>rithmetically <b>r</b>ight (signed shift right)</td>
<td></td>
</tr>
<tr>
<td>SBB</td>
<td><b>S</b>u<b>b</b>traction with <b>b</b>orrow</td>
<td></td>
</tr>
<tr>
<td>SCASB</td>
<td><b>C</b>omp<b>a</b>re <b>b</b>yte <b>s</b>tring</td>
<td></td>
</tr>
<tr>
<td>SCASW</td>
<td><b>C</b>omp<b>a</b>re <b>w</b>ord <b>s</b>tring</td>
<td></td>
</tr>
<tr>
<td>SHL</td>
<td><a href="/wiki/Logical_shift" title="Logical shift"><b>Sh</b>ift</a> <b>l</b>eft (unsigned shift left)</td>
<td></td>
</tr>
<tr>
<td>SHR</td>
<td><b>Sh</b>ift <b>r</b>ight (unsigned shift right)</td>
<td></td>
</tr>
<tr>
<td>STC</td>
<td><b>S</b>e<b>t</b> <b>c</b>arry flag</td>
<td></td>
</tr>
<tr>
<td>STD</td>
<td><b>S</b>e<b>t</b> <b>d</b>irection flag</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/STI_(x86_instruction)" title="STI (x86 instruction)" class="mw-redirect">STI</a></td>
<td><b>S</b>e<b>t</b> <b>i</b>nterrupt flag</td>
<td></td>
</tr>
<tr>
<td>STOSB</td>
<td><b>Sto</b>re <b>b</b>yte in <b>s</b>tring</td>
<td></td>
</tr>
<tr>
<td>STOSW</td>
<td><b>Sto</b>re <b>w</b>ord in <b>s</b>tring</td>
<td></td>
</tr>
<tr>
<td>SUB</td>
<td><b>Sub</b>traction</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/TEST_(x86_instruction)" title="TEST (x86 instruction)">TEST</a></td>
<td>Logical compare (AND)</td>
<td></td>
</tr>
<tr>
<td>WAIT</td>
<td><b>Wait</b> until not busy</td>
<td>Waits until BUSY# pin is inactive (used with <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point unit</a>)</td>
</tr>
<tr>
<td>XCHG</td>
<td>E<b>xch</b>an<b>g</b>e data</td>
<td></td>
</tr>
<tr>
<td>XLAT</td>
<td>Table look-up translation</td>
<td></td>
</tr>
<tr>
<td>XOR</td>
<td><a href="/wiki/Exclusive_or" title="Exclusive or">E<b>x</b>clusive <b>OR</b></a></td>
<td></td>
</tr>
</table>
<p><a name="Added_in_specific_processors" id="Added_in_specific_processors"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=3" title="Edit section: Added in specific processors">edit</a>]</span> <span class="mw-headline">Added in specific processors</span></h3>
<p><a name="Added_with_80186.2F80188" id="Added_with_80186.2F80188"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=4" title="Edit section: Added with 80186/80188">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/80186" title="80186" class="mw-redirect">80186</a>/<a href="/wiki/80188" title="80188" class="mw-redirect">80188</a></span></h4>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td>BOUND</td>
<td>Check array index against <b>bound</b>s</td>
<td>raises software interrupt 5 if test fails</td>
</tr>
<tr>
<td>ENTER</td>
<td><b>Enter</b> stack frame</td>
<td>equivalent to
<pre>
PUSH BP
MOV BP, SP
</pre></td>
</tr>
<tr>
<td>INS</td>
<td><b>In</b>put from port to <b>s</b>tring</td>
<td>equivalent to
<pre>
IN (E)AX, DX
MOV ES:[(E)DI], (E)AX
</pre></td>
</tr>
<tr>
<td>LEAVE</td>
<td><b>Leave</b> stack frame</td>
<td>equivalent to
<pre>
MOV SP, BP
POP BP
</pre></td>
</tr>
<tr>
<td>OUTS</td>
<td><b>Out</b>put <b>s</b>tring to port</td>
<td>equivalent to
<pre>
MOV (E)AX, DS:[(E)SI]
OUT DX, (E)AX
</pre></td>
</tr>
<tr>
<td>POPA</td>
<td><b>Pop a</b>ll general purpose registers from stack</td>
<td>equivalent to
<pre>
POP DI, SI, BP, SP, BX, DX, CX, AX
</pre></td>
</tr>
<tr>
<td>PUSHA</td>
<td><b>Push a</b>ll general purpose registers onto stack</td>
<td>equivalent to
<pre>
PUSH DI, SI, BP, SP, BX, DX, CX, AX
</pre></td>
</tr>
</table>
<p><a name="Added_with_80286" id="Added_with_80286"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=5" title="Edit section: Added with 80286">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/80286" title="80286" class="mw-redirect">80286</a></span></h4>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td>ARPL</td>
<td><b>A</b>djust <b>RPL</b> field of selector</td>
<td></td>
</tr>
<tr>
<td>CLTS</td>
<td><b>Cl</b>ear <b>t</b>ask-<b>s</b>witched flag in register CR0</td>
<td></td>
</tr>
<tr>
<td>LAR</td>
<td><b>L</b>oad <b>a</b>ccess <b>r</b>ights byte</td>
<td></td>
</tr>
<tr>
<td>LGDT</td>
<td><b>L</b>oad <b>g</b>lobal <b>d</b>escriptor <b>t</b>able</td>
<td></td>
</tr>
<tr>
<td>LIDT</td>
<td><b>L</b>oad <b>i</b>nterrupt <b>d</b>escriptor <b>t</b>able</td>
<td></td>
</tr>
<tr>
<td>LLDT</td>
<td><b>L</b>oad <b>l</b>ocal <b>d</b>escriptor <b>t</b>able</td>
<td></td>
</tr>
<tr>
<td>LMSW</td>
<td><b>L</b>oad <b>m</b>achine <b>s</b>tatus <b>w</b>ord</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/LOADALL" title="LOADALL">LOADALL</a></td>
<td><b>Load all</b> CPU registers, including internal ones such as GDT</td>
<td>Undocumented, (80)286 and 386 only</td>
</tr>
<tr>
<td>LSL</td>
<td><b>L</b>oad <b>s</b>egment <b>l</b>imit</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/Load_Task_Register" title="Load Task Register">LTR</a></td>
<td><b>L</b>oad <b>t</b>ask <b>r</b>egister</td>
<td></td>
</tr>
<tr>
<td>SGDT</td>
<td><b>S</b>tore <b>g</b>lobal <b>d</b>escriptor <b>t</b>able</td>
<td></td>
</tr>
<tr>
<td>SIDT</td>
<td><b>S</b>tore <b>i</b>nterrupt <b>d</b>escriptor <b>t</b>able</td>
<td></td>
</tr>
<tr>
<td>SLDT</td>
<td><b>S</b>tore <b>l</b>ocal <b>d</b>escriptor <b>t</b>able</td>
<td></td>
</tr>
<tr>
<td>SMSW</td>
<td><b>S</b>tore <b>m</b>achine <b>s</b>tatus <b>w</b>ord</td>
<td></td>
</tr>
<tr>
<td>STR</td>
<td><b>S</b>tore <b>t</b>ask <b>r</b>egister</td>
<td></td>
</tr>
<tr>
<td>VERR</td>
<td><b>Ver</b>ify a segment for <b>r</b>eading</td>
<td></td>
</tr>
<tr>
<td>VERW</td>
<td><b>Ver</b>ify a segment for <b>w</b>riting</td>
<td></td>
</tr>
</table>
<p><a name="Added_with_80386" id="Added_with_80386"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=6" title="Edit section: Added with 80386">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/80386" title="80386" class="mw-redirect">80386</a></span></h4>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td>BSF</td>
<td><b>B</b>it <b>s</b>can <b>f</b>orward</td>
<td></td>
</tr>
<tr>
<td>BSR</td>
<td><b>B</b>it <b>s</b>can <b>r</b>everse</td>
<td></td>
</tr>
<tr>
<td>BT</td>
<td><b>B</b>it <b>t</b>est</td>
<td></td>
</tr>
<tr>
<td>BTC</td>
<td><b>B</b>it <b>t</b>est and <b>c</b>omplement</td>
<td></td>
</tr>
<tr>
<td>BTR</td>
<td><b>B</b>it <b>t</b>est and <b>r</b>eset</td>
<td></td>
</tr>
<tr>
<td>BTS</td>
<td><b>B</b>it <b>t</b>est and <b>s</b>et</td>
<td></td>
</tr>
<tr>
<td>CDQ</td>
<td><b>C</b>onvert <b>d</b>ouble-word to <b>q</b>uad-word</td>
<td>Sign-extends EAX into EDX, forming the quad-word EDX:EAX. Since (I)DIV uses EDX:EAX as its input, CDQ must be called after setting EAX if EDX is not manually initialized (as in 64/32 division) before (I)DIV.</td>
</tr>
<tr>
<td>CMPSD</td>
<td><b>C</b>ompare <b>s</b>tring <b>d</b>ouble-word</td>
<td>Compares ES:[(E)DI] with DS:[SI]</td>
</tr>
<tr>
<td>CWDE</td>
<td><b>C</b>onvert <b>w</b>ord to <b>d</b>ouble-word</td>
<td>Unlike CWD, CWDE sign-extends AX to EAX instead of AX to DX:AX</td>
</tr>
<tr>
<td>INSB, INSW, INSD</td>
<td><b>In</b>put from port to <b>s</b>tring with explicit size</td>
<td>same as INS</td>
</tr>
<tr>
<td>IRETx</td>
<td><b>I</b>nterrupt <b>ret</b>urn; D suffix means 32-bit return, F suffix means do not generate epilogue code (i.e. LEAVE instruction)</td>
<td>Use IRETD rather than IRET in 32-bit situations</td>
</tr>
<tr>
<td>JCXZ, JECXZ</td>
<td><b>J</b>ump if register <b>(E)CX</b> is <b>z</b>ero</td>
<td></td>
</tr>
<tr>
<td>LFS, LGS</td>
<td>Load far pointer</td>
<td></td>
</tr>
<tr>
<td>LSS</td>
<td><b>L</b>oad <b>s</b>tack <b>s</b>egment</td>
<td></td>
</tr>
<tr>
<td>LODSW, LODSD</td>
<td><b>Lo</b>a<b>d</b> <b>s</b>tring</td>
<td>can be prefixed with REP</td>
</tr>
<tr>
<td>LOOPW, LOOPD</td>
<td><b>Loop</b></td>
<td>Loop; counter register is (E)CX</td>
</tr>
<tr>
<td>LOOPEW, LOOPED</td>
<td><b>Loop</b> while <b>e</b>qual</td>
<td></td>
</tr>
<tr>
<td>LOOPZW, LOOPZD</td>
<td><b>Loop</b> while <b>z</b>ero</td>
<td></td>
</tr>
<tr>
<td>LOOPNEW, LOOPNED</td>
<td><b>Loop</b> while <b>n</b>ot <b>e</b>qual</td>
<td></td>
</tr>
<tr>
<td>LOOPNZW, LOOPNZD</td>
<td><b>Loop</b> while <b>n</b>ot <b>z</b>ero</td>
<td></td>
</tr>
<tr>
<td>MOVSW, MOVSD</td>
<td><b>Mov</b>e data from <b>s</b>tring to string</td>
<td></td>
</tr>
<tr>
<td>MOVSX</td>
<td><b>Mov</b>e with <b>s</b>ign-e<b>x</b>tend</td>
<td></td>
</tr>
<tr>
<td>MOVZX</td>
<td><b>Mov</b>e with <b>z</b>ero-e<b>x</b>tend</td>
<td></td>
</tr>
<tr>
<td>POPAD</td>
<td><b>Pop</b> <b>a</b>ll <b>d</b>ouble-word (32-bit) registers from stack</td>
<td>Does not pop register ESP off of stack</td>
</tr>
<tr>
<td>POPFD</td>
<td><b>Pop</b> data into E<b>F</b>LAGS register</td>
<td></td>
</tr>
<tr>
<td>PUSHAD</td>
<td><b>Push</b> <b>a</b>ll <b>d</b>ouble-word (32-bit registers) onto stack</td>
<td></td>
</tr>
<tr>
<td>PUSHFD</td>
<td><b>Push</b> E<b>F</b>LAGS register onto stack</td>
<td></td>
</tr>
<tr>
<td>SCASD</td>
<td><b>Sca</b>n <b>s</b>tring data <b>d</b>ouble-word</td>
<td></td>
</tr>
<tr>
<td>SETA, SETAE, SETB, SETBE, SETC, SETE, SETG, SETGE, SETL, SETLE, SETNA, SETNAE, SETNB, SETNBE, SETNC, SETNE, SETNG, SETNGE, SETNL, SETNLE, SETNO, SETNP, SETNS, SETNZ, SETO, SETP, SETPE, SETPO, SETS, SETZ</td>
<td><b>Set</b> byte to one on condition</td>
<td></td>
</tr>
<tr>
<td>SHLD</td>
<td><b>Sh</b>ift <b>l</b>eft <b>d</b>ouble-word</td>
<td></td>
</tr>
<tr>
<td>SHRD</td>
<td><b>Sh</b>ift <b>r</b>ight <b>d</b>ouble-word</td>
<td></td>
</tr>
<tr>
<td>STOSx</td>
<td><b>Sto</b>re <b>s</b>tring</td>
<td></td>
</tr>
</table>
<p><a name="Added_with_80486" id="Added_with_80486"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=7" title="Edit section: Added with 80486">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/80486" title="80486" class="mw-redirect">80486</a></span></h4>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td>BSWAP</td>
<td><b>B</b>yte <b>Swap</b></td>
<td>Only works for 32 bit registers.</td>
</tr>
<tr>
<td>CMPXCHG</td>
<td><b>C</b>o<b>MP</b>are and e<b>XCH</b>an<b>G</b>e</td>
<td></td>
</tr>
<tr>
<td>INVD</td>
<td><b>Inv</b>ali<b>d</b>ate Internal Caches</td>
<td></td>
</tr>
<tr>
<td>INVLPG</td>
<td>Invalidate TLB Entry</td>
<td></td>
</tr>
<tr>
<td>WBINVD</td>
<td>Write Back and Invalidate Cache</td>
<td></td>
</tr>
<tr>
<td>XADD</td>
<td>Exchange and Add</td>
<td></td>
</tr>
</table>
<p><a name="Added_with_Pentium" id="Added_with_Pentium"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=8" title="Edit section: Added with Pentium">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/Pentium" title="Pentium">Pentium</a></span></h4>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td><a href="/wiki/CPUID" title="CPUID">CPUID</a></td>
<td><b>CPU</b> <b>ID</b>entification</td>
<td>See note below</td>
</tr>
<tr>
<td>CMPXCHG8B</td>
<td><b>C</b>o<b>MP</b>are and e<b>XCH</b>an<b>G</b>e <b>8</b> <b>b</b>ytes</td>
<td></td>
</tr>
<tr>
<td><a href="/w/index.php?title=RDMSR&amp;action=edit&amp;redlink=1" class="new" title="RDMSR (page does not exist)">RDMSR</a></td>
<td><b>R</b>ea<b>D</b> from <b>M</b>odel-<b>S</b>pecific <b>R</b>egister</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/RDTSC" title="RDTSC" class="mw-redirect">RDTSC</a></td>
<td><b>R</b>ea<b>D</b> <b>T</b>ime <b>S</b>tamp <b>C</b>ounter</td>
<td></td>
</tr>
<tr>
<td><a href="/w/index.php?title=WRMSR&amp;action=edit&amp;redlink=1" class="new" title="WRMSR (page does not exist)">WRMSR</a></td>
<td><b>WR</b>ite to <b>M</b>odel-<b>S</b>pecific <b>R</b>egister</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/RSM" title="RSM">RSM</a></td>
<td>Resume operation of interrupted program</td>
<td>SMM [System Management Mode]</td>
</tr>
</table>
<p>The <a href="/wiki/CPUID" title="CPUID">CPUID</a> instruction was fully introduced with the Pentium processor. It was also added to later <a href="/wiki/80486" title="80486" class="mw-redirect">80486</a> processors.</p>
<p><a name="Added_with_Pentium_MMX" id="Added_with_Pentium_MMX"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=9" title="Edit section: Added with Pentium MMX">edit</a>]</span> <span class="mw-headline">Added with Pentium MMX</span></h4>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td><a href="/w/index.php?title=RDPMC&amp;action=edit&amp;redlink=1" class="new" title="RDPMC (page does not exist)">RDPMC</a></td>
<td>Read the PMC [Performance Monitoring Counter]</td>
<td>Specified in the ECX register into registers EDX:EAX</td>
</tr>
</table>
<p><a name="Added_with_Pentium_Pro" id="Added_with_Pentium_Pro"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=10" title="Edit section: Added with Pentium Pro">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a></span></h4>
<p>Conditional MOV: CMOVA, CMOVAE, CMOVB, CMOVBE, CMOVC, CMOVE, CMOVG, CMOVGE, CMOVL, CMOVLE, CMOVNA, CMOVNAE, CMOVNB, CMOVNBE, CMOVNC, CMOVNE, CMOVNG, CMOVNGE, CMOVNL, CMOVNLE, CMOVNO, CMOVNP, CMOVNS, CMOVNZ, CMOVO, CMOVP, CMOVPE, CMOVPO, CMOVS, CMOVZ, SYSENTER (SYStem call ENTER), SYSEXIT (SYStem call EXIT), RDPMC*, UD2</p>
<ul>
<li>RDPMC <i>was introduced in the <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a> processor and the <a href="/wiki/Pentium" title="Pentium">Pentium</a> processor with <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> technology.</i></li>
</ul>
<p><a name="Added_with_AMD_K6-2" id="Added_with_AMD_K6-2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=11" title="Edit section: Added with AMD K6-2">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/AMD_K6-2" title="AMD K6-2">AMD K6-2</a></span></h4>
<p>SYSCALL, SYSRET (functionally equivalent to SYSENTER and SYSEXIT)</p>
<p><a name="Added_with_SSE" id="Added_with_SSE"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=12" title="Edit section: Added with SSE">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a></span></h4>
<p>MASKMOVQ, MOVNTPS, MOVNTQ, PREFETCH0, PREFETCH1, PREFETCH2, PREFETCHNTA, SFENCE (for Cacheability and Memory Ordering)</p>
<p><a name="Added_with_SSE2" id="Added_with_SSE2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=13" title="Edit section: Added with SSE2">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/SSE2" title="SSE2">SSE2</a></span></h4>
<p>CLFLUSH, LFENCE, MASKMOVDQU, MFENCE, MOVNTDQ, MOVNTI, MOVNTPD, PAUSE (for Cacheability)</p>
<p><a name="Added_with_SSE3" id="Added_with_SSE3"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=14" title="Edit section: Added with SSE3">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/SSE3" title="SSE3">SSE3</a></span></h4>
<p>LDDQU (for Video Encoding)</p>
<p>MONITOR, MWAIT (for <a href="/wiki/Thread_(computer_science)" title="Thread (computer science)">thread</a> synchronization; only on processors supporting <a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a> and some <a href="/wiki/Dual-core" title="Dual-core" class="mw-redirect">dual-core</a> processors like <a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a>, <a href="/wiki/Phenom_(processor)" title="Phenom (processor)">Phenom</a> and others)</p>
<p><a name="Added_with_Intel_VT" id="Added_with_Intel_VT"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=15" title="Edit section: Added with Intel VT">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a></span></h4>
<p>VMPTRLD, VMPTRST, VMCLEAR, VMREAD, VMWRITE, VMCALL, VMLAUNCH, VMRESUME, VMXOFF, VMXON</p>
<p><a name="Added_with_AMD-V" id="Added_with_AMD-V"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=16" title="Edit section: Added with AMD-V">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/X86_virtualization#AMD_virtualization_.28AMD-V.29" title="X86 virtualization">AMD-V</a></span></h4>
<p>CLGI, SKINIT, STGI, VMLOAD, VMMCALL, VMRUN, VMSAVE (SVM instructions of AMD-V)</p>
<p><a name="Added_with_x86-64" id="Added_with_x86-64"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=17" title="Edit section: Added with x86-64">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/X86-64" title="X86-64">x86-64</a></span></h4>
<p>CMPXCHG16B (CoMPaRe and eXCHanGe 16 bytes), RDTSCP (ReaD Time Stamp Counter and Processor ID)</p>
<p><a name="Added_with_SSE4a" id="Added_with_SSE4a"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=18" title="Edit section: Added with SSE4a">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/SSE4a" title="SSE4a" class="mw-redirect">SSE4a</a></span></h4>
<p>LZCNT, POPCNT (POPulation CouNT) - advanced bit manipulation</p>
<p><a name="x87_floating-point_instructions" id="x87_floating-point_instructions"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=19" title="Edit section: x87 floating-point instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/X87" title="X87">x87</a> floating-point instructions</span></h2>
<p><a name="Original_8087_instructions" id="Original_8087_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=20" title="Edit section: Original 8087 instructions">edit</a>]</span> <span class="mw-headline">Original <a href="/wiki/8087" title="8087" class="mw-redirect">8087</a> instructions</span></h3>
<p>F2XM1, FABS, FADD, FADDP, FBLD, FBSTP, FCHS, FCLEX, FCOM, FCOMP, FCOMPP, FDECSTP, FDISI, <a href="/wiki/Pentium_FDIV_bug" title="Pentium FDIV bug">FDIV</a>, FDIVP, FDIVR, FDIVRP, FENI, FFREE, FIADD, FICOM, FICOMP, FIDIV, FIDIVR, FILD, FIMUL, FINCSTP, FINIT, FIST, FISTP, FISUB, FISUBR, FLD, FLD1, FLDCW, FLDENV, FLDENVW, FLDL2E, FLDL2T, FLDLG2, FLDLN2, FLDPI, FLDZ, FMUL, FMULP, FNCLEX, FNDISI, FNENI, FNINIT, FNOP, FNSAVE, FNSAVEW, FNSTCW, FNSTENV, FNSTENVW, FNSTSW, FPATAN, FPREM, FPTAN, FRNDINT, FRSTOR, FRSTORW, FSAVE, FSAVEW, FSCALE, FSQRT, FST, FSTCW, FSTENV, FSTENVW, FSTP, FSTSW, FSUB, FSUBP, FSUBR, FSUBRP, FTST, FWAIT, FXAM, FXCH, FXTRACT, FYL2X, FYL2XP1</p>
<p><a name="Added_in_specific_processors_2" id="Added_in_specific_processors_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=21" title="Edit section: Added in specific processors">edit</a>]</span> <span class="mw-headline">Added in specific processors</span></h3>
<p><a name="Added_with_80287" id="Added_with_80287"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=22" title="Edit section: Added with 80287">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/80287" title="80287" class="mw-redirect">80287</a></span></h4>
<p>FSETPM</p>
<p><a name="Added_with_80387" id="Added_with_80387"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=23" title="Edit section: Added with 80387">edit</a>]</span> <span class="mw-headline">Added with <a href="/wiki/80387" title="80387" class="mw-redirect">80387</a></span></h4>
<p>FCOS, FLDENVD, FNSAVED, FNSTENVD, FPREM1, FRSTORD, FSAVED, FSIN, FSINCOS, FSTENVD, FUCOM, FUCOMP, FUCOMPP</p>
<p><a name="Added_with_Pentium_Pro_2" id="Added_with_Pentium_Pro_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=24" title="Edit section: Added with Pentium Pro">edit</a>]</span> <span class="mw-headline">Added with Pentium Pro</span></h4>
<ul>
<li><a href="/wiki/FCMOV" title="FCMOV">FCMOV</a> variants: FCMOVB, FCMOVBE, FCMOVE, FCMOVNB, FCMOVNBE, FCMOVNE, FCMOVNU, FCMOVU</li>
<li><a href="/w/index.php?title=FCOMI&amp;action=edit&amp;redlink=1" class="new" title="FCOMI (page does not exist)">FCOMI</a> variants: FCOMI, FCOMIP, FUCOMI, FUCOMIP</li>
</ul>
<p><a name="Added_with_SSE_2" id="Added_with_SSE_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=25" title="Edit section: Added with SSE">edit</a>]</span> <span class="mw-headline">Added with SSE</span></h4>
<ul>
<li>FXRSTOR*, FXSAVE*</li>
</ul>
<ul>
<li>Also supported on later Pentium IIs, though they do not contain SSE support</li>
</ul>
<p><a name="Added_with_SSE3_2" id="Added_with_SSE3_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=26" title="Edit section: Added with SSE3">edit</a>]</span> <span class="mw-headline">Added with SSE3</span></h4>
<p>FISTTP (x87 to integer conversion)</p>
<p><a name="Undocumented_instructions" id="Undocumented_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=27" title="Edit section: Undocumented instructions">edit</a>]</span> <span class="mw-headline">Undocumented instructions</span></h3>
<p>FFREEP performs FFREE ST(i) and pop stack</p>
<p><a name="SIMD_instructions" id="SIMD_instructions"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=28" title="Edit section: SIMD instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/SIMD" title="SIMD">SIMD</a> instructions</span></h2>
<p><a name="MMX_instructions" id="MMX_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=29" title="Edit section: MMX instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> instructions</span></h3>
<p><i>added with <a href="/wiki/Pentium_MMX" title="Pentium MMX" class="mw-redirect">Pentium MMX</a></i> EMMS, MOVD, MOVQ, PACKSSDW, PACKSSWB, PACKUSWB, PADDB, PADDD, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW, PAND, PANDN, PCMPEQB, PCMPEQD, PCMPEQW, PCMPGTB, PCMPGTD, PCMPGTW, PMADDWD, PMULHW, PMULLW, POR, PSLLD, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLQ, PSRLW, PSUBB, PSUBD, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW, PSUBW, PUNPCKHBW, PUNPCKHDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLWD, PXOR</p>
<p><a name="MMX.2B_instructions" id="MMX.2B_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=30" title="Edit section: MMX+ instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Extended_MMX" title="Extended MMX">MMX+</a> instructions</span></h3>
<p><a name="added_with_Athlon" id="added_with_Athlon"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=31" title="Edit section: added with Athlon">edit</a>]</span> <span class="mw-headline">added with <a href="/wiki/Athlon" title="Athlon">Athlon</a></span></h4>
<p>Same as the SSE <a href="/wiki/SIMD" title="SIMD">SIMD</a> Integer Instructions which operated on <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> registers.</p>
<p><a name="EMMX_instructions" id="EMMX_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=32" title="Edit section: EMMX instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Extended_MMX" title="Extended MMX">EMMX</a> instructions</span></h3>
<p><a name="added_with_6x86MX_from_Cyrix.2C_deprecated_now" id="added_with_6x86MX_from_Cyrix.2C_deprecated_now"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=33" title="Edit section: added with 6x86MX from Cyrix, deprecated now">edit</a>]</span> <span class="mw-headline">added with <a href="/wiki/6x86MX" title="6x86MX" class="mw-redirect">6x86MX</a> from <a href="/wiki/Cyrix" title="Cyrix">Cyrix</a>, deprecated now</span></h4>
<p>PAVEB, PADDSIW, PMAGW, PDISTIB, PSUBSIW, PMVZB, PMULHRW, PMVNZB, PMVLZB, PMVGEZB, PMULHRIW, PMACHRIW</p>
<p><a name="3DNow.21_instructions" id="3DNow.21_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=34" title="Edit section: 3DNow! instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/3DNow!" title="3DNow!">3DNow!</a> instructions</span></h3>
<p><a name="added_with_K6-2" id="added_with_K6-2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=35" title="Edit section: added with K6-2">edit</a>]</span> <span class="mw-headline">added with <a href="/wiki/K6-2" title="K6-2" class="mw-redirect">K6-2</a></span></h4>
<p>FEMMS, PAVGUSB, PF2ID, PFACC, PFADD, PFCMPEQ, PFCMPGE, PFCMPGT, PFMAX, PFMIN, PFMUL, PFRCP, PFRCPIT1, PFRCPIT2, PFRSQIT1, PFRSQRT, PFSUB, PFSUBR, PI2FD, PMULHRW, PREFETCH, PREFETCHW</p>
<p><a name="3DNow.21.2B_instructions" id="3DNow.21.2B_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=36" title="Edit section: 3DNow!+ instructions">edit</a>]</span> <span class="mw-headline">3DNow!+ instructions</span></h3>
<p><a name="added_with_Athlon_2" id="added_with_Athlon_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=37" title="Edit section: added with Athlon">edit</a>]</span> <span class="mw-headline">added with <a href="/wiki/Athlon" title="Athlon">Athlon</a></span></h4>
<p>PF2IW, PFNACC, PFPNACC, PI2FW, PSWAPD<br /></p>
<p><a name="added_with_Geode_GX" id="added_with_Geode_GX"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=38" title="Edit section: added with Geode GX">edit</a>]</span> <span class="mw-headline">added with <a href="/wiki/Geode_GX" title="Geode GX" class="mw-redirect">Geode GX</a></span></h4>
<p>PFRSQRTV, PFRCPV</p>
<p><a name="SSE_instructions" id="SSE_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=39" title="Edit section: SSE instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> instructions</span></h3>
<p><i>added with <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a></i> <i>also see integer instruction added with Pentium III</i></p>
<blockquote>
<p><a name="SSE_SIMD_Floating-Point_Instructions" id="SSE_SIMD_Floating-Point_Instructions"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=40" title="Edit section: SSE SIMD Floating-Point Instructions">edit</a>]</span> <span class="mw-headline">SSE SIMD Floating-Point Instructions</span></h4>
<p>ADDPS, ADDSS, CMPPS, CMPSS, COMISS, CVTPI2PS, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2PI, CVTTSS2SI, DIVPS, DIVSS, LDMXCSR, MAXPS, MAXSS, MINPS, MINSS, MOVAPS, MOVHLPS, MOVHPS, MOVLHPS, MOVLPS, MOVMSKPS, MOVNTPS, MOVSS, MOVUPS, MULPS, MULSS, RCPPS, RCPSS, RSQRTPS, RSQRTSS, SHUFPS, SQRTPS, SQRTSS, STMXCSR, SUBPS, SUBSS, UCOMISS, UNPCKHPS, UNPCKLPS</p>
<a name="SSE_SIMD_Integer_Instructions" id="SSE_SIMD_Integer_Instructions"></a>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=41" title="Edit section: SSE SIMD Integer Instructions">edit</a>]</span> <span class="mw-headline">SSE SIMD Integer Instructions</span></h4>
<p>ANDNPS, ANDPS, ORPS, PAVGB, PAVGW, PEXTRW, PINSRW, PMAXSW, PMAXUB, PMINSW, PMINUB, PMOVMSKB, PMULHUW, PSADBW, PSHUFW, XORPS</p>
</blockquote>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td>MOVUPS xmm1, xmm2/m128</td>
<td>0F 10 /r</td>
<td>Move Unaligned Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVSS xmm1, xmm2/m32</td>
<td>F3 0F 10 /r</td>
<td>Move Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVUPS xmm2/m128, xmm1</td>
<td>0F 11 /r</td>
<td>Move Unaligned Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVSS xmm2/m32, xmm1</td>
<td>F3 0F 11 /r</td>
<td>Move Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVLPS xmm, m64</td>
<td>0F 12 /r</td>
<td>Move Low Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVHLPS xmm1, xmm2</td>
<td>0F 12 /r</td>
<td>Move Packed Single-Precision Floating-Point Values High to Low</td>
<td></td>
</tr>
<tr>
<td>MOVLPS m64, xmm</td>
<td>0F 13 /r</td>
<td>Move Low Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>UNPCKLPS xmm1, xmm2/m128</td>
<td>0F 14 /r</td>
<td>Unpack and Interleave Low Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>UNPCKHPS xmm1, xmm2/m128</td>
<td>0F 15 /r</td>
<td>Unpack and Interleave High Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVHPS xmm, m64</td>
<td>0F 16 /r</td>
<td>Move High Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVLHPS xmm1, xmm2</td>
<td>0F 16 /r</td>
<td>Move Packed Single-Precision Floating-Point Values Low to High</td>
<td></td>
</tr>
<tr>
<td>MOVHPS m64, xmm</td>
<td>0F 17 /r</td>
<td>Move High Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>PREFETCHNTA</td>
<td>0F 18 /0</td>
<td>Prefetch Data Into Caches (non-temporal data with respect to all cache levels)</td>
<td></td>
</tr>
<tr>
<td>PREFETCH0</td>
<td>0F 18 /1</td>
<td>Prefetch Data Into Caches (temporal data)</td>
<td></td>
</tr>
<tr>
<td>PREFETCH1</td>
<td>0F 18 /2</td>
<td>Prefetch Data Into Caches (temporal data with respect to first level cache)</td>
<td></td>
</tr>
<tr>
<td>PREFETCH2</td>
<td>0F 18 /3</td>
<td>Prefetch Data Into Caches (temporal data with respect to second level cache)</td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td>0F 1F /0</td>
<td>No Operation</td>
<td></td>
</tr>
<tr>
<td>MOVAPS xmm1, xmm2/m128</td>
<td>0F 28 /r</td>
<td>Move Aligned Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVAPS xmm2/m128, xmm1</td>
<td>0F 29 /r</td>
<td>Move Aligned Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>CVTPI2PS xmm, mm/m64</td>
<td>0F 2A /r</td>
<td>Convert Packed Dword Integers to Packed Single-Precision FP Values</td>
<td></td>
</tr>
<tr>
<td>CVTSI2SS xmm, r/m32</td>
<td>F3 0F 2A /r</td>
<td>Convert Dword Integer to Scalar Single-Precision FP Value</td>
<td></td>
</tr>
<tr>
<td>MOVNTPS m128, xmm</td>
<td>0F 2B /r</td>
<td>Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</td>
<td></td>
</tr>
<tr>
<td>CVTTPS2PI mm, xmm/m64</td>
<td>0F 2C /r</td>
<td>Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers</td>
<td></td>
</tr>
<tr>
<td>CVTTSS2SI r32, xmm/m32</td>
<td>F3 0F 2C /r</td>
<td>Convert with Truncation Scalar Single-Precision FP Value to Dword Integer</td>
<td></td>
</tr>
<tr>
<td>CVTPS2PI mm, xmm/m64</td>
<td>0F 2D /r</td>
<td>Convert Packed Single-Precision FP Values to Packed Dword Integers</td>
<td></td>
</tr>
<tr>
<td>CVTSS2SI r32, xmm/m32</td>
<td>F3 0F 2D /r</td>
<td>Convert Scalar Single-Precision FP Value to Dword Integer</td>
<td></td>
</tr>
<tr>
<td>UCOMISS xmm1, xmm2/m32</td>
<td>0F 2E /r</td>
<td>Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS</td>
<td></td>
</tr>
<tr>
<td>COMISS xmm1, xmm2/m32</td>
<td>0F 2F /r</td>
<td>Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</td>
<td></td>
</tr>
<tr>
<td>SQRTPS xmm1, xmm2/m128</td>
<td>0F 51 /r</td>
<td>Compute Square Roots of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>SQRTSS xmm1, xmm2/m32</td>
<td>F3 0F 51 /r</td>
<td>Compute Square Root of Scalar Single-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>RSQRTPS xmm1, xmm2/m128</td>
<td>0F 52 /r</td>
<td>Compute Reciprocal of Square Root of Packed Single-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>RSQRTSS xmm1, xmm2/m32</td>
<td>F3 0F 52 /r</td>
<td>Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>RCPPS xmm1, xmm2/m128</td>
<td>0F 53 /r</td>
<td>Compute Reciprocal of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>RCPSS xmm1, xmm2/m32</td>
<td>F3 0F 53 /r</td>
<td>Compute Reciprocal of Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>ANDPS xmm1, xmm2/m128</td>
<td>0F 54 /r</td>
<td>Bitwise Logical AND of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>ANDNPS xmm1, xmm2/m128</td>
<td>0F 55 /r</td>
<td>Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>ORPS xmm1, xmm2/m128</td>
<td>0F 56 /r</td>
<td>Bitwise Logical OR of Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>XORPS xmm1, xmm2/m128</td>
<td>0F 57 /r</td>
<td>Bitwise Logical XOR for Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>ADDPS xmm1, xmm2/m128</td>
<td>0F 58 /r</td>
<td>Add Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>ADDSS xmm1, xmm2/m32</td>
<td>F3 0F 58 /r</td>
<td>Add Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MULPS xmm1, xmm2/m128</td>
<td>0F 59 /r</td>
<td>Multiply Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MULSS xmm1, xmm2/m32</td>
<td>F3 0F 59 /r</td>
<td>Multiply Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>SUBPS xmm1, xmm2/m128</td>
<td>0F 5C /r</td>
<td>Subtract Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>SUBSS xmm1, xmm2/m32</td>
<td>F3 0F 5C /r</td>
<td>Subtract Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MINPS xmm1, xmm2/m128</td>
<td>0F 5D /r</td>
<td>Return Minimum Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MINSS xmm1, xmm2/m32</td>
<td>F3 0F 5D /r</td>
<td>Return Minimum Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>DIVPS xmm1, xmm2/m128</td>
<td>0F 5E /r</td>
<td>Divide Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>DIVSS xmm1, xmm2/m32</td>
<td>F3 0F 5E /r</td>
<td>Divide Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MAXPS xmm1, xmm2/m128</td>
<td>0F 5F /r</td>
<td>Return Maximum Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MAXSS xmm1, xmm2/m32</td>
<td>F3 0F 5F /r</td>
<td>Return Maximum Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>PSHUFW mm1, mm2/m64, imm8</td>
<td>0F 70 /r ib</td>
<td>Shuffle Packed Words</td>
<td></td>
</tr>
<tr>
<td>LDMXCSR m32</td>
<td>0F AE /2</td>
<td>Load MXCSR Register State</td>
<td></td>
</tr>
<tr>
<td>STMXCSR m32</td>
<td>0F AE /3</td>
<td>Store MXCSR Register State</td>
<td></td>
</tr>
<tr>
<td>SFENCE</td>
<td>0F AE /7</td>
<td>Store Fence</td>
<td></td>
</tr>
<tr>
<td>CMPPS xmm1, xmm2/m128, imm8</td>
<td>0F C2 /r ib</td>
<td>Compare Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>CMPSS xmm1, xmm2/m32, imm8</td>
<td>F3 0F C2 /r ib</td>
<td>Compare Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>PINSRW mm, r32/m16, imm8</td>
<td>0F C4 /r</td>
<td>Insert Word</td>
<td></td>
</tr>
<tr>
<td>PEXTRW r32, mm, imm8</td>
<td>0F C5 /r</td>
<td>Extract Word</td>
<td></td>
</tr>
<tr>
<td>SHUFPS xmm1, xmm2/m128, imm8</td>
<td>0F C6 /r ib</td>
<td>Shuffle Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>PMOVMSKB r32, mm</td>
<td>0F D7 /r</td>
<td>Move Byte Mask</td>
<td></td>
</tr>
<tr>
<td>PMINUB mm1, mm2/m64</td>
<td>0F DA /r</td>
<td>Minimum of Packed Unsigned Byte Integers</td>
<td></td>
</tr>
<tr>
<td>PMAXUB mm1, mm2/m64</td>
<td>0F DE /r</td>
<td>Maximum of Packed Unsigned Byte Integers</td>
<td></td>
</tr>
<tr>
<td>PAVGB mm1, mm2/m64</td>
<td>0F E0 /r</td>
<td>Average Packed Integers</td>
<td></td>
</tr>
<tr>
<td>PAVGW mm1, mm2/m64</td>
<td>0F E3 /r</td>
<td>Average Packed Integers</td>
<td></td>
</tr>
<tr>
<td>PMULHUW mm1, mm2/m64</td>
<td>0F E4 /r</td>
<td>Multiply Packed Unsigned Integers and Store High Result</td>
<td></td>
</tr>
<tr>
<td>MOVNTQ m64, mm</td>
<td>0F E7 /r</td>
<td>Store of Quadword Using Non-Temporal Hint</td>
<td></td>
</tr>
<tr>
<td>PMINSW mm1, mm2/m64</td>
<td>0F EA /r</td>
<td>Minimum of Packed Signed Word Integers</td>
<td></td>
</tr>
<tr>
<td>PMAXSW mm1, mm2/m64</td>
<td>0F EE /r</td>
<td>Maximum of Packed Signed Word Integers</td>
<td></td>
</tr>
<tr>
<td>PSADBW mm1, mm2/m64</td>
<td>0F F6 /r</td>
<td>Compute Sum of Absolute Differences</td>
<td></td>
</tr>
<tr>
<td>MASKMOVQ mm1, mm2</td>
<td>0F F7 /r</td>
<td>Store Selected Bytes of Quadword</td>
<td></td>
</tr>
</table>
<p><a name="SSE2_instructions" id="SSE2_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=42" title="Edit section: SSE2 instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/SSE2" title="SSE2">SSE2</a> instructions</span></h3>
<p><i>added with <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a></i> <i>also see integer instructions added with Pentium 4</i></p>
<blockquote>
<p><a name="SSE2_SIMD_Floating-Point_Instructions" id="SSE2_SIMD_Floating-Point_Instructions"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=43" title="Edit section: SSE2 SIMD Floating-Point Instructions">edit</a>]</span> <span class="mw-headline">SSE2 SIMD Floating-Point Instructions</span></h4>
<p>ADDPD, ADDSD, ANDNPD, ANDPD, CMPPD, CMPSD*, COMISD, CVTDQ2PD, CVTDQ2PS, CVTPD2DQ, CVTPD2PI, CVTPD2PS, CVTPI2PD, CVTPS2DQ, CVTPS2PD, CVTSD2SI, CVTSD2SS, CVTSI2SD, CVTSS2SD, CVTTPD2DQ, CVTTPD2PI, CVTPS2DQ, CVTTSD2SI, DIVPD, DIVSD, MAXPD, MAXSD, MINPD, MINSD, <a href="/wiki/MOVAPD" title="MOVAPD">MOVAPD</a>, <a href="/wiki/MOVHPD" title="MOVHPD">MOVHPD</a>, MOVLPD, MOVMSKPD, MOVSD*, MOVUPD, MULPD, MULSD, ORPD, SHUFPD, SQRTPD, SQRTSD, SUBPD, SUBSD, UCOMISD, UNPCKHPD, UNPCKLPD, XORPD</p>
<ul>
<li>CMPSD <i>and</i> MOVSD <i>have the same name as the <a href="/wiki/String_(computer_science)" title="String (computer science)">string</a> instruction mnemonics</i> CMPSD (CMPS) <i>and</i> MOVSD (MOVS)<i>, however, the former refer to scalar <a href="/wiki/Double_precision" title="Double precision">double-precision</a> <a href="/wiki/Floating_point" title="Floating point">floating-points</a> whereas the latters refer to <a href="/wiki/Integer_(computer_science)" title="Integer (computer science)">doubleword</a> strings.</i></li>
</ul>
<a name="SSE2_SIMD_Integer_Instructions" id="SSE2_SIMD_Integer_Instructions"></a>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=44" title="Edit section: SSE2 SIMD Integer Instructions">edit</a>]</span> <span class="mw-headline">SSE2 SIMD Integer Instructions</span></h4>
<p>MOVDQ2Q, MOVDQA, MOVDQU, MOVQ2DQ, PADDQ, PSUBQ, PMULUDQ, PSHUFHW, PSHUFLW, PSHUFD, PSLLDQ, PSRLDQ, PUNPCKHQDQ, PUNPCKLQDQ</p>
</blockquote>
<p><a name="SSE3_instructions" id="SSE3_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=45" title="Edit section: SSE3 instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/SSE3" title="SSE3">SSE3</a> instructions</span></h3>
<p><i>added with Pentium 4 supporting SSE3</i> <i>also see integer and floating-point instructions added with Pentium 4 SSE3</i></p>
<blockquote>
<p><a name="SSE3_SIMD_Floating-Point_Instructions" id="SSE3_SIMD_Floating-Point_Instructions"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=46" title="Edit section: SSE3 SIMD Floating-Point Instructions">edit</a>]</span> <span class="mw-headline">SSE3 SIMD Floating-Point Instructions</span></h4>
<ul>
<li>ADDSUBPD, ADDSUBPS (for Complex Arithmetic)</li>
<li>HADDPD, HADDPS, HSUBPD, HSUBPS (for Graphics)</li>
<li><a href="/wiki/MOVDDUP" title="MOVDDUP">MOVDDUP</a>, MOVSHDUP, MOVSLDUP (for Complex Arithmetic)</li>
</ul>
</blockquote>
<p><a name="SSSE3_instructions" id="SSSE3_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=47" title="Edit section: SSSE3 instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/SSSE3" title="SSSE3">SSSE3</a> instructions</span></h3>
<p><i>added with <a href="/wiki/Xeon" title="Xeon">Xeon</a> 5100 series and initial <a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a></i></p>
<ul>
<li>PSIGNW, PSIGND, PSIGNB</li>
<li>PSHUFB</li>
<li>PMULHRSW, PMADDUBSW</li>
<li>PHSUBW, PHSUBSW, PHSUBD</li>
<li>PHADDW, PHADDSW, PHADDD</li>
<li>PALIGNR</li>
<li>PABSW, PABSD, PABSB</li>
</ul>
<p><a name="SSE4_instructions" id="SSE4_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=48" title="Edit section: SSE4 instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/SSE4" title="SSE4">SSE4</a> instructions</span></h3>
<blockquote>
<p><a name="SSE4.1" id="SSE4.1"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=49" title="Edit section: SSE4.1">edit</a>]</span> <span class="mw-headline"><a href="/wiki/SSE4.1" title="SSE4.1" class="mw-redirect">SSE4.1</a></span></h4>
<p><i>added with <a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a> x9000 series</i></p>
<ul>
<li>MPSADBW</li>
<li>PHMINPOSUW</li>
<li>PMULLD, PMULDQ</li>
<li>DPPS, DPPD</li>
<li>BLENDPS, BLENDPD, BLENDVPS, BLENDVPD, PBLENDVB, PBLENDW</li>
<li>PMINSB, PMAXSB, PMINUW, PMAXUW, PMINUD, PMAXUD, PMINSD, PMAXSD</li>
<li>ROUNDPS, ROUNDSS, ROUNDPD, ROUNDSD</li>
<li>INSERTPS, PINSRB, PINSRD/PINSRQ, EXTRACTPS, PEXTRB, PEXTRW, PEXTRD/PEXTRQ</li>
<li>PMOVSXBW, PMOVZXBW, PMOVSXBD, PMOVZXBD, PMOVSXBQ, PMOVZXBQ, PMOVSXWD, PMOVZXWD, PMOVSXWQ, PMOVZXWQ, PMOVSXDQ, *PMOVZXDQ</li>
<li>PTEST</li>
<li>PCMPEQQ</li>
<li>PACKUSDW</li>
<li>MOVNTDQA</li>
</ul>
<a name="SSE4a" id="SSE4a"></a>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=50" title="Edit section: SSE4a">edit</a>]</span> <span class="mw-headline"><a href="/wiki/SSE4a" title="SSE4a" class="mw-redirect">SSE4a</a></span></h4>
<p><i>added with <a href="/wiki/Phenom_(processor)" title="Phenom (processor)">Phenom</a> processors</i></p>
<ul>
<li>EXTRQ/INSERTQ</li>
<li>MOVNTSD/MOVNTSS</li>
</ul>
<a name="SSE4.2" id="SSE4.2"></a>
<h4><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=51" title="Edit section: SSE4.2">edit</a>]</span> <span class="mw-headline"><a href="/wiki/SSE4.2" title="SSE4.2" class="mw-redirect">SSE4.2</a></span></h4>
<p><i>to be added with <a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)" class="mw-redirect">Nehalem</a> processors</i></p>
<ul>
<li>CRC32</li>
<li>PCMPESTRI</li>
<li>PCMPESTRM</li>
<li>PCMPISTRI</li>
<li>PCMPISTRM</li>
<li>PCMPGTQ</li>
</ul>
</blockquote>
<p><a name="FMA_instructions" id="FMA_instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=52" title="Edit section: FMA instructions">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Fused_multiply-add" title="Fused multiply-add" class="mw-redirect">FMA</a> instructions</span></h3>
<table class="wikitable">
<tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning</th>
<th>Notes</th>
</tr>
<tr>
<td>VFMADDPD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 69 /r /is4</td>
<td>Fused Multiply-Add of Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMADDPS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 68 /r /is4</td>
<td>Fused Multiply-Add of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMADDSD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 6B /r /is4</td>
<td>Fused Multiply-Add of Scalar Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMADDSS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 6A /r /is4</td>
<td>Fused Multiply-Add of Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMADDSUBPD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 5D /r /is4</td>
<td>Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMADDSUBPS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 5C /r /is4</td>
<td>Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMSUBADDPD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 5F /r /is4</td>
<td>Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMSUBADDPS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 5E /r /is4</td>
<td>Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMSUBPD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 6D /r /is4</td>
<td>Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMSUBPS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 6C /r /is4</td>
<td>Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMSUBSD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 6F /r /is4</td>
<td>Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFMSUBSS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 6E /r /is4</td>
<td>Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFNMADDPD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 79 /r /is4</td>
<td>Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFNMADDPS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 78 /r /is4</td>
<td>Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFNMADDSD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 7B /r /is4</td>
<td>Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFNMADDSS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 7A /r /is4</td>
<td>Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFNMSUBPD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 7D /r /is4</td>
<td>Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFNMSUBPS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 7C /r /is4</td>
<td>Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFNMSUBSD xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 7F /r /is4</td>
<td>Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>VFNMSUBSS xmm0, xmm1, xmm2, xmm3</td>
<td>C4E3 WvvvvL01 7E /r /is4</td>
<td>Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
</table>
<p><a name="Undocumented_instructions_2" id="Undocumented_instructions_2"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=53" title="Edit section: Undocumented instructions">edit</a>]</span> <span class="mw-headline">Undocumented instructions</span></h2>
<p>The x86 CPUs contain <a href="/wiki/Illegal_opcode" title="Illegal opcode">undocumented instructions</a> which are implemented on the chips but never listed in any official available document.</p>
<table class="wikitable">
<tr>
<th>mnemonic</th>
<th>opcode</th>
<th>description</th>
<th>undoc status</th>
</tr>
<tr>
<td>AAM imm8</td>
<td>D4 imm8</td>
<td>Divide AL by imm8, put the quotient in AH, and the remainder in AL</td>
<td>Available beginning with 8086, documented since Pentium (earlier documentation lists no arguments)</td>
</tr>
<tr>
<td>AAD imm8</td>
<td>D5 imm8</td>
<td>Multiplication counterpart of AAM</td>
<td>Available beginning with 8086, documented since Pentium (earlier documentation lists no arguments)</td>
</tr>
<tr>
<td>SALC</td>
<td>D6</td>
<td>Set AL depending on the value of the Carry Flag</td>
<td>Available beginning with 8086, but only documented since Pentium Pro.</td>
</tr>
<tr>
<td>ICEBP</td>
<td>F1</td>
<td>Single byte single-step exception / Invoke <a href="/wiki/In-circuit_emulator" title="In-circuit emulator">ICE</a></td>
<td>Available beginning with 80386, documented (as INT1) since Pentium Pro</td>
</tr>
<tr>
<td><a href="/wiki/LOADALL" title="LOADALL">LOADALL</a></td>
<td>0F 05</td>
<td>Loads All Registers from Memory Address 0x000800H</td>
<td>Only available on 80286</td>
</tr>
<tr>
<td>LOADALLD</td>
<td>0F 07</td>
<td>Loads All Registers from Memory Address ES:EDI</td>
<td>Only available on 80386</td>
</tr>
<tr>
<td>POP CS</td>
<td>0F</td>
<td>Pop top of the stack into CS Segment register</td>
<td>Only available on 8086. Beginning with 80286 this opcode is used as a prefix for 2-Byte-Instructions</td>
</tr>
</table>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=54" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small"></div>
<ul>
<li><a href="http://developer.intel.com/design/pentium/manuals/24319101.pdf" class="external text" title="http://developer.intel.com/design/pentium/manuals/24319101.pdf" rel="nofollow">Intel Architecture Software Developer's Manual - Volume 2</a> (Pentium Pro edition)</li>
</ul>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=55" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<table class="metadata plainlinks mbox-small" style="border:1px solid #aaa; background-color:#f9f9f9;">
<tr>
<td class="mbox-image"><a href="http://en.wikibooks.org/wiki/Special:Search/X86_instruction_listings" title="b:Special:Search/X86 instruction listings"><img alt="Sister project" src="http://upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/40px-Wikibooks-logo-en-noslogan.svg.png" width="40" height="40" border="0" /></a></td>
<td class="mbox-text" style="">The <a href="/wiki/Wikibooks" title="Wikibooks">Wikibook</a> <i><a href="http://en.wikibooks.org/wiki/X86_Assembly" class="extiw" title="wikibooks:X86 Assembly">X86 Assembly</a></i> has a page on the topic of
<div style="margin-left:10px;"><i><b><a href="http://en.wikibooks.org/wiki/X86_Assembly/X86_Instructions" class="extiw" title="wikibooks:X86 Assembly/X86 Instructions">X86 Instructions</a></b></i></div>
</td>
</tr>
</table>
<ul>
<li><a href="http://home.comcast.net/~fbui/intel.html" class="external text" title="http://home.comcast.net/~fbui/intel.html" rel="nofollow">The 8086 / 80286 / 80386 / 80486 Instruction Set</a></li>
<li><a href="http://www.intel.com/products/processor/manuals/index.htm" class="external text" title="http://www.intel.com/products/processor/manuals/index.htm" rel="nofollow">Free IA-32 and x86-64 documentation</a>, provided by Intel</li>
<li><a href="http://www.linuxmedialabs.com/nasm/html/nasmdoca.html" class="external text" title="http://www.linuxmedialabs.com/nasm/html/nasmdoca.html" rel="nofollow">Netwide Assembler x86 Instruction Reference</a> (from <a href="/wiki/Netwide_Assembler" title="Netwide Assembler">Netwide Assembler</a>)</li>
<li><a href="http://siyobik.info/index.php?module=x86" class="external text" title="http://siyobik.info/index.php?module=x86" rel="nofollow">x86 Instruction Set Reference</a></li>
<li><a href="http://ref.x86asm.net" class="external text" title="http://ref.x86asm.net" rel="nofollow">X86 Opcode and Instruction Reference</a></li>
</ul>


<!-- 
NewPP limit report
Preprocessor node count: 213/1000000
Post-expand include size: 2335/2048000 bytes
Template argument size: 746/2048000 bytes
Expensive parser function count: 0/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:628229-0!1!0!default!!en!2 and timestamp 20090513185310 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/X86_instruction_listings">http://en.wikipedia.org/wiki/X86_instruction_listings</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:X86_instructions" title="Category:X86 instructions">X86 instructions</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/X86_instruction_listings" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:X86_instruction_listings" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=X86_instruction_listings&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=X86_instruction_listings" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content  the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate/Now/en?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=spontaneous_donation" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/X86_instruction_listings" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/X86_instruction_listings" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=X86_instruction_listings&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=X86_instruction_listings&amp;oldid=289721892" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=X86_instruction_listings&amp;id=289721892">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Jeu_d%27instruction_x86">Franais</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 13 May 2009, at 18:53 (UTC).</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv162 in 0.057 secs. --></body></html>
