// SPDX-License-Identifier: GPL-2.0-only
/*
 * MTD access to the ESP32-S31 bootloader-provided Flash MMU window.
 *
 * The bootloader configures SPI1 Flash auto-suspend before handing off to
 * Linux. Write and erase use an OpenSBI M-mode proxy for the ROM APIs; any
 * Flash XIP access makes SPI1 suspend and automatically resume the operation.
 */

#include <linux/cpumask.h>
#include <linux/io.h>
#include <linux/mutex.h>
#include <linux/module.h>
#include <linux/mtd/mtd.h>
#include <linux/mtd/partitions.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/workqueue.h>

#include <asm/sbi.h>

#include <linux/soc/espressif/esp32s31-cache.h>

#define ESP_PARTITION_TABLE_OFFSET	0x8000
#define ESP_PARTITION_TABLE_SIZE	0xc00
#define ESP_PARTITION_ENTRY_SIZE	32
#define ESP_PARTITION_MAGIC		0x50aa
#define ESP_PARTITION_MAGIC_MD5		0xebeb
#define ESP_PARTITION_MAGIC_END		0xffff
#define ESP32S31_FLASH_WRITE_SIZE	32
#define ESP32S31_SBI_EXT_FLASH		0x09000000
#define ESP32S31_SBI_FLASH_WRITE	0
#define ESP32S31_SBI_FLASH_ERASE	1
#define ESP32S31_FLASH_XIP_BASE		0x40000000
#define ESP32S31_FLASH_SIZE		0x01000000

struct esp_partition_entry {
	__le16 magic;
	u8 type;
	u8 subtype;
	__le32 offset;
	__le32 size;
	char label[16];
	__le32 flags;
} __packed;

struct esp32s31_flash {
	void __iomem *base;
	phys_addr_t phys_base;
	struct mtd_info mtd;
	struct mtd_partition *parts;
	unsigned int nr_parts;
	struct mutex lock;
};

/*
 * Direct mapping, for execute-in-place filesystems.
 *
 * The whole 16 MiB flash is already visible in the CPU address space at
 * ESP32S31_FLASH_XIP_BASE - it is where the kernel itself executes from - so a
 * caller can be handed the address rather than a copy. cramfs with
 * CONFIG_CRAMFS_MTD uses this to map file pages straight into userspace with
 * remap_pfn_range(), so library text costs no RAM at all and never faults in
 * from the SD card.
 *
 * Nothing is pinned or refcounted here because the window is a permanent
 * hardware mapping; unpoint has nothing to undo.
 */
static int esp32s31_flash_point(struct mtd_info *mtd, loff_t from, size_t len,
				size_t *retlen, void **virt,
				resource_size_t *phys)
{
	struct esp32s31_flash *flash = container_of(mtd, struct esp32s31_flash, mtd);

	if (from < 0 || from >= mtd->size)
		return -EINVAL;
	if (len > mtd->size - from)
		len = mtd->size - from;

	*virt = (void __force *)(flash->base + from);
	if (phys)
		*phys = flash->phys_base + from;
	*retlen = len;
	return 0;
}

static int esp32s31_flash_unpoint(struct mtd_info *mtd, loff_t from, size_t len)
{
	return 0;
}

static int esp32s31_flash_read(struct mtd_info *mtd, loff_t from,
				       size_t len, size_t *retlen, u_char *buf)
{
	struct esp32s31_flash *flash = container_of(mtd, struct esp32s31_flash, mtd);

	if (from < 0 || from >= mtd->size || len > mtd->size - from)
		return -EINVAL;

	memcpy_fromio(buf, flash->base + from, len);
	*retlen = len;
	return 0;
}

static int esp32s31_flash_rom_result(const char *operation, struct sbiret ret)
{
	int result = ret.error ? ret.value ?: 1 : ret.value;

	if (!result)
		return 0;
	pr_err("esp32s31-flash: ROM %s failed: SBI error %ld, result %#x\n",
	       operation, ret.error, result);
	return result == 2 ? -ETIMEDOUT : -EIO;
}

/*
 * The ROM proxy lives in OpenSBI, which is hart 1's firmware only. The second
 * CPU is hart 0, lent by FreeRTOS, and its monitor refuses this extension - so
 * the call is made on the boot CPU wherever the caller happens to be running.
 * Both callers hold flash->lock and may sleep.
 */
struct esp32s31_flash_call {
	unsigned long fid, address, buffer, length;
	struct sbiret ret;
};

static long esp32s31_flash_call_fn(void *arg)
{
	struct esp32s31_flash_call *call = arg;

	call->ret = sbi_ecall(ESP32S31_SBI_EXT_FLASH, call->fid, call->address,
			      call->buffer, call->length, 0, 0, 0);
	return 0;
}

static struct sbiret esp32s31_flash_call(unsigned long fid, unsigned long address,
					 unsigned long buffer, unsigned long length)
{
	struct esp32s31_flash_call call = {
		.fid = fid, .address = address, .buffer = buffer, .length = length,
	};

	if (IS_ENABLED(CONFIG_SMP))
		work_on_cpu(cpumask_first(cpu_online_mask), esp32s31_flash_call_fn, &call);
	else
		esp32s31_flash_call_fn(&call);
	return call.ret;
}

static int esp32s31_flash_program(u32 address, const u32 *buffer, u32 length)
{
	return esp32s31_flash_rom_result("write",
		esp32s31_flash_call(ESP32S31_SBI_FLASH_WRITE, address,
				    virt_to_phys((void *)buffer), length));
}

static int esp32s31_flash_erase_rom(u32 address, u32 length)
{
	return esp32s31_flash_rom_result("erase",
		esp32s31_flash_call(ESP32S31_SBI_FLASH_ERASE, address, 0, length));
}

static int esp32s31_flash_write(struct mtd_info *mtd, loff_t to, size_t len,
				 size_t *retlen, const u_char *buf)
{
	struct esp32s31_flash *flash = container_of(mtd, struct esp32s31_flash, mtd);
	u8 *write_buf;
	int ret = 0;

	if (to < 0 || to >= mtd->size || len > mtd->size - to)
		return -EINVAL;

	write_buf = kmalloc(ESP32S31_FLASH_WRITE_SIZE + 3, GFP_KERNEL);
	if (!write_buf)
		return -ENOMEM;

	mutex_lock(&flash->lock);
	while (len) {
		u32 aligned_to = round_down((u32)to, 4);
		u32 head = (u32)to - aligned_to;
		u32 bytes = min_t(size_t, len, ESP32S31_FLASH_WRITE_SIZE - head);
		u32 write_len = round_up(head + bytes, 4);

		memcpy_fromio(write_buf, flash->base + aligned_to, write_len);
		memcpy(write_buf + head, buf, bytes);
		ret = esp32s31_flash_program(aligned_to, (const u32 *)write_buf,
					     write_len);
		if (ret)
			break;
		/* phys_base is the CPU-visible identity base, not a flash offset. */
		esp32s31_cache_invalidate(flash->phys_base + aligned_to,
					 write_len);
		to += bytes;
		buf += bytes;
		len -= bytes;
		*retlen += bytes;
	}
	mutex_unlock(&flash->lock);
	kfree(write_buf);
	return ret;
}

static int esp32s31_flash_erase(struct mtd_info *mtd, struct erase_info *instr)
{
	struct esp32s31_flash *flash = container_of(mtd, struct esp32s31_flash, mtd);
	u64 offset = instr->addr, len = instr->len;
	int ret = 0;

	if (!len || offset & (mtd->erasesize - 1) || len & (mtd->erasesize - 1))
		return -EINVAL;

	mutex_lock(&flash->lock);
	while (len) {
		ret = esp32s31_flash_erase_rom(offset, mtd->erasesize);
		if (ret) {
			instr->fail_addr = offset;
			break;
		}
		esp32s31_cache_invalidate(flash->phys_base + offset,
					 mtd->erasesize);
		offset += mtd->erasesize;
		len -= mtd->erasesize;
		cond_resched();
	}
	mutex_unlock(&flash->lock);
	return ret;
}

static int esp32s31_flash_parse_partitions(struct device *dev,
					    struct esp32s31_flash *flash)
{
	struct mtd_partition *parts;
	char (*part_names)[sizeof_field(struct esp_partition_entry, label) + 1];
	const unsigned int max_parts = ESP_PARTITION_TABLE_SIZE /
		ESP_PARTITION_ENTRY_SIZE;
	unsigned int i, nr_parts = 0;

	if (ESP_PARTITION_TABLE_OFFSET + ESP_PARTITION_TABLE_SIZE > flash->mtd.size)
		return dev_err_probe(dev, -EINVAL, "Flash is too small for partition table\n");

	parts = devm_kcalloc(dev, max_parts, sizeof(*parts), GFP_KERNEL);
	if (!parts)
		return -ENOMEM;
	part_names = devm_kcalloc(dev, max_parts, sizeof(*part_names), GFP_KERNEL);
	if (!part_names)
		return -ENOMEM;

	for (i = 0; i < max_parts; i++) {
		struct esp_partition_entry entry;
		u16 magic;
		u32 offset, size;

		memcpy_fromio(&entry, flash->base + ESP_PARTITION_TABLE_OFFSET +
			      i * ESP_PARTITION_ENTRY_SIZE, sizeof(entry));
		magic = le16_to_cpu(entry.magic);

		if (magic == ESP_PARTITION_MAGIC_END)
			break;
		if (magic == ESP_PARTITION_MAGIC_MD5)
			continue;
		if (magic != ESP_PARTITION_MAGIC)
			return dev_err_probe(dev, -EINVAL,
					     "invalid partition table entry %u (magic %#x)\n",
					     i, magic);

		offset = le32_to_cpu(entry.offset);
		size = le32_to_cpu(entry.size);
		if (!size || offset >= flash->mtd.size || size > flash->mtd.size - offset)
			return dev_err_probe(dev, -EINVAL,
					     "partition %u is outside Flash\n", i);

		memcpy(part_names[nr_parts], entry.label, sizeof(entry.label));
		if (!part_names[nr_parts][0])
			scnprintf(part_names[nr_parts], sizeof(*part_names),
				  "part-%02x-%02x", entry.type, entry.subtype);

		parts[nr_parts].name = part_names[nr_parts];
		parts[nr_parts].offset = offset;
		parts[nr_parts].size = size;
		nr_parts++;
	}

	if (!nr_parts)
		return dev_err_probe(dev, -EINVAL, "no ESP-IDF partitions found\n");

	flash->parts = parts;
	flash->nr_parts = nr_parts;
	dev_info(dev, "parsed %u ESP-IDF partition table entries\n", nr_parts);
	return 0;
}

static int esp32s31_flash_probe(struct platform_device *pdev)
{
	struct esp32s31_flash *flash;
	struct resource *res;
	int ret;

	flash = devm_kzalloc(&pdev->dev, sizeof(*flash), GFP_KERNEL);
	if (!flash)
		return -ENOMEM;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res)
		return dev_err_probe(&pdev->dev, -EINVAL,
				     "missing Flash MMU resource\n");
	if (res->start != ESP32S31_FLASH_XIP_BASE ||
	    resource_size(res) != ESP32S31_FLASH_SIZE)
		return dev_err_probe(&pdev->dev, -EINVAL,
				     "Flash MMU resource must be 0x%08x..0x%08x\n",
				     ESP32S31_FLASH_XIP_BASE,
				     ESP32S31_FLASH_XIP_BASE + ESP32S31_FLASH_SIZE);
	flash->base = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(flash->base))
		return PTR_ERR(flash->base);
	flash->phys_base = res->start;

	flash->mtd.type = MTD_NORFLASH;
	flash->mtd.flags = MTD_CAP_NORFLASH;
	flash->mtd.size = resource_size(res);
	/* JFFS2 requires an 8 KiB minimum erase sector on this NOR. */
	flash->mtd.erasesize = SZ_8K;
	flash->mtd.writesize = 1;
	flash->mtd.writebufsize = 1;
	flash->mtd._read = esp32s31_flash_read;
	flash->mtd._point = esp32s31_flash_point;
	flash->mtd._unpoint = esp32s31_flash_unpoint;
	flash->mtd._write = esp32s31_flash_write;
	flash->mtd._erase = esp32s31_flash_erase;
	flash->mtd.owner = THIS_MODULE;
	flash->mtd.dev.parent = &pdev->dev;
	flash->mtd.name = dev_name(&pdev->dev);
	mutex_init(&flash->lock);
	mtd_set_of_node(&flash->mtd, pdev->dev.of_node);

	ret = esp32s31_flash_parse_partitions(&pdev->dev, flash);
	if (ret)
		return ret;

	ret = mtd_device_register(&flash->mtd, flash->parts, flash->nr_parts);
	if (ret)
		return dev_err_probe(&pdev->dev, ret, "failed to register MTD device\n");

	platform_set_drvdata(pdev, flash);
	dev_info(&pdev->dev, "registered %llu KiB writable Flash MTD window\n",
		 (unsigned long long)(flash->mtd.size / SZ_1K));
	return 0;
}

static void esp32s31_flash_remove(struct platform_device *pdev)
{
	struct esp32s31_flash *flash = platform_get_drvdata(pdev);

	mtd_device_unregister(&flash->mtd);
}

static const struct of_device_id esp32s31_flash_of_match[] = {
	{ .compatible = "espressif,esp32s31-flash-mtd" },
	{ }
};
MODULE_DEVICE_TABLE(of, esp32s31_flash_of_match);

static struct platform_driver esp32s31_flash_driver = {
	.probe = esp32s31_flash_probe,
	.remove = esp32s31_flash_remove,
	.driver = {
		.name = "esp32s31-flash-mtd",
		.of_match_table = esp32s31_flash_of_match,
	},
};
module_platform_driver(esp32s31_flash_driver);

MODULE_DESCRIPTION("ESP32-S31 bootloader-mapped Flash MTD driver");
MODULE_LICENSE("GPL");
