,,,,,,,"start=1 means first instruction in packet, end=1 means last instruction in packet",,,,
,R Type,7'b opcode,6'b rd,6'b rs1,6'b rs2,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,R, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,
,add,INT Addition,INT Arithmetic,0000,000,"add rd, rs1, rs2",R[rd] = R[rs1] + R[rs2],,,,
,sub,INT Subtraction,,0000,001,"sub rd, rs1, rs2",R[rd] = R[rs1] - R[rs2],,,,
,mul,INT Multiplication,,0000,010,"mul rd, rs1, rs2",R[rd] = R[rs1] x R[rs2],,,,
,div,INT Division,,0000,011,"div rd, rs1, rs2",R[rd] = R[rs1] / R[rs2],,,,
,and,AND,Bitwise Logical Operators,0000,100,"and rd, rs1, rs2",R[rd] = R[rs1] AND R[rs2],,,,
,or,OR,,0000,101,"or rd, rs1, rs2",R[rd] = R[rs1] OR R[rs2],,,,
,xor,XOR,,0000,110,"xor rd, rs1, rs2",R[rd] = R[rs1] XOR R[rs2],,,,
,slt,Set if Less Than,Comparison,0000,111,"slt rd, rs1, rs2",R[rd] = (R[rs1] < R[rs2]) ? 1 : 0,Always assume signed,,,
,sltu,Set if Less Than Unsigned,,0001,000,"sltu rd, rs1, rs2",R[rd] = (unsig{R[rs1]} < unsig{R[rs2]}) ? 1 :0,,,,
,addf,FP Addition,FP     Arithmetic,0001,001,"addf rd, rs1, rs2",R[rd] = fp{R[rs1]} + fp{R[rs2]},,,,
,subf,FP Subtraction,,0001,010,"subf rd, rs1, rs2",R[rd] = fp{R[rs1]} - fp{R[rs2]},,,,
,mulf,FP Multiplication,,0001,011,"mulf rd, rs1, rs2",R[rd] = fp{R[rs1]} x fp{R[rs2]},,,,
,divf,FP Division,,0001,100,"divf rd, rs1, rs2",R[rd] = fp{R[rs1]} / fp{R[rs2]},,,,
,sll,Shift Left Logical,Bit Shifting,0001,101,"sll rd, rs1, rs2",R[rd] = R[rs1] << R[rs2],,,,
,srl,Shift Right Logical,,0001,110,"srl rd, rs1, rs2",R[rd] = R[rs1] >> R[rs2],,,,
,sra,Shift Right Arithmetic,,0001,111,"sra rd, rs1, rs2",R[rd] = R[rs1] >>> R[rs2],Sign extends R[rs1]'s MSB,,,
,,,,,,,,,,,
,I Type,7'b opcode,6'b rd,6'b rs1,6'b imm,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,I, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,arr[128]
,addi,Immediate INT Addition,Immediate INT Arithmetic,0010,000,"addi rd, rs1, imm",R[rd] = R[rs1] + imm,,,,
,subi,Immediate INT Subtraction,,0010,001,"subi rd, rs1, imm",R[rd] = R[rs1] - imm,,,,
,,,,0010,010,,,,,,
,,,,0010,011,,,,,,
,,,Immediate Logical Operators,0010,100,,,,,,
,ori,Immediate OR,,0010,101,"ori rd, rs1, imm",R[rd] = R[rs1] OR imm,,,,
,,,,0010,110,,,,,,
,slti,Immediate Set Less Than,Immediate Comparison,0010,111,"slti rd, rs1, imm",R[rd] = (R[rs1] < imm) ? 1 : 0,,,,
,sltiu,Immediate Set Less Than Unsigned,,0011,000,"sltiu rd, rs1, imm",R[rd] = (unsig{R[rs1]} < unsig{imm}) ? 1 :0,,,,
,,,,0011,001,,,,,,
,,,,0011,010,,,,,,
,,,,0011,011,,,,,,
,,,,0011,100,,,,,,
,,,,0011,101,,,,,,
,srli,Immediate Shift Right Logical,Immediate Shifting,0011,110,"srli rd, rs1, imm",R[rd] = R[rs1] >> R[rs2],,,,
,srai,Immediate Shift Right Arithmetic,,0011,111,"srai rd, rs1, imm",R[rd] = R[rs1] >>> imm,sign extend rs1's msb,,,
,lw,Load Word,Memory Read,0100,000,"lw rd, imm(rs1)",R[rd] = MEM ' 32b [rs1 + imm],,,,
,lh,Load Half-Word,,0100,001,"lh rd, imm(rs1)",R[rd] = MEM ' 16b [rs1 + imm],,,,
,lb,Load Byte,,0100,010,"lb rd, imm(rs1)",R[rd] = MEM ' 8b [rs1 + imm],,,,
,jalr,Jump and Link Register,Jump,0100,011,"jalr rd, imm(rs1)",R[rd] = PC + 4 ; PC = R[rs1] + imm,,,,
,,,,0100,100,,,,,,
,,,,0100,101,,,,,,
,,,,0100,110,,,,,,
,,,,0100,111,,,,,,
,,,,,,,,,,,
,F Type,7'b opcode,6'b rd,6'b rs1,6'b X,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,F, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,isqrt,Inverse Square Root,Root,0101,000,"isqrt rd, rs1",R[rd] = √⁻¹ (R[rs1]),,,,
,sin,Sine,Trig,0101,001,"sin rd, rs1",R[rd] = sin( R[rs1] ),,,,
,cos,Cosine,,0101,010,"cos rd, rs1",R[rd] = cos( R[rs1] ),,,,
,itof,Integer to Float,Type Conversion,0101,011,"itof rd, rs1, imm",R[rd] = fl ' R[rs1],,,,
,ftoi,Float to Integer,,0101,100,"ftoi rd, rs1, imm",R[rd] = int ' R[rs1],,,,
,,,,0101,101,,,,,,
,,,,0101,110,,,,,,
,,,,0101,111,,,,,,
,,,,,,,,,,,
,S Type,7'b opcode,6'b imm,6'b rs1,6'b rs2,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,S, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,
,sw,Store Word,Memory Write,0110,000,"sw rs2, imm(rs1)",MEM[R[rs1] + imm] =R ' 32b [rs2],,,,
,sh,Store Half-Word,,0110,001,"sh rs2, imm(rs1)",MEM[R[rs1] + imm] = R ' 16b [rs2],,,,
,sb,Store Byte,,0110,010,"sb rs2, imm(rs1)",MEM[R[rs1] + imm] = R ' 8b [rs2],,,,
,,,,0110,011,,,,,,
,,,,0110,100,,,,,,
,,,,0110,101,,,,,,
,,,,0110,110,,,,,,
,,,,0110,111,,,,,,
,,,,0111,000,,,,,,
,,,,0111,001,,,,,,
,,,,0111,010,,,,,,
,,,,0111,011,,,,,,
,,,,0111,100,,,,,,
,,,,0111,101,,,,,,
,,,,0111,110,,,,,,
,,,,0111,111,,,,,,
,,,,,,,,,,,
,B Type,7'b opcode,6'b Pred Dest,6'b rs1,6'b rs2,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,B, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,
,beq,Branch if Equal,Predicate Write,1000,000,"beq pred_dest, rs1, rs2","if (R[rs1] == R[rs2]), PR[pred_dest][T_ID] = 1",T_ID = Thread ID,,,
,bne,Branch if Not Equal,,1000,001,"bne pred_dest, rs1, rs2","if (R[rs1] != R[rs2]), PR[pred_dest][T_ID] = 1",,,,
,bge,Branch if Greater or Equal Than,,1000,010,"bge pred_dest rs1, rs2","if (R[rs1] >= R[rs2]), PR[pred_dest][T_ID] = 1",,,,
,bgeu,Branch if Greater or Equal Than Unsigned,,1000,011,"bgeu pred_dest rs1, rs2","if (unsig{R[rs1]} >= unsig{R[rs2]}), PR[pred_dest][T_ID] = 1",,,,
,blt,Branch if Less Than,,1000,100,"blt pred_dest rs1, rs2","if (R[rs1] < R[rs2]), PR[pred_dest][T_ID] = 1",,,,
,bltu,Branch if Less Than Unsigned,,1000,101,"bltu pred_dest rs1, rs2","if (unsig{R[rs1]} < unsig{R[rs2]}), PR[pred_dest][T_ID] = 1",,,,
,,,,1000,110,,,,,,
,,,,1000,111,,,,,,
,,,,1001,000,,,,,,
,,,,1001,001,,,,,,
,,,,1001,010,,,,,,
,,,,1001,011,,,,,,
,,,,1001,100,,,,,,
,,,,1001,101,,,,,,
,,,,1001,110,,,,,,
,,,,1001,111,,,,,,
,,,,,,,,,,,
,U Type,7'b opcode,6'b Pred Dest,12'b imm,,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,U, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,
,auipc,Add Upper Immediate to PC,Build PC,1010,000,"auipc rd, imm",R[rd] = R[PC] + (imm << 12),,,,
,lli,Load Lower Immediate,Building Immediates,1010,001,"lli rd, imm","R[rd] = {R[rd] [31:12]] , imm[11:0]}",Directly Assign Value,,,
,lmi,Load Middle Immediate,,1010,010,"lmi rd, imm","R[rd] = {R[rd] [31:24],  imm[11:0],  R[rd] [11:0]}",Directly Assign Value,,,
,,,,1010,011,,,,,,
,lui,Load Upper Immediate,,1010,100,"lui rd, imm","R[rd] = {imm[7:0],  R[rd] [23:0]}",Directly Assign Value,,,
,,,,1010,101,,,,,,
,,,,1010,110,,,,,,
,,,,1010,111,,,,,,
,,,,,,,,,,,
,C Type,7'b opcode,6'b rd,10'b csr1,2'b X,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,C, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,
,csrr,Control Status Register Read,Control Status Register,1011,000,"csrr rd, csr1",R[rd] = CSR[csr1],"csr1 = {rs2[3:0], rs1[5:0]}",,,
,csrw,Control Status Register Write,,1011,001,"csrw rd, csr1",CSR[csr1] = R[rd],"csr1 = {rs2[3:0], rd[5:0]}",,,
,,,,1011,010,,,,,,
,,,,1011,011,,,,,,
,,,,1011,100,,,,,,
,,,,1011,101,,,,,,
,,,,1011,110,,,,,,
,,,,1011,111,,,,,,
,,,,,,,,,,,
,J Type,7'b opcode,6'b Pred Dest,12'b imm,,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,J, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,
,jal,Jump And Link,Jump,1100,000,"jal rd, pred_dest",R[rd] = R[PC] + 4 ; Pr[pred_dest] = 1,,,,
,,,,1100,001,,,,,,
,,,,1100,010,,,,,,
,,,,1100,011,,,,,,
,,,,1100,100,,,,,,
,,,,1100,101,,,,,,
,,,,1100,110,,,,,,
,,,,1100,1111,,,,,,
,,,,,,,,,,,
,P Type,7'b opcode,6'b X,6'b rs1,6'b rs2,5'b predication," 1'b packet start, 1'b packet end",,,,
,Functionality,,,P, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,
,jpnz,Jump Pred Not Zero,Jump Pred,1101,000,"jpnz rs1, rs2","if(PR[rs1] == 0), R[PC] = R[rs2]; else, R[PC] = R[PC] + 4",,,,
,,,,1101,001,,,,,,
,,,,1101,010,,,,,,
,,,,1101,011,,,,,,
,,,,1101,100,,,,,,
,,,,1101,101,,,,,,
,,,,1101,110,,,,,,
,,,,1101,1111,,,,,,
,,,,,,,,,,,
,H Type,7'b opcode = 7'b 1111 111,23'b 1111 1111 1111 1111 1111 111,,,," 1'b packet start = 0 , 1'b packet end = 1",,,,
,Functionality,,,H, Instruction Type,Description,,Notes,,,
,,,,,,,,,,,
,Mnemonic,Operation,Category,OpCode,,Assembly,Hardware,Notes,,,
,halt,Halt,Halt,1111,111,halt,,,,,