Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 18:35:57 2025
| Host         : hegelty_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.300ns  (logic 4.954ns (40.279%)  route 7.346ns (59.721%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JA_IBUF[2]_inst/O
                         net (fo=6, routed)           7.346     8.799    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.300 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.300    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.101ns  (logic 4.954ns (40.940%)  route 7.147ns (59.060%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=6, routed)           7.147     8.597    led_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.101 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.101    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.962ns  (logic 4.955ns (41.422%)  route 7.007ns (58.578%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=6, routed)           7.007     8.457    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.962 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.962    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 4.991ns (43.705%)  route 6.429ns (56.295%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA_IBUF[1]_inst/O
                         net (fo=6, routed)           6.429     7.890    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.420 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.420    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.674ns  (logic 4.944ns (46.320%)  route 5.730ns (53.680%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  JA[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[3]
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  JA_IBUF[3]_inst/O
                         net (fo=1, routed)           5.730     7.165    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.674 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.674    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.628ns  (logic 5.317ns (50.026%)  route 5.311ns (49.974%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA_IBUF[1]_inst/O
                         net (fo=6, routed)           2.826     4.287    game_inst/led[11][1]
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.150     4.437 r  game_inst/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.486     6.923    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    10.628 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.628    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 5.101ns (52.148%)  route 4.680ns (47.852%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA_IBUF[1]_inst/O
                         net (fo=6, routed)           2.826     4.287    game_inst/led[11][1]
    SLICE_X65Y56         LUT3 (Prop_lut3_I0_O)        0.124     4.411 r  game_inst/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.855     6.266    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.781 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.781    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 4.979ns (52.853%)  route 4.441ns (47.147%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JA_IBUF[2]_inst/O
                         net (fo=6, routed)           4.441     5.894    led_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     9.420 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.420    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.209ns  (logic 4.969ns (53.965%)  route 4.239ns (46.035%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA_IBUF[1]_inst/O
                         net (fo=6, routed)           4.239     5.700    led_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     9.209 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.209    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.886ns  (logic 5.310ns (59.755%)  route 3.576ns (40.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=6, routed)           1.902     3.352    game_inst/led[11][0]
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.150     3.502 r  game_inst/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.176    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709     8.886 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.886    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.493ns (61.692%)  route 0.927ns (38.308%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=6, routed)           0.596     0.825    game_inst/led[11][1]
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.045     0.870 r  game_inst/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.202    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.421 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.421    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.546ns (62.594%)  route 0.924ns (37.406%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=6, routed)           0.596     0.825    game_inst/led[11][1]
    SLICE_X65Y75         LUT3 (Prop_lut3_I1_O)        0.046     0.871 r  game_inst/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.199    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.270     2.469 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.469    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.844ns  (logic 1.439ns (50.587%)  route 1.405ns (49.413%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=6, routed)           1.405     1.634    led_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.844 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.844    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.480ns (51.018%)  route 1.421ns (48.982%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=6, routed)           1.004     1.222    game_inst/led[11][0]
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.045     1.267 r  game_inst/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.684    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.900 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.900    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.448ns (48.583%)  route 1.532ns (51.417%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA_IBUF[2]_inst/O
                         net (fo=6, routed)           1.532     1.754    led_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.980 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.980    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.222ns  (logic 1.533ns (47.587%)  route 1.689ns (52.413%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=6, routed)           1.004     1.222    game_inst/led[11][0]
    SLICE_X65Y56         LUT3 (Prop_lut3_I0_O)        0.048     1.270 r  game_inst/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.685     1.955    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.267     3.222 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.222    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.564ns  (logic 1.413ns (39.658%)  route 2.151ns (60.342%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  JA[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  JA_IBUF[3]_inst/O
                         net (fo=1, routed)           2.151     2.354    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.564 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.564    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.021ns  (logic 1.460ns (36.310%)  route 2.561ns (63.690%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=6, routed)           2.561     2.790    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.021 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.021    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.295ns  (logic 1.424ns (33.158%)  route 2.871ns (66.842%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=6, routed)           2.871     3.089    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.295 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.295    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.348ns  (logic 1.424ns (32.743%)  route 2.924ns (67.257%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=6, routed)           2.924     3.142    led_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.348 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.348    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





