#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jul  2 23:13:23 2023
# Process ID: 17112
# Current directory: D:/viviado2020/work/MCU_Acceptance_with_MCU_board
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9680 D:\viviado2020\work\MCU_Acceptance_with_MCU_board\MCU_Acceptance.xpr
# Log file: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/vivado.log
# Journal file: D:/viviado2020/work/MCU_Acceptance_with_MCU_board\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.xpr
INFO: [Project 1-313] Project file moved from 'E:/Viviado_project/MCU_Acceptance_with_MCU_board' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/adder.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/adder.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/alu.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/alu.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/arm.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/arm.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/condlogic.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/condlogic.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/controller.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/controller.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/datapath.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/datapath.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/decoder.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/decoder.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_test_with_platform2.0/final_project.srcs/sources_1/new/dmem.v', nor could it be found using path 'E:/Viviado_project/final_project_test_with_platform2.0/final_project.srcs/sources_1/new/dmem.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/extend.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/extend.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/flopenr.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/flopenr.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/flopr.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/flopr.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/imem.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/imem.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/mux2.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/mux2.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/viviado2020/work/final_project_zt/final_project/final_project.srcs/sources_1/new/regfile.v', nor could it be found using path 'E:/Viviado_project/final_project_zt/final_project/final_project.srcs/sources_1/new/regfile.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/viviado2020/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.477 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v}
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v]
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Sun Jul  2 23:25:02 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Sun Jul  2 23:25:52 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/sim/data_out_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_out_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/sim/data_in_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_in_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sim_1/new/MCU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1345.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
ERROR: Illegal binary digit 'a' found in data of file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/c1M.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1375.219 ; gain = 30.164
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/MCU_tb/U1/your_design}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
ERROR: Illegal binary digit 'a' found in data of file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/c1M.txt"
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1390.113 ; gain = 2.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.699 ; gain = 5.434
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/MCU_tb/U1/your_design}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1491.699 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/MCU_tb/U1}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.152 ; gain = 0.000
run 50 us
run all
run: Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 2475.258 ; gain = 1.105
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2475.258 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/MCU_tb/U1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/MCU_tb/U1/your_design/dmem}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2475.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2475.258 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2526.379 ; gain = 50.121
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2526.379 ; gain = 0.000
run 50 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:20:39 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:21:48 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.250} CONFIG.CLKOUT1_JITTER {253.453} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips clk_wiz_0]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 48f6d3c4067de6fc; cache size = 12.213 MB.
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
INFO: [Project 1-386] Moving file 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Jul  3 00:25:33 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Jul  3 00:27:38 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.dcp' for cell 'DIN'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.dcp' for cell 'DOUT'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ILA'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2526.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ILA UUID: 7c6a6fe4-4525-5a57-804f-5689cd836bf4 
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Parsing XDC File [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_out'. [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc:3]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc:3]
Finished Parsing XDC File [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2534.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2548.262 ; gain = 21.883
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/sim/data_out_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_out_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/sim/data_in_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_in_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2674.703 ; gain = 16.965
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/MCU_tb/U1}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/sim/data_out_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_out_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/sim/data_in_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_in_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2674.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 4
[Mon Jul  3 00:32:54 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:34:25 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jul  3 00:35:37 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 3161.039 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.470 . Memory (MB): peak = 3161.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3161.039 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {40.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.375} CONFIG.CLKOUT1_JITTER {226.435} CONFIG.CLKOUT1_PHASE_ERROR {236.795}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 4
[Mon Jul  3 00:40:09 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {137.143} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 4
[Mon Jul  3 00:41:38 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:42:20 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/clk_wiz_0_synth_1/runme.log
[Mon Jul  3 00:42:20 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:43:34 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 3161.039 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 3161.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.dcp' for cell 'DIN'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.dcp' for cell 'DOUT'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ILA'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ILA UUID: 7c6a6fe4-4525-5a57-804f-5689cd836bf4 
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_out'. [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc:3]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc:3]
Finished Parsing XDC File [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3161.039 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:48:57 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:50:07 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.dcp' for cell 'DIN'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.dcp' for cell 'DOUT'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ILA'
INFO: [Project 1-454] Reading design checkpoint 'd:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ILA UUID: 7c6a6fe4-4525-5a57-804f-5689cd836bf4 
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Parsing XDC File [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_out'. [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc:3]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc:3]
Finished Parsing XDC File [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/constrs_1/new/MCU_Acceptance.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3161.039 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 3161.039 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 3161.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3161.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3161.039 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:57:56 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 00:59:50 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/sim/data_out_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_out_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/sim/data_in_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_in_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3161.039 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/MCU_tb/U1}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/sim/data_out_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_out_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/sim/data_in_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_in_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3161.039 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:05:30 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:07:11 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:08:26 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4002.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 4002.383 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/MCU_tb/U1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:29:12 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:30:19 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 4002.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 4002.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 4002.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4002.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:33:04 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:33:57 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:35:23 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:37:01 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:39:26 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4002.383 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A760DAA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4458.113 ; gain = 455.730
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jul-03 01:41:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jul-03 01:41:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jul-03 01:41:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jul-03 01:41:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jul-03 01:42:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jul-03 01:42:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jul-03 01:42:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jul-03 01:42:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:52:20 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4512.297 ; gain = 9.176
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/MCU_tb/U1/ILA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:53:32 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 4515.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.385 . Memory (MB): peak = 4711.289 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.385 . Memory (MB): peak = 4711.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4711.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM64M => RAM64M (RAMD64E(x4)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4754.133 ; gain = 238.789
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 01:57:36 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4787.293 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A760DAA
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jul-03 01:59:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jul-03 01:59:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jul-03 01:59:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jul-03 01:59:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jul-03 01:59:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jul-03 01:59:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 02:04:42 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 02:06:33 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 5943.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 5943.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 5943.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5943.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM64M => RAM64M (RAMD64E(x4)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 02:14:29 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-8426] non-net output port 'flag' cannot be initialized at declaration in SystemVerilog mode [D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_in_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5943.008 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/MCU_tb/U1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DIN.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
[Mon Jul  3 02:16:07 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 5943.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 5943.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 5943.008 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 5943.008 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.CLKOUT1_JITTER {159.371}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = aafd021fb9bb96b6; cache size = 12.400 MB.
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/clk_wiz_0_synth_1

INFO: [Project 1-386] Moving file 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Jul  3 02:21:04 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Jul  3 02:23:27 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Jul  3 02:31:57 2023] Launched synth_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Jul  3 02:33:34 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/data_out_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_in_mem/data_in_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Jul  3 02:37:05 2023] Launched impl_1...
Run output will be captured here: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 5943.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.470 . Memory (MB): peak = 5943.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.470 . Memory (MB): peak = 5943.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5943.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM64M => RAM64M (RAMD64E(x4)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5943.008 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5943.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A760DAA
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ILA' at location 'uuid_7C6A6FE445255A57804F5689CD836BF4' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5943.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A760DAA
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ILA' at location 'uuid_7C6A6FE445255A57804F5689CD836BF4' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  3 02:40:29 2023...
